// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vcore_v_mcu.h for the primary calling header

#include "Vcore_v_mcu.h"
#include "Vcore_v_mcu__Syms.h"

VL_INLINE_OPT void Vcore_v_mcu::_sequent__TOP__28(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_sequent__TOP__28\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__acc_ff_rstn) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__mux_acc_idata[0U];
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__mux_acc_idata[1U];
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__mux_acc_idata[2U];
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_outsel;
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata = 0ULL;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata = 0ULL;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__acc_data_out_sel 
        = (0xfU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata
                    : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                        ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata
                            : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0x10U)))))
                        : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xfU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xeU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xdU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xcU)))
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xbU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xaU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 9U) : 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 8U)))) : 
                           ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                             ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 7U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 6U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 5U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 4U)))
                             : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 3U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 2U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 1U) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__acc_data_out_sel 
        = (0xfU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata
                    : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                        ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata
                            : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0x10U)))))
                        : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xfU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xeU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xdU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xcU)))
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xbU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xaU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 9U) : 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 8U)))) : 
                           ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                             ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 7U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 6U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 5U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 4U)))
                             : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 3U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 2U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 1U) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__acc_data_out_sel 
        = (0xfU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata
                    : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                        ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata
                            : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0x10U)))))
                        : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xfU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xeU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xdU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xcU)))
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xbU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xaU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 9U) : 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 8U)))) : 
                           ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                             ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 7U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 6U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 5U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 4U)))
                             : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 3U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 2U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 1U) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__acc_data_out_sel 
        = (0xfU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata
                    : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                        ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata
                            : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0x10U)))))
                        : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xfU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xeU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xdU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xcU)))
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xbU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xaU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 9U) : 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 8U)))) : 
                           ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                             ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 7U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 6U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 5U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 4U)))
                             : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 3U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 2U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 1U) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__acc_data_out_sel 
        = (0xfU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata
                    : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                        ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata
                            : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0x10U)))))
                        : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xfU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xeU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xdU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xcU)))
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xbU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xaU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 9U) : 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 8U)))) : 
                           ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                             ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 7U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 6U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 5U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 4U)))
                             : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 3U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 2U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 1U) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__acc_data_out_sel 
        = (0xfU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata
                    : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                        ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata
                            : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0x10U)))))
                        : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xfU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xeU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xdU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xcU)))
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xbU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xaU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 9U) : 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 8U)))) : 
                           ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                             ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 7U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 6U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 5U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 4U)))
                             : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 3U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 2U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 1U) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__acc_data_out_sel 
        = (0xfU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata
                    : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                        ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata
                            : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0x10U)))))
                        : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xfU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xeU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xdU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xcU)))
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xbU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xaU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 9U) : 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 8U)))) : 
                           ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                             ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 7U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 6U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 5U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 4U)))
                             : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 3U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 2U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 1U) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__acc_data_out_sel 
        = (0xfU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata
                    : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                        ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata
                            : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0x10U)))))
                        : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xfU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xeU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xdU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xcU)))
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xbU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xaU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 9U) : 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 8U)))) : 
                           ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                             ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 7U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 6U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 5U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 4U)))
                             : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 3U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 2U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 1U) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__acc_data_out_sel 
        = (0xffU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                     ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata
                     : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                         ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                             ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata
                             : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata
                                 : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                     ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata
                                     : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0x10U)))))
                         : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                             ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                 ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                     ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xfU)
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xeU))
                                     : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xdU)
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xcU)))
                                 : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                     ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xbU)
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xaU))
                                     : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 9U) : 
                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 8U)))) : 
                            ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 7U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                   >> 6U))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 5U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                   >> 4U)))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 3U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                   >> 2U))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 1U) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__acc_data_out_sel 
        = (0xffU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                     ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata
                     : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                         ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                             ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata
                             : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata
                                 : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                     ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata
                                     : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0x10U)))))
                         : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                             ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                 ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                     ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xfU)
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xeU))
                                     : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xdU)
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xcU)))
                                 : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                     ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xbU)
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xaU))
                                     : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 9U) : 
                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 8U)))) : 
                            ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 7U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                   >> 6U))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 5U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                   >> 4U)))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 3U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                   >> 2U))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 1U) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__acc_data_out_sel 
        = (0xffU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                     ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata
                     : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                         ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                             ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata
                             : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata
                                 : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                     ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata
                                     : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0x10U)))))
                         : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                             ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                 ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                     ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xfU)
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xeU))
                                     : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xdU)
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xcU)))
                                 : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                     ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xbU)
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xaU))
                                     : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 9U) : 
                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 8U)))) : 
                            ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 7U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                   >> 6U))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 5U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                   >> 4U)))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 3U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                   >> 2U))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 1U) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__acc_data_out_sel 
        = (0xffU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                     ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata
                     : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                         ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                             ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata
                             : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata
                                 : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                     ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata
                                     : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0x10U)))))
                         : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                             ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                 ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                     ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xfU)
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xeU))
                                     : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xdU)
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xcU)))
                                 : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                     ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xbU)
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xaU))
                                     : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 9U) : 
                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 8U)))) : 
                            ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 7U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                   >> 6U))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 5U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                   >> 4U)))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 3U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                   >> 2U))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 1U) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__acc_data_out_sel 
        = (0xffffU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                       ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata)
                       : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                           ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                               ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                   ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata)
                                   : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata)
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata)
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x18U)))))
                               : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                   ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x17U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x16U)))
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x15U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x14U))))
                                   : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x13U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x12U)))
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x11U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x10U))))))
                           : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                               ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                   ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xfU))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xeU)))
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xdU))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xcU))))
                                   : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xbU))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xaU)))
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 9U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 8U)))))
                               : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                   ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 7U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 6U)))
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 5U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 4U))))
                                   : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 3U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 2U)))
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 1U))
                                           : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__acc_data_out_sel 
        = (0xffffU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                       ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata)
                       : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                           ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                               ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                   ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata)
                                   : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata)
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata)
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x18U)))))
                               : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                   ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x17U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x16U)))
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x15U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x14U))))
                                   : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x13U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x12U)))
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x11U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x10U))))))
                           : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                               ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                   ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xfU))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xeU)))
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xdU))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xcU))))
                                   : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xbU))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xaU)))
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 9U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 8U)))))
                               : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                   ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 7U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 6U)))
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 5U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 4U))))
                                   : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 3U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 2U)))
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 1U))
                                           : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__acc_data_out_sel 
        = ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
            ? ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U]
                    : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                        ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U]
                        : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U]
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U]
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 0x10U))))))
                : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                    ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                        ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 0xfU))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x12U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 0xeU)))
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 0xdU))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x14U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 0xcU))))
                        : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x15U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 0xbU))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 0xaU)))
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x17U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 9U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 8U)))))
                    : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                        ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x19U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 7U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 6U)))
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 5U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 4U))))
                        : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 3U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 2U)))
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 1U))
                                : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])))))
            : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                    ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                        ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 1U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                              >> 0x1fU))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                              >> 0x1eU)))
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 3U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                              >> 0x1dU))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                              >> 0x1cU))))
                        : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 5U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                              >> 0x1bU))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 6U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                              >> 0x1aU)))
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                              >> 0x19U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 8U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                              >> 0x18U)))))
                    : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                        ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                              >> 0x17U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0xaU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                >> 0x16U)))
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0xbU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                >> 0x15U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                >> 0x14U))))
                        : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0xdU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                >> 0x13U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                >> 0x12U)))
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0xfU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                >> 0x11U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 0x10U))))))
                : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                    ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                        ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 0xfU))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x12U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 0xeU)))
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 0xdU))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x14U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 0xcU))))
                        : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x15U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 0xbU))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 0xaU)))
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x17U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 9U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 8U)))))
                    : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                        ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x19U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 7U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 6U)))
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 5U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 4U))))
                        : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 3U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 2U)))
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 1U))
                                : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U]))))));
}

VL_INLINE_OPT void Vcore_v_mcu::_sequent__TOP__29(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_sequent__TOP__29\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__acc_ff_rstn) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__mux_acc_idata[0U];
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__mux_acc_idata[1U];
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__mux_acc_idata[2U];
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_outsel;
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata = 0ULL;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata = 0ULL;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__acc_data_out_sel 
        = (0xfU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata
                    : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                        ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata
                            : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0x10U)))))
                        : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xfU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xeU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xdU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xcU)))
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xbU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xaU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 9U) : 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 8U)))) : 
                           ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                             ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 7U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 6U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 5U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 4U)))
                             : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 3U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 2U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 1U) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__acc_data_out_sel 
        = (0xfU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata
                    : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                        ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata
                            : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0x10U)))))
                        : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xfU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xeU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xdU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xcU)))
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xbU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xaU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 9U) : 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 8U)))) : 
                           ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                             ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 7U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 6U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 5U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 4U)))
                             : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 3U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 2U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 1U) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__acc_data_out_sel 
        = (0xfU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata
                    : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                        ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata
                            : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0x10U)))))
                        : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xfU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xeU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xdU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xcU)))
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xbU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xaU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 9U) : 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 8U)))) : 
                           ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                             ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 7U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 6U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 5U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 4U)))
                             : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 3U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 2U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 1U) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__acc_data_out_sel 
        = (0xfU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata
                    : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                        ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata
                            : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0x10U)))))
                        : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xfU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xeU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xdU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xcU)))
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xbU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xaU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 9U) : 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 8U)))) : 
                           ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                             ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 7U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 6U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 5U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 4U)))
                             : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 3U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 2U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 1U) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__acc_data_out_sel 
        = (0xfU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata
                    : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                        ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata
                            : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0x10U)))))
                        : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xfU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xeU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xdU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xcU)))
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xbU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xaU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 9U) : 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 8U)))) : 
                           ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                             ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 7U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 6U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 5U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 4U)))
                             : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 3U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 2U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 1U) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__acc_data_out_sel 
        = (0xfU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata
                    : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                        ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata
                            : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0x10U)))))
                        : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xfU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xeU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xdU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xcU)))
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xbU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xaU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 9U) : 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 8U)))) : 
                           ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                             ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 7U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 6U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 5U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 4U)))
                             : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 3U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 2U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 1U) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__acc_data_out_sel 
        = (0xfU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata
                    : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                        ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata
                            : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0x10U)))))
                        : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xfU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xeU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xdU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xcU)))
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xbU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xaU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 9U) : 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 8U)))) : 
                           ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                             ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 7U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 6U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 5U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 4U)))
                             : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 3U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 2U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 1U) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__acc_data_out_sel 
        = (0xfU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata
                    : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                        ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata
                            : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0x10U)))))
                        : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xfU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xeU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xdU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xcU)))
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xbU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xaU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 9U) : 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 8U)))) : 
                           ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                             ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 7U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 6U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 5U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 4U)))
                             : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 3U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 2U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 1U) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__acc_data_out_sel 
        = (0xffU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                     ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata
                     : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                         ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                             ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata
                             : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata
                                 : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                     ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata
                                     : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0x10U)))))
                         : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                             ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                 ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                     ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xfU)
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xeU))
                                     : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xdU)
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xcU)))
                                 : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                     ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xbU)
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xaU))
                                     : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 9U) : 
                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 8U)))) : 
                            ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 7U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                   >> 6U))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 5U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                   >> 4U)))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 3U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                   >> 2U))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 1U) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__acc_data_out_sel 
        = (0xffU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                     ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata
                     : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                         ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                             ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata
                             : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata
                                 : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                     ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata
                                     : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0x10U)))))
                         : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                             ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                 ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                     ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xfU)
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xeU))
                                     : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xdU)
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xcU)))
                                 : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                     ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xbU)
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xaU))
                                     : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 9U) : 
                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 8U)))) : 
                            ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 7U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                   >> 6U))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 5U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                   >> 4U)))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 3U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                   >> 2U))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 1U) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__acc_data_out_sel 
        = (0xffU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                     ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata
                     : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                         ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                             ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata
                             : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata
                                 : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                     ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata
                                     : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0x10U)))))
                         : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                             ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                 ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                     ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xfU)
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xeU))
                                     : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xdU)
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xcU)))
                                 : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                     ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xbU)
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xaU))
                                     : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 9U) : 
                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 8U)))) : 
                            ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 7U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                   >> 6U))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 5U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                   >> 4U)))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 3U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                   >> 2U))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 1U) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__acc_data_out_sel 
        = (0xffU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                     ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata
                     : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                         ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                             ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata
                             : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata
                                 : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                     ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata
                                     : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0x10U)))))
                         : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                             ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                 ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                     ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xfU)
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xeU))
                                     : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xdU)
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xcU)))
                                 : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                     ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xbU)
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xaU))
                                     : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 9U) : 
                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 8U)))) : 
                            ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 7U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                   >> 6U))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 5U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                   >> 4U)))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 3U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                   >> 2U))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 1U) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__acc_data_out_sel 
        = (0xffffU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                       ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata)
                       : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                           ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                               ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                   ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata)
                                   : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata)
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata)
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x18U)))))
                               : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                   ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x17U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x16U)))
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x15U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x14U))))
                                   : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x13U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x12U)))
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x11U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x10U))))))
                           : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                               ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                   ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xfU))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xeU)))
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xdU))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xcU))))
                                   : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xbU))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xaU)))
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 9U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 8U)))))
                               : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                   ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 7U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 6U)))
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 5U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 4U))))
                                   : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 3U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 2U)))
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 1U))
                                           : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__acc_data_out_sel 
        = (0xffffU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                       ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata)
                       : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                           ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                               ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                   ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata)
                                   : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata)
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata)
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x18U)))))
                               : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                   ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x17U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x16U)))
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x15U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x14U))))
                                   : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x13U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x12U)))
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x11U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x10U))))))
                           : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                               ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                   ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xfU))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xeU)))
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xdU))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xcU))))
                                   : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xbU))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xaU)))
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 9U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 8U)))))
                               : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                   ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 7U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 6U)))
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 5U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 4U))))
                                   : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 3U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 2U)))
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 1U))
                                           : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__acc_data_out_sel 
        = ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
            ? ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U]
                    : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                        ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U]
                        : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U]
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U]
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 0x10U))))))
                : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                    ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                        ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 0xfU))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x12U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 0xeU)))
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 0xdU))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x14U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 0xcU))))
                        : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x15U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 0xbU))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 0xaU)))
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x17U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 9U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 8U)))))
                    : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                        ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x19U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 7U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 6U)))
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 5U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 4U))))
                        : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 3U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 2U)))
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 1U))
                                : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])))))
            : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                    ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                        ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 1U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                              >> 0x1fU))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                              >> 0x1eU)))
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 3U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                              >> 0x1dU))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                              >> 0x1cU))))
                        : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 5U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                              >> 0x1bU))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 6U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                              >> 0x1aU)))
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                              >> 0x19U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 8U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                              >> 0x18U)))))
                    : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                        ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                              >> 0x17U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0xaU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                >> 0x16U)))
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0xbU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                >> 0x15U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                >> 0x14U))))
                        : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0xdU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                >> 0x13U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                >> 0x12U)))
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0xfU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                >> 0x11U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 0x10U))))))
                : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                    ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                        ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 0xfU))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x12U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 0xeU)))
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 0xdU))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x14U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 0xcU))))
                        : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x15U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 0xbU))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 0xaU)))
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x17U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 9U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 8U)))))
                    : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                        ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x19U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 7U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 6U)))
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 5U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 4U))))
                        : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 3U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 2U)))
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 1U))
                                : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U]))))));
}

VL_INLINE_OPT void Vcore_v_mcu::_sequent__TOP__30(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_sequent__TOP__30\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__acc_ff_rstn) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__mux_acc_idata;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__mux_acc_idata[0U];
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__mux_acc_idata[1U];
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__mux_acc_idata[2U];
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_outsel;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_outsel;
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata = 0ULL;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata = 0ULL;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__acc_data_out_sel 
        = (0xfU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata
                    : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                        ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata
                            : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0x10U)))))
                        : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xfU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xeU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xdU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xcU)))
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xbU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xaU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 9U) : 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 8U)))) : 
                           ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                             ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 7U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 6U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 5U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 4U)))
                             : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 3U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 2U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 1U) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__acc_data_out_sel 
        = (0xfU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata
                    : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                        ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata
                            : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0x10U)))))
                        : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xfU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xeU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xdU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xcU)))
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xbU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xaU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 9U) : 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 8U)))) : 
                           ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                             ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 7U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 6U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 5U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 4U)))
                             : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 3U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 2U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 1U) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__acc_data_out_sel 
        = (0xfU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata
                    : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                        ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata
                            : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0x10U)))))
                        : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xfU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xeU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xdU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xcU)))
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xbU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xaU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 9U) : 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 8U)))) : 
                           ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                             ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 7U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 6U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 5U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 4U)))
                             : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 3U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 2U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 1U) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__acc_data_out_sel 
        = (0xfU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata
                    : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                        ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata
                            : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0x10U)))))
                        : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xfU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xeU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xdU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xcU)))
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xbU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xaU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 9U) : 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 8U)))) : 
                           ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                             ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 7U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 6U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 5U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 4U)))
                             : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 3U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 2U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 1U) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__acc_data_out_sel 
        = (0xfU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata
                    : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                        ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata
                            : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0x10U)))))
                        : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xfU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xeU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xdU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xcU)))
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xbU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xaU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 9U) : 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 8U)))) : 
                           ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                             ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 7U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 6U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 5U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 4U)))
                             : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 3U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 2U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 1U) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__acc_data_out_sel 
        = (0xfU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata
                    : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                        ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata
                            : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0x10U)))))
                        : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xfU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xeU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xdU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xcU)))
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xbU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xaU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 9U) : 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 8U)))) : 
                           ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                             ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 7U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 6U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 5U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 4U)))
                             : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 3U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 2U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 1U) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__acc_data_out_sel 
        = (0xfU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata
                    : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                        ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata
                            : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0x10U)))))
                        : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xfU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xeU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xdU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xcU)))
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xbU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xaU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 9U) : 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 8U)))) : 
                           ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                             ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 7U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 6U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 5U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 4U)))
                             : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 3U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 2U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 1U) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__acc_data_out_sel 
        = (0xfU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata
                    : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                        ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata
                            : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0x10U)))))
                        : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                            ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xfU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xeU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xdU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xcU)))
                                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xbU)
                                        : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 0xaU))
                                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                        ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                           >> 9U) : 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 8U)))) : 
                           ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                             ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 7U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 6U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 5U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 4U)))
                             : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                 ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 3U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                                  >> 2U))
                                 : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fMAC_OUT_SEL))
                                     ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata 
                                        >> 1U) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__acc_data_out_sel 
        = (0xffU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                     ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata
                     : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                         ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                             ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata
                             : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata
                                 : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                     ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata
                                     : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0x10U)))))
                         : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                             ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                 ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                     ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xfU)
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xeU))
                                     : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xdU)
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xcU)))
                                 : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                     ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xbU)
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xaU))
                                     : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 9U) : 
                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 8U)))) : 
                            ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 7U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                   >> 6U))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 5U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                   >> 4U)))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 3U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                                   >> 2U))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 1U) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__acc_data_out_sel 
        = (0xffU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                     ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata
                     : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                         ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                             ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata
                             : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata
                                 : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                     ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata
                                     : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0x10U)))))
                         : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                             ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                 ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                     ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xfU)
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xeU))
                                     : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xdU)
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xcU)))
                                 : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                     ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xbU)
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xaU))
                                     : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 9U) : 
                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 8U)))) : 
                            ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 7U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                   >> 6U))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 5U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                   >> 4U)))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 3U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                                   >> 2U))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 1U) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__acc_data_out_sel 
        = (0xffU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                     ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata
                     : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                         ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                             ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata
                             : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata
                                 : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                     ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata
                                     : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0x10U)))))
                         : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                             ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                 ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                     ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xfU)
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xeU))
                                     : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xdU)
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xcU)))
                                 : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                     ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xbU)
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xaU))
                                     : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 9U) : 
                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 8U)))) : 
                            ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 7U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                   >> 6U))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 5U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                   >> 4U)))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 3U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                                   >> 2U))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 1U) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__acc_data_out_sel 
        = (0xffU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                     ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata
                     : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                         ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                             ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata
                             : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata
                                 : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                     ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata
                                     : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0x10U)))))
                         : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                             ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                 ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                     ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xfU)
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xeU))
                                     : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xdU)
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xcU)))
                                 : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                     ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xbU)
                                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 0xaU))
                                     : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                         ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                            >> 9U) : 
                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 8U)))) : 
                            ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                              ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 7U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                   >> 6U))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 5U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                   >> 4U)))
                              : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                  ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 3U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                                   >> 2U))
                                  : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fMAC_OUT_SEL))
                                      ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata 
                                         >> 1U) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__acc_data_out_sel 
        = (0xffffU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                       ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata)
                       : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                           ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                               ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                   ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata)
                                   : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata)
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata)
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x18U)))))
                               : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                   ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x17U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x16U)))
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x15U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x14U))))
                                   : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x13U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x12U)))
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x11U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x10U))))))
                           : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                               ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                   ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xfU))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xeU)))
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xdU))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xcU))))
                                   : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xbU))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xaU)))
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 9U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 8U)))))
                               : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                   ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 7U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 6U)))
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 5U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 4U))))
                                   : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 3U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 2U)))
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 1U))
                                           : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__acc_data_out_sel 
        = (0xffffU & ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                       ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata)
                       : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                           ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                               ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                   ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata)
                                   : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata)
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata)
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x18U)))))
                               : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                   ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x17U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x16U)))
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x15U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x14U))))
                                   : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x13U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x12U)))
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x11U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0x10U))))))
                           : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                               ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                   ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xfU))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xeU)))
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xdU))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xcU))))
                                   : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xbU))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 0xaU)))
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 9U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 8U)))))
                               : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                   ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 7U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 6U)))
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 5U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 4U))))
                                   : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                       ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 3U))
                                           : (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 2U)))
                                       : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fMAC_OUT_SEL))
                                           ? (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata 
                                                      >> 1U))
                                           : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__acc_data_out_sel 
        = ((0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
            ? ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U]
                    : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                        ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U]
                        : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U]
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U]
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 0x10U))))))
                : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                    ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                        ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 0xfU))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x12U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 0xeU)))
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 0xdU))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x14U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 0xcU))))
                        : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x15U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 0xbU))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 0xaU)))
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x17U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 9U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 8U)))))
                    : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                        ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x19U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 7U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 6U)))
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 5U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 4U))))
                        : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 3U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 2U)))
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U] 
                                    << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                                 >> 1U))
                                : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U])))))
            : ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                    ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                        ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 1U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                              >> 0x1fU))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                              >> 0x1eU)))
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 3U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                              >> 0x1dU))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                              >> 0x1cU))))
                        : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 5U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                              >> 0x1bU))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 6U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                              >> 0x1aU)))
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                              >> 0x19U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 8U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                              >> 0x18U)))))
                    : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                        ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                              >> 0x17U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0xaU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                >> 0x16U)))
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0xbU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                >> 0x15U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                >> 0x14U))))
                        : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0xdU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                >> 0x13U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                >> 0x12U)))
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0xfU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                >> 0x11U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 0x10U))))))
                : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                    ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                        ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 0xfU))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x12U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 0xeU)))
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 0xdU))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x14U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 0xcU))))
                        : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x15U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 0xbU))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 0xaU)))
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x17U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 9U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 8U)))))
                    : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                        ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x19U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 7U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 6U)))
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 5U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 4U))))
                        : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                            ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 3U))
                                : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 2U)))
                            : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fMAC_OUT_SEL))
                                ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U] 
                                    << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U] 
                                                 >> 1U))
                                : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U]))))));
}

VL_INLINE_OPT void Vcore_v_mcu::_sequent__TOP__31(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_sequent__TOP__31\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    CData/*0:0*/ __Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__write_readn;
    CData/*0:0*/ __Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__wr_data_valid_reg;
    // Body
    __Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__wr_data_valid_reg 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__wr_data_valid_reg;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__write_pending 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__write_pending;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__addr_reg 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__addr_reg;
    __Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__write_readn 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__write_readn;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__SPI_Read_Data 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__SPI_Read_Data;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__write_data_reg 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__write_data_reg;
        __Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__wr_data_valid_reg 
            = (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__wr_data_valid_reg)) 
                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__write_pending) 
                   | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__wr_data_valid_reg))) 
               & 1U);
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__write_pending 
            = (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__wr_data_valid_reg)) 
                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__write_pending)) 
               & 1U);
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__write_data_reg = 0U;
        __Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__wr_data_valid_reg = 0U;
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__write_pending = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        __Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__write_readn 
            = (1U & (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__addr_has_been_latched)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__rcv_byte_valid))
                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__shift_in) 
                         >> 7U) : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__write_readn)));
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__addr_reg 
            = (0x7fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__addr_has_been_latched)
                         ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__write_readn) 
                             & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__wr_data_valid_reg))
                             ? ((0x20U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__addr_reg))
                                 ? 0x20U : ((IData)(1U) 
                                            + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__addr_reg)))
                             : (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__write_readn)) 
                                 & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__rd_data_ack_reg))
                                 ? ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__addr_reg))
                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__addr_reg)))
                         : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__rcv_byte_valid)
                             ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__shift_in)
                             : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__addr_reg))));
    } else {
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__addr_reg = 0U;
        __Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__write_readn = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__qf_dff_r2w_INST__DOT__dest_data_syncff2 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__qf_dff_r2w_INST__DOT__dest_data_syncff1;
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__SPI_Read_Data 
            = (((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state)) 
                | (5U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state)))
                ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__SPICR1))
                    ? (0x7fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__SPI_Read_Data) 
                                >> 1U)) : (0xfeU & 
                                           ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__SPI_Read_Data) 
                                            << 1U)))
                : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__SPI_Read_Data));
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__qf_dff_r2w_INST__DOT__dest_data_syncff2 = 0U;
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__SPI_Read_Data = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__write_readn 
        = __Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__write_readn;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__wr_data_valid_reg 
        = __Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__wr_data_valid_reg;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__qf_dff_r2w_INST__DOT__dest_data_syncff1 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset)
            ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__fifo_rd_ptr_cs)
            : 0U);
}

VL_INLINE_OPT void Vcore_v_mcu::_sequent__TOP__32(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_sequent__TOP__32\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo_next));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__almost_full 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo_next));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__almost_empty 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo_next));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo_next));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__15__KET____DOT__i_prop_efpga__DOT__r_input_reg 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__15__KET____DOT__i_prop_efpga__DOT__s_input_reg_next));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__14__KET____DOT__i_prop_efpga__DOT__r_input_reg 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__14__KET____DOT__i_prop_efpga__DOT__s_input_reg_next));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__13__KET____DOT__i_prop_efpga__DOT__r_input_reg 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__13__KET____DOT__i_prop_efpga__DOT__s_input_reg_next));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__12__KET____DOT__i_prop_efpga__DOT__r_input_reg 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__12__KET____DOT__i_prop_efpga__DOT__s_input_reg_next));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__11__KET____DOT__i_prop_efpga__DOT__r_input_reg 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__11__KET____DOT__i_prop_efpga__DOT__s_input_reg_next));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__10__KET____DOT__i_prop_efpga__DOT__r_input_reg 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__10__KET____DOT__i_prop_efpga__DOT__s_input_reg_next));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__9__KET____DOT__i_prop_efpga__DOT__r_input_reg 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__9__KET____DOT__i_prop_efpga__DOT__s_input_reg_next));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__8__KET____DOT__i_prop_efpga__DOT__r_input_reg 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__8__KET____DOT__i_prop_efpga__DOT__s_input_reg_next));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__7__KET____DOT__i_prop_efpga__DOT__r_input_reg 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__7__KET____DOT__i_prop_efpga__DOT__s_input_reg_next));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__6__KET____DOT__i_prop_efpga__DOT__r_input_reg 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__6__KET____DOT__i_prop_efpga__DOT__s_input_reg_next));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__5__KET____DOT__i_prop_efpga__DOT__r_input_reg 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__5__KET____DOT__i_prop_efpga__DOT__s_input_reg_next));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__4__KET____DOT__i_prop_efpga__DOT__r_input_reg 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__4__KET____DOT__i_prop_efpga__DOT__s_input_reg_next));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__3__KET____DOT__i_prop_efpga__DOT__r_input_reg 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__3__KET____DOT__i_prop_efpga__DOT__s_input_reg_next));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__2__KET____DOT__i_prop_efpga__DOT__r_input_reg 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__2__KET____DOT__i_prop_efpga__DOT__s_input_reg_next));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__1__KET____DOT__i_prop_efpga__DOT__r_input_reg 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__1__KET____DOT__i_prop_efpga__DOT__s_input_reg_next));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__0__KET____DOT__i_prop_efpga__DOT__r_input_reg 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__0__KET____DOT__i_prop_efpga__DOT__s_input_reg_next));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__15__KET____DOT__i_prop_efpga__DOT__sync_a 
            = ((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack) 
                      >> 0xeU)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__15__KET____DOT__i_prop_efpga__DOT__sync_a) 
                                         >> 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__14__KET____DOT__i_prop_efpga__DOT__sync_a 
            = ((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack) 
                      >> 0xdU)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__14__KET____DOT__i_prop_efpga__DOT__sync_a) 
                                         >> 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__13__KET____DOT__i_prop_efpga__DOT__sync_a 
            = ((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack) 
                      >> 0xcU)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__13__KET____DOT__i_prop_efpga__DOT__sync_a) 
                                         >> 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__12__KET____DOT__i_prop_efpga__DOT__sync_a 
            = ((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack) 
                      >> 0xbU)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__12__KET____DOT__i_prop_efpga__DOT__sync_a) 
                                         >> 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__11__KET____DOT__i_prop_efpga__DOT__sync_a 
            = ((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack) 
                      >> 0xaU)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__11__KET____DOT__i_prop_efpga__DOT__sync_a) 
                                         >> 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__10__KET____DOT__i_prop_efpga__DOT__sync_a 
            = ((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack) 
                      >> 9U)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__10__KET____DOT__i_prop_efpga__DOT__sync_a) 
                                       >> 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__9__KET____DOT__i_prop_efpga__DOT__sync_a 
            = ((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack) 
                      >> 8U)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__9__KET____DOT__i_prop_efpga__DOT__sync_a) 
                                       >> 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__8__KET____DOT__i_prop_efpga__DOT__sync_a 
            = ((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack) 
                      >> 7U)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__8__KET____DOT__i_prop_efpga__DOT__sync_a) 
                                       >> 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__7__KET____DOT__i_prop_efpga__DOT__sync_a 
            = ((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack) 
                      >> 6U)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__7__KET____DOT__i_prop_efpga__DOT__sync_a) 
                                       >> 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__6__KET____DOT__i_prop_efpga__DOT__sync_a 
            = ((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack) 
                      >> 5U)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__6__KET____DOT__i_prop_efpga__DOT__sync_a) 
                                       >> 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__5__KET____DOT__i_prop_efpga__DOT__sync_a 
            = ((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack) 
                      >> 4U)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__5__KET____DOT__i_prop_efpga__DOT__sync_a) 
                                       >> 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__4__KET____DOT__i_prop_efpga__DOT__sync_a 
            = ((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack) 
                      >> 3U)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__4__KET____DOT__i_prop_efpga__DOT__sync_a) 
                                       >> 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__3__KET____DOT__i_prop_efpga__DOT__sync_a 
            = ((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack) 
                      >> 2U)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__3__KET____DOT__i_prop_efpga__DOT__sync_a) 
                                       >> 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__2__KET____DOT__i_prop_efpga__DOT__sync_a 
            = ((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack) 
                      >> 1U)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__2__KET____DOT__i_prop_efpga__DOT__sync_a) 
                                       >> 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__1__KET____DOT__i_prop_efpga__DOT__sync_a 
            = ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack)) 
               | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__1__KET____DOT__i_prop_efpga__DOT__sync_a) 
                        >> 1U)));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__0__KET____DOT__i_prop_efpga__DOT__sync_a 
            = ((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack) 
                      << 1U)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__0__KET____DOT__i_prop_efpga__DOT__sync_a) 
                                       >> 1U)));
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__15__KET____DOT__i_prop_efpga__DOT__sync_a = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__14__KET____DOT__i_prop_efpga__DOT__sync_a = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__13__KET____DOT__i_prop_efpga__DOT__sync_a = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__12__KET____DOT__i_prop_efpga__DOT__sync_a = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__11__KET____DOT__i_prop_efpga__DOT__sync_a = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__10__KET____DOT__i_prop_efpga__DOT__sync_a = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__9__KET____DOT__i_prop_efpga__DOT__sync_a = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__8__KET____DOT__i_prop_efpga__DOT__sync_a = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__7__KET____DOT__i_prop_efpga__DOT__sync_a = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__6__KET____DOT__i_prop_efpga__DOT__sync_a = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__5__KET____DOT__i_prop_efpga__DOT__sync_a = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__4__KET____DOT__i_prop_efpga__DOT__sync_a = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__3__KET____DOT__i_prop_efpga__DOT__sync_a = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__2__KET____DOT__i_prop_efpga__DOT__sync_a = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__1__KET____DOT__i_prop_efpga__DOT__sync_a = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__0__KET____DOT__i_prop_efpga__DOT__sync_a = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__lint_GNT) 
             & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_empty)))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__underflow 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_empty;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__underflow = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__control_in_valid) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__efpga_control_in 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__control_in_d1;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__efpga_control_in = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop2 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset)
            ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop1)
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__pae 
        = (1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset)) 
                 | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__lint_GNT) 
                     & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_empty)))
                     ? (2U > (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                    - ((IData)(1U) 
                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))))
                     : (2U > (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                    - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush2 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset)
            ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush1)
            : 0U);
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__lint_VALID) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__overflow 
                = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__full) 
                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__lint_VALID));
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__overflow = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop1 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gcout_reg;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush1 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gcout_reg;
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop1 = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush1 = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((6U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | (1U & VL_REDXOR_32((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop2))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((5U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | (2U & (VL_REDXOR_32((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop2) 
                                        >> 1U))) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | (4U & (VL_REDXOR_32((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop2) 
                                        >> 2U))) << 2U)));
}

VL_INLINE_OPT void Vcore_v_mcu::_sequent__TOP__33(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_sequent__TOP__33\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v0;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v0;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v0;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v1;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v1;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v1;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v2;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v2;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v2;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v3;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v3;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v3;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v4;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v4;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v4;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v5;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v5;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v5;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v6;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v6;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v6;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v7;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v7;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v7;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v0;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v0;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v0;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v1;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v1;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v1;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v2;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v2;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v2;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v3;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v3;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v3;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v4;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v4;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v4;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v5;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v5;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v5;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v6;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v6;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v6;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v7;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v7;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v7;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v0;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v0;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v0;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v1;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v1;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v1;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v2;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v2;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v2;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v3;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v3;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v3;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v4;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v4;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v4;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v5;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v5;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v5;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v6;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v6;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v6;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v7;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v7;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v7;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v0;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v0;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v0;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v1;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v1;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v1;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v2;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v2;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v2;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v3;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v3;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v3;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v4;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v4;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v4;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v5;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v5;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v5;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v6;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v6;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v6;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v7;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v7;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v7;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v0;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v0;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v0;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v1;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v1;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v1;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v2;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v2;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v2;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v3;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v3;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v3;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v4;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v4;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v4;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v5;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v5;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v5;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v6;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v6;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v6;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v7;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v7;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v7;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v0;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v0;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v0;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v1;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v1;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v1;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v2;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v2;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v2;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v3;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v3;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v3;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v4;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v4;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v4;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v5;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v5;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v5;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v6;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v6;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v6;
    CData/*5:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v7;
    CData/*7:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v7;
    CData/*0:0*/ __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v7;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v0;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v1;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v2;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v3;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v4;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v5;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v6;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v7;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v0;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v1;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v2;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v3;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v4;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v5;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v6;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v7;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v0;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v1;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v2;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v3;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v4;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v5;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v6;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v7;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v0;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v1;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v2;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v3;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v4;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v5;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v6;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v7;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v0;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v1;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v2;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v3;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v4;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v5;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v6;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v7;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v0;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v1;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v2;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v3;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v4;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v5;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v6;
    SData/*8:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v7;
    // Body
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v0 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v1 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v2 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v3 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v4 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v5 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v6 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v7 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v0 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v1 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v2 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v3 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v4 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v5 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v6 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v7 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v0 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v1 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v2 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v3 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v4 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v5 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v6 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v7 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v0 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v1 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v2 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v3 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v4 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v5 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v6 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v7 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v0 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v1 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v2 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v3 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v4 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v5 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v6 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v7 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v0 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v1 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v2 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v3 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v4 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v5 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v6 = 0U;
    __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v7 = 0U;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_empty) 
         | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__lint_GNT))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_we) {
        if ((0xffU == (0xffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__tpram_bit_write)))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v0 
                = (0xffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__tpram_w_data));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v0 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v0 = 0U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v0 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__tpram_bit_write 
                                        >> 8U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v1 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__tpram_w_data 
                                    >> 8U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v1 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v1 = 8U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v1 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__tpram_bit_write 
                                        >> 0x10U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v2 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__tpram_w_data 
                                    >> 0x10U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v2 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v2 = 0x10U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v2 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__tpram_bit_write 
                                        >> 0x18U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v3 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__tpram_w_data 
                                    >> 0x18U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v3 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v3 = 0x18U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v3 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__tpram_bit_write 
                                        >> 0x20U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v4 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__tpram_w_data 
                                    >> 0x20U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v4 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v4 = 0x20U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v4 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__tpram_bit_write 
                                        >> 0x28U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v5 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__tpram_w_data 
                                    >> 0x28U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v5 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v5 = 0x28U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v5 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__tpram_bit_write 
                                        >> 0x30U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v6 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__tpram_w_data 
                                    >> 0x30U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v6 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v6 = 0x30U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v6 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__tpram_bit_write 
                                        >> 0x38U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v7 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__tpram_w_data 
                                    >> 0x38U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v7 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v7 = 0x38U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v7 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_waddr) 
                             >> 3U));
        }
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_we) {
        if ((0xffU == (0xffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__tpram_bit_write)))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v0 
                = (0xffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__tpram_w_data));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v0 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v0 = 0U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v0 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__tpram_bit_write 
                                        >> 8U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v1 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__tpram_w_data 
                                    >> 8U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v1 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v1 = 8U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v1 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__tpram_bit_write 
                                        >> 0x10U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v2 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__tpram_w_data 
                                    >> 0x10U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v2 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v2 = 0x10U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v2 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__tpram_bit_write 
                                        >> 0x18U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v3 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__tpram_w_data 
                                    >> 0x18U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v3 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v3 = 0x18U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v3 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__tpram_bit_write 
                                        >> 0x20U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v4 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__tpram_w_data 
                                    >> 0x20U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v4 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v4 = 0x20U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v4 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__tpram_bit_write 
                                        >> 0x28U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v5 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__tpram_w_data 
                                    >> 0x28U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v5 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v5 = 0x28U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v5 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__tpram_bit_write 
                                        >> 0x30U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v6 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__tpram_w_data 
                                    >> 0x30U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v6 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v6 = 0x30U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v6 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__tpram_bit_write 
                                        >> 0x38U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v7 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__tpram_w_data 
                                    >> 0x38U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v7 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v7 = 0x38U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v7 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_waddr) 
                             >> 3U));
        }
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_we) {
        if ((0xffU == (0xffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__tpram_bit_write)))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v0 
                = (0xffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__tpram_w_data));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v0 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v0 = 0U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v0 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__tpram_bit_write 
                                        >> 8U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v1 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__tpram_w_data 
                                    >> 8U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v1 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v1 = 8U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v1 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__tpram_bit_write 
                                        >> 0x10U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v2 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__tpram_w_data 
                                    >> 0x10U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v2 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v2 = 0x10U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v2 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__tpram_bit_write 
                                        >> 0x18U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v3 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__tpram_w_data 
                                    >> 0x18U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v3 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v3 = 0x18U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v3 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__tpram_bit_write 
                                        >> 0x20U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v4 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__tpram_w_data 
                                    >> 0x20U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v4 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v4 = 0x20U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v4 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__tpram_bit_write 
                                        >> 0x28U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v5 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__tpram_w_data 
                                    >> 0x28U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v5 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v5 = 0x28U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v5 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__tpram_bit_write 
                                        >> 0x30U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v6 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__tpram_w_data 
                                    >> 0x30U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v6 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v6 = 0x30U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v6 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__tpram_bit_write 
                                        >> 0x38U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v7 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__tpram_w_data 
                                    >> 0x38U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v7 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v7 = 0x38U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v7 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_waddr) 
                             >> 3U));
        }
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_we) {
        if ((0xffU == (0xffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__tpram_bit_write)))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v0 
                = (0xffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__tpram_w_data));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v0 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v0 = 0U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v0 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__tpram_bit_write 
                                        >> 8U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v1 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__tpram_w_data 
                                    >> 8U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v1 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v1 = 8U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v1 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__tpram_bit_write 
                                        >> 0x10U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v2 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__tpram_w_data 
                                    >> 0x10U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v2 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v2 = 0x10U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v2 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__tpram_bit_write 
                                        >> 0x18U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v3 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__tpram_w_data 
                                    >> 0x18U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v3 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v3 = 0x18U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v3 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__tpram_bit_write 
                                        >> 0x20U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v4 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__tpram_w_data 
                                    >> 0x20U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v4 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v4 = 0x20U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v4 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__tpram_bit_write 
                                        >> 0x28U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v5 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__tpram_w_data 
                                    >> 0x28U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v5 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v5 = 0x28U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v5 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__tpram_bit_write 
                                        >> 0x30U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v6 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__tpram_w_data 
                                    >> 0x30U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v6 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v6 = 0x30U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v6 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__tpram_bit_write 
                                        >> 0x38U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v7 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__tpram_w_data 
                                    >> 0x38U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v7 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v7 = 0x38U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v7 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_waddr) 
                             >> 3U));
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__out 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage
        [(0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_raddr) 
                    >> 3U))];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__out 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage
        [(0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_raddr) 
                    >> 3U))];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__out 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage
        [(0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_raddr) 
                    >> 3U))];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__out 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage
        [(0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_raddr) 
                    >> 3U))];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__out 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage
        [(0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_raddr) 
                    >> 3U))];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__out 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage
        [(0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_raddr) 
                    >> 3U))];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__paf 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__lint_VALID)
            ? (2U > (7U & ((IData)(4U) - (((7U & ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                           >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                           ? ((7U & 
                                               ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                              - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                           : ((IData)(1U) 
                                              + ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                 + 
                                                 (7U 
                                                  & ((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))))
            : (2U > (7U & ((IData)(4U) - (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                           >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                           ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                              - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                           : ((IData)(1U) 
                                              + ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                 + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))));
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__lint_VALID) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__full)))) {
        VL_ASSIGNSEL_WIII(32,(0x60U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                       << 5U)), vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ram__DOT__data_ram, vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__lint_RDATA);
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_we) {
        if ((0xffU == (0xffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__tpram_bit_write)))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v0 
                = (0xffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__tpram_w_data));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v0 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v0 = 0U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v0 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__tpram_bit_write 
                                        >> 8U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v1 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__tpram_w_data 
                                    >> 8U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v1 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v1 = 8U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v1 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__tpram_bit_write 
                                        >> 0x10U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v2 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__tpram_w_data 
                                    >> 0x10U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v2 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v2 = 0x10U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v2 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__tpram_bit_write 
                                        >> 0x18U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v3 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__tpram_w_data 
                                    >> 0x18U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v3 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v3 = 0x18U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v3 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__tpram_bit_write 
                                        >> 0x20U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v4 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__tpram_w_data 
                                    >> 0x20U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v4 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v4 = 0x20U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v4 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__tpram_bit_write 
                                        >> 0x28U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v5 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__tpram_w_data 
                                    >> 0x28U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v5 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v5 = 0x28U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v5 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__tpram_bit_write 
                                        >> 0x30U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v6 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__tpram_w_data 
                                    >> 0x30U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v6 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v6 = 0x30U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v6 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__tpram_bit_write 
                                        >> 0x38U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v7 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__tpram_w_data 
                                    >> 0x38U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v7 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v7 = 0x38U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v7 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_waddr) 
                             >> 3U));
        }
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_we) {
        if ((0xffU == (0xffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__tpram_bit_write)))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v0 
                = (0xffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__tpram_w_data));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v0 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v0 = 0U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v0 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__tpram_bit_write 
                                        >> 8U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v1 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__tpram_w_data 
                                    >> 8U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v1 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v1 = 8U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v1 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__tpram_bit_write 
                                        >> 0x10U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v2 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__tpram_w_data 
                                    >> 0x10U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v2 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v2 = 0x10U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v2 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__tpram_bit_write 
                                        >> 0x18U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v3 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__tpram_w_data 
                                    >> 0x18U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v3 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v3 = 0x18U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v3 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__tpram_bit_write 
                                        >> 0x20U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v4 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__tpram_w_data 
                                    >> 0x20U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v4 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v4 = 0x20U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v4 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__tpram_bit_write 
                                        >> 0x28U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v5 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__tpram_w_data 
                                    >> 0x28U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v5 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v5 = 0x28U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v5 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__tpram_bit_write 
                                        >> 0x30U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v6 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__tpram_w_data 
                                    >> 0x30U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v6 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v6 = 0x30U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v6 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_waddr) 
                             >> 3U));
        }
        if ((0xffU == (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__tpram_bit_write 
                                        >> 0x38U))))) {
            __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v7 
                = (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__tpram_w_data 
                                    >> 0x38U)));
            __Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v7 = 1U;
            __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v7 = 0x38U;
            __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v7 
                = (0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_waddr) 
                             >> 3U));
        }
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v0) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v0))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v0]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v0)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v0)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v1) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v1))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v1]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v1)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v1)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v2) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v2))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v2]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v2)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v2)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v3) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v3))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v3]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v3)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v3)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v4) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v4))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v4]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v4)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v4)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v5) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v5))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v5]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v5)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v5)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v6) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v6))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v6]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v6)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v6)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v7) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v7))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v7]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v7)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v7)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v0) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v0))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v0]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v0)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v0)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v1) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v1))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v1]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v1)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v1)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v2) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v2))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v2]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v2)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v2)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v3) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v3))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v3]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v3)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v3)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v4) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v4))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v4]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v4)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v4)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v5) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v5))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v5]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v5)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v5)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v6) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v6))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v6]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v6)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v6)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v7) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v7))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v7]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v7)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v7)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v0) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v0))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v0]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v0)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v0)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v1) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v1))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v1]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v1)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v1)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v2) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v2))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v2]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v2)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v2)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v3) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v3))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v3]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v3)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v3)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v4) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v4))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v4]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v4)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v4)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v5) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v5))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v5]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v5)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v5)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v6) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v6))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v6]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v6)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v6)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v7) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v7))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v7]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v7)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__storage__v7)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v0) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v0))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v0]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v0)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v0)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v1) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v1))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v1]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v1)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v1)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v2) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v2))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v2]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v2)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v2)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v3) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v3))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v3]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v3)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v3)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v4) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v4))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v4]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v4)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v4)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v5) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v5))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v5]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v5)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v5)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v6) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v6))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v6]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v6)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v6)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v7) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v7))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v7]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v7)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__storage__v7)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v0) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v0))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v0]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v0)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v0)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v1) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v1))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v1]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v1)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v1)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v2) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v2))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v2]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v2)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v2)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v3) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v3))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v3]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v3)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v3)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v4) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v4))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v4]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v4)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v4)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v5) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v5))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v5]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v5)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v5)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v6) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v6))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v6]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v6)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v6)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v7) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v7))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v7]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v7)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v7)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v0) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v0))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v0]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v0)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v0)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v1) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v1))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v1]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v1)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v1)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v2) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v2))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v2]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v2)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v2)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v3) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v3))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v3]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v3)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v3)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v4) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v4))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v4]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v4)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v4)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v5) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v5))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v5]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v5)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v5)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v6) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v6))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v6]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v6)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v6)));
    }
    if (__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v7) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v7))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v7]) 
               | ((QData)((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v7)) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__storage__v7)));
    }
}

VL_INLINE_OPT void Vcore_v_mcu::_sequent__TOP__34(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_sequent__TOP__34\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__tpram_dataout_sel 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__r_addr_ff_rstn)
            ? (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_raddr))
            : 0U);
}

VL_INLINE_OPT void Vcore_v_mcu::_sequent__TOP__35(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_sequent__TOP__35\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__tpram_dataout_sel 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__r_addr_ff_rstn)
            ? (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_raddr))
            : 0U);
}

VL_INLINE_OPT void Vcore_v_mcu::_sequent__TOP__36(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_sequent__TOP__36\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__tpram_dataout_sel 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__r_addr_ff_rstn)
            ? (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_raddr))
            : 0U);
}

VL_INLINE_OPT void Vcore_v_mcu::_sequent__TOP__37(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_sequent__TOP__37\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__tpram_dataout_sel 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__r_addr_ff_rstn)
            ? (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_raddr))
            : 0U);
}

VL_INLINE_OPT void Vcore_v_mcu::_sequent__TOP__38(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_sequent__TOP__38\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__tpram_dataout_sel 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__r_addr_ff_rstn)
            ? (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_raddr))
            : 0U);
}

VL_INLINE_OPT void Vcore_v_mcu::_sequent__TOP__39(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_sequent__TOP__39\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__tpram_dataout_sel 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__r_addr_ff_rstn)
            ? (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_raddr))
            : 0U);
}

VL_INLINE_OPT void Vcore_v_mcu::_sequent__TOP__40(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_sequent__TOP__40\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__qf_rfm_INST_3__DOT__memory_data__v0 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__qf_rfm_INST_2__DOT__memory_data__v0 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__qf_rfm_INST_1__DOT__memory_data__v0 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__qf_rfm_INST_0__DOT__memory_data__v0 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__qf_rfm_INST__DOT__memory_data__v0 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__qf_rfm_INST__DOT__memory_data__v0 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_1__DOT__qf_rfm_INST__DOT__memory_data__v0 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_0__DOT__qf_rfm_INST__DOT__memory_data__v0 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__RAM_256x8_behavioral_0__DOT__ram__v0 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__RAM_256x8_behavioral_0__DOT__ram__v0 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v0 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v1 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v2 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v3 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v4 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v5 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v6 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v7 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v8 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v9 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v10 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v11 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v12 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v13 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v14 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v15 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v16 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v17 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v18 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v19 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v20 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v21 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v22 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v23 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v24 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v25 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v26 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v27 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v28 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v29 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v30 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v31 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v0 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v1 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v2 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v3 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v4 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v5 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v6 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v7 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v8 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v9 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v10 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v11 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v12 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v13 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v14 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v15 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v16 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v17 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v18 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v19 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v20 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v21 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v22 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v23 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v24 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v25 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v26 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v27 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v28 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v29 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v30 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v31 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30 = 0U;
    vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31 = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__ep_pf_evt_i__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__RAM_256x8_behavioral_0__DOT__rd_addr_reg 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__ram_rd_addr;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__RAM_256x8_behavioral_0__DOT__rd_addr_reg 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__ram_rd_addr;
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_wr_byte))) {
        vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__qf_rfm_INST_3__DOT__memory_data__v0 
            = (0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_wr_data 
                        >> 0x18U));
        vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__qf_rfm_INST_3__DOT__memory_data__v0 = 1U;
        vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__qf_rfm_INST_3__DOT__memory_data__v0 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__fifo_wr_ptr_cs;
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_wr_byte))) {
        vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__qf_rfm_INST_2__DOT__memory_data__v0 
            = (0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_wr_data 
                        >> 0x10U));
        vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__qf_rfm_INST_2__DOT__memory_data__v0 = 1U;
        vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__qf_rfm_INST_2__DOT__memory_data__v0 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__fifo_wr_ptr_cs;
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_wr_byte))) {
        vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__qf_rfm_INST_1__DOT__memory_data__v0 
            = (0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_wr_data 
                        >> 8U));
        vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__qf_rfm_INST_1__DOT__memory_data__v0 = 1U;
        vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__qf_rfm_INST_1__DOT__memory_data__v0 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__fifo_wr_ptr_cs;
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_wr_byte))) {
        vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__qf_rfm_INST_0__DOT__memory_data__v0 
            = (0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_wr_data);
        vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__qf_rfm_INST_0__DOT__memory_data__v0 = 1U;
        vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__qf_rfm_INST_0__DOT__memory_data__v0 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__fifo_wr_ptr_cs;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrffwff_rd_en) {
        vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__qf_rfm_INST__DOT__memory_data__v0 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__frfu_ffsr_wfifo_wdata;
        vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__qf_rfm_INST__DOT__memory_data__v0 = 1U;
        vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__qf_rfm_INST__DOT__memory_data__v0 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__fifo_wr_ptr_cs;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__paf 
        = ((IData)(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__8__KET__.r_valid)
            ? (2U > (7U & ((IData)(4U) - (((7U & ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                           >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                           ? ((7U & 
                                               ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                              - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                           : ((IData)(1U) 
                                              + ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                 + 
                                                 (7U 
                                                  & ((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))))
            : (2U > (7U & ((IData)(4U) - (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                           >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                           ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                              - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                           : ((IData)(1U) 
                                              + ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                 + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__paf 
        = ((IData)(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__7__KET__.r_valid)
            ? (2U > (7U & ((IData)(4U) - (((7U & ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                           >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                           ? ((7U & 
                                               ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                              - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                           : ((IData)(1U) 
                                              + ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                 + 
                                                 (7U 
                                                  & ((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))))
            : (2U > (7U & ((IData)(4U) - (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                           >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                           ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                              - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                           : ((IData)(1U) 
                                              + ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                 + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__paf 
        = ((IData)(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__6__KET__.r_valid)
            ? (2U > (7U & ((IData)(4U) - (((7U & ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                           >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                           ? ((7U & 
                                               ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                              - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                           : ((IData)(1U) 
                                              + ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                 + 
                                                 (7U 
                                                  & ((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))))
            : (2U > (7U & ((IData)(4U) - (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                           >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                           ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                              - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                           : ((IData)(1U) 
                                              + ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                 + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__paf 
        = ((IData)(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__5__KET__.r_valid)
            ? (2U > (7U & ((IData)(4U) - (((7U & ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                           >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                           ? ((7U & 
                                               ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                              - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                           : ((IData)(1U) 
                                              + ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                 + 
                                                 (7U 
                                                  & ((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))))
            : (2U > (7U & ((IData)(4U) - (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                           >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                           ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                              - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                           : ((IData)(1U) 
                                              + ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                 + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__paf 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_push)
            ? (2U > (7U & ((IData)(4U) - (((7U & ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                           >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                           ? ((7U & 
                                               ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                              - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                           : ((IData)(1U) 
                                              + ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                 + 
                                                 (7U 
                                                  & ((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))))
            : (2U > (7U & ((IData)(4U) - (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                           >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                           ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                              - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                           : ((IData)(1U) 
                                              + ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                 + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__rff_wr_en) {
        vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__qf_rfm_INST__DOT__memory_data__v0 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_ramfifo_sel_cs)
                ? 0U : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__efpga2fcb_bl_dout);
        vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__qf_rfm_INST__DOT__memory_data__v0 = 1U;
        vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__qf_rfm_INST__DOT__memory_data__v0 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__fifo_wr_ptr_cs;
    }
    if (((IData)(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__8__KET__.r_valid) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__full)))) {
        VL_ASSIGNSEL_WIII(32,(0x60U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                       << 5U)), vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__data_ram, vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__8__KET__.r_rdata);
    }
    if (((IData)(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__7__KET__.r_valid) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__full)))) {
        VL_ASSIGNSEL_WIII(32,(0x60U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                       << 5U)), vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__data_ram, vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__7__KET__.r_rdata);
    }
    if (((IData)(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__6__KET__.r_valid) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__full)))) {
        VL_ASSIGNSEL_WIII(32,(0x60U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                       << 5U)), vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__data_ram, vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__6__KET__.r_rdata);
    }
    if (((IData)(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__5__KET__.r_valid) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__full)))) {
        VL_ASSIGNSEL_WIII(32,(0x60U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                       << 5U)), vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__data_ram, vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__5__KET__.r_rdata);
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_push) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_full)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ram__DOT____Vlvbound1 
            = (((QData)((IData)((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                                       >> 3U)))) << 0x38U) 
               | (((QData)((IData)((0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[3U]))) 
                   << 0x24U) | (((QData)((IData)((0xfU 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                                                     >> 0xcU)))) 
                                 << 0x20U) | (QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[3U])))));
        if ((0xe3U >= (0xffU & ((IData)(0x39U) * (3U 
                                                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))) {
            VL_ASSIGNSEL_WIIQ(57,(0xffU & ((IData)(0x39U) 
                                           * (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))), vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ram__DOT__data_ram, vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ram__DOT____Vlvbound1);
        }
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT____Vcellinp__qf_sff_INST_1__fifo_wr_en) {
        vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_1__DOT__qf_rfm_INST__DOT__memory_data__v0 
            = ((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_rddata 
                         & (- (IData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__frwf_frfu_rd_en))))) 
               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__ffsr_frfu_rfifo_rdata 
                  & (- (IData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__frfu_frwf_crf_wr_en)))));
        vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_1__DOT__qf_rfm_INST__DOT__memory_data__v0 = 1U;
        vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_1__DOT__qf_rfm_INST__DOT__memory_data__v0 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_1__DOT__fifo_wr_ptr_cs;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT____Vcellinp__qf_sff_INST_0__fifo_wr_en) {
        vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_0__DOT__qf_rfm_INST__DOT__memory_data__v0 
            = (((((QData)((IData)((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_addr_h_cs) 
                                    << 0x1cU) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_addr_l_cs) 
                                                  << 0x18U) 
                                                 | ((0xf00000U 
                                                     & (vlTOPp->core_v_mcu__DOT__testio_i 
                                                        << 0x10U)) 
                                                    | ((0xf0000U 
                                                        & (vlTOPp->core_v_mcu__DOT__testio_i 
                                                           << 0x10U)) 
                                                       | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_data_b2_h_cs) 
                                                           << 0xcU) 
                                                          | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_data_b2_l_cs) 
                                                              << 8U) 
                                                             | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_data_b1_h_cs) 
                                                                 << 4U) 
                                                                | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_data_b1_l_cs)))))))))) 
                  << 8U) | (QData)((IData)((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_data_b0_h_cs) 
                                             << 4U) 
                                            | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_data_b0_l_cs))))) 
                & (- (QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fpif_frwf_wff_wr_en)))) 
               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__faps_frwf_wff_wr_data 
                  & (- (QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__faps_frwf_wff_wr_en)))));
        vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_0__DOT__qf_rfm_INST__DOT__memory_data__v0 = 1U;
        vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_0__DOT__qf_rfm_INST__DOT__memory_data__v0 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_0__DOT__fifo_wr_ptr_cs;
    }
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__full_reg)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__fifo_apb_to_i2c_push))) {
        vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__RAM_256x8_behavioral_0__DOT__ram__v0 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x30;
        vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__RAM_256x8_behavioral_0__DOT__ram__v0 = 1U;
        vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__RAM_256x8_behavioral_0__DOT__ram__v0 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__ram_wr_addr;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__dm_slave_req) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__gen_rom_snd_scratch__DOT__i_debug_rom__DOT__addr_q 
            = (0x1fU & (IData)(((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU])) 
                                >> 3U)));
    }
    if (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__full_reg)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__fifo_i2c_to_apb_push))) {
        vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__RAM_256x8_behavioral_0__DOT__ram__v0 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x20;
        vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__RAM_256x8_behavioral_0__DOT__ram__v0 = 1U;
        vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__RAM_256x8_behavioral_0__DOT__ram__v0 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__ram_wr_addr;
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_empty) 
         | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__s_lint_VALID))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__boot_rom_i__DOT____Vcellout__rom_mem_i__Q 
        = ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))
            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__boot_rom_i__DOT__rom_mem_i__DOT__value
           [(0x7ffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[2U] 
                        - (IData)(0x1a000000U)) >> 2U))]
            : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__boot_rom_i__DOT__rom_mem_i__DOT__read_data);
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M))) {
                vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v0 
                    = (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[1U]);
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v0 = 1U;
                vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v0 = 0U;
                vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v0 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                   - (IData)(0x1c008000U)) 
                                  >> 2U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
                          >> 1U)))) {
                vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v1 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[1U] 
                             >> 1U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v1 = 1U;
                vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v1 = 1U;
                vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v1 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                   - (IData)(0x1c008000U)) 
                                  >> 2U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
                          >> 2U)))) {
                vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v2 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[1U] 
                             >> 2U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v2 = 1U;
                vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v2 = 2U;
                vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v2 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                   - (IData)(0x1c008000U)) 
                                  >> 2U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
                          >> 3U)))) {
                vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v3 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[1U] 
                             >> 3U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v3 = 1U;
                vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v3 = 3U;
                vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v3 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                   - (IData)(0x1c008000U)) 
                                  >> 2U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
                          >> 4U)))) {
                vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v4 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[1U] 
                             >> 4U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v4 = 1U;
                vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v4 = 4U;
                vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v4 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                   - (IData)(0x1c008000U)) 
                                  >> 2U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
                          >> 5U)))) {
                vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v5 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[1U] 
                             >> 5U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v5 = 1U;
                vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v5 = 5U;
                vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v5 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                   - (IData)(0x1c008000U)) 
                                  >> 2U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
                          >> 6U)))) {
                vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v6 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[1U] 
                             >> 6U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v6 = 1U;
                vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v6 = 6U;
                vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v6 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                   - (IData)(0x1c008000U)) 
                                  >> 2U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
                          >> 7U)))) {
                vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v7 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[1U] 
                             >> 7U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v7 = 1U;
                vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v7 = 7U;
                vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v7 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                   - (IData)(0x1c008000U)) 
                                  >> 2U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
                          >> 8U)))) {
                vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v8 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[1U] 
                             >> 8U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v8 = 1U;
                vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v8 = 8U;
                vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v8 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                   - (IData)(0x1c008000U)) 
                                  >> 2U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
                          >> 9U)))) {
                vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v9 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[1U] 
                             >> 9U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v9 = 1U;
                vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v9 = 9U;
                vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v9 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                   - (IData)(0x1c008000U)) 
                                  >> 2U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
                          >> 0xaU)))) {
                vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v10 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0xaU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v10 = 1U;
                vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v10 = 0xaU;
                vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v10 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                   - (IData)(0x1c008000U)) 
                                  >> 2U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
                          >> 0xbU)))) {
                vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v11 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0xbU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v11 = 1U;
                vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v11 = 0xbU;
                vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v11 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                   - (IData)(0x1c008000U)) 
                                  >> 2U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
                          >> 0xcU)))) {
                vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v12 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0xcU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v12 = 1U;
                vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v12 = 0xcU;
                vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v12 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                   - (IData)(0x1c008000U)) 
                                  >> 2U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
                          >> 0xdU)))) {
                vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v13 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0xdU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v13 = 1U;
                vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v13 = 0xdU;
                vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v13 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                   - (IData)(0x1c008000U)) 
                                  >> 2U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
                          >> 0xeU)))) {
                vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v14 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0xeU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v14 = 1U;
                vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v14 = 0xeU;
                vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v14 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                   - (IData)(0x1c008000U)) 
                                  >> 2U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
                          >> 0xfU)))) {
                vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v15 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0xfU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v15 = 1U;
                vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v15 = 0xfU;
                vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v15 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                   - (IData)(0x1c008000U)) 
                                  >> 2U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
                          >> 0x10U)))) {
                vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v16 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0x10U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v16 = 1U;
                vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v16 = 0x10U;
                vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v16 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                   - (IData)(0x1c008000U)) 
                                  >> 2U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
                          >> 0x11U)))) {
                vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v17 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0x11U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v17 = 1U;
                vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v17 = 0x11U;
                vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v17 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                   - (IData)(0x1c008000U)) 
                                  >> 2U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
                          >> 0x12U)))) {
                vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v18 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0x12U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v18 = 1U;
                vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v18 = 0x12U;
                vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v18 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                   - (IData)(0x1c008000U)) 
                                  >> 2U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
                          >> 0x13U)))) {
                vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v19 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0x13U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v19 = 1U;
                vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v19 = 0x13U;
                vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v19 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                   - (IData)(0x1c008000U)) 
                                  >> 2U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
                          >> 0x14U)))) {
                vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v20 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0x14U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v20 = 1U;
                vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v20 = 0x14U;
                vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v20 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                   - (IData)(0x1c008000U)) 
                                  >> 2U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
                          >> 0x15U)))) {
                vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v21 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0x15U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v21 = 1U;
                vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v21 = 0x15U;
                vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v21 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                   - (IData)(0x1c008000U)) 
                                  >> 2U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
                          >> 0x16U)))) {
                vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v22 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0x16U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v22 = 1U;
                vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v22 = 0x16U;
                vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v22 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                   - (IData)(0x1c008000U)) 
                                  >> 2U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
                          >> 0x17U)))) {
                vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v23 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0x17U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v23 = 1U;
                vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v23 = 0x17U;
                vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v23 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                   - (IData)(0x1c008000U)) 
                                  >> 2U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
                          >> 0x18U)))) {
                vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v24 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0x18U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v24 = 1U;
                vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v24 = 0x18U;
                vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v24 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                   - (IData)(0x1c008000U)) 
                                  >> 2U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
                          >> 0x19U)))) {
                vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v25 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0x19U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v25 = 1U;
                vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v25 = 0x19U;
                vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v25 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                   - (IData)(0x1c008000U)) 
                                  >> 2U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
                          >> 0x1aU)))) {
                vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v26 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0x1aU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v26 = 1U;
                vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v26 = 0x1aU;
                vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v26 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                   - (IData)(0x1c008000U)) 
                                  >> 2U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
                          >> 0x1bU)))) {
                vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v27 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0x1bU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v27 = 1U;
                vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v27 = 0x1bU;
                vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v27 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                   - (IData)(0x1c008000U)) 
                                  >> 2U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
                          >> 0x1cU)))) {
                vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v28 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0x1cU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v28 = 1U;
                vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v28 = 0x1cU;
                vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v28 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                   - (IData)(0x1c008000U)) 
                                  >> 2U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
                          >> 0x1dU)))) {
                vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v29 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0x1dU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v29 = 1U;
                vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v29 = 0x1dU;
                vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v29 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                   - (IData)(0x1c008000U)) 
                                  >> 2U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
                          >> 0x1eU)))) {
                vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v30 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0x1eU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v30 = 1U;
                vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v30 = 0x1eU;
                vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v30 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                   - (IData)(0x1c008000U)) 
                                  >> 2U));
            }
        }
    }
}

VL_INLINE_OPT void Vcore_v_mcu::_sequent__TOP__41(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_sequent__TOP__41\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v0;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v0;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v1;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v1;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v2;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v2;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v3;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v3;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v4;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v4;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v5;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v5;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v6;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v6;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v7;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v7;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v8;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v8;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v9;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v9;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v10;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v10;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v11;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v11;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v12;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v12;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v13;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v13;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v14;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v14;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v15;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v15;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v16;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v16;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v17;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v17;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v18;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v18;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v19;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v19;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v20;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v20;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v21;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v21;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v22;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v22;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v23;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v23;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v24;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v24;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v25;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v25;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v26;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v26;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v27;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v27;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v28;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v28;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v29;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v29;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v30;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v30;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v31;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v31;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v31;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v31;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30;
    CData/*4:0*/ __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31;
    CData/*0:0*/ __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31;
    SData/*12:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v0;
    SData/*12:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v1;
    SData/*12:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v2;
    SData/*12:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v3;
    SData/*12:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v4;
    SData/*12:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v5;
    SData/*12:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v6;
    SData/*12:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v7;
    SData/*12:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v8;
    SData/*12:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v9;
    SData/*12:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v10;
    SData/*12:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v11;
    SData/*12:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v12;
    SData/*12:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v13;
    SData/*12:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v14;
    SData/*12:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v15;
    SData/*12:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v16;
    SData/*12:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v17;
    SData/*12:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v18;
    SData/*12:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v19;
    SData/*12:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v20;
    SData/*12:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v21;
    SData/*12:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v22;
    SData/*12:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v23;
    SData/*12:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v24;
    SData/*12:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v25;
    SData/*12:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v26;
    SData/*12:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v27;
    SData/*12:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v28;
    SData/*12:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v29;
    SData/*12:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v30;
    SData/*12:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v31;
    SData/*12:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v31;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30;
    SData/*14:0*/ __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31;
    // Body
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M 
                          >> 0x1fU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v31 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0x1fU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v31 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v31 = 0x1fU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v31 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                   - (IData)(0x1c008000U)) 
                                  >> 2U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o 
                    = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o) 
                       | (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                        - (IData)(0x1c008000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o 
                    = ((0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o) 
                       | (2U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                        - (IData)(0x1c008000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o 
                    = ((0xfffffffbU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o) 
                       | (4U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                        - (IData)(0x1c008000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o 
                    = ((0xfffffff7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o) 
                       | (8U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                        - (IData)(0x1c008000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o 
                    = ((0xffffffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o) 
                       | (0x10U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                        - (IData)(0x1c008000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o 
                    = ((0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o) 
                       | (0x20U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                        - (IData)(0x1c008000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o 
                    = ((0xffffffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o) 
                       | (0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                        - (IData)(0x1c008000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o 
                    = ((0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o) 
                       | (0x80U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                        - (IData)(0x1c008000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o 
                    = ((0xfffffeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o) 
                       | (0x100U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                        - (IData)(0x1c008000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o 
                    = ((0xfffffdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o) 
                       | (0x200U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                        - (IData)(0x1c008000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o 
                    = ((0xfffffbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o) 
                       | (0x400U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                        - (IData)(0x1c008000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o 
                    = ((0xfffff7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o) 
                       | (0x800U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                        - (IData)(0x1c008000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o 
                    = ((0xffffefffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o) 
                       | (0x1000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                        - (IData)(0x1c008000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o 
                    = ((0xffffdfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o) 
                       | (0x2000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                        - (IData)(0x1c008000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o 
                    = ((0xffffbfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o) 
                       | (0x4000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                        - (IData)(0x1c008000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o 
                    = ((0xffff7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o) 
                       | (0x8000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                        - (IData)(0x1c008000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o 
                    = ((0xfffeffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o) 
                       | (0x10000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                        - (IData)(0x1c008000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o 
                    = ((0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o) 
                       | (0x20000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                        - (IData)(0x1c008000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o 
                    = ((0xfffbffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o) 
                       | (0x40000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                        - (IData)(0x1c008000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o 
                    = ((0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o) 
                       | (0x80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                        - (IData)(0x1c008000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o 
                    = ((0xffefffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o) 
                       | (0x100000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                        - (IData)(0x1c008000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o 
                    = ((0xffdfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o) 
                       | (0x200000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                        - (IData)(0x1c008000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o 
                    = ((0xffbfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o) 
                       | (0x400000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                        - (IData)(0x1c008000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o 
                    = ((0xff7fffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o) 
                       | (0x800000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                        - (IData)(0x1c008000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o 
                    = ((0xfeffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o) 
                       | (0x1000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                        - (IData)(0x1c008000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o 
                    = ((0xfdffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o) 
                       | (0x2000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                        - (IData)(0x1c008000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o 
                    = ((0xfbffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o) 
                       | (0x4000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                        - (IData)(0x1c008000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o 
                    = ((0xf7ffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o) 
                       | (0x8000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                        - (IData)(0x1c008000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o 
                    = ((0xefffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o) 
                       | (0x10000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                        - (IData)(0x1c008000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o 
                    = ((0xdfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o) 
                       | (0x20000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                        - (IData)(0x1c008000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o 
                    = ((0xbfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o) 
                       | (0x40000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                        - (IData)(0x1c008000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o 
                    = ((0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o) 
                       | (0x80000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                        - (IData)(0x1c008000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v0 
                    = (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[0U]);
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v0 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v0 = 0U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v0 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                   - (IData)(0x1c000000U)) 
                                  >> 2U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
                          >> 1U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v1 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[0U] 
                             >> 1U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v1 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v1 = 1U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v1 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                   - (IData)(0x1c000000U)) 
                                  >> 2U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
                          >> 2U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v2 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[0U] 
                             >> 2U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v2 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v2 = 2U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v2 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                   - (IData)(0x1c000000U)) 
                                  >> 2U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
                          >> 3U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v3 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[0U] 
                             >> 3U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v3 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v3 = 3U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v3 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                   - (IData)(0x1c000000U)) 
                                  >> 2U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
                          >> 4U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v4 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[0U] 
                             >> 4U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v4 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v4 = 4U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v4 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                   - (IData)(0x1c000000U)) 
                                  >> 2U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
                          >> 5U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v5 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[0U] 
                             >> 5U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v5 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v5 = 5U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v5 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                   - (IData)(0x1c000000U)) 
                                  >> 2U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
                          >> 6U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v6 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[0U] 
                             >> 6U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v6 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v6 = 6U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v6 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                   - (IData)(0x1c000000U)) 
                                  >> 2U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
                          >> 7U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v7 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[0U] 
                             >> 7U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v7 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v7 = 7U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v7 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                   - (IData)(0x1c000000U)) 
                                  >> 2U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
                          >> 8U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v8 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[0U] 
                             >> 8U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v8 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v8 = 8U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v8 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                   - (IData)(0x1c000000U)) 
                                  >> 2U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
                          >> 9U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v9 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[0U] 
                             >> 9U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v9 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v9 = 9U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v9 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                   - (IData)(0x1c000000U)) 
                                  >> 2U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
                          >> 0xaU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v10 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0xaU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v10 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v10 = 0xaU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v10 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                   - (IData)(0x1c000000U)) 
                                  >> 2U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
                          >> 0xbU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v11 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0xbU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v11 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v11 = 0xbU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v11 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                   - (IData)(0x1c000000U)) 
                                  >> 2U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
                          >> 0xcU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v12 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0xcU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v12 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v12 = 0xcU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v12 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                   - (IData)(0x1c000000U)) 
                                  >> 2U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
                          >> 0xdU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v13 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0xdU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v13 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v13 = 0xdU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v13 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                   - (IData)(0x1c000000U)) 
                                  >> 2U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
                          >> 0xeU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v14 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0xeU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v14 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v14 = 0xeU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v14 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                   - (IData)(0x1c000000U)) 
                                  >> 2U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
                          >> 0xfU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v15 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0xfU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v15 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v15 = 0xfU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v15 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                   - (IData)(0x1c000000U)) 
                                  >> 2U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
                          >> 0x10U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v16 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0x10U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v16 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v16 = 0x10U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v16 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                   - (IData)(0x1c000000U)) 
                                  >> 2U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
                          >> 0x11U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v17 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0x11U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v17 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v17 = 0x11U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v17 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                   - (IData)(0x1c000000U)) 
                                  >> 2U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
                          >> 0x12U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v18 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0x12U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v18 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v18 = 0x12U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v18 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                   - (IData)(0x1c000000U)) 
                                  >> 2U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
                          >> 0x13U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v19 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0x13U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v19 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v19 = 0x13U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v19 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                   - (IData)(0x1c000000U)) 
                                  >> 2U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
                          >> 0x14U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v20 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0x14U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v20 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v20 = 0x14U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v20 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                   - (IData)(0x1c000000U)) 
                                  >> 2U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
                          >> 0x15U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v21 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0x15U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v21 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v21 = 0x15U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v21 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                   - (IData)(0x1c000000U)) 
                                  >> 2U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
                          >> 0x16U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v22 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0x16U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v22 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v22 = 0x16U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v22 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                   - (IData)(0x1c000000U)) 
                                  >> 2U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
                          >> 0x17U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v23 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0x17U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v23 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v23 = 0x17U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v23 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                   - (IData)(0x1c000000U)) 
                                  >> 2U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
                          >> 0x18U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v24 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0x18U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v24 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v24 = 0x18U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v24 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                   - (IData)(0x1c000000U)) 
                                  >> 2U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
                          >> 0x19U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v25 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0x19U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v25 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v25 = 0x19U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v25 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                   - (IData)(0x1c000000U)) 
                                  >> 2U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
                          >> 0x1aU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v26 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0x1aU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v26 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v26 = 0x1aU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v26 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                   - (IData)(0x1c000000U)) 
                                  >> 2U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
                          >> 0x1bU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v27 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0x1bU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v27 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v27 = 0x1bU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v27 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                   - (IData)(0x1c000000U)) 
                                  >> 2U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
                          >> 0x1cU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v28 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0x1cU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v28 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v28 = 0x1cU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v28 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                   - (IData)(0x1c000000U)) 
                                  >> 2U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
                          >> 0x1dU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v29 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0x1dU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v29 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v29 = 0x1dU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v29 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                   - (IData)(0x1c000000U)) 
                                  >> 2U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
                          >> 0x1eU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v30 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0x1eU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v30 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v30 = 0x1eU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v30 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                   - (IData)(0x1c000000U)) 
                                  >> 2U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M 
                          >> 0x1fU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v31 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0x1fU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v31 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v31 = 0x1fU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v31 
                    = (0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                   - (IData)(0x1c000000U)) 
                                  >> 2U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o 
                    = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o) 
                       | (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                        - (IData)(0x1c000000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o 
                    = ((0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o) 
                       | (2U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                        - (IData)(0x1c000000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o 
                    = ((0xfffffffbU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o) 
                       | (4U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                        - (IData)(0x1c000000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o 
                    = ((0xfffffff7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o) 
                       | (8U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                        - (IData)(0x1c000000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o 
                    = ((0xffffffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o) 
                       | (0x10U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                        - (IData)(0x1c000000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o 
                    = ((0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o) 
                       | (0x20U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                        - (IData)(0x1c000000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o 
                    = ((0xffffffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o) 
                       | (0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                        - (IData)(0x1c000000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o 
                    = ((0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o) 
                       | (0x80U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                        - (IData)(0x1c000000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o 
                    = ((0xfffffeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o) 
                       | (0x100U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                        - (IData)(0x1c000000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o 
                    = ((0xfffffdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o) 
                       | (0x200U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                        - (IData)(0x1c000000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o 
                    = ((0xfffffbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o) 
                       | (0x400U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                        - (IData)(0x1c000000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o 
                    = ((0xfffff7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o) 
                       | (0x800U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                        - (IData)(0x1c000000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o 
                    = ((0xffffefffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o) 
                       | (0x1000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                        - (IData)(0x1c000000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o 
                    = ((0xffffdfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o) 
                       | (0x2000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                        - (IData)(0x1c000000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o 
                    = ((0xffffbfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o) 
                       | (0x4000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                        - (IData)(0x1c000000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o 
                    = ((0xffff7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o) 
                       | (0x8000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                        - (IData)(0x1c000000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o 
                    = ((0xfffeffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o) 
                       | (0x10000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                        - (IData)(0x1c000000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o 
                    = ((0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o) 
                       | (0x20000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                        - (IData)(0x1c000000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o 
                    = ((0xfffbffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o) 
                       | (0x40000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                        - (IData)(0x1c000000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o 
                    = ((0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o) 
                       | (0x80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                        - (IData)(0x1c000000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o 
                    = ((0xffefffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o) 
                       | (0x100000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                        - (IData)(0x1c000000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o 
                    = ((0xffdfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o) 
                       | (0x200000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                        - (IData)(0x1c000000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o 
                    = ((0xffbfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o) 
                       | (0x400000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                        - (IData)(0x1c000000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o 
                    = ((0xff7fffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o) 
                       | (0x800000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                        - (IData)(0x1c000000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o 
                    = ((0xfeffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o) 
                       | (0x1000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                        - (IData)(0x1c000000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o 
                    = ((0xfdffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o) 
                       | (0x2000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                        - (IData)(0x1c000000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o 
                    = ((0xfbffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o) 
                       | (0x4000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                        - (IData)(0x1c000000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o 
                    = ((0xf7ffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o) 
                       | (0x8000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                        - (IData)(0x1c000000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o 
                    = ((0xefffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o) 
                       | (0x10000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                        - (IData)(0x1c000000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o 
                    = ((0xdfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o) 
                       | (0x20000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                        - (IData)(0x1c000000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o 
                    = ((0xbfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o) 
                       | (0x40000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                        - (IData)(0x1c000000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o 
                    = ((0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o) 
                       | (0x80000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                          [(0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                        - (IData)(0x1c000000U)) 
                                       >> 2U))]));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 3U)))) {
            if ((1U & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0 
                    = (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[3U]);
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0 = 0U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [3U] >> 4U));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 3U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 1U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[3U] 
                             >> 1U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1 = 1U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [3U] >> 4U));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 3U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 2U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[3U] 
                             >> 2U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2 = 2U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [3U] >> 4U));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 3U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 3U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[3U] 
                             >> 3U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3 = 3U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [3U] >> 4U));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 3U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 4U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[3U] 
                             >> 4U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4 = 4U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [3U] >> 4U));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 3U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 5U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[3U] 
                             >> 5U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5 = 5U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [3U] >> 4U));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 3U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 6U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[3U] 
                             >> 6U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6 = 6U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [3U] >> 4U));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 3U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 7U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[3U] 
                             >> 7U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7 = 7U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [3U] >> 4U));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 3U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 8U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[3U] 
                             >> 8U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8 = 8U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [3U] >> 4U));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 3U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 9U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[3U] 
                             >> 9U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9 = 9U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [3U] >> 4U));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 3U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0xaU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[3U] 
                             >> 0xaU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10 = 0xaU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [3U] >> 4U));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 3U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0xbU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[3U] 
                             >> 0xbU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11 = 0xbU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [3U] >> 4U));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 3U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0xcU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[3U] 
                             >> 0xcU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12 = 0xcU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [3U] >> 4U));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 3U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0xdU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[3U] 
                             >> 0xdU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13 = 0xdU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [3U] >> 4U));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 3U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0xeU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[3U] 
                             >> 0xeU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14 = 0xeU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [3U] >> 4U));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 3U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0xfU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[3U] 
                             >> 0xfU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15 = 0xfU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [3U] >> 4U));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 3U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x10U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[3U] 
                             >> 0x10U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16 = 0x10U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [3U] >> 4U));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 3U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x11U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[3U] 
                             >> 0x11U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17 = 0x11U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [3U] >> 4U));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 3U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x12U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[3U] 
                             >> 0x12U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18 = 0x12U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [3U] >> 4U));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 3U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x13U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[3U] 
                             >> 0x13U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19 = 0x13U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [3U] >> 4U));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 3U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x14U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[3U] 
                             >> 0x14U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20 = 0x14U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [3U] >> 4U));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 3U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x15U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[3U] 
                             >> 0x15U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21 = 0x15U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [3U] >> 4U));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 3U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x16U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[3U] 
                             >> 0x16U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22 = 0x16U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [3U] >> 4U));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 3U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x17U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[3U] 
                             >> 0x17U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23 = 0x17U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [3U] >> 4U));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 3U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x18U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[3U] 
                             >> 0x18U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24 = 0x18U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [3U] >> 4U));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 3U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x19U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[3U] 
                             >> 0x19U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25 = 0x19U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [3U] >> 4U));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 3U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x1aU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[3U] 
                             >> 0x1aU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26 = 0x1aU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [3U] >> 4U));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 3U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x1bU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[3U] 
                             >> 0x1bU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27 = 0x1bU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [3U] >> 4U));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 3U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x1cU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[3U] 
                             >> 0x1cU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28 = 0x1cU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [3U] >> 4U));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 3U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x1dU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[3U] 
                             >> 0x1dU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29 = 0x1dU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [3U] >> 4U));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 3U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x1eU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[3U] 
                             >> 0x1eU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30 = 0x1eU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [3U] >> 4U));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 3U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x1fU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[3U] 
                             >> 0x1fU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31 = 0x1fU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [3U] >> 4U));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o 
                    = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o) 
                       | (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [3U] >> 4U))]));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o 
                    = ((0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o) 
                       | (2U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [3U] >> 4U))]));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o 
                    = ((0xfffffffbU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o) 
                       | (4U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [3U] >> 4U))]));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o 
                    = ((0xfffffff7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o) 
                       | (8U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [3U] >> 4U))]));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o 
                    = ((0xffffffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o) 
                       | (0x10U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [3U] >> 4U))]));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o 
                    = ((0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o) 
                       | (0x20U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [3U] >> 4U))]));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o 
                    = ((0xffffffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o) 
                       | (0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [3U] >> 4U))]));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o 
                    = ((0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o) 
                       | (0x80U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [3U] >> 4U))]));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o 
                    = ((0xfffffeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o) 
                       | (0x100U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [3U] >> 4U))]));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o 
                    = ((0xfffffdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o) 
                       | (0x200U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [3U] >> 4U))]));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o 
                    = ((0xfffffbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o) 
                       | (0x400U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [3U] >> 4U))]));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o 
                    = ((0xfffff7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o) 
                       | (0x800U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [3U] >> 4U))]));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o 
                    = ((0xffffefffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o) 
                       | (0x1000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [3U] >> 4U))]));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o 
                    = ((0xffffdfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o) 
                       | (0x2000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [3U] >> 4U))]));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o 
                    = ((0xffffbfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o) 
                       | (0x4000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [3U] >> 4U))]));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o 
                    = ((0xffff7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o) 
                       | (0x8000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [3U] >> 4U))]));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o 
                    = ((0xfffeffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o) 
                       | (0x10000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [3U] >> 4U))]));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o 
                    = ((0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o) 
                       | (0x20000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [3U] >> 4U))]));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o 
                    = ((0xfffbffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o) 
                       | (0x40000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [3U] >> 4U))]));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o 
                    = ((0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o) 
                       | (0x80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [3U] >> 4U))]));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o 
                    = ((0xffefffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o) 
                       | (0x100000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [3U] >> 4U))]));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o 
                    = ((0xffdfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o) 
                       | (0x200000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [3U] >> 4U))]));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o 
                    = ((0xffbfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o) 
                       | (0x400000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [3U] >> 4U))]));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o 
                    = ((0xff7fffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o) 
                       | (0x800000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [3U] >> 4U))]));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o 
                    = ((0xfeffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o) 
                       | (0x1000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [3U] >> 4U))]));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o 
                    = ((0xfdffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o) 
                       | (0x2000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [3U] >> 4U))]));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o 
                    = ((0xfbffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o) 
                       | (0x4000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [3U] >> 4U))]));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o 
                    = ((0xf7ffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o) 
                       | (0x8000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [3U] >> 4U))]));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o 
                    = ((0xefffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o) 
                       | (0x10000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [3U] >> 4U))]));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o 
                    = ((0xdfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o) 
                       | (0x20000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [3U] >> 4U))]));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o 
                    = ((0xbfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o) 
                       | (0x40000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [3U] >> 4U))]));
            }
        }
    }
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o 
                    = ((0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o) 
                       | (0x80000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [3U] >> 4U))]));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 2U)))) {
            if ((1U & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0 
                    = (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[2U]);
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0 = 0U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [2U] >> 4U));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 2U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 1U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[2U] 
                             >> 1U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1 = 1U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [2U] >> 4U));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 2U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 2U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[2U] 
                             >> 2U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2 = 2U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [2U] >> 4U));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 2U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 3U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[2U] 
                             >> 3U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3 = 3U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [2U] >> 4U));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 2U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 4U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[2U] 
                             >> 4U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4 = 4U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [2U] >> 4U));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 2U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 5U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[2U] 
                             >> 5U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5 = 5U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [2U] >> 4U));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 2U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 6U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[2U] 
                             >> 6U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6 = 6U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [2U] >> 4U));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 2U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 7U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[2U] 
                             >> 7U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7 = 7U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [2U] >> 4U));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 2U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 8U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[2U] 
                             >> 8U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8 = 8U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [2U] >> 4U));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 2U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 9U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[2U] 
                             >> 9U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9 = 9U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [2U] >> 4U));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 2U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0xaU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[2U] 
                             >> 0xaU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10 = 0xaU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [2U] >> 4U));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 2U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0xbU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[2U] 
                             >> 0xbU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11 = 0xbU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [2U] >> 4U));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 2U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0xcU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[2U] 
                             >> 0xcU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12 = 0xcU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [2U] >> 4U));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 2U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0xdU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[2U] 
                             >> 0xdU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13 = 0xdU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [2U] >> 4U));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 2U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0xeU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[2U] 
                             >> 0xeU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14 = 0xeU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [2U] >> 4U));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 2U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0xfU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[2U] 
                             >> 0xfU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15 = 0xfU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [2U] >> 4U));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 2U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x10U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[2U] 
                             >> 0x10U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16 = 0x10U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [2U] >> 4U));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 2U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x11U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[2U] 
                             >> 0x11U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17 = 0x11U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [2U] >> 4U));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 2U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x12U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[2U] 
                             >> 0x12U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18 = 0x12U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [2U] >> 4U));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 2U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x13U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[2U] 
                             >> 0x13U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19 = 0x13U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [2U] >> 4U));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 2U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x14U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[2U] 
                             >> 0x14U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20 = 0x14U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [2U] >> 4U));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 2U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x15U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[2U] 
                             >> 0x15U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21 = 0x15U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [2U] >> 4U));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 2U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x16U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[2U] 
                             >> 0x16U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22 = 0x16U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [2U] >> 4U));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 2U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x17U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[2U] 
                             >> 0x17U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23 = 0x17U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [2U] >> 4U));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 2U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x18U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[2U] 
                             >> 0x18U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24 = 0x18U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [2U] >> 4U));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 2U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x19U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[2U] 
                             >> 0x19U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25 = 0x19U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [2U] >> 4U));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 2U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x1aU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[2U] 
                             >> 0x1aU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26 = 0x1aU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [2U] >> 4U));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 2U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x1bU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[2U] 
                             >> 0x1bU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27 = 0x1bU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [2U] >> 4U));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 2U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x1cU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[2U] 
                             >> 0x1cU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28 = 0x1cU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [2U] >> 4U));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 2U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x1dU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[2U] 
                             >> 0x1dU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29 = 0x1dU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [2U] >> 4U));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 2U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x1eU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[2U] 
                             >> 0x1eU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30 = 0x1eU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [2U] >> 4U));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 2U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x1fU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[2U] 
                             >> 0x1fU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31 = 0x1fU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [2U] >> 4U));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o 
                    = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o) 
                       | (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [2U] >> 4U))]));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o 
                    = ((0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o) 
                       | (2U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [2U] >> 4U))]));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o 
                    = ((0xfffffffbU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o) 
                       | (4U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [2U] >> 4U))]));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o 
                    = ((0xfffffff7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o) 
                       | (8U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [2U] >> 4U))]));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o 
                    = ((0xffffffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o) 
                       | (0x10U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [2U] >> 4U))]));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o 
                    = ((0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o) 
                       | (0x20U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [2U] >> 4U))]));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o 
                    = ((0xffffffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o) 
                       | (0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [2U] >> 4U))]));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o 
                    = ((0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o) 
                       | (0x80U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [2U] >> 4U))]));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o 
                    = ((0xfffffeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o) 
                       | (0x100U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [2U] >> 4U))]));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o 
                    = ((0xfffffdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o) 
                       | (0x200U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [2U] >> 4U))]));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o 
                    = ((0xfffffbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o) 
                       | (0x400U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [2U] >> 4U))]));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o 
                    = ((0xfffff7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o) 
                       | (0x800U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [2U] >> 4U))]));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o 
                    = ((0xffffefffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o) 
                       | (0x1000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [2U] >> 4U))]));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o 
                    = ((0xffffdfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o) 
                       | (0x2000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [2U] >> 4U))]));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o 
                    = ((0xffffbfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o) 
                       | (0x4000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [2U] >> 4U))]));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o 
                    = ((0xffff7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o) 
                       | (0x8000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [2U] >> 4U))]));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o 
                    = ((0xfffeffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o) 
                       | (0x10000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [2U] >> 4U))]));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o 
                    = ((0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o) 
                       | (0x20000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [2U] >> 4U))]));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o 
                    = ((0xfffbffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o) 
                       | (0x40000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [2U] >> 4U))]));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o 
                    = ((0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o) 
                       | (0x80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [2U] >> 4U))]));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o 
                    = ((0xffefffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o) 
                       | (0x100000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [2U] >> 4U))]));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o 
                    = ((0xffdfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o) 
                       | (0x200000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [2U] >> 4U))]));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o 
                    = ((0xffbfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o) 
                       | (0x400000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [2U] >> 4U))]));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o 
                    = ((0xff7fffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o) 
                       | (0x800000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [2U] >> 4U))]));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o 
                    = ((0xfeffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o) 
                       | (0x1000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [2U] >> 4U))]));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o 
                    = ((0xfdffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o) 
                       | (0x2000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [2U] >> 4U))]));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o 
                    = ((0xfbffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o) 
                       | (0x4000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [2U] >> 4U))]));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o 
                    = ((0xf7ffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o) 
                       | (0x8000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [2U] >> 4U))]));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o 
                    = ((0xefffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o) 
                       | (0x10000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [2U] >> 4U))]));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o 
                    = ((0xdfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o) 
                       | (0x20000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [2U] >> 4U))]));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o 
                    = ((0xbfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o) 
                       | (0x40000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [2U] >> 4U))]));
            }
        }
    }
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o 
                    = ((0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o) 
                       | (0x80000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [2U] >> 4U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0 
                    = (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[1U]);
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0 = 0U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [1U] >> 4U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 1U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[1U] 
                             >> 1U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1 = 1U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [1U] >> 4U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 2U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[1U] 
                             >> 2U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2 = 2U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [1U] >> 4U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 3U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[1U] 
                             >> 3U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3 = 3U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [1U] >> 4U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 4U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[1U] 
                             >> 4U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4 = 4U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [1U] >> 4U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 5U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[1U] 
                             >> 5U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5 = 5U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [1U] >> 4U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 6U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[1U] 
                             >> 6U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6 = 6U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [1U] >> 4U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 7U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[1U] 
                             >> 7U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7 = 7U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [1U] >> 4U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 8U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[1U] 
                             >> 8U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8 = 8U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [1U] >> 4U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 9U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[1U] 
                             >> 9U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9 = 9U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [1U] >> 4U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0xaU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0xaU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10 = 0xaU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [1U] >> 4U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0xbU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0xbU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11 = 0xbU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [1U] >> 4U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0xcU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0xcU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12 = 0xcU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [1U] >> 4U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0xdU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0xdU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13 = 0xdU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [1U] >> 4U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0xeU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0xeU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14 = 0xeU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [1U] >> 4U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0xfU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0xfU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15 = 0xfU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [1U] >> 4U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x10U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0x10U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16 = 0x10U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [1U] >> 4U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x11U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0x11U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17 = 0x11U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [1U] >> 4U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x12U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0x12U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18 = 0x12U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [1U] >> 4U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x13U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0x13U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19 = 0x13U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [1U] >> 4U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x14U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0x14U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20 = 0x14U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [1U] >> 4U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x15U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0x15U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21 = 0x15U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [1U] >> 4U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x16U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0x16U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22 = 0x16U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [1U] >> 4U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x17U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0x17U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23 = 0x17U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [1U] >> 4U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x18U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0x18U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24 = 0x18U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [1U] >> 4U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x19U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0x19U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25 = 0x19U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [1U] >> 4U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x1aU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0x1aU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26 = 0x1aU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [1U] >> 4U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x1bU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0x1bU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27 = 0x1bU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [1U] >> 4U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x1cU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0x1cU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28 = 0x1cU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [1U] >> 4U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x1dU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0x1dU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29 = 0x1dU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [1U] >> 4U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x1eU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0x1eU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30 = 0x1eU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [1U] >> 4U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                      >> 1U)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x1fU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[1U] 
                             >> 0x1fU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31 = 0x1fU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [1U] >> 4U));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o 
                    = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o) 
                       | (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [1U] >> 4U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o 
                    = ((0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o) 
                       | (2U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [1U] >> 4U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o 
                    = ((0xfffffffbU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o) 
                       | (4U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [1U] >> 4U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o 
                    = ((0xfffffff7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o) 
                       | (8U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [1U] >> 4U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o 
                    = ((0xffffffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o) 
                       | (0x10U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [1U] >> 4U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o 
                    = ((0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o) 
                       | (0x20U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [1U] >> 4U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o 
                    = ((0xffffffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o) 
                       | (0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [1U] >> 4U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o 
                    = ((0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o) 
                       | (0x80U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [1U] >> 4U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o 
                    = ((0xfffffeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o) 
                       | (0x100U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [1U] >> 4U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o 
                    = ((0xfffffdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o) 
                       | (0x200U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [1U] >> 4U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o 
                    = ((0xfffffbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o) 
                       | (0x400U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [1U] >> 4U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o 
                    = ((0xfffff7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o) 
                       | (0x800U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [1U] >> 4U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o 
                    = ((0xffffefffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o) 
                       | (0x1000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [1U] >> 4U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o 
                    = ((0xffffdfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o) 
                       | (0x2000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [1U] >> 4U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o 
                    = ((0xffffbfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o) 
                       | (0x4000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [1U] >> 4U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o 
                    = ((0xffff7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o) 
                       | (0x8000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [1U] >> 4U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o 
                    = ((0xfffeffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o) 
                       | (0x10000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [1U] >> 4U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o 
                    = ((0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o) 
                       | (0x20000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [1U] >> 4U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o 
                    = ((0xfffbffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o) 
                       | (0x40000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [1U] >> 4U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o 
                    = ((0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o) 
                       | (0x80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [1U] >> 4U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o 
                    = ((0xffefffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o) 
                       | (0x100000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [1U] >> 4U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o 
                    = ((0xffdfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o) 
                       | (0x200000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [1U] >> 4U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o 
                    = ((0xffbfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o) 
                       | (0x400000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [1U] >> 4U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o 
                    = ((0xff7fffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o) 
                       | (0x800000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [1U] >> 4U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o 
                    = ((0xfeffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o) 
                       | (0x1000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [1U] >> 4U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o 
                    = ((0xfdffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o) 
                       | (0x2000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [1U] >> 4U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o 
                    = ((0xfbffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o) 
                       | (0x4000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [1U] >> 4U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o 
                    = ((0xf7ffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o) 
                       | (0x8000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [1U] >> 4U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o 
                    = ((0xefffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o) 
                       | (0x10000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [1U] >> 4U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o 
                    = ((0xdfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o) 
                       | (0x20000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [1U] >> 4U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o 
                    = ((0xbfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o) 
                       | (0x40000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [1U] >> 4U))]));
            }
        }
    }
    if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o 
                    = ((0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o) 
                       | (0x80000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [1U] >> 4U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0 
                    = (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[0U]);
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0 = 0U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [0U] >> 4U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 1U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[0U] 
                             >> 1U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1 = 1U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [0U] >> 4U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 2U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[0U] 
                             >> 2U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2 = 2U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [0U] >> 4U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 3U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[0U] 
                             >> 3U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3 = 3U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [0U] >> 4U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 4U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[0U] 
                             >> 4U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4 = 4U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [0U] >> 4U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 5U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[0U] 
                             >> 5U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5 = 5U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [0U] >> 4U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 6U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[0U] 
                             >> 6U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6 = 6U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [0U] >> 4U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 7U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[0U] 
                             >> 7U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7 = 7U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [0U] >> 4U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 8U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[0U] 
                             >> 8U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8 = 8U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [0U] >> 4U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 9U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[0U] 
                             >> 9U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9 = 9U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [0U] >> 4U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0xaU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0xaU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10 = 0xaU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [0U] >> 4U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0xbU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0xbU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11 = 0xbU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [0U] >> 4U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0xcU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0xcU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12 = 0xcU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [0U] >> 4U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0xdU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0xdU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13 = 0xdU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [0U] >> 4U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0xeU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0xeU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14 = 0xeU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [0U] >> 4U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0xfU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0xfU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15 = 0xfU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [0U] >> 4U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x10U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0x10U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16 = 0x10U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [0U] >> 4U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x11U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0x11U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17 = 0x11U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [0U] >> 4U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x12U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0x12U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18 = 0x12U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [0U] >> 4U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x13U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0x13U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19 = 0x13U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [0U] >> 4U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x14U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0x14U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20 = 0x14U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [0U] >> 4U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x15U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0x15U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21 = 0x15U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [0U] >> 4U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x16U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0x16U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22 = 0x16U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [0U] >> 4U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x17U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0x17U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23 = 0x17U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [0U] >> 4U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x18U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0x18U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24 = 0x18U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [0U] >> 4U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x19U)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0x19U));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25 = 0x19U;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [0U] >> 4U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x1aU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0x1aU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26 = 0x1aU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [0U] >> 4U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x1bU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0x1bU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27 = 0x1bU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [0U] >> 4U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x1cU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0x1cU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28 = 0x1cU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [0U] >> 4U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x1dU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0x1dU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29 = 0x1dU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [0U] >> 4U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x1eU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0x1eU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30 = 0x1eU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [0U] >> 4U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen)))) {
            if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M 
                          >> 0x1fU)))) {
                __Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31 
                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[0U] 
                             >> 0x1fU));
                vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31 = 1U;
                __Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31 = 0x1fU;
                __Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31 
                    = (0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                  [0U] >> 4U));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o 
                    = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o) 
                       | (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [0U] >> 4U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o 
                    = ((0xfffffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o) 
                       | (2U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [0U] >> 4U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o 
                    = ((0xfffffffbU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o) 
                       | (4U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [0U] >> 4U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o 
                    = ((0xfffffff7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o) 
                       | (8U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [0U] >> 4U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o 
                    = ((0xffffffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o) 
                       | (0x10U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [0U] >> 4U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o 
                    = ((0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o) 
                       | (0x20U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [0U] >> 4U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o 
                    = ((0xffffffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o) 
                       | (0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [0U] >> 4U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o 
                    = ((0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o) 
                       | (0x80U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [0U] >> 4U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o 
                    = ((0xfffffeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o) 
                       | (0x100U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [0U] >> 4U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o 
                    = ((0xfffffdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o) 
                       | (0x200U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [0U] >> 4U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o 
                    = ((0xfffffbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o) 
                       | (0x400U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [0U] >> 4U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o 
                    = ((0xfffff7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o) 
                       | (0x800U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [0U] >> 4U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o 
                    = ((0xffffefffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o) 
                       | (0x1000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [0U] >> 4U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o 
                    = ((0xffffdfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o) 
                       | (0x2000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [0U] >> 4U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o 
                    = ((0xffffbfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o) 
                       | (0x4000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [0U] >> 4U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o 
                    = ((0xffff7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o) 
                       | (0x8000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [0U] >> 4U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o 
                    = ((0xfffeffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o) 
                       | (0x10000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [0U] >> 4U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o 
                    = ((0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o) 
                       | (0x20000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [0U] >> 4U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o 
                    = ((0xfffbffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o) 
                       | (0x40000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [0U] >> 4U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o 
                    = ((0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o) 
                       | (0x80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [0U] >> 4U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o 
                    = ((0xffefffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o) 
                       | (0x100000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [0U] >> 4U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o 
                    = ((0xffdfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o) 
                       | (0x200000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [0U] >> 4U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o 
                    = ((0xffbfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o) 
                       | (0x400000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [0U] >> 4U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o 
                    = ((0xff7fffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o) 
                       | (0x800000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [0U] >> 4U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o 
                    = ((0xfeffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o) 
                       | (0x1000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [0U] >> 4U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o 
                    = ((0xfdffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o) 
                       | (0x2000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [0U] >> 4U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o 
                    = ((0xfbffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o) 
                       | (0x4000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [0U] >> 4U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o 
                    = ((0xf7ffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o) 
                       | (0x8000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [0U] >> 4U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o 
                    = ((0xefffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o) 
                       | (0x10000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [0U] >> 4U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o 
                    = ((0xdfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o) 
                       | (0x20000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [0U] >> 4U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o 
                    = ((0xbfffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o) 
                       | (0x40000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [0U] >> 4U))]));
            }
        }
    }
    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))) {
        if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o 
                    = ((0x7fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o) 
                       | (0x80000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                          [(0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                       [0U] >> 4U))]));
            }
        }
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_empty) 
         | (IData)(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__8__KET__.gnt))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr;
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_empty) 
         | (IData)(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__7__KET__.gnt))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr;
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_empty) 
         | (IData)(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__6__KET__.gnt))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr;
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_empty) 
         | (IData)(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__5__KET__.gnt))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__latched_raddr 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr;
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__qf_rfm_INST_3__DOT__memory_data__v0) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__qf_rfm_INST_3__DOT__memory_data[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__qf_rfm_INST_3__DOT__memory_data__v0] 
            = vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__qf_rfm_INST_3__DOT__memory_data__v0;
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__qf_rfm_INST_2__DOT__memory_data__v0) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__qf_rfm_INST_2__DOT__memory_data[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__qf_rfm_INST_2__DOT__memory_data__v0] 
            = vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__qf_rfm_INST_2__DOT__memory_data__v0;
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__qf_rfm_INST_1__DOT__memory_data__v0) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__qf_rfm_INST_1__DOT__memory_data[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__qf_rfm_INST_1__DOT__memory_data__v0] 
            = vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__qf_rfm_INST_1__DOT__memory_data__v0;
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__qf_rfm_INST_0__DOT__memory_data__v0) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__qf_rfm_INST_0__DOT__memory_data[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__qf_rfm_INST_0__DOT__memory_data__v0] 
            = vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__qf_rfm_INST_0__DOT__memory_data__v0;
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__qf_rfm_INST__DOT__memory_data__v0) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__qf_rfm_INST__DOT__memory_data[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__qf_rfm_INST__DOT__memory_data__v0] 
            = vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__qf_rfm_INST__DOT__memory_data__v0;
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__qf_rfm_INST__DOT__memory_data__v0) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__qf_rfm_INST__DOT__memory_data[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__qf_rfm_INST__DOT__memory_data__v0] 
            = vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__qf_rfm_INST__DOT__memory_data__v0;
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_1__DOT__qf_rfm_INST__DOT__memory_data__v0) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_1__DOT__qf_rfm_INST__DOT__memory_data[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_1__DOT__qf_rfm_INST__DOT__memory_data__v0] 
            = vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_1__DOT__qf_rfm_INST__DOT__memory_data__v0;
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_0__DOT__qf_rfm_INST__DOT__memory_data__v0) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_0__DOT__qf_rfm_INST__DOT__memory_data[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_0__DOT__qf_rfm_INST__DOT__memory_data__v0] 
            = vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_0__DOT__qf_rfm_INST__DOT__memory_data__v0;
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__RAM_256x8_behavioral_0__DOT__ram__v0) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__RAM_256x8_behavioral_0__DOT__ram[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__RAM_256x8_behavioral_0__DOT__ram__v0] 
            = vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__RAM_256x8_behavioral_0__DOT__ram__v0;
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__RAM_256x8_behavioral_0__DOT__ram__v0) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__RAM_256x8_behavioral_0__DOT__ram[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__RAM_256x8_behavioral_0__DOT__ram__v0] 
            = vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__RAM_256x8_behavioral_0__DOT__ram__v0;
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v0) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v0] 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v0))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                [vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v0]) 
               | ((IData)(vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v0) 
                  << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v0)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v1) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v1] 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v1))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                [vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v1]) 
               | ((IData)(vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v1) 
                  << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v1)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v2) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v2] 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v2))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                [vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v2]) 
               | ((IData)(vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v2) 
                  << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v2)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v3) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v3] 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v3))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                [vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v3]) 
               | ((IData)(vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v3) 
                  << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v3)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v4) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v4] 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v4))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                [vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v4]) 
               | ((IData)(vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v4) 
                  << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v4)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v5) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v5] 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v5))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                [vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v5]) 
               | ((IData)(vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v5) 
                  << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v5)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v6) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v6] 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v6))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                [vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v6]) 
               | ((IData)(vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v6) 
                  << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v6)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v7) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v7] 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v7))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                [vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v7]) 
               | ((IData)(vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v7) 
                  << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v7)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v8) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v8] 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v8))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                [vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v8]) 
               | ((IData)(vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v8) 
                  << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v8)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v9) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v9] 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v9))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                [vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v9]) 
               | ((IData)(vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v9) 
                  << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v9)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v10) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v10] 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v10))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                [vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v10]) 
               | ((IData)(vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v10) 
                  << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v10)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v11) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v11] 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v11))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                [vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v11]) 
               | ((IData)(vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v11) 
                  << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v11)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v12) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v12] 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v12))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                [vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v12]) 
               | ((IData)(vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v12) 
                  << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v12)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v13) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v13] 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v13))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                [vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v13]) 
               | ((IData)(vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v13) 
                  << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v13)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v14) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v14] 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v14))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                [vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v14]) 
               | ((IData)(vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v14) 
                  << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v14)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v15) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v15] 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v15))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                [vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v15]) 
               | ((IData)(vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v15) 
                  << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v15)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v16) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v16] 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v16))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                [vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v16]) 
               | ((IData)(vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v16) 
                  << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v16)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v17) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v17] 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v17))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                [vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v17]) 
               | ((IData)(vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v17) 
                  << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v17)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v18) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v18] 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v18))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                [vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v18]) 
               | ((IData)(vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v18) 
                  << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v18)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v19) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v19] 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v19))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                [vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v19]) 
               | ((IData)(vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v19) 
                  << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v19)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v20) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v20] 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v20))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                [vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v20]) 
               | ((IData)(vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v20) 
                  << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v20)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v21) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v21] 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v21))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                [vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v21]) 
               | ((IData)(vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v21) 
                  << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v21)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v22) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v22] 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v22))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                [vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v22]) 
               | ((IData)(vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v22) 
                  << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v22)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v23) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v23] 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v23))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                [vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v23]) 
               | ((IData)(vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v23) 
                  << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v23)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v24) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v24] 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v24))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                [vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v24]) 
               | ((IData)(vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v24) 
                  << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v24)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v25) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v25] 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v25))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                [vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v25]) 
               | ((IData)(vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v25) 
                  << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v25)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v26) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v26] 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v26))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                [vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v26]) 
               | ((IData)(vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v26) 
                  << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v26)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v27) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v27] 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v27))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                [vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v27]) 
               | ((IData)(vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v27) 
                  << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v27)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v28) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v28] 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v28))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                [vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v28]) 
               | ((IData)(vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v28) 
                  << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v28)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v29) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v29] 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v29))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                [vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v29]) 
               | ((IData)(vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v29) 
                  << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v29)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v30) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM[vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v30] 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v30))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                [vlTOPp->__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v30]) 
               | ((IData)(vlTOPp->__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v30) 
                  << (IData)(vlTOPp->__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v30)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v31) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v31] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v31))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v31]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v31) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__MEM__v31)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v0) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v0] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v0))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v0]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v0) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v0)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v1) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v1] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v1))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v1]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v1) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v1)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v2) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v2] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v2))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v2]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v2) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v2)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v3) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v3] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v3))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v3]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v3) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v3)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v4) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v4] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v4))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v4]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v4) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v4)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v5) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v5] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v5))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v5]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v5) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v5)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v6) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v6] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v6))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v6]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v6) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v6)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v7) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v7] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v7))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v7]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v7) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v7)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v8) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v8] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v8))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v8]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v8) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v8)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v9) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v9] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v9))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v9]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v9) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v9)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v10) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v10] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v10))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v10]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v10) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v10)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v11) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v11] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v11))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v11]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v11) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v11)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v12) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v12] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v12))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v12]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v12) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v12)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v13) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v13] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v13))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v13]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v13) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v13)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v14) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v14] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v14))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v14]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v14) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v14)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v15) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v15] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v15))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v15]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v15) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v15)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v16) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v16] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v16))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v16]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v16) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v16)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v17) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v17] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v17))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v17]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v17) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v17)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v18) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v18] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v18))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v18]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v18) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v18)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v19) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v19] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v19))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v19]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v19) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v19)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v20) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v20] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v20))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v20]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v20) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v20)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v21) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v21] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v21))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v21]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v21) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v21)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v22) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v22] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v22))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v22]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v22) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v22)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v23) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v23] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v23))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v23]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v23) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v23)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v24) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v24] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v24))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v24]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v24) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v24)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v25) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v25] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v25))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v25]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v25) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v25)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v26) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v26] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v26))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v26]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v26) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v26)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v27) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v27] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v27))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v27]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v27) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v27)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v28) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v28] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v28))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v28]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v28) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v28)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v29) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v29] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v29))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v29]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v29) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v29)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v30) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v30] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v30))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v30]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v30) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v30)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v31) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v31] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v31))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v31]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v31) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__MEM__v31)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v0)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v1)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v2)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v3)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v4)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v5)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v6)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v7)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v8)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v9)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v10)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v11)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v12)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v13)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v14)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v15)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v16)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v17)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v18)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v19)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v20)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v21)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v22)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v23)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v24)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v25)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v26)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v27)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v28)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v29)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v30)));
    }
    if (vlTOPp->__Vdlyvset__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM[__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31] 
            = (((~ ((IData)(1U) << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31))) 
                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM
                [__Vdlyvdim0__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31]) 
               | ((IData)(__Vdlyvval__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31) 
                  << (IData)(__Vdlyvlsb__core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__MEM__v31)));
    }
    vlTOPp->__Vtableidx141 = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__gen_rom_snd_scratch__DOT__i_debug_rom__DOT__addr_q;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__rom_rdata 
        = vlTOPp->__Vtable141_core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__rom_rdata
        [vlTOPp->__Vtableidx141];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_r_rdata[2U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__boot_rom_i__DOT____Vcellout__rom_mem_i__Q;
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__boot_rom_i__DOT__rom_mem_i__DOT__read_data 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__boot_rom_i__DOT__rom_mem_i__DOT__value
            [(0x7ffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[2U] 
                         - (IData)(0x1a000000U)) >> 2U))];
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_r_rdata[1U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri1_i__rdata_o;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_r_rdata[0U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__bank_sram_pri0_i__rdata_o;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_r_rdata[3U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__3__KET____DOT__bank_i__rdata_o;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_r_rdata[2U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__2__KET____DOT__bank_i__rdata_o;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_r_rdata[1U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__1__KET____DOT__bank_i__rdata_o;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_r_rdata[0U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT____Vcellout__CUTS__BRA__0__KET____DOT__bank_i__rdata_o;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__resp_data_agg_in[0U] 
        = (IData)((((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_r_rdata[0U])) 
                    << 1U) | (QData)((IData)((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_r_opc))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__resp_data_agg_in[1U] 
        = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__resp_data_agg_in[1U]) 
           | (IData)(((((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_r_rdata[0U])) 
                        << 1U) | (QData)((IData)((1U 
                                                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_r_opc))))) 
                      >> 0x20U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__resp_data_agg_in[1U] 
        = ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__resp_data_agg_in[1U]) 
           | (0xfffffffeU & ((IData)((((QData)((IData)(
                                                       vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_r_rdata[1U])) 
                                       << 1U) | (QData)((IData)(
                                                                (1U 
                                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_r_opc) 
                                                                    >> 1U)))))) 
                             << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__resp_data_agg_in[2U] 
        = ((0xfffffffcU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__resp_data_agg_in[2U]) 
           | ((1U & ((IData)((((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_r_rdata[1U])) 
                               << 1U) | (QData)((IData)(
                                                        (1U 
                                                         & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_r_opc) 
                                                            >> 1U)))))) 
                     >> 0x1fU)) | (0xfffffffeU & ((IData)(
                                                          ((((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_r_rdata[1U])) 
                                                             << 1U) 
                                                            | (QData)((IData)(
                                                                              (1U 
                                                                               & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_r_opc) 
                                                                                >> 1U))))) 
                                                           >> 0x20U)) 
                                                  << 1U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__resp_data_agg_in[2U] 
        = ((3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__resp_data_agg_in[2U]) 
           | (0xfffffffcU & ((IData)((((QData)((IData)(
                                                       vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_r_rdata[2U])) 
                                       << 1U) | (QData)((IData)(
                                                                (1U 
                                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_r_opc) 
                                                                    >> 2U)))))) 
                             << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__resp_data_agg_in[3U] 
        = ((0xfffffff8U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__resp_data_agg_in[3U]) 
           | ((3U & ((IData)((((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_r_rdata[2U])) 
                               << 1U) | (QData)((IData)(
                                                        (1U 
                                                         & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_r_opc) 
                                                            >> 2U)))))) 
                     >> 0x1eU)) | (0xfffffffcU & ((IData)(
                                                          ((((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_r_rdata[2U])) 
                                                             << 1U) 
                                                            | (QData)((IData)(
                                                                              (1U 
                                                                               & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_r_opc) 
                                                                                >> 2U))))) 
                                                           >> 0x20U)) 
                                                  << 2U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__resp_data_agg_in[3U] 
        = ((7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__resp_data_agg_in[3U]) 
           | (0xfffffff8U & ((IData)((((QData)((IData)(
                                                       vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_r_rdata[3U])) 
                                       << 1U) | (QData)((IData)(
                                                                (1U 
                                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_r_opc) 
                                                                    >> 3U)))))) 
                             << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__resp_data_agg_in[4U] 
        = ((7U & ((IData)((((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_r_rdata[3U])) 
                            << 1U) | (QData)((IData)(
                                                     (1U 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_r_opc) 
                                                         >> 3U)))))) 
                  >> 0x1dU)) | (0xfffffff8U & ((IData)(
                                                       ((((QData)((IData)(
                                                                          vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_r_rdata[3U])) 
                                                          << 1U) 
                                                         | (QData)((IData)(
                                                                           (1U 
                                                                            & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_r_opc) 
                                                                               >> 3U))))) 
                                                        >> 0x20U)) 
                                               << 3U)));
}
