Matrix A:
[1 3]
[5 0]
Matrix B:
[3 0]
[3 8]
Expected Result:
[12 24]
[15 0]
Core [0][0] receive WriteMemory(x=0, y=0)
Core [0][0] write memory[0] = 3
Core [0][1] receive WriteMemory(x=0, y=1)
Core [0][1] write memory[0] = 0
Core [1][0] receive WriteMemory(x=1, y=0)
Core [1][0] write memory[0] = 3
Core [1][1] receive WriteMemory(x=1, y=1)
Core [1][1] write memory[0] = 8
  0.000000, Feed in 1 to Device.Tile[2][0].Core.South
  0.000000, Feed in 3 to Device.Tile[2][1].Core.South
  1.000000, Feed in 5 to Device.Tile[2][0].Core.South
  1.000000, Feed in 0 to Device.Tile[2][1].Core.South
  1.000000, Device.Tile[2][1].Core, inst: RECV_SEND, NORTH_R, $1, SOUTH_R
  1.000000, Device.Tile[2][1].Core, Recv 3 Driver.DeviceSouth[1]->Device.Tile[2][1].Core.South, Color 0
  1.000000, Device.Tile[2][0].Core, inst: RECV_SEND, NORTH_R, $1, SOUTH_R
  1.000000, Device.Tile[2][0].Core, Recv 1 Driver.DeviceSouth[0]->Device.Tile[2][0].Core.South, Color 0
  2.000000, Device.Tile[2][1].Core, inst: RECV_SEND, NORTH_R, $1, SOUTH_R
  2.000000, Device.Tile[2][1].Core, Recv 0 Driver.DeviceSouth[1]->Device.Tile[2][1].Core.South, Color 2
  2.000000, Device.Tile[2][0].Core, inst: RECV_SEND, NORTH_R, $1, SOUTH_R
  2.000000, Device.Tile[2][0].Core, Recv 5 Driver.DeviceSouth[0]->Device.Tile[2][0].Core.South, Color 2
  3.000000, Device.Tile[2][0].Core, Send 1 Device.Tile[2][0].Core.North->Device.Tile[1][0].Core.South, Color 0
  3.000000, Device.Tile[2][0].Core, inst: RECV_SEND, NORTH_B, $2, SOUTH_B
  3.000000, Device.Tile[2][1].Core, Send 3 Device.Tile[2][1].Core.North->Device.Tile[1][1].Core.South, Color 0
  3.000000, Device.Tile[2][1].Core, inst: RECV_SEND, NORTH_B, $2, SOUTH_B
  4.000000, Device.Tile[2][0].Core, Send 5 Device.Tile[2][0].Core.North->Device.Tile[1][0].Core.South, Color 2
  4.000000, Device.Tile[1][1].Core, inst: WAIT, $1, NET_RECV_SOUTH, R
  4.000000, Device.Tile[1][1].Core, Recv 3 Device.Tile[2][1].Core.North->Device.Tile[1][1].Core.South, Color 0
  4.000000, Device.Tile[1][0].Core, inst: WAIT, $1, NET_RECV_SOUTH, R
  4.000000, Device.Tile[1][0].Core, Recv 1 Device.Tile[2][0].Core.North->Device.Tile[1][0].Core.South, Color 0
  4.000000, Device.Tile[2][1].Core, Send 0 Device.Tile[2][1].Core.North->Device.Tile[1][1].Core.South, Color 2
  5.000000, Device.Tile[1][0].Core, inst: WAIT, $1, NET_RECV_SOUTH, R
  5.000000, Device.Tile[1][0].Core, Recv 5 Device.Tile[2][0].Core.North->Device.Tile[1][0].Core.South, Color 2
  5.000000, Device.Tile[1][1].Core, inst: WAIT, $1, NET_RECV_SOUTH, R
  5.000000, Device.Tile[1][1].Core, Recv 0 Device.Tile[2][1].Core.North->Device.Tile[1][1].Core.South, Color 2
  6.000000, Device.Tile[1][1].Core, inst: WAIT, $2, NET_RECV_WEST, R
  6.000000, Device.Tile[1][0].Core, inst: SEND, NET_SEND_NORTH, $1, R
  7.000000, Device.Tile[1][0].Core, Send 1 Device.Tile[1][0].Core.North->Device.Tile[0][0].Core.South, Color 0
  7.000000, Device.Tile[1][0].Core, inst: LD, $0, 0x0
  7.000000, Device.Tile[1][1].Core, inst: WAIT, $2, NET_RECV_WEST, R
  8.000000, Device.Tile[1][0].Core, inst: MUL, $2, $1, $0
Mul Instruction, Data are 1 and 0, Res is 0
  8.000000, Device.Tile[0][0].Core, inst: WAIT, $1, NET_RECV_SOUTH, R
  8.000000, Device.Tile[0][0].Core, Recv 1 Device.Tile[1][0].Core.North->Device.Tile[0][0].Core.South, Color 0
  8.000000, Device.Tile[1][1].Core, inst: WAIT, $2, NET_RECV_WEST, R
  9.000000, Device.Tile[0][0].Core, inst: WAIT, $1, NET_RECV_SOUTH, R
  9.000000, Device.Tile[1][1].Core, inst: WAIT, $2, NET_RECV_WEST, R
  9.000000, Device.Tile[1][0].Core, inst: SEND, NET_SEND_EAST, $2, R
 10.000000, Device.Tile[1][1].Core, inst: WAIT, $2, NET_RECV_WEST, R
 10.000000, Device.Tile[1][0].Core, Send 0 Device.Tile[1][0].Core.East->Device.Tile[1][1].Core.West, Color 0
 10.000000, Device.Tile[1][0].Core, inst: WAIT, $3, NET_RECV_SOUTH, B
 10.000000, Device.Tile[0][0].Core, inst: LD, $0, 0x0
 11.000000, Device.Tile[1][0].Core, inst: SEND, NET_SEND_NORTH, $3, B
 11.000000, Device.Tile[0][0].Core, inst: MUL, $2, $1, $0
Mul Instruction, Data are 1 and 3, Res is 3
 11.000000, Device.Tile[1][1].Core, inst: WAIT, $2, NET_RECV_WEST, R
 11.000000, Device.Tile[1][1].Core, Recv 0 Device.Tile[1][0].Core.East->Device.Tile[1][1].Core.West, Color 0
 12.000000, Device.Tile[0][0].Core, inst: SEND, NET_SEND_EAST, $2, R
 12.000000, Device.Tile[1][1].Core, inst: WAIT, $2, NET_RECV_WEST, R
 12.000000, Device.Tile[1][0].Core, Send 5 Device.Tile[1][0].Core.North->Device.Tile[0][0].Core.South, Color 2
 12.000000, Device.Tile[1][0].Core, inst: LD, $4, 0x0
 13.000000, Device.Tile[1][1].Core, inst: SEND, NET_SEND_NORTH, $1, R
 13.000000, Device.Tile[1][0].Core, inst: MUL, $5, $4, $3
Mul Instruction, Data are 0 and 5, Res is 0
 13.000000, Device.Tile[0][0].Core, Send 3 Device.Tile[0][0].Core.East->Device.Tile[0][1].Core.West, Color 0
 13.000000, Device.Tile[0][0].Core, inst: WAIT, $3, NET_RECV_SOUTH, B
 13.000000, Device.Tile[0][0].Core, Recv 5 Device.Tile[1][0].Core.North->Device.Tile[0][0].Core.South, Color 2
 14.000000, Device.Tile[1][0].Core, inst: SEND, NET_SEND_EAST, $5, B
 14.000000, Device.Tile[0][1].Core, inst: WAIT, $1, NET_RECV_SOUTH, R
 14.000000, Device.Tile[0][1].Core, Recv 3 Device.Tile[0][0].Core.East->Device.Tile[0][1].Core.West, Color 0
 14.000000, Device.Tile[1][1].Core, Send 3 Device.Tile[1][1].Core.North->Device.Tile[0][1].Core.South, Color 0
 14.000000, Device.Tile[1][1].Core, inst: LD, $0, 0x0
 14.000000, Device.Tile[0][0].Core, inst: WAIT, $3, NET_RECV_SOUTH, B
 15.000000, Device.Tile[1][1].Core, inst: MAC, $2, $1, $0
 15.000000, Device.Tile[0][0].Core, inst: LD, $4, 0x0
 15.000000, Device.Tile[1][0].Core, Send 0 Device.Tile[1][0].Core.East->Device.Tile[1][1].Core.West, Color 2
 15.000000, Device.Tile[0][1].Core, inst: WAIT, $1, NET_RECV_SOUTH, R
 15.000000, Device.Tile[0][1].Core, Recv 3 Device.Tile[1][1].Core.North->Device.Tile[0][1].Core.South, Color 0
 16.000000, Device.Tile[0][0].Core, inst: MUL, $5, $4, $3
Mul Instruction, Data are 3 and 5, Res is 15
 16.000000, Device.Tile[1][1].Core, inst: SEND, NET_SEND_EAST, $2, R
 16.000000, Device.Tile[1][1].Core, Recv 0 Device.Tile[1][0].Core.East->Device.Tile[1][1].Core.West, Color 2
 16.000000, Device.Tile[0][1].Core, inst: WAIT, $1, NET_RECV_SOUTH, R
 17.000000, Device.Tile[1][1].Core, Send 24 Device.Tile[1][1].Core.East->Device.Tile[1][2].Core.West, Color 0
 17.000000, Device.Tile[1][1].Core, inst: WAIT, $3, NET_RECV_SOUTH, B
 17.000000, Device.Tile[0][1].Core, inst: WAIT, $2, NET_RECV_WEST, R
 17.000000, Device.Tile[0][0].Core, inst: SEND, NET_SEND_EAST, $5, B
 18.000000, Device.Tile[0][0].Core, Send 15 Device.Tile[0][0].Core.East->Device.Tile[0][1].Core.West, Color 2
 18.000000, Device.Tile[1][2].Core, inst: WAIT, $1, NET_RECV_WEST, R
 18.000000, Device.Tile[1][2].Core, Recv 24 Device.Tile[1][1].Core.East->Device.Tile[1][2].Core.West, Color 0
 18.000000, Device.Tile[0][1].Core, inst: LD, $0, 0x0
 18.000000, Device.Tile[1][1].Core, inst: WAIT, $5, NET_RECV_WEST, B
 19.000000, Device.Tile[0][1].Core, inst: MAC, $2, $1, $0
 19.000000, Device.Tile[0][1].Core, Recv 15 Device.Tile[0][0].Core.East->Device.Tile[0][1].Core.West, Color 2
 19.000000, Device.Tile[1][2].Core, inst: WAIT, $1, NET_RECV_WEST, R
 19.000000, Device.Tile[1][1].Core, inst: SEND, NET_SEND_NORTH, $3, B
 20.000000, Device.Tile[1][2].Core, inst: ST, $1, 0X00
 20.000000, Device.Tile[1][1].Core, Send 0 Device.Tile[1][1].Core.North->Device.Tile[0][1].Core.South, Color 2
 20.000000, Device.Tile[1][1].Core, inst: LD, $4, 0x0
 20.000000, Device.Tile[0][1].Core, inst: SEND, NET_SEND_EAST, $2, R
 21.000000, Device.Tile[0][1].Core, Send 12 Device.Tile[0][1].Core.East->Device.Tile[0][2].Core.West, Color 0
 21.000000, Device.Tile[0][1].Core, inst: WAIT, $3, NET_RECV_SOUTH, B
 21.000000, Device.Tile[0][1].Core, Recv 0 Device.Tile[1][1].Core.North->Device.Tile[0][1].Core.South, Color 2
 21.000000, Device.Tile[1][1].Core, inst: MAC, $5, $4, $3
 21.000000, Device.Tile[1][2].Core, inst: WAIT, $2, NET_RECV_WEST, B
 22.000000, Device.Tile[1][1].Core, inst: SEND, NET_SEND_EAST, $5, B
 22.000000, Device.Tile[0][2].Core, inst: WAIT, $1, NET_RECV_WEST, R
 22.000000, Device.Tile[0][2].Core, Recv 12 Device.Tile[0][1].Core.East->Device.Tile[0][2].Core.West, Color 0
 22.000000, Device.Tile[0][1].Core, inst: WAIT, $3, NET_RECV_SOUTH, B
 22.000000, Device.Tile[1][2].Core, inst: WAIT, $2, NET_RECV_WEST, B
 23.000000, Device.Tile[0][1].Core, inst: WAIT, $5, NET_RECV_WEST, B
 23.000000, Device.Tile[1][2].Core, inst: WAIT, $2, NET_RECV_WEST, B
 23.000000, Device.Tile[1][1].Core, Send 0 Device.Tile[1][1].Core.East->Device.Tile[1][2].Core.West, Color 2
 23.000000, Device.Tile[0][2].Core, inst: WAIT, $1, NET_RECV_WEST, R
 24.000000, Device.Tile[1][2].Core, inst: WAIT, $2, NET_RECV_WEST, B
 24.000000, Device.Tile[1][2].Core, Recv 0 Device.Tile[1][1].Core.East->Device.Tile[1][2].Core.West, Color 2
 24.000000, Device.Tile[0][1].Core, inst: LD, $4, 0x0
 24.000000, Device.Tile[0][2].Core, inst: ST, $1, 0X00
 25.000000, Device.Tile[0][1].Core, inst: MAC, $5, $4, $3
 25.000000, Device.Tile[0][2].Core, inst: WAIT, $2, NET_RECV_WEST, B
 25.000000, Device.Tile[1][2].Core, inst: WAIT, $2, NET_RECV_WEST, B
 26.000000, Device.Tile[1][2].Core, inst: ST, $2, 0X01
 26.000000, Device.Tile[0][2].Core, inst: WAIT, $2, NET_RECV_WEST, B
 26.000000, Device.Tile[0][1].Core, inst: SEND, NET_SEND_EAST, $5, B
 27.000000, Device.Tile[0][2].Core, inst: WAIT, $2, NET_RECV_WEST, B
 27.000000, Device.Tile[0][1].Core, Send 15 Device.Tile[0][1].Core.East->Device.Tile[0][2].Core.West, Color 2
 28.000000, Device.Tile[0][2].Core, inst: WAIT, $2, NET_RECV_WEST, B
 28.000000, Device.Tile[0][2].Core, Recv 15 Device.Tile[0][1].Core.East->Device.Tile[0][2].Core.West, Color 2
 29.000000, Device.Tile[0][2].Core, inst: WAIT, $2, NET_RECV_WEST, B
 30.000000, Device.Tile[0][2].Core, inst: ST, $2, 0X01
CGRA Result: [12 24 15 0]
Expected Result: [12 24 15 0]
