#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Oct 30 14:32:16 2023
# Process ID: 51572
# Current directory: /rhome/forystmj/CS256-project
# Command line: vivado
# Log file: /rhome/forystmj/CS256-project/vivado.log
# Journal file: /rhome/forystmj/CS256-project/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /rhome/forystmj/CS256-project/CS256-project.xpr
update_compile_order -fileset sources_1
launch_simulation
source vga_out_tb.tcl
current_wave_config {Untitled 1}
add_wave {{/vga_out_tb/uut}} 
restart
run all
restart
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run all
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {83.46} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {28.375} CONFIG.MMCM_CLKOUT0_DIVIDE_F {8.500} CONFIG.CLKOUT1_JITTER {299.155} CONFIG.CLKOUT1_PHASE_ERROR {297.220}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files /rhome/forystmj/CS256-project/CS256-project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /rhome/forystmj/CS256-project/CS256-project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files /rhome/forystmj/CS256-project/CS256-project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /rhome/forystmj/CS256-project/CS256-project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 64
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files /rhome/forystmj/CS256-project/CS256-project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory /rhome/forystmj/CS256-project/CS256-project.ip_user_files/sim_scripts -ip_user_files_dir /rhome/forystmj/CS256-project/CS256-project.ip_user_files -ipstatic_source_dir /rhome/forystmj/CS256-project/CS256-project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/rhome/forystmj/CS256-project/CS256-project.cache/compile_simlib/modelsim} {questa=/rhome/forystmj/CS256-project/CS256-project.cache/compile_simlib/questa} {ies=/rhome/forystmj/CS256-project/CS256-project.cache/compile_simlib/ies} {xcelium=/rhome/forystmj/CS256-project/CS256-project.cache/compile_simlib/xcelium} {vcs=/rhome/forystmj/CS256-project/CS256-project.cache/compile_simlib/vcs} {riviera=/rhome/forystmj/CS256-project/CS256-project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
close_sim
launch_runs impl_1 -to_step write_bitstream -jobs 64
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 64
wait_on_run impl_1
launch_simulation
source vga_out_tb.tcl
current_wave_config {Untitled 2}
add_wave {{/vga_out_tb/uut}} 
restart
run 10 us
close_sim
launch_simulation
source vga_out_tb.tcl
current_wave_config {Untitled 3}
add_wave {{/vga_out_tb/uut}} 
restart
run 10 us
run 10 us
run all
close_sim
launch_simulation
source vga_out_tb.tcl
current_wave_config {Untitled 4}
add_wave {{/vga_out_tb/uut}} 
restart
run 10 us
run all
close_sim
launch_simulation
source vga_out_tb.tcl
current_wave_config {Untitled 5}
add_wave {{/vga_out_tb/uut}} 
restart
run all
run all
close_sim
close [ open /rhome/forystmj/CS256-project/CS256-project.srcs/sources_1/new/game_top.v w ]
add_files /rhome/forystmj/CS256-project/CS256-project.srcs/sources_1/new/game_top.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 64
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 64
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 64
wait_on_run impl_1
launch_simulation
source vga_out_tb.tcl
close_sim
