var dir_f11394bd39850f137cd76d3a3707cb70 =
[
    [ "adc_arch.c", "sim_2mcu__periph_2adc__arch_8c.html", "sim_2mcu__periph_2adc__arch_8c" ],
    [ "adc_arch.h", "sim_2mcu__periph_2adc__arch_8h.html", "sim_2mcu__periph_2adc__arch_8h" ],
    [ "gpio_arch.c", "sim_2mcu__periph_2gpio__arch_8c.html", null ],
    [ "gpio_arch.h", "sim_2mcu__periph_2gpio__arch_8h.html", "sim_2mcu__periph_2gpio__arch_8h" ],
    [ "i2c_arch.c", "sim_2mcu__periph_2i2c__arch_8c.html", "sim_2mcu__periph_2i2c__arch_8c" ],
    [ "i2c_arch.h", "sim_2mcu__periph_2i2c__arch_8h.html", "sim_2mcu__periph_2i2c__arch_8h" ],
    [ "pipe_arch.c", "sim_2mcu__periph_2pipe__arch_8c.html", "sim_2mcu__periph_2pipe__arch_8c" ],
    [ "pipe_arch.h", "sim_2mcu__periph_2pipe__arch_8h.html", "sim_2mcu__periph_2pipe__arch_8h" ],
    [ "rng_arch.c", "sim_2mcu__periph_2rng__arch_8c.html", "sim_2mcu__periph_2rng__arch_8c" ],
    [ "spi_arch.c", "sim_2mcu__periph_2spi__arch_8c.html", "sim_2mcu__periph_2spi__arch_8c" ],
    [ "spi_arch.h", "sim_2mcu__periph_2spi__arch_8h.html", null ],
    [ "sys_time_arch.c", "sim_2mcu__periph_2sys__time__arch_8c.html", "sim_2mcu__periph_2sys__time__arch_8c" ],
    [ "sys_time_arch.h", "sim_2mcu__periph_2sys__time__arch_8h.html", "sim_2mcu__periph_2sys__time__arch_8h" ],
    [ "uart_arch.c", "sim_2mcu__periph_2uart__arch_8c.html", "sim_2mcu__periph_2uart__arch_8c" ],
    [ "uart_arch.h", "sim_2mcu__periph_2uart__arch_8h.html", "sim_2mcu__periph_2uart__arch_8h" ],
    [ "udp_arch.c", "sim_2mcu__periph_2udp__arch_8c.html", "sim_2mcu__periph_2udp__arch_8c" ],
    [ "udp_arch.h", "sim_2mcu__periph_2udp__arch_8h.html", "sim_2mcu__periph_2udp__arch_8h" ]
];