INFO: [v++ 60-1548] Creating build summary session with primary output /home/fujino/Projects/GitHub/CFU-Proving-Ground/vitis/vitis.hlscompile_summary, at Mon Jun  2 17:03:07 2025
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir /home/fujino/Projects/GitHub/CFU-Proving-Ground/vitis -config /home/fujino/Projects/GitHub/CFU-Proving-Ground/constr/cfu_hls.cfg -cmdlineconfig /home/fujino/Projects/GitHub/CFU-Proving-Ground/vitis/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Jun  2 17:03:07 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'fujino' on host 'rserv5' (Linux_x86_64 version 5.15.0-126-generic) on Mon Jun 02 17:03:08 JST 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/fujino/Projects/GitHub/CFU-Proving-Ground'
INFO: [HLS 200-2005] Using work_dir /home/fujino/Projects/GitHub/CFU-Proving-Ground/vitis 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=cfu_hls.c' from /home/fujino/Projects/GitHub/CFU-Proving-Ground/constr/cfu_hls.cfg(8)
INFO: [HLS 200-10] Adding design file 'cfu_hls.c' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=cfu_hls' from /home/fujino/Projects/GitHub/CFU-Proving-Ground/constr/cfu_hls.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/fujino/Projects/GitHub/CFU-Proving-Ground/constr/cfu_hls.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7a35tcsg324-1' from /home/fujino/Projects/GitHub/CFU-Proving-Ground/constr/cfu_hls.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg324-1'
INFO: [HLS 200-1465] Applying ini 'clock=150MHz' from /home/fujino/Projects/GitHub/CFU-Proving-Ground/constr/cfu_hls.cfg(9)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=rtl' from /home/fujino/Projects/GitHub/CFU-Proving-Ground/constr/cfu_hls.cfg(5)
INFO: [HLS 200-1465] Applying ini 'syn.interface.clock_enable=0' from /home/fujino/Projects/GitHub/CFU-Proving-Ground/constr/cfu_hls.cfg(13)
INFO: [HLS 200-1465] Applying ini 'syn.rtl.fsm_encoding=auto' from /home/fujino/Projects/GitHub/CFU-Proving-Ground/constr/cfu_hls.cfg(11)
INFO: [HLS 200-1465] Applying ini 'syn.rtl.register_all_io=1' from /home/fujino/Projects/GitHub/CFU-Proving-Ground/constr/cfu_hls.cfg(14)
INFO: [HLS 200-1465] Applying ini 'syn.rtl.reset=none' from /home/fujino/Projects/GitHub/CFU-Proving-Ground/constr/cfu_hls.cfg(10)
INFO: [HLS 200-1465] Applying ini 'syn.directive.interface=cfu_hls rslt_o mode=ap_none' from /home/fujino/Projects/GitHub/CFU-Proving-Ground/constr/cfu_hls.cfg(12)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1.28 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.47 seconds; current allocated memory: 343.984 MB.
INFO: [HLS 200-10] Analyzing design file 'cfu_hls.c' ... 
WARNING: [HLS 207-5292] unused parameter 'funct3_i' (cfu_hls.c:4:10)
WARNING: [HLS 207-5292] unused parameter 'funct7_i' (cfu_hls.c:5:10)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.16 seconds. CPU system time: 0.25 seconds. Elapsed time: 0.59 seconds; current allocated memory: 345.371 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 35 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/fujino/Projects/GitHub/CFU-Proving-Ground/vitis/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/fujino/Projects/GitHub/CFU-Proving-Ground/vitis/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/fujino/Projects/GitHub/CFU-Proving-Ground/vitis/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/fujino/Projects/GitHub/CFU-Proving-Ground/vitis/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/fujino/Projects/GitHub/CFU-Proving-Ground/vitis/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/fujino/Projects/GitHub/CFU-Proving-Ground/vitis/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/fujino/Projects/GitHub/CFU-Proving-Ground/vitis/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/fujino/Projects/GitHub/CFU-Proving-Ground/vitis/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/fujino/Projects/GitHub/CFU-Proving-Ground/vitis/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/fujino/Projects/GitHub/CFU-Proving-Ground/vitis/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/fujino/Projects/GitHub/CFU-Proving-Ground/vitis/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/fujino/Projects/GitHub/CFU-Proving-Ground/vitis/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/fujino/Projects/GitHub/CFU-Proving-Ground/vitis/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/fujino/Projects/GitHub/CFU-Proving-Ground/vitis/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 35 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/fujino/Projects/GitHub/CFU-Proving-Ground/vitis/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/fujino/Projects/GitHub/CFU-Proving-Ground/vitis/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< kernel> at cfu_hls.c:17:13 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.13 seconds. CPU system time: 0.3 seconds. Elapsed time: 6.51 seconds; current allocated memory: 346.973 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 346.973 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 347.227 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 347.309 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 368.586 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 368.586 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cfu_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cfu_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'kernel'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation 1 bit ('and_ln23', cfu_hls.c:23)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation 1 bit ('and_ln23', cfu_hls.c:23)) in the first pipeline iteration (II = 2 cycles).
Resolution: For help on HLS 200-878 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation 1 bit ('and_ln23', cfu_hls.c:23)) in the first pipeline iteration (II = 3 cycles).
Resolution: For help on HLS 200-878 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation 1 bit ('and_ln23', cfu_hls.c:23)) in the first pipeline iteration (II = 4 cycles).
Resolution: For help on HLS 200-878 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation 1 bit ('and_ln23', cfu_hls.c:23)) in the first pipeline iteration (II = 35 cycles).
Resolution: For help on HLS 200-878 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-878.html
WARNING: [HLS 200-880] The II Violation in module 'cfu_hls' (loop 'kernel'): Unable to enforce a carried dependence constraint (II = 36, distance = 1, offset = 1) between 'store' operation 0 bit ('phi_ln195_write_ln17', cfu_hls.c:17) of variable 'phitmp', cfu_hls.c:17 on local variable 'phi_ln195' and 'fmul' operation 32 bit ('mul1', cfu_hls.c:19).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 37, Depth = 41, loop 'kernel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 368.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 368.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cfu_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cfu_hls/funct3_i' to 'ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'cfu_hls/funct7_i' to 'ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'cfu_hls/src1_i' to 'ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'cfu_hls/src2_i' to 'ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'cfu_hls/rslt_o' to 'ap_none' (register).
WARNING: [RTGEN 206-101] Port 'rslt_o' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'cfu_hls' to 'ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Port 'cfu_hls/funct3_i' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'cfu_hls/funct7_i' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cfu_hls'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 368.586 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 368.586 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 368.586 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for cfu_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for cfu_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 229.99 MHz
INFO: [HLS 200-112] Total CPU user time: 3.18 seconds. Total CPU system time: 0.75 seconds. Total elapsed time: 10.47 seconds; peak allocated memory: 368.586 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 13s
