Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\github\Modulo3FPGA\clase6\adc\unsaved.qsys --block-symbol-file --output-directory=E:\github\Modulo3FPGA\clase6\adc\unsaved --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading adc/unsaved.qsys
Progress: Reading input file
Progress: Adding adc [altera_up_avalon_adc 18.0]
Progress: Parameterizing module adc
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding leds [altera_avalon_pio 18.1]
Progress: Parameterizing module leds
Progress: Adding memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module memory
Progress: Adding nios2 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unsaved.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: unsaved.nios2: Nios II Classic cores are no longer recommended for new projects
Info: unsaved.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: unsaved.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\github\Modulo3FPGA\clase6\adc\unsaved.qsys --synthesis=VHDL --output-directory=E:\github\Modulo3FPGA\clase6\adc\unsaved\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading adc/unsaved.qsys
Progress: Reading input file
Progress: Adding adc [altera_up_avalon_adc 18.0]
Progress: Parameterizing module adc
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding leds [altera_avalon_pio 18.1]
Progress: Parameterizing module leds
Progress: Adding memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module memory
Progress: Adding nios2 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unsaved.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: unsaved.nios2: Nios II Classic cores are no longer recommended for new projects
Info: unsaved.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: unsaved.sysid: Time stamp will be automatically updated when this component is generated.
Info: unsaved: Generating unsaved "unsaved" for QUARTUS_SYNTH
Info: adc: Starting Generation of ADC Controller for DE-series Board
Info: adc: E:/quartusprime/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/LENOVO/AppData/Local/Temp/alt9021_5336172954498793872.dir/0002_sopcgen/unsaved_adc.v
Info: adc: "unsaved" instantiated altera_up_avalon_adc "adc"
Info: jtag_uart: Starting RTL generation for module 'unsaved_jtag_uart'
Info: jtag_uart:   Generation command is [exec E:/quartusprime/quartus/bin64/perl/bin/perl.exe -I E:/quartusprime/quartus/bin64/perl/lib -I E:/quartusprime/quartus/sopc_builder/bin/europa -I E:/quartusprime/quartus/sopc_builder/bin/perl_lib -I E:/quartusprime/quartus/sopc_builder/bin -I E:/quartusprime/quartus/../ip/altera/sopc_builder_ip/common -I E:/quartusprime/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- E:/quartusprime/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=unsaved_jtag_uart --dir=C:/Users/LENOVO/AppData/Local/Temp/alt9021_5336172954498793872.dir/0005_jtag_uart_gen/ --quartus_dir=E:/quartusprime/quartus --verilog --config=C:/Users/LENOVO/AppData/Local/Temp/alt9021_5336172954498793872.dir/0005_jtag_uart_gen//unsaved_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'unsaved_jtag_uart'
Info: jtag_uart: "unsaved" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: leds: Starting RTL generation for module 'unsaved_leds'
Info: leds:   Generation command is [exec E:/quartusprime/quartus/bin64/perl/bin/perl.exe -I E:/quartusprime/quartus/bin64/perl/lib -I E:/quartusprime/quartus/sopc_builder/bin/europa -I E:/quartusprime/quartus/sopc_builder/bin/perl_lib -I E:/quartusprime/quartus/sopc_builder/bin -I E:/quartusprime/quartus/../ip/altera/sopc_builder_ip/common -I E:/quartusprime/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/quartusprime/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_leds --dir=C:/Users/LENOVO/AppData/Local/Temp/alt9021_5336172954498793872.dir/0006_leds_gen/ --quartus_dir=E:/quartusprime/quartus --verilog --config=C:/Users/LENOVO/AppData/Local/Temp/alt9021_5336172954498793872.dir/0006_leds_gen//unsaved_leds_component_configuration.pl  --do_build_sim=0  ]
Info: leds: Done RTL generation for module 'unsaved_leds'
Info: leds: "unsaved" instantiated altera_avalon_pio "leds"
Info: memory: Starting RTL generation for module 'unsaved_memory'
Info: memory:   Generation command is [exec E:/quartusprime/quartus/bin64/perl/bin/perl.exe -I E:/quartusprime/quartus/bin64/perl/lib -I E:/quartusprime/quartus/sopc_builder/bin/europa -I E:/quartusprime/quartus/sopc_builder/bin/perl_lib -I E:/quartusprime/quartus/sopc_builder/bin -I E:/quartusprime/quartus/../ip/altera/sopc_builder_ip/common -I E:/quartusprime/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- E:/quartusprime/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=unsaved_memory --dir=C:/Users/LENOVO/AppData/Local/Temp/alt9021_5336172954498793872.dir/0007_memory_gen/ --quartus_dir=E:/quartusprime/quartus --verilog --config=C:/Users/LENOVO/AppData/Local/Temp/alt9021_5336172954498793872.dir/0007_memory_gen//unsaved_memory_component_configuration.pl  --do_build_sim=0  ]
Info: memory: Done RTL generation for module 'unsaved_memory'
Info: memory: "unsaved" instantiated altera_avalon_onchip_memory2 "memory"
Info: nios2: Starting RTL generation for module 'unsaved_nios2'
Info: nios2:   Generation command is [exec E:/quartusprime/quartus/bin64/eperlcmd.exe -I E:/quartusprime/quartus/bin64/perl/lib -I E:/quartusprime/quartus/sopc_builder/bin/europa -I E:/quartusprime/quartus/sopc_builder/bin/perl_lib -I E:/quartusprime/quartus/sopc_builder/bin -I E:/quartusprime/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I E:/quartusprime/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I E:/quartusprime/quartus/../ip/altera/nios2_ip/altera_nios2 -I E:/quartusprime/quartus/../ip/altera/nios2_ip/altera_nios2 -- E:/quartusprime/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=unsaved_nios2 --dir=C:/Users/LENOVO/AppData/Local/Temp/alt9021_5336172954498793872.dir/0008_nios2_gen/ --quartus_bindir=E:/quartusprime/quartus/bin64 --verilog --config=C:/Users/LENOVO/AppData/Local/Temp/alt9021_5336172954498793872.dir/0008_nios2_gen//unsaved_nios2_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2: # 2022.01.29 15:54:29 (*) Starting Nios II generation
Info: nios2: # 2022.01.29 15:54:29 (*)   Checking for plaintext license.
Info: nios2: # 2022.01.29 15:54:38 (*)   Plaintext license not found.
Info: nios2: # 2022.01.29 15:54:38 (*)   No license required to generate encrypted Nios II/e.
Info: nios2: # 2022.01.29 15:54:38 (*)   Elaborating CPU configuration settings
Info: nios2: # 2022.01.29 15:54:38 (*)   Creating all objects for CPU
Info: nios2: # 2022.01.29 15:54:51 (*)   Generating RTL from CPU objects
Info: nios2: # 2022.01.29 15:54:51 (*)   Creating plain-text RTL
Info: nios2: # 2022.01.29 15:55:04 (*) Done Nios II generation
Info: nios2: Done RTL generation for module 'unsaved_nios2'
Info: nios2: "unsaved" instantiated altera_nios2_qsys "nios2"
Info: sysid: "unsaved" instantiated altera_avalon_sysid_qsys "sysid"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "unsaved" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "unsaved" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "unsaved" instantiated altera_reset_controller "rst_controller"
Info: nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_data_master_translator"
Info: adc_adc_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "adc_adc_slave_translator"
Info: nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_data_master_agent"
Info: adc_adc_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "adc_adc_slave_agent"
Info: adc_adc_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "adc_adc_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/github/Modulo3FPGA/clase6/adc/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: unsaved: Done "unsaved" with 23 modules, 38 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
