;redcode
;assert 1
	SPL 0, 90
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, 90
	SUB @-127, 100
	ADD 10, 0
	SPL @100, 11
	SLT #0, -79
	CMP -207, <-120
	SLT #0, -79
	SLT #0, -79
	SLT #0, -79
	CMP -207, <-120
	ADD #270, <33
	SLT #0, -79
	MOV -7, <-20
	SUB #0, -79
	SUB @127, 106
	CMP @127, 106
	ADD 270, 60
	MOV -7, <-20
	SUB @-127, 100
	ADD 10, 0
	SPL @100, 11
	SLT #0, -79
	JMP 80, <12
	SPL 0, 690
	SUB @127, 106
	SUB @-127, 100
	SUB @127, 106
	JMP -7, @-27
	JMN 0, 906
	SLT 210, 30
	SUB -207, <-120
	SUB -207, <-120
	ADD <80, @12
	SPL 0, 90
	SPL 0, 90
	SPL 0, 690
	DJN 80, <12
	DJN 80, <12
	DAT #127, #106
	ADD <80, @12
	JMP @72, #270
	DAT #127, #106
	ADD 10, 0
	MOV -1, <-26
	JMP @72, #270
	JMZ 210, 30
