\hypertarget{struct_r_c_c___p_l_l_init_type_def}{}\section{R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def Struct Reference}
\label{struct_r_c_c___p_l_l_init_type_def}\index{R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def@{R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def}}


R\+CC P\+LL configuration structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_r_c_c___p_l_l_init_type_def_a6cbaf84f6566af15e6e4f97a339d5759}{P\+L\+L\+State}
\item 
uint32\+\_\+t \hyperlink{struct_r_c_c___p_l_l_init_type_def_a72806832a179af8756b9330de7f7c6a8}{P\+L\+L\+Source}
\item 
uint32\+\_\+t \hyperlink{struct_r_c_c___p_l_l_init_type_def_af8ae37696b35fd358c1ec1f6391158a4}{P\+L\+LM}
\item 
uint32\+\_\+t \hyperlink{struct_r_c_c___p_l_l_init_type_def_a2482608639ebfffc51a41135c979369b}{P\+L\+LN}
\item 
uint32\+\_\+t \hyperlink{struct_r_c_c___p_l_l_init_type_def_a4ecedf3ef401fa564aa636824fc3ded0}{P\+L\+LP}
\item 
uint32\+\_\+t \hyperlink{struct_r_c_c___p_l_l_init_type_def_a2b69dfec4b8ab52d649a71d141892691}{P\+L\+LQ}
\item 
uint32\+\_\+t \hyperlink{struct_r_c_c___p_l_l_init_type_def_a41208d1f84fc268f14fed2c825d07fbc}{P\+L\+LR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
R\+CC P\+LL configuration structure definition. 

\subsection{Member Data Documentation}
\index{R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def@{R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def}!P\+L\+LM@{P\+L\+LM}}
\index{P\+L\+LM@{P\+L\+LM}!R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def@{R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+L\+LM}{PLLM}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def\+::\+P\+L\+LM}\hypertarget{struct_r_c_c___p_l_l_init_type_def_af8ae37696b35fd358c1ec1f6391158a4}{}\label{struct_r_c_c___p_l_l_init_type_def_af8ae37696b35fd358c1ec1f6391158a4}
P\+L\+LM\+: Division factor for P\+LL V\+CO input clock. This parameter must be a number between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 63 \index{R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def@{R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def}!P\+L\+LN@{P\+L\+LN}}
\index{P\+L\+LN@{P\+L\+LN}!R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def@{R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+L\+LN}{PLLN}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def\+::\+P\+L\+LN}\hypertarget{struct_r_c_c___p_l_l_init_type_def_a2482608639ebfffc51a41135c979369b}{}\label{struct_r_c_c___p_l_l_init_type_def_a2482608639ebfffc51a41135c979369b}
P\+L\+LN\+: Multiplication factor for P\+LL V\+CO output clock. This parameter must be a number between Min\+\_\+\+Data = 192 and Max\+\_\+\+Data = 432 \index{R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def@{R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def}!P\+L\+LP@{P\+L\+LP}}
\index{P\+L\+LP@{P\+L\+LP}!R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def@{R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+L\+LP}{PLLP}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def\+::\+P\+L\+LP}\hypertarget{struct_r_c_c___p_l_l_init_type_def_a4ecedf3ef401fa564aa636824fc3ded0}{}\label{struct_r_c_c___p_l_l_init_type_def_a4ecedf3ef401fa564aa636824fc3ded0}
P\+L\+LP\+: Division factor for main system clock (S\+Y\+S\+C\+LK). This parameter must be a value of \hyperlink{group___r_c_c___p_l_l_p___clock___divider}{P\+L\+LP Clock Divider} \index{R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def@{R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def}!P\+L\+LQ@{P\+L\+LQ}}
\index{P\+L\+LQ@{P\+L\+LQ}!R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def@{R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+L\+LQ}{PLLQ}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def\+::\+P\+L\+LQ}\hypertarget{struct_r_c_c___p_l_l_init_type_def_a2b69dfec4b8ab52d649a71d141892691}{}\label{struct_r_c_c___p_l_l_init_type_def_a2b69dfec4b8ab52d649a71d141892691}
P\+L\+LQ\+: Division factor for O\+TG FS, S\+D\+IO and R\+NG clocks. This parameter must be a number between Min\+\_\+\+Data = 4 and Max\+\_\+\+Data = 15 \index{R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def@{R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def}!P\+L\+LR@{P\+L\+LR}}
\index{P\+L\+LR@{P\+L\+LR}!R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def@{R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+L\+LR}{PLLR}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def\+::\+P\+L\+LR}\hypertarget{struct_r_c_c___p_l_l_init_type_def_a41208d1f84fc268f14fed2c825d07fbc}{}\label{struct_r_c_c___p_l_l_init_type_def_a41208d1f84fc268f14fed2c825d07fbc}
P\+L\+LR\+: P\+LL division factor for I2S, S\+AI, S\+Y\+S\+T\+EM, S\+P\+D\+I\+F\+RX clocks. This parameter is only available in S\+T\+M32\+F410xx/\+S\+T\+M32\+F446xx/\+S\+T\+M32\+F469xx and S\+T\+M32\+F479xx devices. This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 7 \index{R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def@{R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def}!P\+L\+L\+Source@{P\+L\+L\+Source}}
\index{P\+L\+L\+Source@{P\+L\+L\+Source}!R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def@{R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+L\+L\+Source}{PLLSource}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def\+::\+P\+L\+L\+Source}\hypertarget{struct_r_c_c___p_l_l_init_type_def_a72806832a179af8756b9330de7f7c6a8}{}\label{struct_r_c_c___p_l_l_init_type_def_a72806832a179af8756b9330de7f7c6a8}
R\+C\+C\+\_\+\+P\+L\+L\+Source\+: P\+LL entry clock source. This parameter must be a value of \hyperlink{group___r_c_c___p_l_l___clock___source}{P\+LL Clock Source} \index{R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def@{R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def}!P\+L\+L\+State@{P\+L\+L\+State}}
\index{P\+L\+L\+State@{P\+L\+L\+State}!R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def@{R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+L\+L\+State}{PLLState}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def\+::\+P\+L\+L\+State}\hypertarget{struct_r_c_c___p_l_l_init_type_def_a6cbaf84f6566af15e6e4f97a339d5759}{}\label{struct_r_c_c___p_l_l_init_type_def_a6cbaf84f6566af15e6e4f97a339d5759}
The new state of the P\+LL. This parameter can be a value of \hyperlink{group___r_c_c___p_l_l___config}{P\+LL Config} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{stm32f4xx__hal__rcc__ex_8h}{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}\end{DoxyCompactItemize}
