C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\c_vhdl.exe  -identify  -oidb  C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\identify.db   -identify  -top  work.m2s010_som  -prodtype  synplify_pro  -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram  -encrypt  -pro  -lite -ui -fid2 -ram -sharing off -ll 2000 -autosm  -vhdl2008  -srs_instrumentation  -ignore_undefined_lib  -lib COREFIFO_LIB C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\COREFIFO\2.5.106\rtl\vhdl\core\fifo_pkg.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_fwft.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_sync.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_sync_scntr.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd -lib work C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_fwft.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_sync.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_sync_scntr.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd -lib COREFIFO_LIB C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd -lib work C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9.vhd -lib work C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\FIFOs.vhd -lib work C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\AFE_RX_SM.vhd -lib work C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\IdleLineDetector.vhd -lib work C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ManchesDecoder_Adapter.vhd -lib work C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\CRC16_Generator.vhd -lib work C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd -lib work C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ManchesDecoder.vhd -lib work C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_SM.vhd -lib work C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_Collision_Detector.vhd -lib work C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ManchesEncoder.vhd -lib work C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Debounce.vhd -lib work C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TriDebounce.vhd -lib work C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd -lib work C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd -lib work C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\CommsFPGA_top.vhd -lib work C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som\CommsFPGA_CCC_0\m2s010_som_CommsFPGA_CCC_0_FCCC.vhd -lib work C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som\ID_RES_0\m2s010_som_ID_RES_0_IO.vhd -lib work C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vhdl\core\coreconfigp.vhd -lib work C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd -lib work C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd -lib work C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\CAM_SPI_1_CLK\m2s010_som_sb_CAM_SPI_1_CLK_IO.vhd -lib work C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\CAM_SPI_1_SS0\m2s010_som_sb_CAM_SPI_1_SS0_IO.vhd -lib work C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\CCC_0\m2s010_som_sb_CCC_0_FCCC.vhd -lib work C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd -lib work C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd -lib work C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\GPIO_1\m2s010_som_sb_GPIO_1_IO.vhd -lib work C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\GPIO_6\m2s010_som_sb_GPIO_6_IO.vhd -lib work C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\GPIO_7\m2s010_som_sb_GPIO_7_IO.vhd -lib work C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS_syn.vhd -lib work C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS.vhd -lib work C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\OTH_SPI_1_SS0\m2s010_som_sb_OTH_SPI_1_SS0_IO.vhd -lib work C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\m2s010_som_sb.vhd -lib COREAPB3_LIB C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd -lib COREAPB3_LIB C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd -lib COREAPB3_LIB C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd -lib COREAPB3_LIB C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd -lib work C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som\m2s010_som.vhd  -log  C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\synlog\m2s010_som_identify_db_generator.srr  
rc:0 success:1 runtime:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd|io:i|time:1491486885|size:3588|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd|io:i|time:1491486885|size:3064|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\COREFIFO\2.5.106\rtl\vhdl\core\fifo_pkg.vhd|io:i|time:1502996492|size:1879|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd|io:i|time:1491486885|size:56583|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_fwft.vhd|io:i|time:1491486885|size:14862|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_sync.vhd|io:i|time:1491486885|size:38500|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_sync_scntr.vhd|io:i|time:1491486885|size:29005|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top.vhd|io:i|time:1491486885|size:6763|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd|io:i|time:1491486885|size:2084|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd|io:i|time:1491486885|size:67341|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_2Kx8\FIFO_2Kx8.vhd|io:i|time:1491486885|size:8335|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd|io:i|time:1503057102|size:3588|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd|io:i|time:1503057102|size:3064|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd|io:i|time:1503057102|size:56583|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_fwft.vhd|io:i|time:1503057102|size:14862|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_sync.vhd|io:i|time:1503057102|size:38500|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_sync_scntr.vhd|io:i|time:1503057102|size:29005|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top.vhd|io:i|time:1503057102|size:6745|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd|io:i|time:1503057101|size:2084|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd|io:i|time:1503057102|size:67341|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\FIFO_8Kx9\FIFO_8Kx9.vhd|io:i|time:1503057103|size:8333|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\FIFOs.vhd|io:i|time:1503413719|size:12222|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\AFE_RX_SM.vhd|io:i|time:1501080536|size:10066|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\IdleLineDetector.vhd|io:i|time:1501076682|size:3108|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ManchesDecoder_Adapter.vhd|io:i|time:1501695402|size:11048|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\CRC16_Generator.vhd|io:i|time:1503425414|size:3876|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ReadFIFO_Write_SM.vhd|io:i|time:1503425325|size:27840|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ManchesDecoder.vhd|io:i|time:1501077420|size:8694|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_SM.vhd|io:i|time:1502210865|size:23125|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TX_Collision_Detector.vhd|io:i|time:1503430889|size:8448|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\ManchesEncoder.vhd|io:i|time:1502816532|size:10653|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Debounce.vhd|io:i|time:1490122720|size:1999|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\TriDebounce.vhd|io:i|time:1490122720|size:2290|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\Interrupts.vhd|io:i|time:1503323437|size:18186|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\uP_if.vhd|io:i|time:1501858103|size:35130|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\hdl\CommsFPGA_top.vhd|io:i|time:1502128752|size:20867|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som\CommsFPGA_CCC_0\m2s010_som_CommsFPGA_CCC_0_FCCC.vhd|io:i|time:1502995175|size:5685|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som\ID_RES_0\m2s010_som_ID_RES_0_IO.vhd|io:i|time:1502995176|size:845|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vhdl\core\coreconfigp.vhd|io:i|time:1497640216|size:32692|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd|io:i|time:1497640216|size:9297|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd|io:i|time:1497640216|size:75039|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\CAM_SPI_1_CLK\m2s010_som_sb_CAM_SPI_1_CLK_IO.vhd|io:i|time:1503424783|size:877|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\CAM_SPI_1_SS0\m2s010_som_sb_CAM_SPI_1_SS0_IO.vhd|io:i|time:1503424784|size:877|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\CCC_0\m2s010_som_sb_CCC_0_FCCC.vhd|io:i|time:1503424785|size:5549|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd|io:i|time:1498678485|size:2164|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd|io:i|time:1503424787|size:1909|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\GPIO_1\m2s010_som_sb_GPIO_1_IO.vhd|io:i|time:1503424788|size:898|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\GPIO_6\m2s010_som_sb_GPIO_6_IO.vhd|io:i|time:1503424789|size:898|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\GPIO_7\m2s010_som_sb_GPIO_7_IO.vhd|io:i|time:1503424790|size:856|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS_syn.vhd|io:i|time:1502887723|size:123476|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS.vhd|io:i|time:1502887725|size:161620|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\OTH_SPI_1_SS0\m2s010_som_sb_OTH_SPI_1_SS0_IO.vhd|io:i|time:1503424791|size:877|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som_sb\m2s010_som_sb.vhd|io:i|time:1503424791|size:70345|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd|io:i|time:1500639526|size:9523|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd|io:i|time:1500639526|size:5757|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd|io:i|time:1500639526|size:78851|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd|io:i|time:1500639526|size:6172|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\component\work\m2s010_som\m2s010_som.vhd|io:i|time:1502995176|size:42277|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\synlog\m2s010_som_identify_db_generator.srr|io:o|time:1503431087|size:8134|exec:0
file:C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\identify.db|io:o|time:1503430963|size:1230195|exec:0
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\c_vhdl.exe|io:i|time:1479996440|size:2416640|exec:1
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\c_vhdl.exe|io:i|time:1479996692|size:3082752|exec:1
