-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity random_int_gen is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC );
end;


architecture behav of random_int_gen is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_BC8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001011110010001111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv16_F : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001111";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal rand_state : STD_LOGIC_VECTOR (31 downto 0) := "00000111010110111100110100010101";
    signal low_1_fu_44_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal low_1_reg_139 : STD_LOGIC_VECTOR (31 downto 0);
    signal high_2_fu_132_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal high_2_reg_144 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1_reg_149 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_2_fu_120_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal low_fu_36_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal low_1_fu_44_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal high_fu_50_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln10_fu_73_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln11_fu_80_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln11_fu_76_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln11_1_fu_85_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_fu_89_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_1_fu_95_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln12_fu_100_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_1_fu_108_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln13_1_fu_116_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln13_fu_104_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal high_2_fu_132_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal high_2_fu_132_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal high_2_fu_132_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal low_1_fu_44_p00 : STD_LOGIC_VECTOR (31 downto 0);

    component ma_unitdatax_requcud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    ma_unitdatax_requcud_U10 : component ma_unitdatax_requcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 17,
        dout_WIDTH => 32)
    port map (
        din0 => high_2_fu_132_p0,
        din1 => high_2_fu_132_p1,
        dout => high_2_fu_132_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                high_2_reg_144 <= high_2_fu_132_p2;
                low_1_reg_139 <= low_1_fu_44_p2;
                trunc_ln1_reg_149 <= high_2_fu_132_p2(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                rand_state <= x_2_fu_120_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    add_ln11_fu_80_p2 <= std_logic_vector(unsigned(ap_const_lv16_F) + unsigned(trunc_ln1_reg_149));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    high_2_fu_132_p0 <= ap_const_lv32_BC8F(17 - 1 downto 0);
    high_2_fu_132_p1 <= high_2_fu_132_p10(17 - 1 downto 0);
    high_2_fu_132_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(high_fu_50_p4),32));
    high_fu_50_p4 <= rand_state(31 downto 15);
    low_1_fu_44_p0 <= low_1_fu_44_p00(15 - 1 downto 0);
    low_1_fu_44_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(low_fu_36_p1),32));
    low_1_fu_44_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(low_1_fu_44_p0) * unsigned(ap_const_lv32_BC8F), 32));
    low_fu_36_p1 <= rand_state(15 - 1 downto 0);
    tmp_1_fu_108_p3 <= x_1_fu_95_p2(31 downto 31);
    trunc_ln10_fu_73_p1 <= high_2_reg_144(16 - 1 downto 0);
    trunc_ln12_fu_100_p1 <= x_1_fu_95_p2(31 - 1 downto 0);
    x_1_fu_95_p2 <= std_logic_vector(unsigned(low_1_reg_139) + unsigned(x_fu_89_p2));
    x_2_fu_120_p2 <= std_logic_vector(unsigned(zext_ln13_1_fu_116_p1) + unsigned(zext_ln13_fu_104_p1));
    x_fu_89_p2 <= std_logic_vector(shift_left(unsigned(zext_ln11_fu_76_p1),to_integer(unsigned('0' & zext_ln11_1_fu_85_p1(31-1 downto 0)))));
    zext_ln11_1_fu_85_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln11_fu_80_p2),32));
    zext_ln11_fu_76_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln10_fu_73_p1),32));
    zext_ln13_1_fu_116_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_108_p3),32));
    zext_ln13_fu_104_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln12_fu_100_p1),32));
end behav;
