// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1406\sampleModel1406_2_sub\Mysubsystem_38.v
// Created: 2024-06-10 02:04:55
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_38
// Source Path: sampleModel1406_2_sub/Subsystem/Mysubsystem_38
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_38
          (In1,
           Out1);


  input   [7:0] In1;  // ufix8_En7
  output  [7:0] Out1;  // ufix8_En7


  wire [31:0] dtc_out;  // ufix32_En7
  wire [7:0] cfblk55_out1;  // ufix8_En7


  assign dtc_out = {24'b0, In1};



  assign cfblk55_out1 = dtc_out[7:0];



  assign Out1 = cfblk55_out1;

endmodule  // Mysubsystem_38

