read_verilog ../top.v
add -mod top3 -wire w 0
tee -o result.out dump
