// Seed: 1587682200
module module_0 (
    id_1,
    id_2
);
  inout wor id_2;
  output tri1 id_1;
  assign id_1 = -1'h0;
  logic id_3, id_4 = id_2;
  assign id_3 = 1;
  assign id_1 = id_2;
  assign id_2 = -1'b0;
  assign id_1 = 1;
  assign id_1 = id_4;
endmodule
module module_1 #(
    parameter id_3 = 32'd88
) (
    id_1,
    id_2,
    _id_3,
    id_4["" : id_3],
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  module_0 modCall_1 (
      id_5,
      id_13
  );
  output wire id_12;
  inout reg id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout logic [7:0] id_4;
  input wire _id_3;
  output wire id_2;
  output wire id_1;
  always id_11 = id_9;
endmodule
