{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640965572731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640965572746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 31 16:46:12 2021 " "Processing started: Fri Dec 31 16:46:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640965572746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965572746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off USB_module -c USB_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off USB_module -c USB_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965572746 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640965574359 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640965574359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_media_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_media_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_Media_Computer " "Found entity 1: DE2_115_Media_Computer" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/niosii_usb.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/niosii_usb.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB " "Found entity 1: niosii_USB" {  } { { "niosii_USB/synthesis/niosii_USB.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "niosii_USB/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "niosii_USB/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_irq_mapper " "Found entity 1: niosii_USB_irq_mapper" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_irq_mapper.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_mm_interconnect_0 " "Found entity 1: niosii_USB_mm_interconnect_0" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_mm_interconnect_0_avalon_st_adapter " "Found entity 1: niosii_USB_mm_interconnect_0_avalon_st_adapter" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: niosii_USB_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_mm_interconnect_0_rsp_mux_001 " "Found entity 1: niosii_USB_mm_interconnect_0_rsp_mux_001" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_usb/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "niosii_USB/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584248 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "niosii_USB/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_mm_interconnect_0_rsp_mux " "Found entity 1: niosii_USB_mm_interconnect_0_rsp_mux" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_mm_interconnect_0_rsp_demux_004 " "Found entity 1: niosii_USB_mm_interconnect_0_rsp_demux_004" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_mm_interconnect_0_rsp_demux " "Found entity 1: niosii_USB_mm_interconnect_0_rsp_demux" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_mm_interconnect_0_cmd_mux_004 " "Found entity 1: niosii_USB_mm_interconnect_0_cmd_mux_004" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_mm_interconnect_0_cmd_mux " "Found entity 1: niosii_USB_mm_interconnect_0_cmd_mux" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_mm_interconnect_0_cmd_demux_001 " "Found entity 1: niosii_USB_mm_interconnect_0_cmd_demux_001" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_mm_interconnect_0_cmd_demux " "Found entity 1: niosii_USB_mm_interconnect_0_cmd_demux" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "niosii_USB/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_usb/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "niosii_USB/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584335 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "niosii_USB/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "niosii_USB/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "niosii_USB/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584356 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_USB_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at niosii_USB_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640965584365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_USB_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at niosii_USB_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640965584365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_mm_interconnect_0_router_006_default_decode " "Found entity 1: niosii_USB_mm_interconnect_0_router_006_default_decode" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584368 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosii_USB_mm_interconnect_0_router_006 " "Found entity 2: niosii_USB_mm_interconnect_0_router_006" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_USB_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at niosii_USB_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640965584375 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_USB_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at niosii_USB_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640965584375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_mm_interconnect_0_router_002_default_decode " "Found entity 1: niosii_USB_mm_interconnect_0_router_002_default_decode" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584378 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosii_USB_mm_interconnect_0_router_002 " "Found entity 2: niosii_USB_mm_interconnect_0_router_002" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584378 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_USB_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at niosii_USB_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640965584385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_USB_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at niosii_USB_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640965584386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_mm_interconnect_0_router_001_default_decode " "Found entity 1: niosii_USB_mm_interconnect_0_router_001_default_decode" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584388 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosii_USB_mm_interconnect_0_router_001 " "Found entity 2: niosii_USB_mm_interconnect_0_router_001" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584388 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_USB_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at niosii_USB_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640965584396 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_USB_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at niosii_USB_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1640965584396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_mm_interconnect_0_router_default_decode " "Found entity 1: niosii_USB_mm_interconnect_0_router_default_decode" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584399 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosii_USB_mm_interconnect_0_router " "Found entity 2: niosii_USB_mm_interconnect_0_router" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "niosii_USB/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "niosii_USB/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "niosii_USB/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "niosii_USB/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "niosii_USB/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_video_pll " "Found entity 1: niosii_USB_video_pll" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_video_pll.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_video_pll.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "niosii_USB/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "niosii_USB/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_timer_0 " "Found entity 1: niosii_USB_timer_0" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_timer_0.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_sysid " "Found entity 1: niosii_USB_sysid" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sysid.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_sys_sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_sys_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_sys_sdram_pll " "Found entity 1: niosii_USB_sys_sdram_pll" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sys_sdram_pll.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sys_sdram_pll.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_sdram_input_efifo_module " "Found entity 1: niosii_USB_sdram_input_efifo_module" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sdram.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584523 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosii_USB_sdram " "Found entity 2: niosii_USB_sdram" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sdram.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584523 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "niosii_USB_sdram_test_component.v(238) " "Verilog HDL warning at niosii_USB_sdram_test_component.v(238): extended using \"x\" or \"z\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sdram_test_component.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram_test_component.v" 238 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1640965584532 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "niosii_USB_sdram_test_component.v(239) " "Verilog HDL warning at niosii_USB_sdram_test_component.v(239): extended using \"x\" or \"z\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sdram_test_component.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram_test_component.v" 239 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1640965584532 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "niosii_USB_sdram_test_component.v(240) " "Verilog HDL warning at niosii_USB_sdram_test_component.v(240): extended using \"x\" or \"z\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sdram_test_component.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram_test_component.v" 240 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1640965584532 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "niosii_USB_sdram_test_component.v(241) " "Verilog HDL warning at niosii_USB_sdram_test_component.v(241): extended using \"x\" or \"z\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sdram_test_component.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram_test_component.v" 241 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1640965584532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_sdram_test_component_ram_module " "Found entity 1: niosii_USB_sdram_test_component_ram_module" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sdram_test_component.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584536 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosii_USB_sdram_test_component " "Found entity 2: niosii_USB_sdram_test_component" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sdram_test_component.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_performance_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_performance_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_performance_counter " "Found entity 1: niosii_USB_performance_counter" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_performance_counter.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_performance_counter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_onchip_memory " "Found entity 1: niosii_USB_onchip_memory" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_onchip_memory.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_jtag_uart_sim_scfifo_w " "Found entity 1: niosii_USB_jtag_uart_sim_scfifo_w" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584576 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosii_USB_jtag_uart_scfifo_w " "Found entity 2: niosii_USB_jtag_uart_scfifo_w" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584576 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosii_USB_jtag_uart_sim_scfifo_r " "Found entity 3: niosii_USB_jtag_uart_sim_scfifo_r" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584576 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosii_USB_jtag_uart_scfifo_r " "Found entity 4: niosii_USB_jtag_uart_scfifo_r" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584576 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosii_USB_jtag_uart " "Found entity 5: niosii_USB_jtag_uart" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_cpu " "Found entity 1: niosii_USB_cpu" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965584587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965584587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_cpu_cpu.v 29 29 " "Found 29 design units, including 29 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_cpu_cpu_ic_data_module " "Found entity 1: niosii_USB_cpu_cpu_ic_data_module" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585345 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosii_USB_cpu_cpu_ic_tag_module " "Found entity 2: niosii_USB_cpu_cpu_ic_tag_module" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585345 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosii_USB_cpu_cpu_bht_module " "Found entity 3: niosii_USB_cpu_cpu_bht_module" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585345 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosii_USB_cpu_cpu_register_bank_a_module " "Found entity 4: niosii_USB_cpu_cpu_register_bank_a_module" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585345 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosii_USB_cpu_cpu_register_bank_b_module " "Found entity 5: niosii_USB_cpu_cpu_register_bank_b_module" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585345 ""} { "Info" "ISGN_ENTITY_NAME" "6 niosii_USB_cpu_cpu_dc_tag_module " "Found entity 6: niosii_USB_cpu_cpu_dc_tag_module" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585345 ""} { "Info" "ISGN_ENTITY_NAME" "7 niosii_USB_cpu_cpu_dc_data_module " "Found entity 7: niosii_USB_cpu_cpu_dc_data_module" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585345 ""} { "Info" "ISGN_ENTITY_NAME" "8 niosii_USB_cpu_cpu_dc_victim_module " "Found entity 8: niosii_USB_cpu_cpu_dc_victim_module" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585345 ""} { "Info" "ISGN_ENTITY_NAME" "9 niosii_USB_cpu_cpu_nios2_oci_debug " "Found entity 9: niosii_USB_cpu_cpu_nios2_oci_debug" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585345 ""} { "Info" "ISGN_ENTITY_NAME" "10 niosii_USB_cpu_cpu_nios2_oci_break " "Found entity 10: niosii_USB_cpu_cpu_nios2_oci_break" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585345 ""} { "Info" "ISGN_ENTITY_NAME" "11 niosii_USB_cpu_cpu_nios2_oci_xbrk " "Found entity 11: niosii_USB_cpu_cpu_nios2_oci_xbrk" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 1123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585345 ""} { "Info" "ISGN_ENTITY_NAME" "12 niosii_USB_cpu_cpu_nios2_oci_match_single " "Found entity 12: niosii_USB_cpu_cpu_nios2_oci_match_single" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 1408 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585345 ""} { "Info" "ISGN_ENTITY_NAME" "13 niosii_USB_cpu_cpu_nios2_oci_match_paired " "Found entity 13: niosii_USB_cpu_cpu_nios2_oci_match_paired" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 1445 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585345 ""} { "Info" "ISGN_ENTITY_NAME" "14 niosii_USB_cpu_cpu_nios2_oci_dbrk " "Found entity 14: niosii_USB_cpu_cpu_nios2_oci_dbrk" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 1484 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585345 ""} { "Info" "ISGN_ENTITY_NAME" "15 niosii_USB_cpu_cpu_nios2_oci_itrace " "Found entity 15: niosii_USB_cpu_cpu_nios2_oci_itrace" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 1732 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585345 ""} { "Info" "ISGN_ENTITY_NAME" "16 niosii_USB_cpu_cpu_nios2_oci_td_mode " "Found entity 16: niosii_USB_cpu_cpu_nios2_oci_td_mode" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 1915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585345 ""} { "Info" "ISGN_ENTITY_NAME" "17 niosii_USB_cpu_cpu_nios2_oci_dtrace " "Found entity 17: niosii_USB_cpu_cpu_nios2_oci_dtrace" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 1983 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585345 ""} { "Info" "ISGN_ENTITY_NAME" "18 niosii_USB_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 18: niosii_USB_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 2065 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585345 ""} { "Info" "ISGN_ENTITY_NAME" "19 niosii_USB_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 19: niosii_USB_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 2137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585345 ""} { "Info" "ISGN_ENTITY_NAME" "20 niosii_USB_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 20: niosii_USB_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 2180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585345 ""} { "Info" "ISGN_ENTITY_NAME" "21 niosii_USB_cpu_cpu_nios2_oci_fifo " "Found entity 21: niosii_USB_cpu_cpu_nios2_oci_fifo" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 2227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585345 ""} { "Info" "ISGN_ENTITY_NAME" "22 niosii_USB_cpu_cpu_nios2_oci_pib " "Found entity 22: niosii_USB_cpu_cpu_nios2_oci_pib" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 2713 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585345 ""} { "Info" "ISGN_ENTITY_NAME" "23 niosii_USB_cpu_cpu_nios2_oci_im " "Found entity 23: niosii_USB_cpu_cpu_nios2_oci_im" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 2736 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585345 ""} { "Info" "ISGN_ENTITY_NAME" "24 niosii_USB_cpu_cpu_nios2_performance_monitors " "Found entity 24: niosii_USB_cpu_cpu_nios2_performance_monitors" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 2806 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585345 ""} { "Info" "ISGN_ENTITY_NAME" "25 niosii_USB_cpu_cpu_nios2_avalon_reg " "Found entity 25: niosii_USB_cpu_cpu_nios2_avalon_reg" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 2823 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585345 ""} { "Info" "ISGN_ENTITY_NAME" "26 niosii_USB_cpu_cpu_ociram_sp_ram_module " "Found entity 26: niosii_USB_cpu_cpu_ociram_sp_ram_module" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 2916 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585345 ""} { "Info" "ISGN_ENTITY_NAME" "27 niosii_USB_cpu_cpu_nios2_ocimem " "Found entity 27: niosii_USB_cpu_cpu_nios2_ocimem" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585345 ""} { "Info" "ISGN_ENTITY_NAME" "28 niosii_USB_cpu_cpu_nios2_oci " "Found entity 28: niosii_USB_cpu_cpu_nios2_oci" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 3162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585345 ""} { "Info" "ISGN_ENTITY_NAME" "29 niosii_USB_cpu_cpu " "Found entity 29: niosii_USB_cpu_cpu" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 3728 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965585345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_cpu_cpu_debug_slave_sysclk " "Found entity 1: niosii_USB_cpu_cpu_debug_slave_sysclk" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965585357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_cpu_cpu_debug_slave_tck " "Found entity 1: niosii_USB_cpu_cpu_debug_slave_tck" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965585368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_cpu_cpu_debug_slave_wrapper " "Found entity 1: niosii_USB_cpu_cpu_debug_slave_wrapper" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965585379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_cpu_cpu_mult_cell " "Found entity 1: niosii_USB_cpu_cpu_mult_cell" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu_mult_cell.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965585390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_cpu_cpu_test_bench " "Found entity 1: niosii_USB_cpu_cpu_test_bench" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu_test_bench.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965585403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/niosii_usb_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/niosii_usb_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_USB_audio_pll " "Found entity 1: niosii_USB_audio_pll" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_audio_pll.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_audio_pll.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965585414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_up_sd_card_avalon_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_up_sd_card_avalon_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Avalon_Interface-rtl " "Found design unit 1: Altera_UP_SD_Card_Avalon_Interface-rtl" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585914 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Avalon_Interface " "Found entity 1: Altera_UP_SD_Card_Avalon_Interface" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965585914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_up_sd_card_48_bit_command_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_up_sd_card_48_bit_command_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_48_bit_Command_Generator-rtl " "Found design unit 1: Altera_UP_SD_Card_48_bit_Command_Generator-rtl" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585923 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_48_bit_Command_Generator " "Found entity 1: Altera_UP_SD_Card_48_bit_Command_Generator" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965585923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_up_sd_card_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_up_sd_card_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Buffer-rtl " "Found design unit 1: Altera_UP_SD_Card_Buffer-rtl" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585930 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Buffer " "Found entity 1: Altera_UP_SD_Card_Buffer" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965585930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_up_sd_card_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_up_sd_card_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Clock-rtl " "Found design unit 1: Altera_UP_SD_Card_Clock-rtl" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585937 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Clock " "Found entity 1: Altera_UP_SD_Card_Clock" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965585937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_up_sd_card_control_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_up_sd_card_control_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Control_FSM-rtl " "Found design unit 1: Altera_UP_SD_Card_Control_FSM-rtl" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585944 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Control_FSM " "Found entity 1: Altera_UP_SD_Card_Control_FSM" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965585944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_up_sd_card_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_up_sd_card_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Interface-rtl " "Found design unit 1: Altera_UP_SD_Card_Interface-rtl" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585950 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Interface " "Found entity 1: Altera_UP_SD_Card_Interface" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965585950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_up_sd_card_response_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_up_sd_card_response_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Response_Receiver-rtl " "Found design unit 1: Altera_UP_SD_Card_Response_Receiver-rtl" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585957 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Response_Receiver " "Found entity 1: Altera_UP_SD_Card_Response_Receiver" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965585957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_up_sd_crc16_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_up_sd_crc16_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_CRC16_Generator-rtl " "Found design unit 1: Altera_UP_SD_CRC16_Generator-rtl" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585963 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_CRC16_Generator " "Found entity 1: Altera_UP_SD_CRC16_Generator" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965585963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_up_sd_crc7_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_up_sd_crc7_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_CRC7_Generator-rtl " "Found design unit 1: Altera_UP_SD_CRC7_Generator-rtl" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585970 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_CRC7_Generator " "Found entity 1: Altera_UP_SD_CRC7_Generator" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965585970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_up_sd_signal_trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_up_sd_signal_trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Signal_Trigger-rtl " "Found design unit 1: Altera_UP_SD_Signal_Trigger-rtl" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585978 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Signal_Trigger " "Found entity 1: Altera_UP_SD_Signal_Trigger" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965585978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/altera_up_sd_card_memory_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/altera_up_sd_card_memory_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_up_sd_card_memory_block-SYN " "Found design unit 1: altera_up_sd_card_memory_block-SYN" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585985 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Memory_Block " "Found entity 1: Altera_UP_SD_Card_Memory_Block" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965585985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_usb/synthesis/submodules/cy7c67200_if.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_usb/synthesis/submodules/cy7c67200_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 CY7C67200_IF " "Found entity 1: CY7C67200_IF" {  } { { "niosii_USB/synthesis/submodules/CY7C67200_IF.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/CY7C67200_IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965585994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965585994 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosii_USB_sdram.v(318) " "Verilog HDL or VHDL warning at niosii_USB_sdram.v(318): conditional expression evaluates to a constant" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sdram.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1640965586036 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosii_USB_sdram.v(328) " "Verilog HDL or VHDL warning at niosii_USB_sdram.v(328): conditional expression evaluates to a constant" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sdram.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1640965586036 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosii_USB_sdram.v(338) " "Verilog HDL or VHDL warning at niosii_USB_sdram.v(338): conditional expression evaluates to a constant" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sdram.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1640965586036 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosii_USB_sdram.v(682) " "Verilog HDL or VHDL warning at niosii_USB_sdram.v(682): conditional expression evaluates to a constant" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sdram.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1640965586037 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115_Media_Computer " "Elaborating entity \"DE2_115_Media_Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640965586304 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MTL_CLK DE2_115_Media_Computer.v(325) " "Verilog HDL warning at DE2_115_Media_Computer.v(325): object MTL_CLK used but never assigned" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 325 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1640965586306 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MTL_HS DE2_115_Media_Computer.v(326) " "Verilog HDL warning at DE2_115_Media_Computer.v(326): object MTL_HS used but never assigned" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 326 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1640965586306 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MTL_VS DE2_115_Media_Computer.v(327) " "Verilog HDL warning at DE2_115_Media_Computer.v(327): object MTL_VS used but never assigned" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 327 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1640965586306 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MTL_R DE2_115_Media_Computer.v(328) " "Verilog HDL warning at DE2_115_Media_Computer.v(328): object MTL_R used but never assigned" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 328 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1640965586306 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MTL_G DE2_115_Media_Computer.v(329) " "Verilog HDL warning at DE2_115_Media_Computer.v(329): object MTL_G used but never assigned" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 329 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1640965586306 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MTL_B DE2_115_Media_Computer.v(330) " "Verilog HDL warning at DE2_115_Media_Computer.v(330): object MTL_B used but never assigned" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 330 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1640965586307 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MTL_R 0 DE2_115_Media_Computer.v(328) " "Net \"MTL_R\" at DE2_115_Media_Computer.v(328) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 328 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1640965586308 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MTL_G 0 DE2_115_Media_Computer.v(329) " "Net \"MTL_G\" at DE2_115_Media_Computer.v(329) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 329 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1640965586308 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MTL_B 0 DE2_115_Media_Computer.v(330) " "Net \"MTL_B\" at DE2_115_Media_Computer.v(330) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 330 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1640965586308 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MTL_CLK 0 DE2_115_Media_Computer.v(325) " "Net \"MTL_CLK\" at DE2_115_Media_Computer.v(325) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 325 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1640965586308 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MTL_HS 0 DE2_115_Media_Computer.v(326) " "Net \"MTL_HS\" at DE2_115_Media_Computer.v(326) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 326 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1640965586308 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MTL_VS 0 DE2_115_Media_Computer.v(327) " "Net \"MTL_VS\" at DE2_115_Media_Computer.v(327) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 327 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1640965586308 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG DE2_115_Media_Computer.v(236) " "Output port \"LEDG\" at DE2_115_Media_Computer.v(236) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 236 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586309 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE2_115_Media_Computer.v(237) " "Output port \"LEDR\" at DE2_115_Media_Computer.v(237) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586309 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE2_115_Media_Computer.v(239) " "Output port \"HEX0\" at DE2_115_Media_Computer.v(239) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586309 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE2_115_Media_Computer.v(240) " "Output port \"HEX1\" at DE2_115_Media_Computer.v(240) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 240 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586309 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE2_115_Media_Computer.v(241) " "Output port \"HEX2\" at DE2_115_Media_Computer.v(241) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 241 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586309 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE2_115_Media_Computer.v(242) " "Output port \"HEX3\" at DE2_115_Media_Computer.v(242) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 242 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586309 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE2_115_Media_Computer.v(243) " "Output port \"HEX4\" at DE2_115_Media_Computer.v(243) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 243 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586309 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE2_115_Media_Computer.v(244) " "Output port \"HEX5\" at DE2_115_Media_Computer.v(244) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 244 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586309 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 DE2_115_Media_Computer.v(245) " "Output port \"HEX6\" at DE2_115_Media_Computer.v(245) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 245 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586309 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 DE2_115_Media_Computer.v(246) " "Output port \"HEX7\" at DE2_115_Media_Computer.v(246) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 246 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586309 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR DE2_115_Media_Computer.v(249) " "Output port \"SRAM_ADDR\" at DE2_115_Media_Computer.v(249) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 249 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586309 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR DE2_115_Media_Computer.v(272) " "Output port \"FL_ADDR\" at DE2_115_Media_Computer.v(272) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 272 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586309 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE2_115_Media_Computer.v(289) " "Output port \"VGA_R\" at DE2_115_Media_Computer.v(289) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 289 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586309 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE2_115_Media_Computer.v(290) " "Output port \"VGA_G\" at DE2_115_Media_Computer.v(290) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 290 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586309 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE2_115_Media_Computer.v(291) " "Output port \"VGA_B\" at DE2_115_Media_Computer.v(291) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 291 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586309 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N DE2_115_Media_Computer.v(250) " "Output port \"SRAM_CE_N\" at DE2_115_Media_Computer.v(250) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 250 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586309 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N DE2_115_Media_Computer.v(251) " "Output port \"SRAM_WE_N\" at DE2_115_Media_Computer.v(251) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 251 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586309 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N DE2_115_Media_Computer.v(252) " "Output port \"SRAM_OE_N\" at DE2_115_Media_Computer.v(252) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 252 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586309 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N DE2_115_Media_Computer.v(253) " "Output port \"SRAM_UB_N\" at DE2_115_Media_Computer.v(253) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 253 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586309 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N DE2_115_Media_Computer.v(254) " "Output port \"SRAM_LB_N\" at DE2_115_Media_Computer.v(254) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 254 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586310 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE2_115_Media_Computer.v(257) " "Output port \"UART_TXD\" at DE2_115_Media_Computer.v(257) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 257 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586310 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE2_115_Media_Computer.v(273) " "Output port \"FL_CE_N\" at DE2_115_Media_Computer.v(273) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 273 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586310 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE2_115_Media_Computer.v(274) " "Output port \"FL_OE_N\" at DE2_115_Media_Computer.v(274) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 274 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586310 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE2_115_Media_Computer.v(276) " "Output port \"FL_WE_N\" at DE2_115_Media_Computer.v(276) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 276 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586310 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE2_115_Media_Computer.v(280) " "Output port \"AUD_XCK\" at DE2_115_Media_Computer.v(280) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 280 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586310 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE2_115_Media_Computer.v(281) " "Output port \"AUD_DACDAT\" at DE2_115_Media_Computer.v(281) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 281 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586310 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK DE2_115_Media_Computer.v(284) " "Output port \"VGA_CLK\" at DE2_115_Media_Computer.v(284) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 284 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586310 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE2_115_Media_Computer.v(285) " "Output port \"VGA_HS\" at DE2_115_Media_Computer.v(285) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 285 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586310 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE2_115_Media_Computer.v(286) " "Output port \"VGA_VS\" at DE2_115_Media_Computer.v(286) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 286 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586310 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N DE2_115_Media_Computer.v(287) " "Output port \"VGA_BLANK_N\" at DE2_115_Media_Computer.v(287) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 287 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586310 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N DE2_115_Media_Computer.v(288) " "Output port \"VGA_SYNC_N\" at DE2_115_Media_Computer.v(288) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 288 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586310 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON DE2_115_Media_Computer.v(294) " "Output port \"LCD_ON\" at DE2_115_Media_Computer.v(294) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 294 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586311 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON DE2_115_Media_Computer.v(295) " "Output port \"LCD_BLON\" at DE2_115_Media_Computer.v(295) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 295 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586311 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN DE2_115_Media_Computer.v(296) " "Output port \"LCD_EN\" at DE2_115_Media_Computer.v(296) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 296 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586311 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS DE2_115_Media_Computer.v(297) " "Output port \"LCD_RS\" at DE2_115_Media_Computer.v(297) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 297 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586311 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW DE2_115_Media_Computer.v(298) " "Output port \"LCD_RW\" at DE2_115_Media_Computer.v(298) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 298 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586311 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE2_115_Media_Computer.v(301) " "Output port \"I2C_SCLK\" at DE2_115_Media_Computer.v(301) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 301 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586311 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DCLK DE2_115_Media_Computer.v(304) " "Output port \"DCLK\" at DE2_115_Media_Computer.v(304) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 304 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586311 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DATA1 DE2_115_Media_Computer.v(305) " "Output port \"DATA1\" at DE2_115_Media_Computer.v(305) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 305 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586311 "|DE2_115_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_nCE DE2_115_Media_Computer.v(306) " "Output port \"FLASH_nCE\" at DE2_115_Media_Computer.v(306) has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 306 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640965586312 "|DE2_115_Media_Computer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB niosii_USB:u0 " "Elaborating entity \"niosii_USB\" for hierarchy \"niosii_USB:u0\"" {  } { { "DE2_115_Media_Computer.v" "u0" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965586339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CY7C67200_IF niosii_USB:u0\|CY7C67200_IF:cy7c67200_if_0 " "Elaborating entity \"CY7C67200_IF\" for hierarchy \"niosii_USB:u0\|CY7C67200_IF:cy7c67200_if_0\"" {  } { { "niosii_USB/synthesis/niosii_USB.v" "cy7c67200_if_0" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965586375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Avalon_Interface niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd " "Elaborating entity \"Altera_UP_SD_Card_Avalon_Interface\" for hierarchy \"niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\"" {  } { { "niosii_USB/synthesis/niosii_USB.v" "sd" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965586390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Interface niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port " "Elaborating entity \"Altera_UP_SD_Card_Interface\" for hierarchy \"niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\"" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "SD_Card_Port" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965586442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_48_bit_Command_Generator niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator " "Elaborating entity \"Altera_UP_SD_Card_48_bit_Command_Generator\" for hierarchy \"niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\"" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "command_generator" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965586495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_CRC7_Generator niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\|Altera_UP_SD_CRC7_Generator:CRC7_Gen " "Elaborating entity \"Altera_UP_SD_CRC7_Generator\" for hierarchy \"niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\|Altera_UP_SD_CRC7_Generator:CRC7_Gen\"" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "CRC7_Gen" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965586537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Response_Receiver niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver " "Elaborating entity \"Altera_UP_SD_Card_Response_Receiver\" for hierarchy \"niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\"" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "response_receiver" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965586552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Control_FSM niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Control_FSM:control_FSM " "Elaborating entity \"Altera_UP_SD_Card_Control_FSM\" for hierarchy \"niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Control_FSM:control_FSM\"" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "control_FSM" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965586595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Clock niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Clock:clock_generator " "Elaborating entity \"Altera_UP_SD_Card_Clock\" for hierarchy \"niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Clock:clock_generator\"" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "clock_generator" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965586618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Signal_Trigger niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger " "Elaborating entity \"Altera_UP_SD_Signal_Trigger\" for hierarchy \"niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger\"" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "SD_clock_pulse_trigger" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965586632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Buffer niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line " "Elaborating entity \"Altera_UP_SD_Card_Buffer\" for hierarchy \"niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\"" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "data_line" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965586646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_CRC16_Generator niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_CRC16_Generator:crc16_checker " "Elaborating entity \"Altera_UP_SD_CRC16_Generator\" for hierarchy \"niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_CRC16_Generator:crc16_checker\"" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "crc16_checker" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965586676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Memory_Block niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory " "Elaborating entity \"Altera_UP_SD_Card_Memory_Block\" for hierarchy \"niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\"" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "packet_memory" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965586692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\"" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "altsyncram_component" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965586888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\"" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965586901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965586902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965586902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965586902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965586902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965586902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965586902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file initial_data.mif " "Parameter \"init_file\" = \"initial_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965586902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965586902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965586902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965586902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965586902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965586902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965586902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965586902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965586902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965586902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965586902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965586902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965586902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965586902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965586902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965586902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965586902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965586902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965586902 ""}  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640965586902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pr92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pr92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pr92 " "Found entity 1: altsyncram_pr92" {  } { { "db/altsyncram_pr92.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altsyncram_pr92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965586990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965586990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pr92 niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\|altsyncram_pr92:auto_generated " "Elaborating entity \"altsyncram_pr92\" for hierarchy \"niosii_USB:u0\|Altera_UP_SD_Card_Avalon_Interface:sd\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\|altsyncram_pr92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965586995 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/Users/Pablo/Documents/GitHub/USB/initial_data.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/Pablo/Documents/GitHub/USB/initial_data.mif -- setting all initial values to 0" {  } { { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1640965587012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_audio_pll niosii_USB:u0\|niosii_USB_audio_pll:audio_pll " "Elaborating entity \"niosii_USB_audio_pll\" for hierarchy \"niosii_USB:u0\|niosii_USB_audio_pll:audio_pll\"" {  } { { "niosii_USB/synthesis/niosii_USB.v" "audio_pll" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965587058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll niosii_USB:u0\|niosii_USB_audio_pll:audio_pll\|altera_up_altpll:audio_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"niosii_USB:u0\|niosii_USB_audio_pll:audio_pll\|altera_up_altpll:audio_pll\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_audio_pll.v" "audio_pll" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_audio_pll.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965587070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll niosii_USB:u0\|niosii_USB_audio_pll:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"niosii_USB:u0\|niosii_USB_audio_pll:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "niosii_USB/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965587191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii_USB:u0\|niosii_USB_audio_pll:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"niosii_USB:u0\|niosii_USB_audio_pll:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "niosii_USB/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965587204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii_USB:u0\|niosii_USB_audio_pll:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"niosii_USB:u0\|niosii_USB_audio_pll:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 297 " "Parameter \"clk0_divide_by\" = \"297\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 73 " "Parameter \"clk0_multiply_by\" = \"73\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965587204 ""}  } { { "niosii_USB/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640965587204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dkb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dkb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dkb2 " "Found entity 1: altpll_dkb2" {  } { { "db/altpll_dkb2.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altpll_dkb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965587279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965587279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dkb2 niosii_USB:u0\|niosii_USB_audio_pll:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated " "Elaborating entity \"altpll_dkb2\" for hierarchy \"niosii_USB:u0\|niosii_USB_audio_pll:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965587284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal niosii_USB:u0\|niosii_USB_audio_pll:audio_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"niosii_USB:u0\|niosii_USB_audio_pll:audio_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_audio_pll.v" "reset_from_locked" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_audio_pll.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965587324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu niosii_USB:u0\|niosii_USB_cpu:cpu " "Elaborating entity \"niosii_USB_cpu\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\"" {  } { { "niosii_USB/synthesis/niosii_USB.v" "cpu" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965587335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu " "Elaborating entity \"niosii_USB_cpu_cpu\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu.v" "cpu" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965587381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_test_bench niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_test_bench:the_niosii_USB_cpu_cpu_test_bench " "Elaborating entity \"niosii_USB_cpu_cpu_test_bench\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_test_bench:the_niosii_USB_cpu_cpu_test_bench\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_test_bench" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 6288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965587833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_ic_data_module niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_ic_data_module:niosii_USB_cpu_cpu_ic_data " "Elaborating entity \"niosii_USB_cpu_cpu_ic_data_module\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_ic_data_module:niosii_USB_cpu_cpu_ic_data\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "niosii_USB_cpu_cpu_ic_data" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 7290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965587884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_ic_data_module:niosii_USB_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_ic_data_module:niosii_USB_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965587927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965588016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965588016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_ic_data_module:niosii_USB_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_ic_data_module:niosii_USB_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965588021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_ic_tag_module niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_ic_tag_module:niosii_USB_cpu_cpu_ic_tag " "Elaborating entity \"niosii_USB_cpu_cpu_ic_tag_module\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_ic_tag_module:niosii_USB_cpu_cpu_ic_tag\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "niosii_USB_cpu_cpu_ic_tag" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 7356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965588089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_ic_tag_module:niosii_USB_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_ic_tag_module:niosii_USB_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965588114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dad1 " "Found entity 1: altsyncram_dad1" {  } { { "db/altsyncram_dad1.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altsyncram_dad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965588203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965588203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dad1 niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_ic_tag_module:niosii_USB_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_dad1:auto_generated " "Elaborating entity \"altsyncram_dad1\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_ic_tag_module:niosii_USB_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_dad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965588209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_bht_module niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_bht_module:niosii_USB_cpu_cpu_bht " "Elaborating entity \"niosii_USB_cpu_cpu_bht_module\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_bht_module:niosii_USB_cpu_cpu_bht\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "niosii_USB_cpu_cpu_bht" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 7554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965588274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_bht_module:niosii_USB_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_bht_module:niosii_USB_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965588300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965588386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965588386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_bht_module:niosii_USB_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_bht_module:niosii_USB_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965588391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_register_bank_a_module niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_register_bank_a_module:niosii_USB_cpu_cpu_register_bank_a " "Elaborating entity \"niosii_USB_cpu_cpu_register_bank_a_module\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_register_bank_a_module:niosii_USB_cpu_cpu_register_bank_a\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "niosii_USB_cpu_cpu_register_bank_a" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 8511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965588451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_register_bank_a_module:niosii_USB_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_register_bank_a_module:niosii_USB_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965588475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965588568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965588568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_register_bank_a_module:niosii_USB_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_register_bank_a_module:niosii_USB_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965588573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_register_bank_b_module niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_register_bank_b_module:niosii_USB_cpu_cpu_register_bank_b " "Elaborating entity \"niosii_USB_cpu_cpu_register_bank_b_module\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_register_bank_b_module:niosii_USB_cpu_cpu_register_bank_b\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "niosii_USB_cpu_cpu_register_bank_b" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 8529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965588642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_mult_cell niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell " "Elaborating entity \"niosii_USB_cpu_cpu_mult_cell\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_mult_cell" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 9114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965588695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965588767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965588847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965588847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965588853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965588998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965589067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965589109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965589138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965589221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965589464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965589496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965589576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965589658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965589692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965589723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965589818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965590494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965590672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965590704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965590770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965590806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965590886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965590972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_dc_tag_module niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_dc_tag_module:niosii_USB_cpu_cpu_dc_tag " "Elaborating entity \"niosii_USB_cpu_cpu_dc_tag_module\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_dc_tag_module:niosii_USB_cpu_cpu_dc_tag\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "niosii_USB_cpu_cpu_dc_tag" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 9536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965594445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_dc_tag_module:niosii_USB_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_dc_tag_module:niosii_USB_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965594471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lic1 " "Found entity 1: altsyncram_lic1" {  } { { "db/altsyncram_lic1.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altsyncram_lic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965594565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965594565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lic1 niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_dc_tag_module:niosii_USB_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lic1:auto_generated " "Elaborating entity \"altsyncram_lic1\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_dc_tag_module:niosii_USB_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965594570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_dc_data_module niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_dc_data_module:niosii_USB_cpu_cpu_dc_data " "Elaborating entity \"niosii_USB_cpu_cpu_dc_data_module\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_dc_data_module:niosii_USB_cpu_cpu_dc_data\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "niosii_USB_cpu_cpu_dc_data" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 9602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965594636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_dc_data_module:niosii_USB_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_dc_data_module:niosii_USB_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965594663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965594760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965594760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_dc_data_module:niosii_USB_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_dc_data_module:niosii_USB_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965594765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_dc_victim_module niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_dc_victim_module:niosii_USB_cpu_cpu_dc_victim " "Elaborating entity \"niosii_USB_cpu_cpu_dc_victim_module\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_dc_victim_module:niosii_USB_cpu_cpu_dc_victim\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "niosii_USB_cpu_cpu_dc_victim" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 9714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965594834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_dc_victim_module:niosii_USB_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_dc_victim_module:niosii_USB_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965594862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965594953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965594953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_dc_victim_module:niosii_USB_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_dc_victim_module:niosii_USB_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965594959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_nios2_oci niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci " "Elaborating entity \"niosii_USB_cpu_cpu_nios2_oci\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_nios2_oci" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 10519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965595026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_nios2_oci_debug niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_debug:the_niosii_USB_cpu_cpu_nios2_oci_debug " "Elaborating entity \"niosii_USB_cpu_cpu_nios2_oci_debug\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_debug:the_niosii_USB_cpu_cpu_nios2_oci_debug\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_nios2_oci_debug" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 3385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965595091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_debug:the_niosii_USB_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_debug:the_niosii_USB_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965595150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_nios2_oci_break niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_break:the_niosii_USB_cpu_cpu_nios2_oci_break " "Elaborating entity \"niosii_USB_cpu_cpu_nios2_oci_break\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_break:the_niosii_USB_cpu_cpu_nios2_oci_break\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_nios2_oci_break" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 3422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965595195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_nios2_oci_xbrk niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_xbrk:the_niosii_USB_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"niosii_USB_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_xbrk:the_niosii_USB_cpu_cpu_nios2_oci_xbrk\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 3447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965595282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_nios2_oci_dbrk niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_dbrk:the_niosii_USB_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"niosii_USB_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_dbrk:the_niosii_USB_cpu_cpu_nios2_oci_dbrk\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 3480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965595324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_nios2_oci_match_single niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_dbrk:the_niosii_USB_cpu_cpu_nios2_oci_dbrk\|niosii_USB_cpu_cpu_nios2_oci_match_single:niosii_USB_cpu_cpu_nios2_oci_dbrk_hit0_match_single " "Elaborating entity \"niosii_USB_cpu_cpu_nios2_oci_match_single\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_dbrk:the_niosii_USB_cpu_cpu_nios2_oci_dbrk\|niosii_USB_cpu_cpu_nios2_oci_match_single:niosii_USB_cpu_cpu_nios2_oci_dbrk_hit0_match_single\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "niosii_USB_cpu_cpu_nios2_oci_dbrk_hit0_match_single" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 1633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965595369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_nios2_oci_match_paired niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_dbrk:the_niosii_USB_cpu_cpu_nios2_oci_dbrk\|niosii_USB_cpu_cpu_nios2_oci_match_paired:niosii_USB_cpu_cpu_nios2_oci_dbrk_hit0_match_paired " "Elaborating entity \"niosii_USB_cpu_cpu_nios2_oci_match_paired\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_dbrk:the_niosii_USB_cpu_cpu_nios2_oci_dbrk\|niosii_USB_cpu_cpu_nios2_oci_match_paired:niosii_USB_cpu_cpu_nios2_oci_dbrk_hit0_match_paired\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "niosii_USB_cpu_cpu_nios2_oci_dbrk_hit0_match_paired" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 1676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965595442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_nios2_oci_itrace niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_itrace:the_niosii_USB_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"niosii_USB_cpu_cpu_nios2_oci_itrace\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_itrace:the_niosii_USB_cpu_cpu_nios2_oci_itrace\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 3518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965595482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_nios2_oci_dtrace niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_dtrace:the_niosii_USB_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"niosii_USB_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_dtrace:the_niosii_USB_cpu_cpu_nios2_oci_dtrace\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 3533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965595524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_nios2_oci_td_mode niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_dtrace:the_niosii_USB_cpu_cpu_nios2_oci_dtrace\|niosii_USB_cpu_cpu_nios2_oci_td_mode:niosii_USB_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"niosii_USB_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_dtrace:the_niosii_USB_cpu_cpu_nios2_oci_dtrace\|niosii_USB_cpu_cpu_nios2_oci_td_mode:niosii_USB_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "niosii_USB_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 2033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965595571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_nios2_oci_fifo niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_fifo:the_niosii_USB_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"niosii_USB_cpu_cpu_nios2_oci_fifo\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_fifo:the_niosii_USB_cpu_cpu_nios2_oci_fifo\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 3548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965595613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_nios2_oci_compute_input_tm_cnt niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_fifo:the_niosii_USB_cpu_cpu_nios2_oci_fifo\|niosii_USB_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_niosii_USB_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"niosii_USB_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_fifo:the_niosii_USB_cpu_cpu_nios2_oci_fifo\|niosii_USB_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_niosii_USB_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 2346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965595678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_nios2_oci_fifo_wrptr_inc niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_fifo:the_niosii_USB_cpu_cpu_nios2_oci_fifo\|niosii_USB_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_niosii_USB_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"niosii_USB_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_fifo:the_niosii_USB_cpu_cpu_nios2_oci_fifo\|niosii_USB_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_niosii_USB_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 2355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965595716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_nios2_oci_fifo_cnt_inc niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_fifo:the_niosii_USB_cpu_cpu_nios2_oci_fifo\|niosii_USB_cpu_cpu_nios2_oci_fifo_cnt_inc:the_niosii_USB_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"niosii_USB_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_fifo:the_niosii_USB_cpu_cpu_nios2_oci_fifo\|niosii_USB_cpu_cpu_nios2_oci_fifo_cnt_inc:the_niosii_USB_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 2364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965595755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_nios2_oci_pib niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_pib:the_niosii_USB_cpu_cpu_nios2_oci_pib " "Elaborating entity \"niosii_USB_cpu_cpu_nios2_oci_pib\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_pib:the_niosii_USB_cpu_cpu_nios2_oci_pib\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_nios2_oci_pib" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 3553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965595793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_nios2_oci_im niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_im:the_niosii_USB_cpu_cpu_nios2_oci_im " "Elaborating entity \"niosii_USB_cpu_cpu_nios2_oci_im\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_oci_im:the_niosii_USB_cpu_cpu_nios2_oci_im\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_nios2_oci_im" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 3567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965595830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_nios2_avalon_reg niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_avalon_reg:the_niosii_USB_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"niosii_USB_cpu_cpu_nios2_avalon_reg\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_avalon_reg:the_niosii_USB_cpu_cpu_nios2_avalon_reg\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 3586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965595876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_nios2_ocimem niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_ocimem:the_niosii_USB_cpu_cpu_nios2_ocimem " "Elaborating entity \"niosii_USB_cpu_cpu_nios2_ocimem\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_ocimem:the_niosii_USB_cpu_cpu_nios2_ocimem\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_nios2_ocimem" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 3606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965595917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_ociram_sp_ram_module niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_ocimem:the_niosii_USB_cpu_cpu_nios2_ocimem\|niosii_USB_cpu_cpu_ociram_sp_ram_module:niosii_USB_cpu_cpu_ociram_sp_ram " "Elaborating entity \"niosii_USB_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_ocimem:the_niosii_USB_cpu_cpu_nios2_ocimem\|niosii_USB_cpu_cpu_ociram_sp_ram_module:niosii_USB_cpu_cpu_ociram_sp_ram\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "niosii_USB_cpu_cpu_ociram_sp_ram" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965595968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_ocimem:the_niosii_USB_cpu_cpu_nios2_ocimem\|niosii_USB_cpu_cpu_ociram_sp_ram_module:niosii_USB_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_ocimem:the_niosii_USB_cpu_cpu_nios2_ocimem\|niosii_USB_cpu_cpu_ociram_sp_ram_module:niosii_USB_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 2956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965595992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965596085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965596085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_ocimem:the_niosii_USB_cpu_cpu_nios2_ocimem\|niosii_USB_cpu_cpu_ociram_sp_ram_module:niosii_USB_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_nios2_ocimem:the_niosii_USB_cpu_cpu_nios2_ocimem\|niosii_USB_cpu_cpu_ociram_sp_ram_module:niosii_USB_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965596090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_debug_slave_wrapper niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_debug_slave_wrapper:the_niosii_USB_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"niosii_USB_cpu_cpu_debug_slave_wrapper\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_debug_slave_wrapper:the_niosii_USB_cpu_cpu_debug_slave_wrapper\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 3708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965596131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_debug_slave_tck niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_debug_slave_wrapper:the_niosii_USB_cpu_cpu_debug_slave_wrapper\|niosii_USB_cpu_cpu_debug_slave_tck:the_niosii_USB_cpu_cpu_debug_slave_tck " "Elaborating entity \"niosii_USB_cpu_cpu_debug_slave_tck\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_debug_slave_wrapper:the_niosii_USB_cpu_cpu_debug_slave_wrapper\|niosii_USB_cpu_cpu_debug_slave_tck:the_niosii_USB_cpu_cpu_debug_slave_tck\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu_debug_slave_wrapper.v" "the_niosii_USB_cpu_cpu_debug_slave_tck" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965596146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_cpu_cpu_debug_slave_sysclk niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_debug_slave_wrapper:the_niosii_USB_cpu_cpu_debug_slave_wrapper\|niosii_USB_cpu_cpu_debug_slave_sysclk:the_niosii_USB_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"niosii_USB_cpu_cpu_debug_slave_sysclk\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_debug_slave_wrapper:the_niosii_USB_cpu_cpu_debug_slave_wrapper\|niosii_USB_cpu_cpu_debug_slave_sysclk:the_niosii_USB_cpu_cpu_debug_slave_sysclk\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu_debug_slave_wrapper.v" "the_niosii_USB_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965596188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_debug_slave_wrapper:the_niosii_USB_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_USB_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_debug_slave_wrapper:the_niosii_USB_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_USB_cpu_cpu_debug_slave_phy\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu_debug_slave_wrapper.v" "niosii_USB_cpu_cpu_debug_slave_phy" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965596275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_debug_slave_wrapper:the_niosii_USB_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_USB_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_debug_slave_wrapper:the_niosii_USB_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_USB_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965596293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_debug_slave_wrapper:the_niosii_USB_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_USB_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_debug_slave_wrapper:the_niosii_USB_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_USB_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965596422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_debug_slave_wrapper:the_niosii_USB_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_USB_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci\|niosii_USB_cpu_cpu_debug_slave_wrapper:the_niosii_USB_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_USB_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965596582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_jtag_uart niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart " "Elaborating entity \"niosii_USB_jtag_uart\" for hierarchy \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\"" {  } { { "niosii_USB/synthesis/niosii_USB.v" "jtag_uart" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965596643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_jtag_uart_scfifo_w niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w " "Elaborating entity \"niosii_USB_jtag_uart_scfifo_w\" for hierarchy \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" "the_niosii_USB_jtag_uart_scfifo_w" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965596659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" "wfifo" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965596952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965596960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965596960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965596960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965596960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965596960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965596960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965596960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965596960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965596960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965596960 ""}  } { { "niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640965596960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965597038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965597038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965597045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965597084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965597084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965597093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965597131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965597131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965597143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965597214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965597214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965597229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965597304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965597304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965597317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965597390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965597390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_w:the_niosii_USB_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965597401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_jtag_uart_scfifo_r niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_r:the_niosii_USB_jtag_uart_scfifo_r " "Elaborating entity \"niosii_USB_jtag_uart_scfifo_r\" for hierarchy \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|niosii_USB_jtag_uart_scfifo_r:the_niosii_USB_jtag_uart_scfifo_r\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" "the_niosii_USB_jtag_uart_scfifo_r" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965597454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosii_USB_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosii_USB_jtag_uart_alt_jtag_atlantic\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" "niosii_USB_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965597894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosii_USB_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosii_USB_jtag_uart_alt_jtag_atlantic\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965597918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosii_USB_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosii_USB_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965597918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965597918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965597918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965597918 ""}  } { { "niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640965597918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosii_USB_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosii_USB_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965597993 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosii_USB_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosii_USB_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosii_USB_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosii_USB_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965598000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosii_USB_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosii_USB_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965598051 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosii_USB_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosii_USB_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosii_USB_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"niosii_USB:u0\|niosii_USB_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosii_USB_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965598067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_onchip_memory niosii_USB:u0\|niosii_USB_onchip_memory:onchip_memory " "Elaborating entity \"niosii_USB_onchip_memory\" for hierarchy \"niosii_USB:u0\|niosii_USB_onchip_memory:onchip_memory\"" {  } { { "niosii_USB/synthesis/niosii_USB.v" "onchip_memory" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965598087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii_USB:u0\|niosii_USB_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosii_USB:u0\|niosii_USB_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_onchip_memory.v" "the_altsyncram" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_onchip_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965598112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii_USB:u0\|niosii_USB_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosii_USB:u0\|niosii_USB_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_onchip_memory.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_onchip_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965598125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii_USB:u0\|niosii_USB_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosii_USB:u0\|niosii_USB_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965598125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file niosii_USB_onchip_memory.hex " "Parameter \"init_file\" = \"niosii_USB_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965598125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965598125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965598125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965598125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965598125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965598125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965598125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965598125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965598125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965598125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965598125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965598125 ""}  } { { "niosii_USB/synthesis/submodules/niosii_USB_onchip_memory.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_onchip_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640965598125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m9h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m9h1 " "Found entity 1: altsyncram_m9h1" {  } { { "db/altsyncram_m9h1.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altsyncram_m9h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965598207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965598207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m9h1 niosii_USB:u0\|niosii_USB_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_m9h1:auto_generated " "Elaborating entity \"altsyncram_m9h1\" for hierarchy \"niosii_USB:u0\|niosii_USB_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_m9h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965598213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_performance_counter niosii_USB:u0\|niosii_USB_performance_counter:performance_counter " "Elaborating entity \"niosii_USB_performance_counter\" for hierarchy \"niosii_USB:u0\|niosii_USB_performance_counter:performance_counter\"" {  } { { "niosii_USB/synthesis/niosii_USB.v" "performance_counter" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965598721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_sdram niosii_USB:u0\|niosii_USB_sdram:sdram " "Elaborating entity \"niosii_USB_sdram\" for hierarchy \"niosii_USB:u0\|niosii_USB_sdram:sdram\"" {  } { { "niosii_USB/synthesis/niosii_USB.v" "sdram" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965598844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_sdram_input_efifo_module niosii_USB:u0\|niosii_USB_sdram:sdram\|niosii_USB_sdram_input_efifo_module:the_niosii_USB_sdram_input_efifo_module " "Elaborating entity \"niosii_USB_sdram_input_efifo_module\" for hierarchy \"niosii_USB:u0\|niosii_USB_sdram:sdram\|niosii_USB_sdram_input_efifo_module:the_niosii_USB_sdram_input_efifo_module\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sdram.v" "the_niosii_USB_sdram_input_efifo_module" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965598953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_sys_sdram_pll niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll " "Elaborating entity \"niosii_USB_sys_sdram_pll\" for hierarchy \"niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll\"" {  } { { "niosii_USB/synthesis/niosii_USB.v" "sys_sdram_pll" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965598977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sys_sdram_pll.v" "sys_pll" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sys_sdram_pll.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965598990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "niosii_USB/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965599025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "niosii_USB/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965599038 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599039 ""}  } { { "niosii_USB/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640965599039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_3lb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_3lb2 " "Found entity 1: altpll_3lb2" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altpll_3lb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965599114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965599114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_3lb2 niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated " "Elaborating entity \"altpll_3lb2\" for hierarchy \"niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965599119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_sysid niosii_USB:u0\|niosii_USB_sysid:sysid " "Elaborating entity \"niosii_USB_sysid\" for hierarchy \"niosii_USB:u0\|niosii_USB_sysid:sysid\"" {  } { { "niosii_USB/synthesis/niosii_USB.v" "sysid" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965599151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_timer_0 niosii_USB:u0\|niosii_USB_timer_0:timer_0 " "Elaborating entity \"niosii_USB_timer_0\" for hierarchy \"niosii_USB:u0\|niosii_USB_timer_0:timer_0\"" {  } { { "niosii_USB/synthesis/niosii_USB.v" "timer_0" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965599164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_video_pll niosii_USB:u0\|niosii_USB_video_pll:video_pll " "Elaborating entity \"niosii_USB_video_pll\" for hierarchy \"niosii_USB:u0\|niosii_USB_video_pll:video_pll\"" {  } { { "niosii_USB/synthesis/niosii_USB.v" "video_pll" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965599189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll niosii_USB:u0\|niosii_USB_video_pll:video_pll\|altera_up_altpll:video_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"niosii_USB:u0\|niosii_USB_video_pll:video_pll\|altera_up_altpll:video_pll\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_video_pll.v" "video_pll" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_video_pll.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965599200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll niosii_USB:u0\|niosii_USB_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"niosii_USB:u0\|niosii_USB_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "niosii_USB/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965599224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii_USB:u0\|niosii_USB_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"niosii_USB:u0\|niosii_USB_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "niosii_USB/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965599237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii_USB:u0\|niosii_USB_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"niosii_USB:u0\|niosii_USB_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 3 " "Parameter \"clk2_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965599237 ""}  } { { "niosii_USB/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640965599237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_8fb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_8fb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_8fb2 " "Found entity 1: altpll_8fb2" {  } { { "db/altpll_8fb2.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altpll_8fb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965599311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965599311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_8fb2 niosii_USB:u0\|niosii_USB_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated " "Elaborating entity \"altpll_8fb2\" for hierarchy \"niosii_USB:u0\|niosii_USB_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965599318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0 niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"niosii_USB_mm_interconnect_0\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\"" {  } { { "niosii_USB/synthesis/niosii_USB.v" "mm_interconnect_0" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965599349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965599670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965599689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965599708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sd_avalon_sdcard_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sd_avalon_sdcard_slave_translator\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "sd_avalon_sdcard_slave_translator" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965599728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 1025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965599746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:performance_counter_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:performance_counter_control_slave_translator\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "performance_counter_control_slave_translator" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 1089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965599767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965599786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "cy7c67200_if_0_hpi_translator" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 1217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965599805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 1281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965599827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 1345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965599847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 1409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965599865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965599885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 1571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965599903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 1655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965599921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "niosii_USB/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965599943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 1696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965599965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 2446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965600094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0_router niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_router:router " "Elaborating entity \"niosii_USB_mm_interconnect_0_router\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_router:router\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "router" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965600215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0_router_default_decode niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_router:router\|niosii_USB_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"niosii_USB_mm_interconnect_0_router_default_decode\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_router:router\|niosii_USB_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965600247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0_router_001 niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"niosii_USB_mm_interconnect_0_router_001\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_router_001:router_001\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "router_001" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 2728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965600258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0_router_001_default_decode niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_router_001:router_001\|niosii_USB_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"niosii_USB_mm_interconnect_0_router_001_default_decode\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_router_001:router_001\|niosii_USB_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965600285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0_router_002 niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"niosii_USB_mm_interconnect_0_router_002\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_router_002:router_002\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "router_002" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 2744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965600296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0_router_002_default_decode niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_router_002:router_002\|niosii_USB_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"niosii_USB_mm_interconnect_0_router_002_default_decode\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_router_002:router_002\|niosii_USB_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965600310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0_router_006 niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"niosii_USB_mm_interconnect_0_router_006\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_router_006:router_006\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "router_006" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 2808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965600352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0_router_006_default_decode niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_router_006:router_006\|niosii_USB_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"niosii_USB_mm_interconnect_0_router_006_default_decode\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_router_006:router_006\|niosii_USB_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965600365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 2922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965600415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0_cmd_demux niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"niosii_USB_mm_interconnect_0_cmd_demux\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 3037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965600442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0_cmd_demux_001 niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"niosii_USB_mm_interconnect_0_cmd_demux_001\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 3066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965600467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0_cmd_mux niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"niosii_USB_mm_interconnect_0_cmd_mux\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 3083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965600482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0_cmd_mux_004 niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"niosii_USB_mm_interconnect_0_cmd_mux_004\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 3157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965600507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_cmd_mux_004.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965600528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "niosii_USB/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965600539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0_rsp_demux niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"niosii_USB_mm_interconnect_0_rsp_demux\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 3254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965600586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0_rsp_demux_004 niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"niosii_USB_mm_interconnect_0_rsp_demux_004\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 3328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965600614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0_rsp_mux niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"niosii_USB_mm_interconnect_0_rsp_mux\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 3473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965600645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965600692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "niosii_USB/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965600703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0_rsp_mux_001 niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"niosii_USB_mm_interconnect_0_rsp_mux_001\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 3502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965600714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965600737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "niosii_USB/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965600748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0_avalon_st_adapter niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"niosii_USB_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0.v" 3531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965600760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_mm_interconnect_0_avalon_st_adapter_error_adapter_0 niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|niosii_USB_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"niosii_USB_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"niosii_USB:u0\|niosii_USB_mm_interconnect_0:mm_interconnect_0\|niosii_USB_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|niosii_USB_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965600771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_USB_irq_mapper niosii_USB:u0\|niosii_USB_irq_mapper:irq_mapper " "Elaborating entity \"niosii_USB_irq_mapper\" for hierarchy \"niosii_USB:u0\|niosii_USB_irq_mapper:irq_mapper\"" {  } { { "niosii_USB/synthesis/niosii_USB.v" "irq_mapper" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965600851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller niosii_USB:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"niosii_USB:u0\|altera_reset_controller:rst_controller\"" {  } { { "niosii_USB/synthesis/niosii_USB.v" "rst_controller" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965600861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer niosii_USB:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"niosii_USB:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "niosii_USB/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965600873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer niosii_USB:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"niosii_USB:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "niosii_USB/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965600885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller niosii_USB:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"niosii_USB:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "niosii_USB/synthesis/niosii_USB.v" "rst_controller_001" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965600895 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "niosii_USB/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1640965602393 "|DE2_115_Media_Computer|niosii_USB:u0|niosii_USB_video_pll:video_pll|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "niosii_USB/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1640965602394 "|DE2_115_Media_Computer|niosii_USB:u0|niosii_USB_sys_sdram_pll:sys_sdram_pll|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_niosii_USB_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_niosii_USB_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "the_niosii_USB_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 3518 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1640965602408 "|DE2_115_Media_Computer|niosii_USB:u0|niosii_USB_cpu:cpu|niosii_USB_cpu_cpu:cpu|niosii_USB_cpu_cpu_nios2_oci:the_niosii_USB_cpu_cpu_nios2_oci|niosii_USB_cpu_cpu_nios2_oci_itrace:the_niosii_USB_cpu_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "niosii_USB/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1640965602489 "|DE2_115_Media_Computer|niosii_USB:u0|niosii_USB_audio_pll:audio_pll|altera_up_altpll:audio_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1640965603343 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.12.31.16:46:47 Progress: Loading sld3b745310/alt_sld_fab_wrapper_hw.tcl " "2021.12.31.16:46:47 Progress: Loading sld3b745310/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965607291 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965609581 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965609755 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965611780 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965611880 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965611980 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965612099 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965612105 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965612105 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1640965612820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3b745310/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3b745310/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3b745310/alt_sld_fab.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/ip/sld3b745310/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965613088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965613088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965613197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965613197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965613212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965613212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965613285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965613285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965613378 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965613378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965613378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/ip/sld3b745310/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965613457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965613457 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "niosii_USB:u0\|niosii_USB_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[0\] " "Synthesized away node \"niosii_USB:u0\|niosii_USB_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[0\]\"" {  } { { "db/altpll_8fb2.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altpll_8fb2.tdf" 32 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "niosii_USB/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "niosii_USB/synthesis/submodules/niosii_USB_video_pll.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_video_pll.v" 35 0 0 } } { "niosii_USB/synthesis/niosii_USB.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 284 0 0 } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 420 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640965615313 "|DE2_115_Media_Computer|niosii_USB:u0|niosii_USB_video_pll:video_pll|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8fb2:auto_generated|pll1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "niosii_USB:u0\|niosii_USB_audio_pll:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated\|clk\[0\] " "Synthesized away node \"niosii_USB:u0\|niosii_USB_audio_pll:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated\|clk\[0\]\"" {  } { { "db/altpll_dkb2.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altpll_dkb2.tdf" 32 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "niosii_USB/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "niosii_USB/synthesis/submodules/niosii_USB_audio_pll.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_audio_pll.v" 34 0 0 } } { "niosii_USB/synthesis/niosii_USB.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 159 0 0 } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 420 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640965615313 "|DE2_115_Media_Computer|niosii_USB:u0|niosii_USB_audio_pll:audio_pll|altera_up_altpll:audio_pll|altpll:PLL_for_DE_Series_Boards|altpll_dkb2:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1640965615313 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1640965615313 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640965622349 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640965622349 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640965622349 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1640965622349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965622515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965622515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965622515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965622515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965622515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965622515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965622515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965622515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965622515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965622515 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640965622515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965622596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965622596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965622671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"niosii_USB:u0\|niosii_USB_cpu:cpu\|niosii_USB_cpu_cpu:cpu\|niosii_USB_cpu_cpu_mult_cell:the_niosii_USB_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965622672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965622672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965622672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965622672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965622672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965622672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965622672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965622672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640965622672 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640965622672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640965622751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965622751 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1640965624303 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1640965624303 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1640965624366 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1640965624366 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1640965624366 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1640965624366 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1640965624366 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1640965624383 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "bidirectional pin \"SRAM_DQ\[0\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 199 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "bidirectional pin \"SRAM_DQ\[1\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 199 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "bidirectional pin \"SRAM_DQ\[2\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 199 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "bidirectional pin \"SRAM_DQ\[3\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 199 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "bidirectional pin \"SRAM_DQ\[4\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 199 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "bidirectional pin \"SRAM_DQ\[5\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 199 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "bidirectional pin \"SRAM_DQ\[6\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 199 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "bidirectional pin \"SRAM_DQ\[7\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 199 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "bidirectional pin \"SRAM_DQ\[8\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 199 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "bidirectional pin \"SRAM_DQ\[9\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 199 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "bidirectional pin \"SRAM_DQ\[10\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 199 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "bidirectional pin \"SRAM_DQ\[11\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 199 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "bidirectional pin \"SRAM_DQ\[12\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 199 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "bidirectional pin \"SRAM_DQ\[13\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 199 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "bidirectional pin \"SRAM_DQ\[14\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 199 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "bidirectional pin \"SRAM_DQ\[15\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 199 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "bidirectional pin \"FL_DQ\[0\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 205 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "bidirectional pin \"FL_DQ\[1\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 205 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "bidirectional pin \"FL_DQ\[2\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 205 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "bidirectional pin \"FL_DQ\[3\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 205 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "bidirectional pin \"FL_DQ\[4\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 205 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "bidirectional pin \"FL_DQ\[5\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 205 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "bidirectional pin \"FL_DQ\[6\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 205 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "bidirectional pin \"FL_DQ\[7\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 205 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBCLK " "bidirectional pin \"PS2_KBCLK\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 208 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBDAT " "bidirectional pin \"PS2_KBDAT\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 209 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSCLK " "bidirectional pin \"PS2_MSCLK\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 210 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSDAT " "bidirectional pin \"PS2_MSDAT\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 211 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 214 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 216 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "bidirectional pin \"LCD_DATA\[0\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 222 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "bidirectional pin \"LCD_DATA\[1\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 222 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "bidirectional pin \"LCD_DATA\[2\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 222 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "bidirectional pin \"LCD_DATA\[3\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 222 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "bidirectional pin \"LCD_DATA\[4\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 222 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "bidirectional pin \"LCD_DATA\[5\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 222 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "bidirectional pin \"LCD_DATA\[6\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 222 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "bidirectional pin \"LCD_DATA\[7\]\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 222 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640965624618 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1640965624618 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[1\] GND pin " "The pin \"GPIO\[1\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 196 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640965624619 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[3\] GND pin " "The pin \"GPIO\[3\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 196 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640965624619 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[4\] GND pin " "The pin \"GPIO\[4\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 196 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640965624619 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[5\] GND pin " "The pin \"GPIO\[5\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 196 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640965624619 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[6\] GND pin " "The pin \"GPIO\[6\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 196 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640965624619 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[7\] GND pin " "The pin \"GPIO\[7\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 196 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640965624619 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[8\] GND pin " "The pin \"GPIO\[8\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 196 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640965624619 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[9\] GND pin " "The pin \"GPIO\[9\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 196 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640965624619 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[10\] GND pin " "The pin \"GPIO\[10\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 196 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640965624619 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[11\] GND pin " "The pin \"GPIO\[11\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 196 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640965624619 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[12\] GND pin " "The pin \"GPIO\[12\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 196 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640965624619 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[13\] GND pin " "The pin \"GPIO\[13\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 196 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640965624619 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[14\] GND pin " "The pin \"GPIO\[14\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 196 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640965624619 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[15\] GND pin " "The pin \"GPIO\[15\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 196 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640965624619 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[18\] GND pin " "The pin \"GPIO\[18\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 196 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640965624619 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[19\] GND pin " "The pin \"GPIO\[19\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 196 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640965624619 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[20\] GND pin " "The pin \"GPIO\[20\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 196 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640965624619 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[21\] GND pin " "The pin \"GPIO\[21\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 196 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640965624619 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[22\] GND pin " "The pin \"GPIO\[22\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 196 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640965624619 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[23\] GND pin " "The pin \"GPIO\[23\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 196 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640965624619 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[24\] GND pin " "The pin \"GPIO\[24\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 196 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640965624619 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[25\] GND pin " "The pin \"GPIO\[25\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 196 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640965624619 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[26\] GND pin " "The pin \"GPIO\[26\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 196 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640965624619 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[27\] GND pin " "The pin \"GPIO\[27\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 196 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640965624619 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[28\] GND pin " "The pin \"GPIO\[28\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 196 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640965624619 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[30\] GND pin " "The pin \"GPIO\[30\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 196 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640965624619 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[31\] GND pin " "The pin \"GPIO\[31\]\" is fed by GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 196 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1640965624619 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1640965624619 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "niosii_USB/synthesis/submodules/niosii_USB_sdram.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "niosii_USB/synthesis/submodules/niosii_USB_sdram.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram.v" 356 -1 0 } } { "niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" 352 -1 0 } } { "niosii_USB/synthesis/submodules/niosii_USB_sdram.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sdram.v" 306 -1 0 } } { "niosii_USB/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 7960 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 398 -1 0 } } { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 274 -1 0 } } { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 2899 -1 0 } } { "niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_jtag_uart.v" 398 -1 0 } } { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 4347 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 6212 -1 0 } } { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 7969 -1 0 } } { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 90 -1 0 } } { "niosii_USB/synthesis/submodules/niosii_USB_timer_0.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_timer_0.v" 167 -1 0 } } { "niosii_USB/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_cpu_cpu.v" 6131 -1 0 } } { "niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 333 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1640965624694 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1640965624694 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N VCC " "Pin \"TD_RESET_N\" is stuck at VCC" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 244 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 244 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 244 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 244 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 244 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 244 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 244 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 253 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[22\] GND " "Pin \"FL_ADDR\[22\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|FL_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N VCC " "Pin \"FL_WP_N\" is stuck at VCC" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 280 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 286 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 287 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 290 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 290 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 290 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 290 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 290 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 290 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 290 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 290 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 294 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 295 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 296 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 297 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 298 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 301 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DCLK GND " "Pin \"DCLK\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA1 GND " "Pin \"DATA1\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|DATA1"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_nCE GND " "Pin \"FLASH_nCE\" is stuck at GND" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 306 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640965628525 "|DE2_115_Media_Computer|FLASH_nCE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1640965628525 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965629087 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "321 " "321 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1640965634766 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965635160 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1640965635564 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1640965635564 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965635787 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Pablo/Documents/GitHub/USB/output_files/USB_module.map.smsg " "Generated suppressed messages file C:/Users/Pablo/Documents/GitHub/USB/output_files/USB_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965636988 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1640965641362 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640965641362 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"niosii_USB:u0\|niosii_USB_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/db/altpll_3lb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "niosii_USB/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "niosii_USB/synthesis/submodules/niosii_USB_sys_sdram_pll.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/submodules/niosii_USB_sys_sdram_pll.v" 35 0 0 } } { "niosii_USB/synthesis/niosii_USB.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/niosii_USB/synthesis/niosii_USB.v" 258 0 0 } } { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 420 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1640965641728 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "29 " "Design contains 29 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 168 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640965642228 "|DE2_115_Media_Computer|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 169 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640965642228 "|DE2_115_Media_Computer|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 170 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640965642228 "|DE2_115_Media_Computer|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 171 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640965642228 "|DE2_115_Media_Computer|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 171 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640965642228 "|DE2_115_Media_Computer|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 171 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640965642228 "|DE2_115_Media_Computer|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 172 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640965642228 "|DE2_115_Media_Computer|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 172 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640965642228 "|DE2_115_Media_Computer|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 172 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640965642228 "|DE2_115_Media_Computer|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 172 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640965642228 "|DE2_115_Media_Computer|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 172 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640965642228 "|DE2_115_Media_Computer|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 172 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640965642228 "|DE2_115_Media_Computer|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 172 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640965642228 "|DE2_115_Media_Computer|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 172 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640965642228 "|DE2_115_Media_Computer|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 172 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640965642228 "|DE2_115_Media_Computer|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 172 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640965642228 "|DE2_115_Media_Computer|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 172 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640965642228 "|DE2_115_Media_Computer|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 172 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640965642228 "|DE2_115_Media_Computer|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 172 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640965642228 "|DE2_115_Media_Computer|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 172 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640965642228 "|DE2_115_Media_Computer|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 172 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640965642228 "|DE2_115_Media_Computer|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 172 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640965642228 "|DE2_115_Media_Computer|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 172 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640965642228 "|DE2_115_Media_Computer|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 172 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640965642228 "|DE2_115_Media_Computer|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 176 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640965642228 "|DE2_115_Media_Computer|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640965642228 "|DE2_115_Media_Computer|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 182 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640965642228 "|DE2_115_Media_Computer|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA0 " "No output dependent on input pin \"DATA0\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640965642228 "|DE2_115_Media_Computer|DATA0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "DE2_115_Media_Computer.v" "" { Text "C:/Users/Pablo/Documents/GitHub/USB/DE2_115_Media_Computer.v" 188 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640965642228 "|DE2_115_Media_Computer|SD_WP_N"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1640965642228 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9480 " "Implemented 9480 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640965642230 ""} { "Info" "ICUT_CUT_TM_OPINS" "211 " "Implemented 211 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640965642230 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "129 " "Implemented 129 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1640965642230 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8809 " "Implemented 8809 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640965642230 ""} { "Info" "ICUT_CUT_TM_RAMS" "288 " "Implemented 288 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1640965642230 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1640965642230 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1640965642230 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640965642230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 352 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 352 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5001 " "Peak virtual memory: 5001 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640965642322 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 31 16:47:22 2021 " "Processing ended: Fri Dec 31 16:47:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640965642322 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:10 " "Elapsed time: 00:01:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640965642322 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:30 " "Total CPU time (on all processors): 00:01:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640965642322 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640965642322 ""}
