#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Apr 10 11:14:01 2019
# Process ID: 13688
# Current directory: C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12476 C:\Users\ellen\OneDrive\Documents\Programming\College\VHDL\final_project\final_project.xpr
# Log file: C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/vivado.log
# Journal file: C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.xpr
update_compile_order -fileset sources_1
close [ open C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sources_1/new/IR.vhd w ]
add_files C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sources_1/new/IR.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sim_1/new/mux81_tb.vhd w ]
add_files -fileset sim_1 C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sim_1/new/mux81_tb.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top mux81_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top mux8_1 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
source mux81_tb.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/RegFile_CS2022/Processor_CS2022.srcs/sim_1/new/regfile_tb.vhd
import_files -fileset sim_1 -norecurse C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/RegFile_CS2022/Processor_CS2022.srcs/sim_1/new/regfile_tb.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Reg_File [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top regfile_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top regfile_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source regfile_tb.tcl
close_sim
launch_simulation
source regfile_tb.tcl
close_sim
launch_simulation
source regfile_tb.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sim_1/new/memory_tb.vhd w ]
add_files -fileset sim_1 C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sim_1/new/memory_tb.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top memory_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top memory [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
source memory_tb.tcl
close_sim
launch_simulation
source memory_tb.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sim_1/new/PC_tb.vhd w ]
add_files -fileset sim_1 C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sim_1/new/PC_tb.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top PC_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top PC [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
source PC_tb.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sim_1/new/controlMemory_tb.vhd w ]
add_files -fileset sim_1 C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sim_1/new/controlMemory_tb.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top controlMemory_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top controlMemory_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top control_memory [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
source controlMemory_tb.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top memory_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
current_sim simulation_6
close_sim
current_sim simulation_4
launch_simulation
source memory_tb.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top PC_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
current_sim simulation_7
close_sim
launch_simulation
source PC_tb.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top controlMemory_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
current_sim simulation_8
close_sim
launch_simulation
source controlMemory_tb.tcl
close_sim
launch_simulation
source controlMemory_tb.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sim_1/new/IR_tb.vhd w ]
add_files -fileset sim_1 C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sim_1/new/IR_tb.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top IR_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source IR_tb.tcl
close_sim
launch_simulation
launch_simulation
source IR_tb.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sim_1/new/CAR_tb.vhd w ]
add_files -fileset sim_1 C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sim_1/new/CAR_tb.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top CAR_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source CAR_tb.tcl
close [ open C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sources_1/new/extend.vhd w ]
add_files C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sources_1/new/extend.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sim_1/new/extend_tb.vhd w ]
add_files -fileset sim_1 C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sim_1/new/extend_tb.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top extend_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source extend_tb.tcl
close [ open C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sources_1/new/zero_detect.vhd w ]
add_files C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sources_1/new/zero_detect.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sim_1/new/zeroDetect_tb.vhd w ]
add_files -fileset sim_1 C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sim_1/new/zeroDetect_tb.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top zeroDetect_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source zeroDetect_tb.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top data_pathtb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source data_pathtb.tcl
close_sim
launch_simulation
source data_pathtb.tcl
close_sim
launch_simulation
source data_pathtb.tcl
close_sim
launch_simulation
source data_pathtb.tcl
close_sim
launch_simulation
source data_pathtb.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top data_path [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
close_sim
launch_simulation
source data_pathtb.tcl
current_sim simulation_1
close_sim
current_sim simulation_23
close_sim
launch_simulation
source data_pathtb.tcl
close_sim
current_sim simulation_17
launch_simulation
launch_simulation
source data_pathtb.tcl
close_sim
launch_simulation
source data_pathtb.tcl
current_sim simulation_4
close_sim
current_sim simulation_26
close_sim
launch_simulation
source data_pathtb.tcl
close_sim
launch_simulation
source data_pathtb.tcl
close_sim
launch_simulation
source data_pathtb.tcl
close_sim
launch_simulation
source data_pathtb.tcl
update_compile_order -fileset sources_1
close_sim
current_sim simulation_17
launch_simulation
source data_pathtb.tcl
update_compile_order -fileset sources_1
close_sim
current_sim simulation_17
close_sim
current_sim simulation_16
close_sim
current_sim simulation_15
close_sim
current_sim simulation_14
close_sim
current_sim simulation_12
close_sim
current_sim simulation_10
close_sim
close_sim
