[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/FuncBindGen/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 173
LIB: work
FILE: ${SURELOG_DIR}/tests/FuncBindGen/dut.sv
n<> u<172> t<Top_level_rule> c<1> l<1:1> el<15:1>
  n<> u<1> t<Null_rule> p<172> s<171> l<1:1>
  n<> u<171> t<Source_text> p<172> c<170> l<1:1> el<14:10>
    n<> u<170> t<Description> p<171> c<169> l<1:1> el<14:10>
      n<> u<169> t<Module_declaration> p<170> c<14> l<1:1> el<14:10>
        n<> u<14> t<Module_ansi_header> p<169> c<2> s<33> l<1:1> el<1:26>
          n<module> u<2> t<Module_keyword> p<14> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<14> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<14> s<13> l<1:11> el<1:11>
          n<> u<13> t<Port_declaration_list> p<14> c<12> l<1:11> el<1:25>
            n<> u<12> t<Ansi_port_declaration> p<13> c<10> l<1:12> el<1:24>
              n<> u<10> t<Net_port_header> p<12> c<5> s<11> l<1:12> el<1:22>
                n<> u<5> t<PortDir_Out> p<10> s<9> l<1:12> el<1:18>
                n<> u<9> t<Net_port_type> p<10> c<8> l<1:19> el<1:22>
                  n<> u<8> t<Data_type_or_implicit> p<9> c<7> l<1:19> el<1:22>
                    n<> u<7> t<Data_type> p<8> c<6> l<1:19> el<1:22>
                      n<> u<6> t<IntegerAtomType_Int> p<7> l<1:19> el<1:22>
              n<o> u<11> t<STRING_CONST> p<12> l<1:23> el<1:24>
        n<> u<33> t<Non_port_module_item> p<169> c<32> s<52> l<2:4> el<2:41>
          n<> u<32> t<Module_or_generate_item> p<33> c<31> l<2:4> el<2:41>
            n<> u<31> t<Module_common_item> p<32> c<30> l<2:4> el<2:41>
              n<> u<30> t<Module_or_generate_item_declaration> p<31> c<29> l<2:4> el<2:41>
                n<> u<29> t<Package_or_generate_item_declaration> p<30> c<28> l<2:4> el<2:41>
                  n<> u<28> t<Parameter_declaration> p<29> c<18> l<2:4> el<2:40>
                    n<> u<18> t<Data_type_or_implicit> p<28> c<17> s<27> l<2:15> el<2:27>
                      n<> u<17> t<Data_type> p<18> c<15> l<2:15> el<2:27>
                        n<> u<15> t<IntegerAtomType_Int> p<17> s<16> l<2:15> el<2:18>
                        n<> u<16> t<Signing_Unsigned> p<17> l<2:19> el<2:27>
                    n<> u<27> t<Param_assignment_list> p<28> c<26> l<2:28> el<2:40>
                      n<> u<26> t<Param_assignment> p<27> c<19> l<2:28> el<2:40>
                        n<Depth> u<19> t<STRING_CONST> p<26> s<25> l<2:28> el<2:33>
                        n<> u<25> t<Constant_param_expression> p<26> c<24> l<2:37> el<2:40>
                          n<> u<24> t<Constant_mintypmax_expression> p<25> c<23> l<2:37> el<2:40>
                            n<> u<23> t<Constant_expression> p<24> c<22> l<2:37> el<2:40>
                              n<> u<22> t<Constant_primary> p<23> c<21> l<2:37> el<2:40>
                                n<> u<21> t<Primary_literal> p<22> c<20> l<2:37> el<2:40>
                                  n<500> u<20> t<INT_CONST> p<21> l<2:37> el<2:40>
        n<> u<52> t<Non_port_module_item> p<169> c<51> s<167> l<3:4> el<3:42>
          n<> u<51> t<Module_or_generate_item> p<52> c<50> l<3:4> el<3:42>
            n<> u<50> t<Module_common_item> p<51> c<49> l<3:4> el<3:42>
              n<> u<49> t<Module_or_generate_item_declaration> p<50> c<48> l<3:4> el<3:42>
                n<> u<48> t<Package_or_generate_item_declaration> p<49> c<47> l<3:4> el<3:42>
                  n<> u<47> t<Local_parameter_declaration> p<48> c<37> l<3:4> el<3:41>
                    n<> u<37> t<Data_type_or_implicit> p<47> c<36> s<46> l<3:15> el<3:27>
                      n<> u<36> t<Data_type> p<37> c<34> l<3:15> el<3:27>
                        n<> u<34> t<IntegerAtomType_Int> p<36> s<35> l<3:15> el<3:18>
                        n<> u<35> t<Signing_Unsigned> p<36> l<3:19> el<3:27>
                    n<> u<46> t<Param_assignment_list> p<47> c<45> l<3:28> el<3:41>
                      n<> u<45> t<Param_assignment> p<46> c<38> l<3:28> el<3:41>
                        n<PTR_WIDTH> u<38> t<STRING_CONST> p<45> s<44> l<3:28> el<3:37>
                        n<> u<44> t<Constant_param_expression> p<45> c<43> l<3:40> el<3:41>
                          n<> u<43> t<Constant_mintypmax_expression> p<44> c<42> l<3:40> el<3:41>
                            n<> u<42> t<Constant_expression> p<43> c<41> l<3:40> el<3:41>
                              n<> u<41> t<Constant_primary> p<42> c<40> l<3:40> el<3:41>
                                n<> u<40> t<Primary_literal> p<41> c<39> l<3:40> el<3:41>
                                  n<3> u<39> t<INT_CONST> p<40> l<3:40> el<3:41>
        n<> u<167> t<Non_port_module_item> p<169> c<166> s<168> l<5:4> el<12:7>
          n<> u<166> t<Module_or_generate_item> p<167> c<165> l<5:4> el<12:7>
            n<> u<165> t<Module_common_item> p<166> c<164> l<5:4> el<12:7>
              n<> u<164> t<Conditional_generate_construct> p<165> c<163> l<5:4> el<12:7>
                n<> u<163> t<If_generate_construct> p<164> c<162> l<5:4> el<12:7>
                  n<> u<162> t<IF> p<163> s<62> l<5:4> el<5:6>
                  n<> u<62> t<Constant_expression> p<163> c<56> s<161> l<5:8> el<5:17>
                    n<> u<56> t<Constant_expression> p<62> c<55> s<61> l<5:8> el<5:13>
                      n<> u<55> t<Constant_primary> p<56> c<54> l<5:8> el<5:13>
                        n<> u<54> t<Primary_literal> p<55> c<53> l<5:8> el<5:13>
                          n<Depth> u<53> t<STRING_CONST> p<54> l<5:8> el<5:13>
                    n<> u<61> t<BinOp_Great> p<62> s<60> l<5:14> el<5:15>
                    n<> u<60> t<Constant_expression> p<62> c<59> l<5:16> el<5:17>
                      n<> u<59> t<Constant_primary> p<60> c<58> l<5:16> el<5:17>
                        n<> u<58> t<Primary_literal> p<59> c<57> l<5:16> el<5:17>
                          n<2> u<57> t<INT_CONST> p<58> l<5:16> el<5:17>
                  n<> u<161> t<Generate_item> p<163> c<160> l<5:19> el<12:7>
                    n<> u<160> t<Generate_begin_end_block> p<161> c<63> l<5:19> el<12:7>
                      n<gen_block> u<63> t<STRING_CONST> p<160> s<135> l<5:27> el<5:36>
                      n<> u<135> t<Generate_item> p<160> c<134> s<158> l<6:7> el<9:18>
                        n<> u<134> t<Module_or_generate_item> p<135> c<133> l<6:7> el<9:18>
                          n<> u<133> t<Module_common_item> p<134> c<132> l<6:7> el<9:18>
                            n<> u<132> t<Module_or_generate_item_declaration> p<133> c<131> l<6:7> el<9:18>
                              n<> u<131> t<Package_or_generate_item_declaration> p<132> c<130> l<6:7> el<9:18>
                                n<> u<130> t<Function_declaration> p<131> c<64> l<6:7> el<9:18>
                                  n<> u<64> t<Lifetime_Automatic> p<130> s<129> l<6:16> el<6:25>
                                  n<> u<129> t<Function_body_declaration> p<130> c<81> l<6:26> el<9:18>
                                    n<> u<81> t<Function_data_type_or_implicit> p<129> c<80> s<82> l<6:26> el<6:41>
                                      n<> u<80> t<Packed_dimension> p<81> c<79> l<6:26> el<6:41>
                                        n<> u<79> t<Constant_range> p<80> c<74> l<6:27> el<6:40>
                                          n<> u<74> t<Constant_expression> p<79> c<68> s<78> l<6:27> el<6:38>
                                            n<> u<68> t<Constant_expression> p<74> c<67> s<73> l<6:27> el<6:36>
                                              n<> u<67> t<Constant_primary> p<68> c<66> l<6:27> el<6:36>
                                                n<> u<66> t<Primary_literal> p<67> c<65> l<6:27> el<6:36>
                                                  n<PTR_WIDTH> u<65> t<STRING_CONST> p<66> l<6:27> el<6:36>
                                            n<> u<73> t<BinOp_Minus> p<74> s<72> l<6:36> el<6:37>
                                            n<> u<72> t<Constant_expression> p<74> c<71> l<6:37> el<6:38>
                                              n<> u<71> t<Constant_primary> p<72> c<70> l<6:37> el<6:38>
                                                n<> u<70> t<Primary_literal> p<71> c<69> l<6:37> el<6:38>
                                                  n<1> u<69> t<INT_CONST> p<70> l<6:37> el<6:38>
                                          n<> u<78> t<Constant_expression> p<79> c<77> l<6:39> el<6:40>
                                            n<> u<77> t<Constant_primary> p<78> c<76> l<6:39> el<6:40>
                                              n<> u<76> t<Primary_literal> p<77> c<75> l<6:39> el<6:40>
                                                n<0> u<75> t<INT_CONST> p<76> l<6:39> el<6:40>
                                    n<get_casted_param> u<82> t<STRING_CONST> p<129> s<118> l<6:42> el<6:58>
                                    n<> u<118> t<Block_item_declaration> p<129> c<117> s<127> l<7:10> el<7:66>
                                      n<> u<117> t<Data_declaration> p<118> c<116> l<7:10> el<7:66>
                                        n<> u<116> t<Variable_declaration> p<117> c<100> l<7:10> el<7:66>
                                          n<> u<100> t<Data_type> p<116> c<83> s<115> l<7:10> el<7:31>
                                            n<> u<83> t<IntVec_TypeLogic> p<100> s<99> l<7:10> el<7:15>
                                            n<> u<99> t<Packed_dimension> p<100> c<98> l<7:16> el<7:31>
                                              n<> u<98> t<Constant_range> p<99> c<93> l<7:17> el<7:30>
                                                n<> u<93> t<Constant_expression> p<98> c<87> s<97> l<7:17> el<7:28>
                                                  n<> u<87> t<Constant_expression> p<93> c<86> s<92> l<7:17> el<7:26>
                                                    n<> u<86> t<Constant_primary> p<87> c<85> l<7:17> el<7:26>
                                                      n<> u<85> t<Primary_literal> p<86> c<84> l<7:17> el<7:26>
                                                        n<PTR_WIDTH> u<84> t<STRING_CONST> p<85> l<7:17> el<7:26>
                                                  n<> u<92> t<BinOp_Minus> p<93> s<91> l<7:26> el<7:27>
                                                  n<> u<91> t<Constant_expression> p<93> c<90> l<7:27> el<7:28>
                                                    n<> u<90> t<Constant_primary> p<91> c<89> l<7:27> el<7:28>
                                                      n<> u<89> t<Primary_literal> p<90> c<88> l<7:27> el<7:28>
                                                        n<1> u<88> t<INT_CONST> p<89> l<7:27> el<7:28>
                                                n<> u<97> t<Constant_expression> p<98> c<96> l<7:29> el<7:30>
                                                  n<> u<96> t<Constant_primary> p<97> c<95> l<7:29> el<7:30>
                                                    n<> u<95> t<Primary_literal> p<96> c<94> l<7:29> el<7:30>
                                                      n<0> u<94> t<INT_CONST> p<95> l<7:29> el<7:30>
                                          n<> u<115> t<Variable_decl_assignment_list> p<116> c<114> l<7:32> el<7:65>
                                            n<> u<114> t<Variable_decl_assignment> p<115> c<101> l<7:32> el<7:65>
                                              n<dec_tmp_sub> u<101> t<STRING_CONST> p<114> s<113> l<7:32> el<7:43>
                                              n<> u<113> t<Expression> p<114> c<112> l<7:46> el<7:65>
                                                n<> u<112> t<Primary> p<113> c<111> l<7:46> el<7:65>
                                                  n<> u<111> t<Cast> p<112> c<106> l<7:46> el<7:65>
                                                    n<> u<106> t<Casting_type> p<111> c<105> s<110> l<7:46> el<7:57>
                                                      n<> u<105> t<Constant_expression> p<106> c<104> l<7:47> el<7:56>
                                                        n<> u<104> t<Constant_primary> p<105> c<103> l<7:47> el<7:56>
                                                          n<> u<103> t<Primary_literal> p<104> c<102> l<7:47> el<7:56>
                                                            n<PTR_WIDTH> u<102> t<STRING_CONST> p<103> l<7:47> el<7:56>
                                                    n<> u<110> t<Expression> p<111> c<109> l<7:59> el<7:64>
                                                      n<> u<109> t<Primary> p<110> c<108> l<7:59> el<7:64>
                                                        n<> u<108> t<Primary_literal> p<109> c<107> l<7:59> el<7:64>
                                                          n<Depth> u<107> t<STRING_CONST> p<108> l<7:59> el<7:64>
                                    n<> u<127> t<Function_statement_or_null> p<129> c<126> s<128> l<8:10> el<8:29>
                                      n<> u<126> t<Statement> p<127> c<125> l<8:10> el<8:29>
                                        n<> u<125> t<Statement_item> p<126> c<124> l<8:10> el<8:29>
                                          n<> u<124> t<Jump_statement> p<125> c<123> l<8:10> el<8:29>
                                            n<> u<123> t<RETURN> p<124> s<122> l<8:10> el<8:16>
                                            n<> u<122> t<Expression> p<124> c<121> l<8:17> el<8:28>
                                              n<> u<121> t<Primary> p<122> c<120> l<8:17> el<8:28>
                                                n<> u<120> t<Primary_literal> p<121> c<119> l<8:17> el<8:28>
                                                  n<dec_tmp_sub> u<119> t<STRING_CONST> p<120> l<8:17> el<8:28>
                                    n<> u<128> t<ENDFUNCTION> p<129> l<9:7> el<9:18>
                      n<> u<158> t<Generate_item> p<160> c<157> s<159> l<11:7> el<11:43>
                        n<> u<157> t<Module_or_generate_item> p<158> c<156> l<11:7> el<11:43>
                          n<> u<156> t<Module_common_item> p<157> c<155> l<11:7> el<11:43>
                            n<> u<155> t<Continuous_assign> p<156> c<154> l<11:7> el<11:43>
                              n<> u<154> t<Net_assignment_list> p<155> c<153> l<11:14> el<11:42>
                                n<> u<153> t<Net_assignment> p<154> c<140> l<11:14> el<11:42>
                                  n<> u<140> t<Net_lvalue> p<153> c<137> s<152> l<11:14> el<11:15>
                                    n<> u<137> t<Ps_or_hierarchical_identifier> p<140> c<136> s<139> l<11:14> el<11:15>
                                      n<o> u<136> t<STRING_CONST> p<137> l<11:14> el<11:15>
                                    n<> u<139> t<Constant_select> p<140> c<138> l<11:16> el<11:16>
                                      n<> u<138> t<Constant_bit_select> p<139> l<11:16> el<11:16>
                                  n<> u<152> t<Expression> p<153> c<151> l<11:18> el<11:42>
                                    n<> u<151> t<Primary> p<152> c<150> l<11:18> el<11:42>
                                      n<> u<150> t<Cast> p<151> c<144> l<11:18> el<11:42>
                                        n<> u<144> t<Casting_type> p<150> c<143> s<149> l<11:18> el<11:21>
                                          n<int> u<143> t<Simple_type> p<144> c<142> l<11:18> el<11:21>
                                            n<> u<142> t<Integer_type> p<143> c<141> l<11:18> el<11:21>
                                              n<> u<141> t<IntegerAtomType_Int> p<142> l<11:18> el<11:21>
                                        n<> u<149> t<Expression> p<150> c<148> l<11:23> el<11:41>
                                          n<> u<148> t<Primary> p<149> c<147> l<11:23> el<11:41>
                                            n<> u<147> t<Complex_func_call> p<148> c<145> l<11:23> el<11:41>
                                              n<get_casted_param> u<145> t<STRING_CONST> p<147> s<146> l<11:23> el<11:39>
                                              n<> u<146> t<Argument_list> p<147> l<11:40> el<11:40>
                      n<> u<159> t<END> p<160> l<12:4> el<12:7>
        n<> u<168> t<ENDMODULE> p<169> l<14:1> el<14:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/FuncBindGen/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/FuncBindGen/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  1
Constant                                               3
ContAssign                                             1
Design                                                 1
FuncCall                                               1
GenIf                                                  1
IntTypespec                                            4
IntVar                                                 1
Module                                                 1
Operation                                              2
ParamAssign                                            2
Parameter                                              2
Port                                                   1
RefObj                                                 2
RefTypespec                                            4
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/FuncBindGen/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/FuncBindGen/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/FuncBindGen/dut.sv, line:1:1, endln:14:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiVariables:
  \_IntVar: (work@top.o), line:1:23, endln:1:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/FuncBindGen/dut.sv, line:1:1, endln:14:10
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:1:19, endln:1:22
      |vpiParent:
      \_IntVar: (work@top.o), line:1:23, endln:1:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: , line:1:19, endln:1:22
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiSigned:1
    |vpiRandType:1
    |vpiVisibility:1
  |vpiParameter:
  \_Parameter: (work@top.Depth), line:2:28, endln:2:40
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/FuncBindGen/dut.sv, line:1:1, endln:14:10
    |UINT:500
    |vpiTypespec:
    \_RefTypespec: (work@top.Depth), line:2:15, endln:2:27
      |vpiParent:
      \_Parameter: (work@top.Depth), line:2:28, endln:2:40
      |vpiFullName:work@top.Depth
      |vpiActual:
      \_IntTypespec: , line:2:15, endln:2:27
    |vpiName:Depth
    |vpiFullName:work@top.Depth
  |vpiParameter:
  \_Parameter: (work@top.PTR_WIDTH), line:3:28, endln:3:41
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/FuncBindGen/dut.sv, line:1:1, endln:14:10
    |UINT:3
    |vpiTypespec:
    \_RefTypespec: (work@top.PTR_WIDTH), line:3:15, endln:3:27
      |vpiParent:
      \_Parameter: (work@top.PTR_WIDTH), line:3:28, endln:3:41
      |vpiFullName:work@top.PTR_WIDTH
      |vpiActual:
      \_IntTypespec: , line:3:15, endln:3:27
    |vpiLocalParam:1
    |vpiName:PTR_WIDTH
    |vpiFullName:work@top.PTR_WIDTH
  |vpiParamAssign:
  \_ParamAssign: , line:2:28, endln:2:40
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/FuncBindGen/dut.sv, line:1:1, endln:14:10
    |vpiRhs:
    \_Constant: , line:2:37, endln:2:40
      |vpiParent:
      \_ParamAssign: , line:2:28, endln:2:40
      |vpiDecompile:500
      |vpiSize:64
      |UINT:500
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@top.Depth), line:2:28, endln:2:40
  |vpiParamAssign:
  \_ParamAssign: , line:3:28, endln:3:41
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/FuncBindGen/dut.sv, line:1:1, endln:14:10
    |vpiRhs:
    \_Constant: , line:3:40, endln:3:41
      |vpiParent:
      \_ParamAssign: , line:3:28, endln:3:41
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@top.PTR_WIDTH), line:3:28, endln:3:41
  |vpiInternalScope:
  \_Begin: (work@top.gen_block), line:5:19, endln:12:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/FuncBindGen/dut.sv, line:1:1, endln:14:10
    |vpiName:gen_block
    |vpiFullName:work@top.gen_block
    |vpiStmt:
    \_ContAssign: , line:11:14, endln:11:42
      |vpiParent:
      \_Begin: (work@top.gen_block), line:5:19, endln:12:7
      |vpiRhs:
      \_Operation: , line:11:18, endln:11:42
        |vpiParent:
        \_ContAssign: , line:11:14, endln:11:42
        |vpiOpType:67
        |vpiOperand:
        \_FuncCall: (get_casted_param), line:11:23, endln:11:41
          |vpiParent:
          \_Operation: , line:11:18, endln:11:42
          |vpiName:get_casted_param
      |vpiLhs:
      \_RefObj: (work@top.gen_block.o), line:11:14, endln:11:15
        |vpiParent:
        \_ContAssign: , line:11:14, endln:11:42
        |vpiName:o
        |vpiFullName:work@top.gen_block.o
        |vpiActual:
        \_IntVar: (work@top.o), line:1:23, endln:1:24
  |vpiTypedef:
  \_IntTypespec: , line:2:15, endln:2:27
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/FuncBindGen/dut.sv, line:1:1, endln:14:10
  |vpiTypedef:
  \_IntTypespec: , line:3:15, endln:3:27
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/FuncBindGen/dut.sv, line:1:1, endln:14:10
  |vpiTypedef:
  \_IntTypespec: , line:1:19, endln:1:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/FuncBindGen/dut.sv, line:1:1, endln:14:10
    |vpiSigned:1
  |vpiTypedef:
  \_IntTypespec: , line:1:19, endln:1:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/FuncBindGen/dut.sv, line:1:1, endln:14:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_IntTypespec: , line:2:15, endln:2:27
  |vpiImportTypespec:
  \_IntTypespec: , line:3:15, endln:3:27
  |vpiImportTypespec:
  \_IntTypespec: , line:1:19, endln:1:22
  |vpiImportTypespec:
  \_IntVar: (work@top.o), line:1:23, endln:1:24
  |vpiImportTypespec:
  \_IntTypespec: , line:1:19, endln:1:22
  |vpiDefName:work@top
  |vpiPort:
  \_Port: (o), line:1:23, endln:1:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/FuncBindGen/dut.sv, line:1:1, endln:14:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:1:19, endln:1:22
      |vpiParent:
      \_Port: (o), line:1:23, endln:1:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: , line:1:19, endln:1:22
  |vpiGenStmt:
  \_GenIf: , line:5:4, endln:12:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/FuncBindGen/dut.sv, line:1:1, endln:14:10
    |vpiCondition:
    \_Operation: , line:5:8, endln:5:17
      |vpiParent:
      \_GenIf: , line:5:4, endln:12:7
      |vpiOpType:18
      |vpiOperand:
      \_RefObj: (work@top.Depth), line:5:8, endln:5:13
        |vpiParent:
        \_Operation: , line:5:8, endln:5:17
        |vpiName:Depth
        |vpiFullName:work@top.Depth
        |vpiActual:
        \_Parameter: (work@top.Depth), line:2:28, endln:2:40
      |vpiOperand:
      \_Constant: , line:5:16, endln:5:17
        |vpiParent:
        \_Operation: , line:5:8, endln:5:17
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@top.gen_block), line:5:19, endln:12:7
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
