# ğŸ§  RV32I RISC-V CPU Project  
### Single-Cycle Core & 5-Stage Pipeline Core Implementation

This project implements two CPU architectures following the RISC-V **RV32I** instruction set:

- **Single-Cycle Core** â€” each instruction finishes in a single clock cycle.
- **5-Stage Pipeline Core (IF â†’ ID â†’ EX â†’ MEM â†’ WB)** â€” improved throughput through instruction-level parallelism.

The repository includes RTL design, testbench, simulation scripts, assembly verification programs, and FPGA build files (Quartus + DE2-115).

---

## ğŸ“ Directory Structure

```text
02_riscv_cpu/
â”‚
â”œâ”€â”€ common/                          # Shared modules (decoder, imm-gen, ALU controlâ€¦)
â”‚
â”œâ”€â”€ 01_single_cycle_core_rv32i/
â”‚   â”œâ”€â”€ rtl/                         # ALU, register file, control, datapathâ€¦
â”‚   â”œâ”€â”€ tb/                          # Testbench
â”‚   â”œâ”€â”€ sw/                          # Assembly programs + .hex output
â”‚   â”œâ”€â”€ sim/                         # compile.f, run.do, wave.do
â”‚   â”œâ”€â”€ fpga/                        # FPGA top-level + LED/SW mapping
â”‚   â”œâ”€â”€ quartus/                     # Quartus project files
â”‚   â””â”€â”€ Makefile
â”‚
â”œâ”€â”€ 02_pipeline_core_rv32i/
â”‚   â”œâ”€â”€ rtl/                         # IF/ID/EX/MEM/WB + hazard + forwarding
â”‚   â”œâ”€â”€ tb/
â”‚   â”œâ”€â”€ sw/
â”‚   â”œâ”€â”€ sim/
â”‚   â”œâ”€â”€ fpga/
â”‚   â”œâ”€â”€ quartus/
â”‚   â”œâ”€â”€ img/                         # Waveforms, diagrams
â”‚   â””â”€â”€ Makefile
â”‚
â””â”€â”€ README.md
```

---

## âš™ï¸ System Overview

### ğŸ”¹ Single-Cycle Core
A simple CPU where each instruction completes in one cycle.

Features:
- RV32I ISA  
- 32-bit ALU  
- Immediate generator  
- 32Ã—32 Register File  
- Branch comparator  
- Instruction & Data Memory  
- Supports LW, SW  

---

### ğŸ”¹ 5-Stage Pipeline Core
Implements classic RISC pipeline stages:

**IF â†’ ID â†’ EX â†’ MEM â†’ WB**

Includes:
- Forwarding paths (EXâ†’EX, MEMâ†’EX)  
- Hazard Detection Unit (load-use stall)  
- Pipeline registers (IF/ID, ID/EX, EX/MEM, MEM/WB)  
- Branch decision in EX stage  
- Flush logic on misprediction  

---

## ğŸ§ª Running Simulation (QuestaSim)

```bash
make clear
make gui UNIT=<single/pipeline> BARE=<yes/no> BOARD=<fpga>
```

Waveforms load automatically through `wave.do`.

---

## ğŸ“ Test Programs

Located in `sw/out/`:

- `counter.hex` â€” up/down counter  
- `hazard_test.hex` â€” load-use hazard  
- `branch_test.hex` â€” BEQ/BNE/BLT/BGE tests  

---

## ğŸ–¥ï¸ FPGA Build (DE2-115)

Steps:
1. Open Quartus project:
    ```
    RV32I_FPGA.qpf
    RV32I_FPGA.qsf
    ```
2. Run:
   - Analysis & Synthesis  
   - Place & Route  
   - Program Device  

Hardware behavior:
- Input clock: 50 MHz  
- Clock divider generates ~1 Hz  
- LED outputs show program state  
- Switches control input modes  

---

## ğŸ“Š Performance Summary

| Architecture        | CPI         | Notes |
|---------------------|-------------|-------------------------------------------|
| Single-Cycle        | 1.0 CPI     | Long critical path â†’ lower frequency      |
| Pipeline (5-stage)  | â‰ˆ1.4 CPI    | Stalls from hazards but higher frequency  |

Hazards:
- Load-use â†’ 1 stall  
- Branch mispredict â†’ 2-stage flush  

---

## ğŸ“š References

- *Computer Organization and Design â€” RISC-V Edition*  
- *The RISC-V Reader* â€” Patterson & Waterman  
- *Digital Design & Computer Architecture â€” RISC-V Edition*  

---

## ğŸ‘¤ Author

**Trang Dang Vi Thang**  
Electronics & Telecommunications Engineering â€” HCMUTE  
Focus: RTL Design, Functional Verification, RISC-V CPU, FPGA, UVM  
