INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/324CD/lab6/lab6.srcs/sources_1/new/dual_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/324CD/lab6/lab6.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_dpr
