git clone --depth 1 --no-tags https://github.com/chiselverify/otherverify.git f:/verilog_sva_gh_scraper/data/full_repos/545428923
git clone --depth 1 --no-tags https://github.com/KafCoppelia/uvm-mcdf_v2.git f:/verilog_sva_gh_scraper/data/full_repos/572506427
git clone --depth 1 --no-tags https://github.com/openhwgroup/advanced-riscv-verification-methodologies.git f:/verilog_sva_gh_scraper/data/full_repos/554955626
git clone --depth 1 --no-tags https://github.com/Ammar-10xe/RISCV-32I-Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/556345610
git clone --depth 1 --no-tags https://github.com/MasterPu2020/DigitalSystemDesignUoS.git f:/verilog_sva_gh_scraper/data/full_repos/546090458
git clone --depth 1 --no-tags https://github.com/Psichico/Universal_Verification_Methodology.git f:/verilog_sva_gh_scraper/data/full_repos/572737768
git clone --depth 1 --no-tags https://github.com/Valen1402/Castlab-Systolic-Array-for-CNN.git f:/verilog_sva_gh_scraper/data/full_repos/560843222
git clone --depth 1 --no-tags https://github.com/fpgasystems/Coyote-CIRCT.git f:/verilog_sva_gh_scraper/data/full_repos/549050612
git clone --depth 1 --no-tags https://github.com/swabianinstruments/TimeTagger-FPGALink-Reference.git f:/verilog_sva_gh_scraper/data/full_repos/562875115
git clone --depth 1 --no-tags https://github.com/TooyamaYuuouji/UVM_example-amplifier.git f:/verilog_sva_gh_scraper/data/full_repos/541887966
git clone --depth 1 --no-tags https://github.com/midimaster21b/spi-bfm.git f:/verilog_sva_gh_scraper/data/full_repos/562313994
git clone --depth 1 --no-tags https://github.com/AnthonyAS15/AlgoritmodeBooth-MultiplicadorconSigno.git f:/verilog_sva_gh_scraper/data/full_repos/552268536
git clone --depth 1 --no-tags https://github.com/ciniml/if202212_gowin.git f:/verilog_sva_gh_scraper/data/full_repos/556832960
git clone --depth 1 --no-tags https://github.com/OFS/ofs-fim-common.git f:/verilog_sva_gh_scraper/data/full_repos/563058593
git clone --depth 1 --no-tags https://github.com/scjacklin/SNNs-with-Asynchronous-NoC_USC_EE552_Spring2022_Project.git f:/verilog_sva_gh_scraper/data/full_repos/543727900
git clone --depth 1 --no-tags https://github.com/ks-vandana/Layered-Testbench-For-JK-FlipFlop.git f:/verilog_sva_gh_scraper/data/full_repos/571611493
git clone --depth 1 --no-tags https://github.com/MZMurad/CPE133_Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/567478004
git clone --depth 1 --no-tags https://github.com/charlesziegenbeinjr/573TermProject.git f:/verilog_sva_gh_scraper/data/full_repos/559758395
git clone --depth 1 --no-tags https://github.com/arthurnamz/Image-Accellerator.git f:/verilog_sva_gh_scraper/data/full_repos/571170652
git clone --depth 1 --no-tags https://github.com/Darksecond/TimeWave.git f:/verilog_sva_gh_scraper/data/full_repos/554981471
git clone --depth 1 --no-tags https://github.com/microdynamics-cpu/tree-core-ip.git f:/verilog_sva_gh_scraper/data/full_repos/546373066
git clone --depth 1 --no-tags https://github.com/briansune/ZYNQ-HDMI-IP-with-Audio.git f:/verilog_sva_gh_scraper/data/full_repos/547349132
git clone --depth 1 --no-tags https://github.com/Dofingert/matrix_muler.git f:/verilog_sva_gh_scraper/data/full_repos/565852269
git clone --depth 1 --no-tags https://github.com/verification-gentleman-blog/creating-uvm-tests-dynamically.git f:/verilog_sva_gh_scraper/data/full_repos/568457126
git clone --depth 1 --no-tags https://github.com/midimaster21b/i2c-bfm.git f:/verilog_sva_gh_scraper/data/full_repos/562107354
git clone --depth 1 --no-tags https://github.com/pulp-platform/axi_vga.git f:/verilog_sva_gh_scraper/data/full_repos/560825809
git clone --depth 1 --no-tags https://github.com/aignacio/soc_components.git f:/verilog_sva_gh_scraper/data/full_repos/560125651
git clone --depth 1 --no-tags https://github.com/akifejaz/HWConv2D.git f:/verilog_sva_gh_scraper/data/full_repos/571315202
git clone --depth 1 --no-tags https://github.com/charkster/tang_nano-uart_block_ram.git f:/verilog_sva_gh_scraper/data/full_repos/551247234
git clone --depth 1 --no-tags https://github.com/patcha2000/MSD-FINAL-PROJECT-GROUP-9.git f:/verilog_sva_gh_scraper/data/full_repos/561573466
git clone --depth 1 --no-tags https://github.com/JZJisawesome/Zacore.git f:/verilog_sva_gh_scraper/data/full_repos/568302152
git clone --depth 1 --no-tags https://github.com/LTPhat/DigitalDesignsLab-EE1010.git f:/verilog_sva_gh_scraper/data/full_repos/549028176
git clone --depth 1 --no-tags https://github.com/Abbywpy/improving-low-resource-NMT-system.git f:/verilog_sva_gh_scraper/data/full_repos/557794451
git clone --depth 1 --no-tags https://github.com/Valen1402/Castlab-DMA.git f:/verilog_sva_gh_scraper/data/full_repos/560839466
git clone --depth 1 --no-tags https://github.com/Pummelo65/Nano4kAudio.git f:/verilog_sva_gh_scraper/data/full_repos/541201196
git clone --depth 1 --no-tags https://github.com/JZJisawesome/JZJCoreF.git f:/verilog_sva_gh_scraper/data/full_repos/568388863
git clone --depth 1 --no-tags https://github.com/dayzGoBy/I-LOVE-CACHE.git f:/verilog_sva_gh_scraper/data/full_repos/565408543
git clone --depth 1 --no-tags https://github.com/kyori19/verilog-otp.git f:/verilog_sva_gh_scraper/data/full_repos/559365032
git clone --depth 1 --no-tags https://github.com/OFS/examples-afu.git f:/verilog_sva_gh_scraper/data/full_repos/558098141
git clone --depth 1 --no-tags https://github.com/Yaochenger/openhw-.git f:/verilog_sva_gh_scraper/data/full_repos/566179903
git clone --depth 1 --no-tags https://github.com/Ammar-10xe/RISCV-32I-5-Stage-Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/557335307
git clone --depth 1 --no-tags https://github.com/MarcoRuta/Light-Hash-Function.git f:/verilog_sva_gh_scraper/data/full_repos/555752453
git clone --depth 1 --no-tags https://github.com/paulinog/fpga_training.git f:/verilog_sva_gh_scraper/data/full_repos/554468450
git clone --depth 1 --no-tags https://github.com/shaswat2428/I2C-Protocol-Verification-.git f:/verilog_sva_gh_scraper/data/full_repos/544343689
git clone --depth 1 --no-tags https://github.com/kkurenkov/uvm-empty-project.git f:/verilog_sva_gh_scraper/data/full_repos/554808280
git clone --depth 1 --no-tags https://github.com/SanketVinchurkar/ECE585_Group19.git f:/verilog_sva_gh_scraper/data/full_repos/561919569
git clone --depth 1 --no-tags https://github.com/somewhatdistracted/EE274-Project.git f:/verilog_sva_gh_scraper/data/full_repos/562049905
git clone --depth 1 --no-tags https://github.com/ECE4278/project2.git f:/verilog_sva_gh_scraper/data/full_repos/571405921
git clone --depth 1 --no-tags https://github.com/shuckc/fpgachess.git f:/verilog_sva_gh_scraper/data/full_repos/558420916
git clone --depth 1 --no-tags https://github.com/XiaoanHe/Posit.git f:/verilog_sva_gh_scraper/data/full_repos/567441022
git clone --depth 1 --no-tags https://github.com/SathvikSat/verilog_code.git f:/verilog_sva_gh_scraper/data/full_repos/571543297
git clone --depth 1 --no-tags https://github.com/madhu2000u/FCNN-Hardware-Generation-Tool.git f:/verilog_sva_gh_scraper/data/full_repos/564577212
git clone --depth 1 --no-tags https://github.com/wilke0818/6111_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/561138966
git clone --depth 1 --no-tags https://github.com/yv19/HardwareVerification.git f:/verilog_sva_gh_scraper/data/full_repos/565224452
git clone --depth 1 --no-tags https://github.com/rabenold/6.111FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/563114467
git clone --depth 1 --no-tags https://github.com/Kimss0/nand-flash-controller.git f:/verilog_sva_gh_scraper/data/full_repos/550021044
git clone --depth 1 --no-tags https://github.com/zhuxianji007/pwr_prj.git f:/verilog_sva_gh_scraper/data/full_repos/562359381
git clone --depth 1 --no-tags https://github.com/kobakvantrishvili/Processor_Design.git f:/verilog_sva_gh_scraper/data/full_repos/561813177
git clone --depth 1 --no-tags https://github.com/yovanycunha/LOAC.git f:/verilog_sva_gh_scraper/data/full_repos/555108765
git clone --depth 1 --no-tags https://github.com/joshual777/ComputerArchitecture2_VectorCPU.git f:/verilog_sva_gh_scraper/data/full_repos/554622624
git clone --depth 1 --no-tags https://github.com/midimaster21b/uart-bfm.git f:/verilog_sva_gh_scraper/data/full_repos/562019468
git clone --depth 1 --no-tags https://github.com/nan3037/sit329-task6.1.git f:/verilog_sva_gh_scraper/data/full_repos/550912023
git clone --depth 1 --no-tags https://github.com/adithyakashyap95/MSD.git f:/verilog_sva_gh_scraper/data/full_repos/561921967
git clone --depth 1 --no-tags https://github.com/derekhua777/out_of_order_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/562742965
git clone --depth 1 --no-tags https://github.com/Pandulc/Arquitectura-I.git f:/verilog_sva_gh_scraper/data/full_repos/559040132
git clone --depth 1 --no-tags https://github.com/kirtan03/Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/556178459
git clone --depth 1 --no-tags https://github.com/PrathammGupta/sit329-5.1.git f:/verilog_sva_gh_scraper/data/full_repos/548742269
git clone --depth 1 --no-tags https://github.com/patel-soham/system-verilog-practice.git f:/verilog_sva_gh_scraper/data/full_repos/569950899
git clone --depth 1 --no-tags https://github.com/lbreyer/Segway.git f:/verilog_sva_gh_scraper/data/full_repos/572620911
git clone --depth 1 --no-tags https://github.com/edgarigl/rvee.git f:/verilog_sva_gh_scraper/data/full_repos/562592995
git clone --depth 1 --no-tags https://github.com/TeoOrt/RISC-CPU-.git f:/verilog_sva_gh_scraper/data/full_repos/552142871
git clone --depth 1 --no-tags https://github.com/temilolafaith/EE271-rasterizer.git f:/verilog_sva_gh_scraper/data/full_repos/563199306
git clone --depth 1 --no-tags https://github.com/renaturation/DNN_PUF_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/567604625
git clone --depth 1 --no-tags https://github.com/wanguowu/wanguowu-wanguowu-eecs470_f22_project3_wanguo.git f:/verilog_sva_gh_scraper/data/full_repos/559774009
git clone --depth 1 --no-tags https://github.com/mt-class/jhu-multilingual.git f:/verilog_sva_gh_scraper/data/full_repos/570986249
git clone --depth 1 --no-tags https://github.com/Ahsan-Toufiq/100DaysofRTL.git f:/verilog_sva_gh_scraper/data/full_repos/555766402
git clone --depth 1 --no-tags https://github.com/Maxpicca-Li/colab-rv64.git f:/verilog_sva_gh_scraper/data/full_repos/555924241
git clone --depth 1 --no-tags https://github.com/ALittleBitFour/msgpack_sv.git f:/verilog_sva_gh_scraper/data/full_repos/553156918
git clone --depth 1 --no-tags https://github.com/su-elena/h264.git f:/verilog_sva_gh_scraper/data/full_repos/563049271
git clone --depth 1 --no-tags https://github.com/Jfadi/VerilogPong.git f:/verilog_sva_gh_scraper/data/full_repos/553856661
git clone --depth 1 --no-tags https://github.com/flyskywalker/CAM.git f:/verilog_sva_gh_scraper/data/full_repos/570874926
git clone --depth 1 --no-tags https://github.com/mitshine/APB-Protocol-with-scoreboard.git f:/verilog_sva_gh_scraper/data/full_repos/570559621
git clone --depth 1 --no-tags https://github.com/anirudh-arunkumar/Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/545578538
git clone --depth 1 --no-tags https://github.com/Kilby-tech/Nepa.git f:/verilog_sva_gh_scraper/data/full_repos/562638714
git clone --depth 1 --no-tags https://github.com/pinjala31/Team_MSD_PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/561559987
git clone --depth 1 --no-tags https://github.com/Danster67/ece437.git f:/verilog_sva_gh_scraper/data/full_repos/557386630
git clone --depth 1 --no-tags https://github.com/AhsanAliUet/riscv-3-stage-pipelined-processor-core.git f:/verilog_sva_gh_scraper/data/full_repos/552868166
git clone --depth 1 --no-tags https://github.com/Linger0/sv.git f:/verilog_sva_gh_scraper/data/full_repos/554060567
git clone --depth 1 --no-tags https://github.com/PathakamuriNaresh/AXI_AVIP.git f:/verilog_sva_gh_scraper/data/full_repos/541890883
git clone --depth 1 --no-tags https://github.com/NEUCSLAB/RV32_sram_func_2022.git f:/verilog_sva_gh_scraper/data/full_repos/568323988
git clone --depth 1 --no-tags https://github.com/charrich97/Decode_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/559774625
git clone --depth 1 --no-tags https://github.com/SamarthBonthala/MIPS32_Hazard_Handling_BP.git f:/verilog_sva_gh_scraper/data/full_repos/556424518
git clone --depth 1 --no-tags https://github.com/HAMZA-AFZAL404/RISC-V-3-Staged-pipelined.git f:/verilog_sva_gh_scraper/data/full_repos/568520677
git clone --depth 1 --no-tags https://github.com/AadityaSuri/Mandelbrot_VGA.git f:/verilog_sva_gh_scraper/data/full_repos/568279389
git clone --depth 1 --no-tags https://github.com/UBC-CPEN311-Classrooms/2022w1-lab4-update1.git f:/verilog_sva_gh_scraper/data/full_repos/570184265
git clone --depth 1 --no-tags https://github.com/npalmer5620/matrix_unit_int8.git f:/verilog_sva_gh_scraper/data/full_repos/569376838
git clone --depth 1 --no-tags https://github.com/Datum-Technology-Corporation/mio_demo.git f:/verilog_sva_gh_scraper/data/full_repos/561525502
git clone --depth 1 --no-tags https://github.com/Kilby-tech/Capablanca.git f:/verilog_sva_gh_scraper/data/full_repos/562641055
git clone --depth 1 --no-tags https://github.com/noemiabril/C64_MiSTer-DE10-Standard.git f:/verilog_sva_gh_scraper/data/full_repos/571220577
git clone --depth 1 --no-tags https://github.com/KAMOME-code/Modular-Inverse-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/564618677
