SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily spartan6
SET_PREFERENCE device xc6slx9
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package tqg144
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE simulationfiles Structural
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory C:/Users/JohnAlex/Documents/mojo/mojo-base-project-master/ipcore_dir/
SET_PREFERENCE workingdirectory C:/Users/JohnAlex/Documents/mojo/mojo-base-project-master/ipcore_dir/tmp/
SET_PREFERENCE subworkingdirectory C:/Users/JohnAlex/Documents/mojo/mojo-base-project-master/ipcore_dir/tmp/_cg/
SET_PREFERENCE transientdirectory C:/Users/JohnAlex/Documents/mojo/mojo-base-project-master/ipcore_dir/tmp/_cg/_dbg/
SET_PREFERENCE designentry Verilog
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name cossin
SET_PARAMETER Functional_Selection Sin_and_Cos
SET_PARAMETER Architectural_Configuration Word_Serial
SET_PARAMETER Pipelining_Mode Maximum
SET_PARAMETER Data_Format SignedFraction
SET_PARAMETER Phase_Format Radians
SET_PARAMETER Input_Width 18
SET_PARAMETER Output_Width 16
SET_PARAMETER Round_Mode Truncate
SET_PARAMETER Iterations 0
SET_PARAMETER Precision 0
SET_PARAMETER Coarse_Rotation true
SET_PARAMETER Compensation_Scaling No_Scale_Compensation
SET_PARAMETER cartesian_has_tuser false
SET_PARAMETER cartesian_tuser_width 1
SET_PARAMETER cartesian_has_tlast false
SET_PARAMETER phase_has_tuser false
SET_PARAMETER phase_tuser_width 1
SET_PARAMETER phase_has_tlast false
SET_PARAMETER flow_control NonBlocking
SET_PARAMETER optimize_goal Performance
SET_PARAMETER out_tready false
SET_PARAMETER out_tlast_behv Null
SET_PARAMETER ACLKEN false
SET_PARAMETER ARESETN false
SET_CORE_NAME CORDIC
SET_CORE_VERSION 5.0
SET_CORE_VLNV xilinx.com:ip:cordic:5.0
SET_CORE_CLASS com.xilinx.ip.cordic_v5_0.cordic_v5_0
SET_CORE_PATH C:/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cordic_v5_0
SET_CORE_GUIPATH C:/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cordic_v5_0/gui/cordic_v5_0.tcl
SET_CORE_DATASHEET C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\cordic_v5_0\doc\ds858_cordic.pdf
ADD_CORE_DOCUMENT <C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\cordic_v5_0\doc\cordic_v5_0_readme.txt><cordic_v5_0_readme.txt>
ADD_CORE_DOCUMENT <C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\cordic_v5_0\doc\cordic_v5_0_vinfo.html><cordic_v5_0_vinfo.html>
ADD_CORE_DOCUMENT <C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\cordic_v5_0\doc\ds858_cordic.pdf><ds858_cordic.pdf>
