
*** Running vivado
    with args -log CPU_LCD_Controller_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU_LCD_Controller_0_0.tcl



****** Vivado v2024.1.2 (64-bit)
  **** SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
  **** Start of session at: Wed Oct 16 14:06:41 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source CPU_LCD_Controller_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 534.125 ; gain = 147.719
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top CPU_LCD_Controller_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Device 21-9227] Part: xc7z020clg484-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6840
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1425.145 ; gain = 446.836
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU_LCD_Controller_0_0' [y:/C++/Uni-CPU/CPU_Rev3/CPU_Rev3.gen/sources_1/bd/CPU/ip/CPU_LCD_Controller_0_0/synth/CPU_LCD_Controller_0_0.vhd:73]
INFO: [Synth 8-3491] module 'LCD_Controller' declared at 'Y:/C++/Uni-CPU/CPU_Rev3/CPU_Rev3.srcs/sources_1/new/LCD_Controller.vhd:5' bound to instance 'U0' of component 'LCD_Controller' [y:/C++/Uni-CPU/CPU_Rev3/CPU_Rev3.gen/sources_1/bd/CPU/ip/CPU_LCD_Controller_0_0/synth/CPU_LCD_Controller_0_0.vhd:107]
INFO: [Synth 8-638] synthesizing module 'LCD_Controller' [Y:/C++/Uni-CPU/CPU_Rev3/CPU_Rev3.srcs/sources_1/new/LCD_Controller.vhd:28]
INFO: [Synth 8-226] default block is never used [Y:/C++/Uni-CPU/CPU_Rev3/CPU_Rev3.srcs/sources_1/new/LCD_Controller.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'LCD_Controller' (0#1) [Y:/C++/Uni-CPU/CPU_Rev3/CPU_Rev3.srcs/sources_1/new/LCD_Controller.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'CPU_LCD_Controller_0_0' (0#1) [y:/C++/Uni-CPU/CPU_Rev3/CPU_Rev3.gen/sources_1/bd/CPU/ip/CPU_LCD_Controller_0_0/synth/CPU_LCD_Controller_0_0.vhd:73]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1548.711 ; gain = 570.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1548.711 ; gain = 570.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1548.711 ; gain = 570.402
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1548.711 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1648.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1648.832 ; gain = 0.504
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1648.832 ; gain = 670.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1648.832 ; gain = 670.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1648.832 ; gain = 670.523
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'initStage_reg' in module 'LCD_Controller'
INFO: [Synth 8-802] inferred FSM for state register 'drawStage_reg' in module 'LCD_Controller'
INFO: [Synth 8-802] inferred FSM for state register 'fbStage_reg' in module 'LCD_Controller'
INFO: [Synth 8-802] inferred FSM for state register 'addrStage_reg' in module 'LCD_Controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 | 1000000000000000000000000000000000000000000000000000000000000000
*
                  iSTATE |                              010 | 0000000000000000000000000000000000000000000000000000000000000000
                 iSTATE0 |                              100 | 0000000000000000000000000000000000000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fbStage_reg' using encoding 'one-hot' in module 'LCD_Controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE68 |                          0000000 | 1000000000000000000000000000000000000000000000000000000000000000
*
                  iSTATE |                          0000001 | 0000000000000000000000000000000000000000000000000000000000000000
                 iSTATE5 |                          0000010 | 0000000000000000000000000000000000000000000000000000000000000001
                iSTATE13 |                          0000011 | 0000000000000000000000000000000000000000000000000000000000000010
                iSTATE15 |                          0000100 | 0000000000000000000000000000000000000000000000000000000000000011
                 iSTATE1 |                          0000101 | 0000000000000000000000000000000000000000000000000000000000000100
                 iSTATE7 |                          0000110 | 0000000000000000000000000000000000000000000000000000000000000101
                iSTATE14 |                          0000111 | 0000000000000000000000000000000000000000000000000000000000000110
                iSTATE18 |                          0001000 | 0000000000000000000000000000000000000000000000000000000000000111
                 iSTATE6 |                          0001001 | 0000000000000000000000000000000000000000000000000000000000001000
                iSTATE11 |                          0001010 | 0000000000000000000000000000000000000000000000000000000000001001
                iSTATE17 |                          0001011 | 0000000000000000000000000000000000000000000000000000000000001010
                iSTATE24 |                          0001100 | 0000000000000000000000000000000000000000000000000000000000001011
                 iSTATE9 |                          0001101 | 0000000000000000000000000000000000000000000000000000000000001100
                iSTATE12 |                          0001110 | 0000000000000000000000000000000000000000000000000000000000001101
                iSTATE21 |                          0001111 | 0000000000000000000000000000000000000000000000000000000000001110
                iSTATE28 |                          0010000 | 0000000000000000000000000000000000000000000000000000000000001111
                iSTATE16 |                          0010001 | 0000000000000000000000000000000000000000000000000000000000010000
                iSTATE23 |                          0010010 | 0000000000000000000000000000000000000000000000000000000000010001
                iSTATE40 |                          0010011 | 0000000000000000000000000000000000000000000000000000000000010010
                iSTATE44 |                          0010100 | 0000000000000000000000000000000000000000000000000000000000010011
                iSTATE20 |                          0010101 | 0000000000000000000000000000000000000000000000000000000000010100
                iSTATE27 |                          0010110 | 0000000000000000000000000000000000000000000000000000000000010101
                iSTATE42 |                          0010111 | 0000000000000000000000000000000000000000000000000000000000010110
                iSTATE47 |                          0011000 | 0000000000000000000000000000000000000000000000000000000000010111
                iSTATE26 |                          0011001 | 0000000000000000000000000000000000000000000000000000000000011000
                iSTATE35 |                          0011010 | 0000000000000000000000000000000000000000000000000000000000011001
                iSTATE46 |                          0011011 | 0000000000000000000000000000000000000000000000000000000000011010
                iSTATE55 |                          0011100 | 0000000000000000000000000000000000000000000000000000000000011011
                iSTATE31 |                          0011101 | 0000000000000000000000000000000000000000000000000000000000011100
                iSTATE37 |                          0011110 | 0000000000000000000000000000000000000000000000000000000000011101
                iSTATE50 |                          0011111 | 0000000000000000000000000000000000000000000000000000000000011110
                iSTATE57 |                          0100000 | 0000000000000000000000000000000000000000000000000000000000011111
                iSTATE19 |                          0100001 | 0000000000000000000000000000000000000000000000000000000000100000
                iSTATE25 |                          0100010 | 0000000000000000000000000000000000000000000000000000000000100001
                iSTATE41 |                          0100011 | 0000000000000000000000000000000000000000000000000000000000100010
                iSTATE45 |                          0100100 | 0000000000000000000000000000000000000000000000000000000000100011
                iSTATE22 |                          0100101 | 0000000000000000000000000000000000000000000000000000000000100100
                iSTATE30 |                          0100110 | 0000000000000000000000000000000000000000000000000000000000100101
                iSTATE43 |                          0100111 | 0000000000000000000000000000000000000000000000000000000000100110
                iSTATE49 |                          0101000 | 0000000000000000000000000000000000000000000000000000000000100111
                iSTATE29 |                          0101001 | 0000000000000000000000000000000000000000000000000000000000101000
                iSTATE36 |                          0101010 | 0000000000000000000000000000000000000000000000000000000000101001
                iSTATE48 |                          0101011 | 0000000000000000000000000000000000000000000000000000000000101010
                iSTATE56 |                          0101100 | 0000000000000000000000000000000000000000000000000000000000101011
                iSTATE33 |                          0101101 | 0000000000000000000000000000000000000000000000000000000000101100
                iSTATE39 |                          0101110 | 0000000000000000000000000000000000000000000000000000000000101101
                iSTATE53 |                          0101111 | 0000000000000000000000000000000000000000000000000000000000101110
                iSTATE60 |                          0110000 | 0000000000000000000000000000000000000000000000000000000000101111
                iSTATE52 |                          0110001 | 0000000000000000000000000000000000000000000000000000000000110000
                iSTATE59 |                          0110010 | 0000000000000000000000000000000000000000000000000000000000110001
                iSTATE66 |                          0110011 | 0000000000000000000000000000000000000000000000000000000000110010
                 iSTATE0 |                          0110100 | 0000000000000000000000000000000000000000000000000000000000110011
                iSTATE54 |                          0110101 | 0000000000000000000000000000000000000000000000000000000000110100
                iSTATE62 |                          0110110 | 0000000000000000000000000000000000000000000000000000000000110101
                iSTATE67 |                          0110111 | 0000000000000000000000000000000000000000000000000000000000110110
                 iSTATE3 |                          0111000 | 0000000000000000000000000000000000000000000000000000000000110111
                iSTATE61 |                          0111001 | 0000000000000000000000000000000000000000000000000000000000111000
                iSTATE64 |                          0111010 | 0000000000000000000000000000000000000000000000000000000000111001
                 iSTATE2 |                          0111011 | 0000000000000000000000000000000000000000000000000000000000111010
                 iSTATE8 |                          0111100 | 0000000000000000000000000000000000000000000000000000000000111011
                iSTATE63 |                          0111101 | 0000000000000000000000000000000000000000000000000000000000111100
                iSTATE65 |                          0111110 | 0000000000000000000000000000000000000000000000000000000000111101
                 iSTATE4 |                          0111111 | 0000000000000000000000000000000000000000000000000000000000111110
                iSTATE10 |                          1000000 | 0000000000000000000000000000000000000000000000000000000000111111
                iSTATE32 |                          1000001 | 0000000000000000000000000000000000000000000000000000000001000000
                iSTATE38 |                          1000010 | 0000000000000000000000000000000000000000000000000000000001000001
                iSTATE51 |                          1000011 | 0000000000000000000000000000000000000000000000000000000001000010
                iSTATE58 |                          1000100 | 0000000000000000000000000000000000000000000000000000000001000011
                iSTATE34 |                          1000101 | 0000000000000000000000000000000000000000000000000000000001000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'initStage_reg' using encoding 'sequential' in module 'LCD_Controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                           000001 | 1000000000000000000000000000000000000000000000000000000000000000
*
                 iSTATE3 |                           000010 | 0000000000000000000000000000000000000000000000000000000000000000
                 iSTATE2 |                           000100 | 0000000000000000000000000000000000000000000000000000000000000001
                  iSTATE |                           001000 | 0000000000000000000000000000000000000000000000000000000000000010
                 iSTATE0 |                           010000 | 0000000000000000000000000000000000000000000000000000000000000011
                 iSTATE1 |                           100000 | 0000000000000000000000000000000000000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'drawStage_reg' using encoding 'one-hot' in module 'LCD_Controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE6 |                              000 | 1000000000000000000000000000000000000000000000000000000000000000
                  iSTATE |                              001 | 0000000000000000000000000000000000000000000000000000000000000000
                 iSTATE0 |                              010 | 0000000000000000000000000000000000000000000000000000000000000001
                 iSTATE1 |                              011 | 0000000000000000000000000000000000000000000000000000000000000010
                 iSTATE2 |                              100 | 0000000000000000000000000000000000000000000000000000000000000011
                 iSTATE3 |                              101 | 0000000000000000000000000000000000000000000000000000000000000100
                 iSTATE4 |                              110 | 0000000000000000000000000000000000000000000000000000000000000101
                 iSTATE5 |                              111 | 0000000000000000000000000000000000000000000000000000000000000110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'addrStage_reg' using encoding 'sequential' in module 'LCD_Controller'
WARNING: [Synth 8-327] inferring latch for variable 'cs_reg' [Y:/C++/Uni-CPU/CPU_Rev3/CPU_Rev3.srcs/sources_1/new/LCD_Controller.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1648.832 ; gain = 670.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 3     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	  70 Input   64 Bit        Muxes := 1     
	   8 Input   64 Bit        Muxes := 2     
	   6 Input   64 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 2     
	   8 Input   16 Bit        Muxes := 2     
	  70 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 2     
	  70 Input    7 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	  70 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 28    
	   3 Input    1 Bit        Muxes := 2     
	  70 Input    1 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 15    
	  18 Input    1 Bit        Muxes := 6     
	   6 Input    1 Bit        Muxes := 3     
	  34 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_fbStage_reg[0]) is unused and will be removed from module LCD_Controller.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_drawStage_reg[0]) is unused and will be removed from module LCD_Controller.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1648.832 ; gain = 670.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------+------------+---------------+----------------+
|Module Name    | RTL Object | Depth x Width | Implemented As | 
+---------------+------------+---------------+----------------+
|LCD_Controller | Data       | 128x8         | LUT            | 
|LCD_Controller | writeStage | 64x64         | LUT            | 
|LCD_Controller | writeStage | 32x64         | LUT            | 
+---------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1648.832 ; gain = 670.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1648.832 ; gain = 670.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1648.832 ; gain = 670.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1648.832 ; gain = 670.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1648.832 ; gain = 670.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1648.832 ; gain = 670.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1648.832 ; gain = 670.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1648.832 ; gain = 670.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1648.832 ; gain = 670.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    56|
|2     |LUT1   |   130|
|3     |LUT2   |   304|
|4     |LUT3   |    27|
|5     |LUT4   |    65|
|6     |LUT5   |    47|
|7     |LUT6   |   119|
|8     |MUXF7  |     3|
|9     |FDCE   |   254|
|10    |FDPE   |    13|
|11    |FDRE   |    31|
|12    |LD     |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1648.832 ; gain = 670.523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1648.832 ; gain = 570.402
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1648.832 ; gain = 670.523
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1648.832 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'CPU_LCD_Controller_0_0' is not ideal for floorplanning, since the cellview 'LCD_Controller' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1648.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instance 

Synth Design complete | Checksum: 45387e2b
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1648.832 ; gain = 1100.230
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1648.832 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'Y:/C++/Uni-CPU/CPU_Rev3/CPU_Rev3.runs/CPU_LCD_Controller_0_0_synth_1/CPU_LCD_Controller_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file CPU_LCD_Controller_0_0_utilization_synth.rpt -pb CPU_LCD_Controller_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 16 14:07:19 2024...
