#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Nov 24 12:23:21 2018
# Process ID: 2052
# Current directory: C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.runs/impl_1
# Command line: vivado.exe -log rsa_soc_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source rsa_soc_wrapper.tcl -notrace
# Log file: C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.runs/impl_1/rsa_soc_wrapper.vdi
# Journal file: C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source rsa_soc_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/silvi/workspace/tfe4141_term_project/rsa_accelerator'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 315.754 ; gain = 64.820
Command: link_design -top rsa_soc_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_axi_smc_0/rsa_soc_axi_smc_0.dcp' for cell 'rsa_soc_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_processing_system7_0_0/rsa_soc_processing_system7_0_0.dcp' for cell 'rsa_soc_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_rst_ps7_0_100M_0/rsa_soc_rst_ps7_0_100M_0.dcp' for cell 'rsa_soc_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_xbar_0/rsa_soc_xbar_0.dcp' for cell 'rsa_soc_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_auto_pc_0/rsa_soc_auto_pc_0.dcp' for cell 'rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_rsa_accelerator_0_0/rsa_soc_rsa_accelerator_0_0.dcp' for cell 'rsa_soc_i/rsa/rsa_acc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_axi_dma_0_0/rsa_soc_axi_dma_0_0.dcp' for cell 'rsa_soc_i/rsa/rsa_dma'
INFO: [Netlist 29-17] Analyzing 715 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_processing_system7_0_0/rsa_soc_processing_system7_0_0.xdc] for cell 'rsa_soc_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.389970 which will be rounded to 0.390 to ensure it is an integer multiple of 1 picosecond [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_processing_system7_0_0/rsa_soc_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_processing_system7_0_0/rsa_soc_processing_system7_0_0.xdc] for cell 'rsa_soc_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_axi_dma_0_0/rsa_soc_axi_dma_0_0.xdc] for cell 'rsa_soc_i/rsa/rsa_dma/U0'
Finished Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_axi_dma_0_0/rsa_soc_axi_dma_0_0.xdc] for cell 'rsa_soc_i/rsa/rsa_dma/U0'
Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_1/bd_ae75_psr_aclk_0_board.xdc] for cell 'rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_1/bd_ae75_psr_aclk_0_board.xdc] for cell 'rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_1/bd_ae75_psr_aclk_0.xdc] for cell 'rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_axi_smc_0/bd_0/ip/ip_1/bd_ae75_psr_aclk_0.xdc] for cell 'rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_rst_ps7_0_100M_0/rsa_soc_rst_ps7_0_100M_0_board.xdc] for cell 'rsa_soc_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_rst_ps7_0_100M_0/rsa_soc_rst_ps7_0_100M_0_board.xdc] for cell 'rsa_soc_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_rst_ps7_0_100M_0/rsa_soc_rst_ps7_0_100M_0.xdc] for cell 'rsa_soc_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_rst_ps7_0_100M_0/rsa_soc_rst_ps7_0_100M_0.xdc] for cell 'rsa_soc_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_axi_dma_0_0/rsa_soc_axi_dma_0_0_clocks.xdc] for cell 'rsa_soc_i/rsa/rsa_dma/U0'
Finished Parsing XDC File [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_axi_dma_0_0/rsa_soc_axi_dma_0_0_clocks.xdc] for cell 'rsa_soc_i/rsa/rsa_dma/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 193 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 186 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 5 instances

17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 796.973 ; gain = 481.219
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 809.121 ; gain = 12.148

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a52026da

Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 1378.648 ; gain = 569.211

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 14 inverter(s) to 74 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 23ac6b638

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1378.648 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c43cf89f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1378.648 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 12 cells and removed 298 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 24add8c43

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1378.648 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1483 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 24add8c43

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1378.648 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 17842be51

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1378.648 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18743f543

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1378.648 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 1378.648 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 127ae1b70

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1378.648 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.816 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 11f87b1f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.192 . Memory (MB): peak = 1630.473 ; gain = 0.000
Ending Power Optimization Task | Checksum: 11f87b1f9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1630.473 ; gain = 251.824

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11f87b1f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1630.473 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 1630.473 ; gain = 833.500
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.318 . Memory (MB): peak = 1630.473 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.runs/impl_1/rsa_soc_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1630.473 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file rsa_soc_wrapper_drc_opted.rpt -pb rsa_soc_wrapper_drc_opted.pb -rpx rsa_soc_wrapper_drc_opted.rpx
Command: report_drc -file rsa_soc_wrapper_drc_opted.rpt -pb rsa_soc_wrapper_drc_opted.pb -rpx rsa_soc_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.runs/impl_1/rsa_soc_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1630.473 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1630.473 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d90e5063

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.445 . Memory (MB): peak = 1630.473 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1630.473 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/i___7' is driving clock pin of 9 registers. This could lead to large hold time violations. First few involved registers are:
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/counter_reg[1] {FDCE}
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/counter_reg[2] {FDCE}
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/counter_reg[3] {FDCE}
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/counter_reg[0] {FDCE}
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/counter_reg[4] {FDCE}
WARNING: [Place 30-568] A LUT 'rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/i___7' is driving clock pin of 9 registers. This could lead to large hold time violations. First few involved registers are:
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/count_overflow_reg {FDCE}
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/counter_reg[0] {FDCE}
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/counter_reg[2] {FDCE}
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/counter_reg[3] {FDCE}
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/counter_reg[4] {FDCE}
WARNING: [Place 30-568] A LUT 'rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/i___7' is driving clock pin of 9 registers. This could lead to large hold time violations. First few involved registers are:
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/counter_reg[0] {FDCE}
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/counter_reg[1] {FDCE}
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/counter_reg[2] {FDCE}
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/counter_reg[3] {FDCE}
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/count_overflow_reg {FDCE}
WARNING: [Place 30-568] A LUT 'rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/i___7' is driving clock pin of 9 registers. This could lead to large hold time violations. First few involved registers are:
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/counter_reg[4] {FDCE}
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/counter_reg[7] {FDCE}
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/counter_reg[6] {FDCE}
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/counter_reg[2] {FDCE}
	rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/counter_reg[1] {FDCE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e0c80958

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1630.473 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16c3fee7f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1630.473 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16c3fee7f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1630.473 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 16c3fee7f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1630.473 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1080486d4

Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 1630.473 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1630.473 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 207d2a14a

Time (s): cpu = 00:01:55 ; elapsed = 00:01:27 . Memory (MB): peak = 1630.473 ; gain = 0.000
Phase 2 Global Placement | Checksum: 2702a6645

Time (s): cpu = 00:01:57 ; elapsed = 00:01:29 . Memory (MB): peak = 1630.473 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2702a6645

Time (s): cpu = 00:01:58 ; elapsed = 00:01:29 . Memory (MB): peak = 1630.473 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 214540859

Time (s): cpu = 00:02:16 ; elapsed = 00:01:41 . Memory (MB): peak = 1630.473 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1eb53084f

Time (s): cpu = 00:02:17 ; elapsed = 00:01:42 . Memory (MB): peak = 1630.473 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1abb2f903

Time (s): cpu = 00:02:17 ; elapsed = 00:01:42 . Memory (MB): peak = 1630.473 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1abb2f903

Time (s): cpu = 00:02:17 ; elapsed = 00:01:42 . Memory (MB): peak = 1630.473 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 18cbf180d

Time (s): cpu = 00:02:19 ; elapsed = 00:01:44 . Memory (MB): peak = 1630.473 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1791e66f2

Time (s): cpu = 00:02:40 ; elapsed = 00:02:04 . Memory (MB): peak = 1630.473 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1990dff4a

Time (s): cpu = 00:02:41 ; elapsed = 00:02:07 . Memory (MB): peak = 1630.473 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1fbd509e7

Time (s): cpu = 00:02:42 ; elapsed = 00:02:07 . Memory (MB): peak = 1630.473 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1fbd509e7

Time (s): cpu = 00:03:11 ; elapsed = 00:02:27 . Memory (MB): peak = 1630.473 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1fbd509e7

Time (s): cpu = 00:03:11 ; elapsed = 00:02:27 . Memory (MB): peak = 1630.473 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 23cc4f80f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/r_reg_reg[255]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/reg_value_reg[255], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/reg_value_reg[255], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/reg_value_reg[255], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/reg_value_reg[255], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 5 candidate nets, 0 success, 5 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 23cc4f80f

Time (s): cpu = 00:03:30 ; elapsed = 00:02:41 . Memory (MB): peak = 1630.473 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.447. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 132104a12

Time (s): cpu = 00:03:45 ; elapsed = 00:02:59 . Memory (MB): peak = 1630.473 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 132104a12

Time (s): cpu = 00:03:45 ; elapsed = 00:02:59 . Memory (MB): peak = 1630.473 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 132104a12

Time (s): cpu = 00:03:46 ; elapsed = 00:02:59 . Memory (MB): peak = 1630.473 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 132104a12

Time (s): cpu = 00:03:46 ; elapsed = 00:03:00 . Memory (MB): peak = 1630.473 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: fe74f659

Time (s): cpu = 00:03:46 ; elapsed = 00:03:00 . Memory (MB): peak = 1630.473 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: fe74f659

Time (s): cpu = 00:03:46 ; elapsed = 00:03:00 . Memory (MB): peak = 1630.473 ; gain = 0.000
Ending Placer Task | Checksum: fd5fc4d5

Time (s): cpu = 00:03:46 ; elapsed = 00:03:00 . Memory (MB): peak = 1630.473 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:54 ; elapsed = 00:03:06 . Memory (MB): peak = 1630.473 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 1630.473 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.runs/impl_1/rsa_soc_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1630.473 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file rsa_soc_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.367 . Memory (MB): peak = 1630.473 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file rsa_soc_wrapper_utilization_placed.rpt -pb rsa_soc_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.607 . Memory (MB): peak = 1630.473 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file rsa_soc_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.283 . Memory (MB): peak = 1630.473 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 5be98a6d ConstDB: 0 ShapeSum: a1763a68 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13985f72c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:44 . Memory (MB): peak = 1636.184 ; gain = 5.711
Post Restoration Checksum: NetGraph: efb09961 NumContArr: 49d55dcb Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13985f72c

Time (s): cpu = 00:00:53 ; elapsed = 00:00:46 . Memory (MB): peak = 1636.184 ; gain = 5.711

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13985f72c

Time (s): cpu = 00:00:54 ; elapsed = 00:00:48 . Memory (MB): peak = 1641.066 ; gain = 10.594

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13985f72c

Time (s): cpu = 00:00:54 ; elapsed = 00:00:48 . Memory (MB): peak = 1641.066 ; gain = 10.594
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: c4876641

Time (s): cpu = 00:01:15 ; elapsed = 00:01:02 . Memory (MB): peak = 1670.242 ; gain = 39.770
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.615  | TNS=0.000  | WHS=-0.300 | THS=-505.412|

Phase 2 Router Initialization | Checksum: 138ecc610

Time (s): cpu = 00:01:22 ; elapsed = 00:01:08 . Memory (MB): peak = 1673.191 ; gain = 42.719

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: af6ee8c1

Time (s): cpu = 00:01:36 ; elapsed = 00:01:16 . Memory (MB): peak = 1682.836 ; gain = 52.363

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4302
 Number of Nodes with overlaps = 521
 Number of Nodes with overlaps = 109
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.955  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: bc3b1ed7

Time (s): cpu = 00:02:34 ; elapsed = 00:01:52 . Memory (MB): peak = 1682.836 ; gain = 52.363

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.955  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: dd4fdb3a

Time (s): cpu = 00:02:39 ; elapsed = 00:01:56 . Memory (MB): peak = 1682.836 ; gain = 52.363
Phase 4 Rip-up And Reroute | Checksum: dd4fdb3a

Time (s): cpu = 00:02:39 ; elapsed = 00:01:57 . Memory (MB): peak = 1682.836 ; gain = 52.363

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: d12916ef

Time (s): cpu = 00:02:42 ; elapsed = 00:01:58 . Memory (MB): peak = 1682.836 ; gain = 52.363
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.955  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: d12916ef

Time (s): cpu = 00:02:42 ; elapsed = 00:01:58 . Memory (MB): peak = 1682.836 ; gain = 52.363

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: d12916ef

Time (s): cpu = 00:02:42 ; elapsed = 00:01:58 . Memory (MB): peak = 1682.836 ; gain = 52.363
Phase 5 Delay and Skew Optimization | Checksum: d12916ef

Time (s): cpu = 00:02:42 ; elapsed = 00:01:58 . Memory (MB): peak = 1682.836 ; gain = 52.363

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: eef029d9

Time (s): cpu = 00:02:45 ; elapsed = 00:02:00 . Memory (MB): peak = 1682.836 ; gain = 52.363
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.955  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 133f08591

Time (s): cpu = 00:02:45 ; elapsed = 00:02:00 . Memory (MB): peak = 1682.836 ; gain = 52.363
Phase 6 Post Hold Fix | Checksum: 133f08591

Time (s): cpu = 00:02:45 ; elapsed = 00:02:00 . Memory (MB): peak = 1682.836 ; gain = 52.363

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.20933 %
  Global Horizontal Routing Utilization  = 8.24104 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: f55383c5

Time (s): cpu = 00:02:46 ; elapsed = 00:02:01 . Memory (MB): peak = 1682.836 ; gain = 52.363

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f55383c5

Time (s): cpu = 00:02:46 ; elapsed = 00:02:01 . Memory (MB): peak = 1682.836 ; gain = 52.363

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1208f8d0b

Time (s): cpu = 00:02:49 ; elapsed = 00:02:05 . Memory (MB): peak = 1682.836 ; gain = 52.363

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.955  | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1208f8d0b

Time (s): cpu = 00:02:49 ; elapsed = 00:02:05 . Memory (MB): peak = 1682.836 ; gain = 52.363
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:49 ; elapsed = 00:02:05 . Memory (MB): peak = 1682.836 ; gain = 52.363

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:01 ; elapsed = 00:02:14 . Memory (MB): peak = 1682.836 ; gain = 52.363
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 1682.836 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.runs/impl_1/rsa_soc_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1682.836 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file rsa_soc_wrapper_drc_routed.rpt -pb rsa_soc_wrapper_drc_routed.pb -rpx rsa_soc_wrapper_drc_routed.rpx
Command: report_drc -file rsa_soc_wrapper_drc_routed.rpt -pb rsa_soc_wrapper_drc_routed.pb -rpx rsa_soc_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.runs/impl_1/rsa_soc_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1682.836 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file rsa_soc_wrapper_methodology_drc_routed.rpt -pb rsa_soc_wrapper_methodology_drc_routed.pb -rpx rsa_soc_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file rsa_soc_wrapper_methodology_drc_routed.rpt -pb rsa_soc_wrapper_methodology_drc_routed.pb -rpx rsa_soc_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.runs/impl_1/rsa_soc_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1775.930 ; gain = 93.094
INFO: [runtcl-4] Executing : report_power -file rsa_soc_wrapper_power_routed.rpt -pb rsa_soc_wrapper_power_summary_routed.pb -rpx rsa_soc_wrapper_power_routed.rpx
Command: report_power -file rsa_soc_wrapper_power_routed.rpt -pb rsa_soc_wrapper_power_summary_routed.pb -rpx rsa_soc_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
98 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1854.715 ; gain = 78.785
INFO: [runtcl-4] Executing : report_route_status -file rsa_soc_wrapper_route_status.rpt -pb rsa_soc_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file rsa_soc_wrapper_timing_summary_routed.rpt -pb rsa_soc_wrapper_timing_summary_routed.pb -rpx rsa_soc_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file rsa_soc_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file rsa_soc_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file rsa_soc_wrapper_bus_skew_routed.rpt -pb rsa_soc_wrapper_bus_skew_routed.pb -rpx rsa_soc_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <rsa_soc_i/rsa/rsa_dma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <rsa_soc_i/rsa/rsa_dma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force rsa_soc_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/i___7_n_0 is a gated clock net sourced by a combinational pin rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/i___7/O, cell rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/i___7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/i___7_n_0 is a gated clock net sourced by a combinational pin rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/i___7/O, cell rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/i___7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/i___7_n_0 is a gated clock net sourced by a combinational pin rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/i___7/O, cell rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/i___7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/i___7_n_0 is a gated clock net sourced by a combinational pin rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/i___7/O, cell rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/i___7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/i___7 is driving clock pin of 9 cells. This could lead to large hold time violations. First few involved cells are:
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/count_overflow_reg {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/counter_reg[0] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/counter_reg[1] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/counter_reg[2] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/counter_reg[3] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/counter_reg[4] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/counter_reg[5] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/counter_reg[6] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/counter_reg[7] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/i___7 is driving clock pin of 9 cells. This could lead to large hold time violations. First few involved cells are:
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/count_overflow_reg {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/counter_reg[0] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/counter_reg[1] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/counter_reg[2] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/counter_reg[3] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/counter_reg[4] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/counter_reg[5] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/counter_reg[6] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/counter_reg[7] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/i___7 is driving clock pin of 9 cells. This could lead to large hold time violations. First few involved cells are:
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/count_overflow_reg {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/counter_reg[0] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/counter_reg[1] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/counter_reg[2] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/counter_reg[3] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/counter_reg[4] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/counter_reg[5] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/counter_reg[6] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/counter_reg[7] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/i___7 is driving clock pin of 9 cells. This could lead to large hold time violations. First few involved cells are:
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/count_overflow_reg {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/counter_reg[0] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/counter_reg[1] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/counter_reg[2] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/counter_reg[3] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/counter_reg[4] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/counter_reg[5] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/counter_reg[6] {FDCE}
    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/counter_reg[7] {FDCE}
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 8 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./rsa_soc_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Nov 24 12:33:13 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
136 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:51 ; elapsed = 00:00:48 . Memory (MB): peak = 2320.480 ; gain = 455.566
INFO: [Common 17-206] Exiting Vivado at Sat Nov 24 12:33:14 2018...
