Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Dec  2 14:59:59 2021
| Host         : DESKTOP-64THS4F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_fresher_timing_summary_routed.rpt -pb top_level_fresher_timing_summary_routed.pb -rpx top_level_fresher_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_fresher
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.770        0.000                      0                13022        0.016        0.000                      0                13022        3.000        0.000                       0                  4968  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.770        0.000                      0                13022        0.016        0.000                      0                13022        6.442        0.000                       0                  4964  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.770ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.442ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.405ns  (logic 4.391ns (30.482%)  route 10.014ns (69.518%))
  Logic Levels:           15  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 13.865 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        1.609    -0.931    xvga1/clk_65mhz
    SLICE_X52Y103        FDRE                                         r  xvga1/vcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  xvga1/vcount_out_reg[4]/Q
                         net (fo=153, routed)         0.846     0.371    xvga1/vcount_out_reg[6]_0[0]
    SLICE_X51Y110        LUT1 (Prop_lut1_I0_O)        0.124     0.495 r  xvga1/rgb[7]_i_113/O
                         net (fo=1, routed)           0.000     0.495    xvga1/mysolved_disp/sel0[0]
    SLICE_X51Y110        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.135 r  xvga1/rgb_reg[7]_i_68/O[3]
                         net (fo=157, routed)         1.896     3.031    mymanual30_40/address_y_shift[2]
    SLICE_X48Y133        LUT6 (Prop_lut6_I1_O)        0.306     3.337 r  mymanual30_40/rgb[7]_i_323/O
                         net (fo=1, routed)           0.806     4.143    mymanual30_40/rgb[7]_i_323_n_0
    SLICE_X47Y132        LUT6 (Prop_lut6_I2_O)        0.124     4.267 f  mymanual30_40/rgb[7]_i_147/O
                         net (fo=1, routed)           0.498     4.764    mymanual30_40/rgb[7]_i_147_n_0
    SLICE_X50Y132        LUT6 (Prop_lut6_I5_O)        0.124     4.888 r  mymanual30_40/rgb[7]_i_80/O
                         net (fo=1, routed)           0.615     5.504    mymanual30_40/rgb[7]_i_80_n_0
    SLICE_X54Y128        LUT6 (Prop_lut6_I0_O)        0.124     5.628 r  mymanual30_40/rgb[7]_i_57/O
                         net (fo=1, routed)           1.017     6.645    mymanual30_40/rgb[7]_i_57_n_0
    SLICE_X53Y117        LUT6 (Prop_lut6_I3_O)        0.124     6.769 r  mymanual30_40/rgb[7]_i_40/O
                         net (fo=4, routed)           1.775     8.544    mymanual30_40/rgb[7]_i_40_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.668 r  mymanual30_40/rgb[7]_i_28/O
                         net (fo=21, routed)          0.537     9.205    mymanual30_40/p_2_in[0]
    SLICE_X62Y86         LUT4 (Prop_lut4_I3_O)        0.124     9.329 r  mymanual30_40/rgb[11]_i_132/O
                         net (fo=1, routed)           0.000     9.329    mymanual30_40/rgb[11]_i_132_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.862 r  mymanual30_40/rgb_reg[11]_i_78/CO[3]
                         net (fo=1, routed)           0.000     9.862    mymanual30_40/rgb_reg[11]_i_78_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.081 r  mymanual30_40/rgb_reg[11]_i_76/O[0]
                         net (fo=3, routed)           0.872    10.952    xvga1/rgb_reg[11]_i_19_1[0]
    SLICE_X62Y84         LUT3 (Prop_lut3_I2_O)        0.295    11.247 r  xvga1/rgb[11]_i_46/O
                         net (fo=1, routed)           0.000    11.247    xvga1/rgb[11]_i_46_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.890 f  xvga1/rgb_reg[11]_i_19/O[3]
                         net (fo=1, routed)           0.720    12.610    xvga1/rgb_reg[11]_i_19_n_4
    SLICE_X63Y81         LUT6 (Prop_lut6_I5_O)        0.307    12.917 r  xvga1/rgb[11]_i_5/O
                         net (fo=1, routed)           0.433    13.350    xvga1/rgb[11]_i_5_n_0
    SLICE_X63Y81         LUT5 (Prop_lut5_I4_O)        0.124    13.474 r  xvga1/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    13.474    xvga1_n_259
    SLICE_X63Y81         FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        1.501    13.865    clk_65mhz
    SLICE_X63Y81         FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.480    14.346    
                         clock uncertainty           -0.130    14.216    
    SLICE_X63Y81         FDRE (Setup_fdre_C_D)        0.029    14.245    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         14.245    
                         arrival time                         -13.474    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             1.124ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.101ns  (logic 4.320ns (30.637%)  route 9.781ns (69.363%))
  Logic Levels:           15  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 13.866 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        1.609    -0.931    xvga1/clk_65mhz
    SLICE_X52Y103        FDRE                                         r  xvga1/vcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  xvga1/vcount_out_reg[4]/Q
                         net (fo=153, routed)         0.846     0.371    xvga1/vcount_out_reg[6]_0[0]
    SLICE_X51Y110        LUT1 (Prop_lut1_I0_O)        0.124     0.495 r  xvga1/rgb[7]_i_113/O
                         net (fo=1, routed)           0.000     0.495    xvga1/mysolved_disp/sel0[0]
    SLICE_X51Y110        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.135 r  xvga1/rgb_reg[7]_i_68/O[3]
                         net (fo=157, routed)         1.896     3.031    mymanual30_40/address_y_shift[2]
    SLICE_X48Y133        LUT6 (Prop_lut6_I1_O)        0.306     3.337 r  mymanual30_40/rgb[7]_i_323/O
                         net (fo=1, routed)           0.806     4.143    mymanual30_40/rgb[7]_i_323_n_0
    SLICE_X47Y132        LUT6 (Prop_lut6_I2_O)        0.124     4.267 f  mymanual30_40/rgb[7]_i_147/O
                         net (fo=1, routed)           0.498     4.764    mymanual30_40/rgb[7]_i_147_n_0
    SLICE_X50Y132        LUT6 (Prop_lut6_I5_O)        0.124     4.888 r  mymanual30_40/rgb[7]_i_80/O
                         net (fo=1, routed)           0.615     5.504    mymanual30_40/rgb[7]_i_80_n_0
    SLICE_X54Y128        LUT6 (Prop_lut6_I0_O)        0.124     5.628 r  mymanual30_40/rgb[7]_i_57/O
                         net (fo=1, routed)           1.017     6.645    mymanual30_40/rgb[7]_i_57_n_0
    SLICE_X53Y117        LUT6 (Prop_lut6_I3_O)        0.124     6.769 r  mymanual30_40/rgb[7]_i_40/O
                         net (fo=4, routed)           1.775     8.544    mymanual30_40/rgb[7]_i_40_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.668 r  mymanual30_40/rgb[7]_i_28/O
                         net (fo=21, routed)          0.537     9.205    mymanual30_40/p_2_in[0]
    SLICE_X62Y86         LUT4 (Prop_lut4_I3_O)        0.124     9.329 r  mymanual30_40/rgb[11]_i_132/O
                         net (fo=1, routed)           0.000     9.329    mymanual30_40/rgb[11]_i_132_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.862 r  mymanual30_40/rgb_reg[11]_i_78/CO[3]
                         net (fo=1, routed)           0.000     9.862    mymanual30_40/rgb_reg[11]_i_78_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.081 r  mymanual30_40/rgb_reg[11]_i_76/O[0]
                         net (fo=3, routed)           0.872    10.952    xvga1/rgb_reg[11]_i_19_1[0]
    SLICE_X62Y84         LUT3 (Prop_lut3_I2_O)        0.295    11.247 r  xvga1/rgb[11]_i_46/O
                         net (fo=1, routed)           0.000    11.247    xvga1/rgb[11]_i_46_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.825 f  xvga1/rgb_reg[11]_i_19/O[2]
                         net (fo=1, routed)           0.621    12.446    xvga1/rgb_reg[11]_i_19_n_5
    SLICE_X64Y81         LUT6 (Prop_lut6_I5_O)        0.301    12.747 r  xvga1/rgb[10]_i_2/O
                         net (fo=1, routed)           0.298    13.046    xvga1/rgb[10]_i_2_n_0
    SLICE_X66Y81         LUT5 (Prop_lut5_I4_O)        0.124    13.170 r  xvga1/rgb[10]_i_1/O
                         net (fo=1, routed)           0.000    13.170    xvga1_n_260
    SLICE_X66Y81         FDRE                                         r  rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        1.502    13.866    clk_65mhz
    SLICE_X66Y81         FDRE                                         r  rgb_reg[10]/C
                         clock pessimism              0.480    14.347    
                         clock uncertainty           -0.130    14.217    
    SLICE_X66Y81         FDRE (Setup_fdre_C_D)        0.077    14.294    rgb_reg[10]
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                         -13.170    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.967ns  (logic 4.017ns (28.761%)  route 9.950ns (71.239%))
  Logic Levels:           15  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 13.866 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        1.609    -0.931    xvga1/clk_65mhz
    SLICE_X52Y103        FDRE                                         r  xvga1/vcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  xvga1/vcount_out_reg[4]/Q
                         net (fo=153, routed)         0.846     0.371    xvga1/vcount_out_reg[6]_0[0]
    SLICE_X51Y110        LUT1 (Prop_lut1_I0_O)        0.124     0.495 r  xvga1/rgb[7]_i_113/O
                         net (fo=1, routed)           0.000     0.495    xvga1/mysolved_disp/sel0[0]
    SLICE_X51Y110        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.135 r  xvga1/rgb_reg[7]_i_68/O[3]
                         net (fo=157, routed)         1.896     3.031    mymanual30_40/address_y_shift[2]
    SLICE_X48Y133        LUT6 (Prop_lut6_I1_O)        0.306     3.337 r  mymanual30_40/rgb[7]_i_323/O
                         net (fo=1, routed)           0.806     4.143    mymanual30_40/rgb[7]_i_323_n_0
    SLICE_X47Y132        LUT6 (Prop_lut6_I2_O)        0.124     4.267 f  mymanual30_40/rgb[7]_i_147/O
                         net (fo=1, routed)           0.498     4.764    mymanual30_40/rgb[7]_i_147_n_0
    SLICE_X50Y132        LUT6 (Prop_lut6_I5_O)        0.124     4.888 r  mymanual30_40/rgb[7]_i_80/O
                         net (fo=1, routed)           0.615     5.504    mymanual30_40/rgb[7]_i_80_n_0
    SLICE_X54Y128        LUT6 (Prop_lut6_I0_O)        0.124     5.628 r  mymanual30_40/rgb[7]_i_57/O
                         net (fo=1, routed)           1.017     6.645    mymanual30_40/rgb[7]_i_57_n_0
    SLICE_X53Y117        LUT6 (Prop_lut6_I3_O)        0.124     6.769 r  mymanual30_40/rgb[7]_i_40/O
                         net (fo=4, routed)           1.775     8.544    mymanual30_40/rgb[7]_i_40_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.668 r  mymanual30_40/rgb[7]_i_28/O
                         net (fo=21, routed)          0.526     9.194    mymanual30_40/p_2_in[0]
    SLICE_X62Y86         LUT4 (Prop_lut4_I3_O)        0.124     9.318 r  mymanual30_40/rgb[11]_i_133/O
                         net (fo=1, routed)           0.000     9.318    mymanual30_40/rgb[11]_i_133_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     9.745 r  mymanual30_40/rgb_reg[11]_i_78/O[1]
                         net (fo=3, routed)           0.821    10.566    xvga1/rgb_reg[11]_i_19_0[0]
    SLICE_X62Y83         LUT3 (Prop_lut3_I0_O)        0.306    10.872 r  xvga1/rgb[7]_i_23/O
                         net (fo=1, routed)           0.000    10.872    mymanual30_40/rgb[4]_i_2_0[0]
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.248 r  mymanual30_40/rgb_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.248    xvga1/rgb[8]_i_2_0[0]
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.467 f  xvga1/rgb_reg[11]_i_19/O[0]
                         net (fo=1, routed)           0.558    12.025    xvga1/rgb_reg[11]_i_19_n_7
    SLICE_X63Y81         LUT6 (Prop_lut6_I5_O)        0.295    12.320 r  xvga1/rgb[8]_i_2/O
                         net (fo=1, routed)           0.592    12.912    xvga1/rgb[8]_i_2_n_0
    SLICE_X66Y81         LUT5 (Prop_lut5_I4_O)        0.124    13.036 r  xvga1/rgb[8]_i_1/O
                         net (fo=1, routed)           0.000    13.036    xvga1_n_262
    SLICE_X66Y81         FDRE                                         r  rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        1.502    13.866    clk_65mhz
    SLICE_X66Y81         FDRE                                         r  rgb_reg[8]/C
                         clock pessimism              0.480    14.347    
                         clock uncertainty           -0.130    14.217    
    SLICE_X66Y81         FDRE (Setup_fdre_C_D)        0.079    14.296    rgb_reg[8]
  -------------------------------------------------------------------
                         required time                         14.296    
                         arrival time                         -13.036    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.815ns  (logic 3.989ns (28.874%)  route 9.826ns (71.126%))
  Logic Levels:           12  (CARRY4=2 LUT3=3 LUT4=1 LUT5=2 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 13.866 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        1.609    -0.931    xvga1/clk_65mhz
    SLICE_X52Y106        FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDRE (Prop_fdre_C_Q)         0.419    -0.512 r  xvga1/vcount_out_reg[5]/Q
                         net (fo=151, routed)         1.804     1.292    xvga1/vcount_out_reg[6]_0[1]
    SLICE_X69Y84         LUT3 (Prop_lut3_I1_O)        0.296     1.588 r  xvga1/rgb[3]_i_101/O
                         net (fo=40, routed)          1.359     2.947    mysolved_disp/rgb[3]_i_89_0
    SLICE_X83Y77         MUXF7 (Prop_muxf7_S_O)       0.276     3.223 r  mysolved_disp/rgb_reg[3]_i_144/O
                         net (fo=1, routed)           1.037     4.260    mysolved_disp/rgb_reg[3]_i_144_n_0
    SLICE_X80Y76         LUT3 (Prop_lut3_I1_O)        0.328     4.588 r  mysolved_disp/rgb[3]_i_91/O
                         net (fo=1, routed)           0.618     5.207    mysolved_disp/rgb[3]_i_91_n_0
    SLICE_X75Y77         LUT5 (Prop_lut5_I2_O)        0.331     5.538 r  mysolved_disp/rgb[3]_i_65/O
                         net (fo=1, routed)           0.643     6.181    mysolved_disp/rgb[3]_i_65_n_0
    SLICE_X75Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.305 r  mysolved_disp/rgb[3]_i_40/O
                         net (fo=10, routed)          1.050     7.355    mysolved_disp/three/rgb[3]_i_6
    SLICE_X67Y68         MUXF7 (Prop_muxf7_S_O)       0.276     7.631 r  mysolved_disp/three/rgb_reg[3]_i_14/O
                         net (fo=2, routed)           0.607     8.238    xvga1/rgb_reg[3]_i_2_1
    SLICE_X67Y72         LUT6 (Prop_lut6_I1_O)        0.299     8.537 r  xvga1/rgb[3]_i_6/O
                         net (fo=5, routed)           0.942     9.479    xvga1/rgb[3]_i_6_n_0
    SLICE_X66Y78         LUT3 (Prop_lut3_I1_O)        0.150     9.629 r  xvga1/rgb[11]_i_11/O
                         net (fo=4, routed)           1.012    10.641    xvga1/rgb[11]_i_11_n_0
    SLICE_X66Y77         LUT4 (Prop_lut4_I0_O)        0.328    10.969 r  xvga1/rgb[7]_i_7/O
                         net (fo=1, routed)           0.000    10.969    xvga1/rgb[7]_i_7_n_0
    SLICE_X66Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.502 r  xvga1/rgb_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.502    xvga1/rgb_reg[7]_i_2_n_0
    SLICE_X66Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.825 f  xvga1/rgb_reg[11]_i_4/O[1]
                         net (fo=1, routed)           0.753    12.578    xvga1/rgb_reg[11]_i_4_n_6
    SLICE_X66Y81         LUT5 (Prop_lut5_I2_O)        0.306    12.884 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    12.884    xvga1_n_261
    SLICE_X66Y81         FDRE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        1.502    13.866    clk_65mhz
    SLICE_X66Y81         FDRE                                         r  rgb_reg[9]/C
                         clock pessimism              0.480    14.347    
                         clock uncertainty           -0.130    14.217    
    SLICE_X66Y81         FDRE (Setup_fdre_C_D)        0.079    14.296    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         14.296    
                         arrival time                         -12.884    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.649ns  (logic 3.689ns (27.027%)  route 9.960ns (72.973%))
  Logic Levels:           14  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 13.865 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        1.609    -0.931    xvga1/clk_65mhz
    SLICE_X52Y103        FDRE                                         r  xvga1/vcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  xvga1/vcount_out_reg[4]/Q
                         net (fo=153, routed)         0.846     0.371    xvga1/vcount_out_reg[6]_0[0]
    SLICE_X51Y110        LUT1 (Prop_lut1_I0_O)        0.124     0.495 r  xvga1/rgb[7]_i_113/O
                         net (fo=1, routed)           0.000     0.495    xvga1/mysolved_disp/sel0[0]
    SLICE_X51Y110        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.135 r  xvga1/rgb_reg[7]_i_68/O[3]
                         net (fo=157, routed)         1.896     3.031    mymanual30_40/address_y_shift[2]
    SLICE_X48Y133        LUT6 (Prop_lut6_I1_O)        0.306     3.337 r  mymanual30_40/rgb[7]_i_323/O
                         net (fo=1, routed)           0.806     4.143    mymanual30_40/rgb[7]_i_323_n_0
    SLICE_X47Y132        LUT6 (Prop_lut6_I2_O)        0.124     4.267 f  mymanual30_40/rgb[7]_i_147/O
                         net (fo=1, routed)           0.498     4.764    mymanual30_40/rgb[7]_i_147_n_0
    SLICE_X50Y132        LUT6 (Prop_lut6_I5_O)        0.124     4.888 r  mymanual30_40/rgb[7]_i_80/O
                         net (fo=1, routed)           0.615     5.504    mymanual30_40/rgb[7]_i_80_n_0
    SLICE_X54Y128        LUT6 (Prop_lut6_I0_O)        0.124     5.628 r  mymanual30_40/rgb[7]_i_57/O
                         net (fo=1, routed)           1.017     6.645    mymanual30_40/rgb[7]_i_57_n_0
    SLICE_X53Y117        LUT6 (Prop_lut6_I3_O)        0.124     6.769 r  mymanual30_40/rgb[7]_i_40/O
                         net (fo=4, routed)           1.775     8.544    mymanual30_40/rgb[7]_i_40_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.668 r  mymanual30_40/rgb[7]_i_28/O
                         net (fo=21, routed)          0.526     9.194    mymanual30_40/p_2_in[0]
    SLICE_X62Y86         LUT4 (Prop_lut4_I3_O)        0.124     9.318 r  mymanual30_40/rgb[11]_i_133/O
                         net (fo=1, routed)           0.000     9.318    mymanual30_40/rgb[11]_i_133_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     9.745 r  mymanual30_40/rgb_reg[11]_i_78/O[1]
                         net (fo=3, routed)           0.821    10.566    xvga1/rgb_reg[11]_i_19_0[0]
    SLICE_X62Y83         LUT3 (Prop_lut3_I0_O)        0.306    10.872 r  xvga1/rgb[7]_i_23/O
                         net (fo=1, routed)           0.000    10.872    mymanual30_40/rgb[4]_i_2_0[0]
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    11.127 f  mymanual30_40/rgb_reg[7]_i_10/O[3]
                         net (fo=1, routed)           0.727    11.854    xvga1/rgb_reg[7]_0[3]
    SLICE_X64Y81         LUT6 (Prop_lut6_I5_O)        0.307    12.161 r  xvga1/rgb[7]_i_3/O
                         net (fo=1, routed)           0.433    12.594    xvga1/rgb[7]_i_3_n_0
    SLICE_X65Y80         LUT5 (Prop_lut5_I4_O)        0.124    12.718 r  xvga1/rgb[7]_i_1/O
                         net (fo=1, routed)           0.000    12.718    xvga1_n_263
    SLICE_X65Y80         FDRE                                         r  rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        1.501    13.865    clk_65mhz
    SLICE_X65Y80         FDRE                                         r  rgb_reg[7]/C
                         clock pessimism              0.480    14.346    
                         clock uncertainty           -0.130    14.216    
    SLICE_X65Y80         FDRE (Setup_fdre_C_D)        0.031    14.247    rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                         -12.718    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.556ns  (logic 3.706ns (27.339%)  route 9.850ns (72.661%))
  Logic Levels:           11  (CARRY4=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 13.865 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        1.609    -0.931    xvga1/clk_65mhz
    SLICE_X52Y106        FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDRE (Prop_fdre_C_Q)         0.419    -0.512 r  xvga1/vcount_out_reg[5]/Q
                         net (fo=151, routed)         1.804     1.292    xvga1/vcount_out_reg[6]_0[1]
    SLICE_X69Y84         LUT3 (Prop_lut3_I1_O)        0.296     1.588 r  xvga1/rgb[3]_i_101/O
                         net (fo=40, routed)          1.359     2.947    mysolved_disp/rgb[3]_i_89_0
    SLICE_X83Y77         MUXF7 (Prop_muxf7_S_O)       0.276     3.223 r  mysolved_disp/rgb_reg[3]_i_144/O
                         net (fo=1, routed)           1.037     4.260    mysolved_disp/rgb_reg[3]_i_144_n_0
    SLICE_X80Y76         LUT3 (Prop_lut3_I1_O)        0.328     4.588 r  mysolved_disp/rgb[3]_i_91/O
                         net (fo=1, routed)           0.618     5.207    mysolved_disp/rgb[3]_i_91_n_0
    SLICE_X75Y77         LUT5 (Prop_lut5_I2_O)        0.331     5.538 r  mysolved_disp/rgb[3]_i_65/O
                         net (fo=1, routed)           0.643     6.181    mysolved_disp/rgb[3]_i_65_n_0
    SLICE_X75Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.305 r  mysolved_disp/rgb[3]_i_40/O
                         net (fo=10, routed)          1.050     7.355    mysolved_disp/three/rgb[3]_i_6
    SLICE_X67Y68         MUXF7 (Prop_muxf7_S_O)       0.276     7.631 r  mysolved_disp/three/rgb_reg[3]_i_14/O
                         net (fo=2, routed)           0.607     8.238    xvga1/rgb_reg[3]_i_2_1
    SLICE_X67Y72         LUT6 (Prop_lut6_I1_O)        0.299     8.537 r  xvga1/rgb[3]_i_6/O
                         net (fo=5, routed)           0.942     9.479    xvga1/rgb[3]_i_6_n_0
    SLICE_X66Y78         LUT3 (Prop_lut3_I1_O)        0.150     9.629 r  xvga1/rgb[11]_i_11/O
                         net (fo=4, routed)           1.012    10.641    xvga1/rgb[11]_i_11_n_0
    SLICE_X66Y77         LUT4 (Prop_lut4_I0_O)        0.328    10.969 r  xvga1/rgb[7]_i_7/O
                         net (fo=1, routed)           0.000    10.969    xvga1/rgb[7]_i_7_n_0
    SLICE_X66Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.547 f  xvga1/rgb_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.776    12.324    xvga1/rgb_reg[7]_i_2_n_5
    SLICE_X66Y80         LUT5 (Prop_lut5_I2_O)        0.301    12.625 r  xvga1/rgb[6]_i_1/O
                         net (fo=1, routed)           0.000    12.625    xvga1_n_264
    SLICE_X66Y80         FDRE                                         r  rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        1.501    13.865    clk_65mhz
    SLICE_X66Y80         FDRE                                         r  rgb_reg[6]/C
                         clock pessimism              0.480    14.346    
                         clock uncertainty           -0.130    14.216    
    SLICE_X66Y80         FDRE (Setup_fdre_C_D)        0.079    14.295    rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                         -12.625    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.987ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.241ns  (logic 3.852ns (29.092%)  route 9.389ns (70.908%))
  Logic Levels:           12  (CARRY4=2 LUT3=3 LUT4=1 LUT5=2 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 13.865 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        1.609    -0.931    xvga1/clk_65mhz
    SLICE_X52Y106        FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDRE (Prop_fdre_C_Q)         0.419    -0.512 r  xvga1/vcount_out_reg[5]/Q
                         net (fo=151, routed)         1.804     1.292    xvga1/vcount_out_reg[6]_0[1]
    SLICE_X69Y84         LUT3 (Prop_lut3_I1_O)        0.296     1.588 r  xvga1/rgb[3]_i_101/O
                         net (fo=40, routed)          1.359     2.947    mysolved_disp/rgb[3]_i_89_0
    SLICE_X83Y77         MUXF7 (Prop_muxf7_S_O)       0.276     3.223 r  mysolved_disp/rgb_reg[3]_i_144/O
                         net (fo=1, routed)           1.037     4.260    mysolved_disp/rgb_reg[3]_i_144_n_0
    SLICE_X80Y76         LUT3 (Prop_lut3_I1_O)        0.328     4.588 r  mysolved_disp/rgb[3]_i_91/O
                         net (fo=1, routed)           0.618     5.207    mysolved_disp/rgb[3]_i_91_n_0
    SLICE_X75Y77         LUT5 (Prop_lut5_I2_O)        0.331     5.538 r  mysolved_disp/rgb[3]_i_65/O
                         net (fo=1, routed)           0.643     6.181    mysolved_disp/rgb[3]_i_65_n_0
    SLICE_X75Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.305 r  mysolved_disp/rgb[3]_i_40/O
                         net (fo=10, routed)          1.166     7.471    mysolved_disp/three/rgb[3]_i_6
    SLICE_X66Y69         MUXF7 (Prop_muxf7_S_O)       0.292     7.763 r  mysolved_disp/three/rgb_reg[11]_i_65/O
                         net (fo=2, routed)           0.468     8.231    xvga1/rgb[11]_i_14_1
    SLICE_X66Y72         LUT6 (Prop_lut6_I1_O)        0.297     8.528 r  xvga1/rgb[11]_i_28/O
                         net (fo=4, routed)           0.973     9.502    xvga1/rgb[11]_i_28_n_0
    SLICE_X66Y77         LUT3 (Prop_lut3_I1_O)        0.153     9.655 r  xvga1/rgb[7]_i_4/O
                         net (fo=5, routed)           0.715    10.370    xvga1/rgb[7]_i_4_n_0
    SLICE_X66Y76         LUT4 (Prop_lut4_I0_O)        0.331    10.701 r  xvga1/rgb[3]_i_7/O
                         net (fo=1, routed)           0.000    10.701    xvga1/rgb[3]_i_7_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.077 r  xvga1/rgb_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.077    xvga1/rgb_reg[3]_i_2_n_0
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.400 f  xvga1/rgb_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.604    12.003    xvga1/rgb_reg[7]_i_2_n_6
    SLICE_X66Y79         LUT5 (Prop_lut5_I2_O)        0.306    12.309 r  xvga1/rgb[5]_i_1/O
                         net (fo=1, routed)           0.000    12.309    xvga1_n_265
    SLICE_X66Y79         FDRE                                         r  rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        1.501    13.865    clk_65mhz
    SLICE_X66Y79         FDRE                                         r  rgb_reg[5]/C
                         clock pessimism              0.480    14.346    
                         clock uncertainty           -0.130    14.216    
    SLICE_X66Y79         FDRE (Setup_fdre_C_D)        0.081    14.297    rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         14.297    
                         arrival time                         -12.309    
  -------------------------------------------------------------------
                         slack                                  1.987    

Slack (MET) :             2.255ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.971ns  (logic 3.737ns (28.811%)  route 9.234ns (71.189%))
  Logic Levels:           12  (CARRY4=2 LUT3=3 LUT4=1 LUT5=2 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 13.865 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        1.609    -0.931    xvga1/clk_65mhz
    SLICE_X52Y106        FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDRE (Prop_fdre_C_Q)         0.419    -0.512 r  xvga1/vcount_out_reg[5]/Q
                         net (fo=151, routed)         1.804     1.292    xvga1/vcount_out_reg[6]_0[1]
    SLICE_X69Y84         LUT3 (Prop_lut3_I1_O)        0.296     1.588 r  xvga1/rgb[3]_i_101/O
                         net (fo=40, routed)          1.359     2.947    mysolved_disp/rgb[3]_i_89_0
    SLICE_X83Y77         MUXF7 (Prop_muxf7_S_O)       0.276     3.223 r  mysolved_disp/rgb_reg[3]_i_144/O
                         net (fo=1, routed)           1.037     4.260    mysolved_disp/rgb_reg[3]_i_144_n_0
    SLICE_X80Y76         LUT3 (Prop_lut3_I1_O)        0.328     4.588 r  mysolved_disp/rgb[3]_i_91/O
                         net (fo=1, routed)           0.618     5.207    mysolved_disp/rgb[3]_i_91_n_0
    SLICE_X75Y77         LUT5 (Prop_lut5_I2_O)        0.331     5.538 r  mysolved_disp/rgb[3]_i_65/O
                         net (fo=1, routed)           0.643     6.181    mysolved_disp/rgb[3]_i_65_n_0
    SLICE_X75Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.305 r  mysolved_disp/rgb[3]_i_40/O
                         net (fo=10, routed)          1.166     7.471    mysolved_disp/three/rgb[3]_i_6
    SLICE_X66Y69         MUXF7 (Prop_muxf7_S_O)       0.292     7.763 r  mysolved_disp/three/rgb_reg[11]_i_65/O
                         net (fo=2, routed)           0.468     8.231    xvga1/rgb[11]_i_14_1
    SLICE_X66Y72         LUT6 (Prop_lut6_I1_O)        0.297     8.528 r  xvga1/rgb[11]_i_28/O
                         net (fo=4, routed)           0.973     9.502    xvga1/rgb[11]_i_28_n_0
    SLICE_X66Y77         LUT3 (Prop_lut3_I1_O)        0.153     9.655 r  xvga1/rgb[7]_i_4/O
                         net (fo=5, routed)           0.715    10.370    xvga1/rgb[7]_i_4_n_0
    SLICE_X66Y76         LUT4 (Prop_lut4_I0_O)        0.331    10.701 r  xvga1/rgb[3]_i_7/O
                         net (fo=1, routed)           0.000    10.701    xvga1/rgb[3]_i_7_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.077 r  xvga1/rgb_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.077    xvga1/rgb_reg[3]_i_2_n_0
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.296 f  xvga1/rgb_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.449    11.744    xvga1/rgb_reg[7]_i_2_n_7
    SLICE_X66Y80         LUT5 (Prop_lut5_I2_O)        0.295    12.039 r  xvga1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    12.039    xvga1_n_266
    SLICE_X66Y80         FDRE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        1.501    13.865    clk_65mhz
    SLICE_X66Y80         FDRE                                         r  rgb_reg[4]/C
                         clock pessimism              0.480    14.346    
                         clock uncertainty           -0.130    14.216    
    SLICE_X66Y80         FDRE (Setup_fdre_C_D)        0.079    14.295    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                         -12.039    
  -------------------------------------------------------------------
                         slack                                  2.255    

Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.781ns  (logic 3.409ns (26.673%)  route 9.372ns (73.327%))
  Logic Levels:           11  (CARRY4=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 13.864 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        1.609    -0.931    xvga1/clk_65mhz
    SLICE_X52Y106        FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDRE (Prop_fdre_C_Q)         0.419    -0.512 r  xvga1/vcount_out_reg[5]/Q
                         net (fo=151, routed)         1.804     1.292    xvga1/vcount_out_reg[6]_0[1]
    SLICE_X69Y84         LUT3 (Prop_lut3_I1_O)        0.296     1.588 r  xvga1/rgb[3]_i_101/O
                         net (fo=40, routed)          1.359     2.947    mysolved_disp/rgb[3]_i_89_0
    SLICE_X83Y77         MUXF7 (Prop_muxf7_S_O)       0.276     3.223 r  mysolved_disp/rgb_reg[3]_i_144/O
                         net (fo=1, routed)           1.037     4.260    mysolved_disp/rgb_reg[3]_i_144_n_0
    SLICE_X80Y76         LUT3 (Prop_lut3_I1_O)        0.328     4.588 r  mysolved_disp/rgb[3]_i_91/O
                         net (fo=1, routed)           0.618     5.207    mysolved_disp/rgb[3]_i_91_n_0
    SLICE_X75Y77         LUT5 (Prop_lut5_I2_O)        0.331     5.538 r  mysolved_disp/rgb[3]_i_65/O
                         net (fo=1, routed)           0.643     6.181    mysolved_disp/rgb[3]_i_65_n_0
    SLICE_X75Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.305 r  mysolved_disp/rgb[3]_i_40/O
                         net (fo=10, routed)          1.166     7.471    mysolved_disp/three/rgb[3]_i_6
    SLICE_X66Y69         MUXF7 (Prop_muxf7_S_O)       0.292     7.763 r  mysolved_disp/three/rgb_reg[11]_i_65/O
                         net (fo=2, routed)           0.468     8.231    xvga1/rgb[11]_i_14_1
    SLICE_X66Y72         LUT6 (Prop_lut6_I1_O)        0.297     8.528 r  xvga1/rgb[11]_i_28/O
                         net (fo=4, routed)           0.973     9.502    xvga1/rgb[11]_i_28_n_0
    SLICE_X66Y77         LUT3 (Prop_lut3_I1_O)        0.153     9.655 r  xvga1/rgb[7]_i_4/O
                         net (fo=5, routed)           0.715    10.370    xvga1/rgb[7]_i_4_n_0
    SLICE_X66Y76         LUT4 (Prop_lut4_I0_O)        0.331    10.701 r  xvga1/rgb[3]_i_7/O
                         net (fo=1, routed)           0.000    10.701    xvga1/rgb[3]_i_7_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    10.956 f  xvga1/rgb_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.587    11.543    xvga1/rgb_reg[3]_i_2_n_4
    SLICE_X67Y78         LUT5 (Prop_lut5_I2_O)        0.307    11.850 r  xvga1/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    11.850    xvga1_n_267
    SLICE_X67Y78         FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        1.500    13.864    clk_65mhz
    SLICE_X67Y78         FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.480    14.345    
                         clock uncertainty           -0.130    14.215    
    SLICE_X67Y78         FDRE (Setup_fdre_C_D)        0.029    14.244    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         14.244    
                         arrival time                         -11.850    
  -------------------------------------------------------------------
                         slack                                  2.394    

Slack (MET) :             2.612ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.687ns  (logic 4.353ns (34.311%)  route 8.334ns (65.689%))
  Logic Levels:           15  (CARRY4=3 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 13.866 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        1.617    -0.923    xvga1/clk_65mhz
    SLICE_X58Y79         FDRE                                         r  xvga1/hcount_out_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.405 f  xvga1/hcount_out_reg[4]_rep__1/Q
                         net (fo=85, routed)          0.696     0.291    xvga1/hcount_out_reg[4]_rep__1_0
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.415 r  xvga1/image_addr__0_carry_i_2/O
                         net (fo=1, routed)           0.000     0.415    mymanual10x10/one/rgb[11]_i_367_0[0]
    SLICE_X57Y82         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.055 r  mymanual10x10/one/image_addr__0_carry/O[3]
                         net (fo=42, routed)          1.264     2.319    mymanual10x10/one/address_x_shift[2]
    SLICE_X64Y85         MUXF7 (Prop_muxf7_S_O)       0.478     2.797 r  mymanual10x10/one/rgb_reg[11]_i_613/O
                         net (fo=1, routed)           0.000     2.797    mymanual10x10/one/rgb_reg[11]_i_613_n_0
    SLICE_X64Y85         MUXF8 (Prop_muxf8_I0_O)      0.104     2.901 r  mymanual10x10/one/rgb_reg[11]_i_552/O
                         net (fo=1, routed)           0.577     3.478    mymanual10x10/one/rgb_reg[11]_i_552_n_0
    SLICE_X63Y84         LUT6 (Prop_lut6_I1_O)        0.316     3.794 r  mymanual10x10/one/rgb[11]_i_468/O
                         net (fo=1, routed)           0.702     4.495    mymanual10x10/one/rgb[11]_i_468_n_0
    SLICE_X57Y81         LUT6 (Prop_lut6_I5_O)        0.124     4.619 r  mymanual10x10/one/rgb[11]_i_355/O
                         net (fo=12, routed)          0.997     5.617    mymanual10x10/one/rgb[11]_i_355_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I2_O)        0.124     5.741 f  mymanual10x10/one/rgb[11]_i_244/O
                         net (fo=1, routed)           0.734     6.475    mymanual10x10/one/rgb[11]_i_244_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I2_O)        0.124     6.599 r  mymanual10x10/one/rgb[11]_i_168/O
                         net (fo=6, routed)           1.163     7.762    mymanual10x10/one/p_4_in[8]
    SLICE_X62Y78         LUT2 (Prop_lut2_I0_O)        0.124     7.886 r  mymanual10x10/one/rgb[7]_i_39/O
                         net (fo=1, routed)           0.000     7.886    mymanual10x10/one/rgb[7]_i_39_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.138 r  mymanual10x10/one/rgb_reg[7]_i_27/O[0]
                         net (fo=2, routed)           0.738     8.875    mymanual10x10/three/rgb_reg[3]_i_11_0[0]
    SLICE_X63Y77         LUT3 (Prop_lut3_I1_O)        0.295     9.170 r  mymanual10x10/three/rgb[3]_i_23/O
                         net (fo=2, routed)           0.418     9.588    mymanual10x10/three/rgb[3]_i_23_n_0
    SLICE_X63Y78         LUT4 (Prop_lut4_I3_O)        0.124     9.712 r  mymanual10x10/three/rgb[3]_i_26/O
                         net (fo=1, routed)           0.000     9.712    mymanual10x10/three/rgb[3]_i_26_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.292 f  mymanual10x10/three/rgb_reg[3]_i_11/O[2]
                         net (fo=1, routed)           0.587    10.879    xvga1/rgb_reg[3]_0[2]
    SLICE_X64Y81         LUT6 (Prop_lut6_I2_O)        0.302    11.181 r  xvga1/rgb[2]_i_2/O
                         net (fo=1, routed)           0.459    11.640    xvga1/rgb[2]_i_2_n_0
    SLICE_X66Y81         LUT5 (Prop_lut5_I4_O)        0.124    11.764 r  xvga1/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000    11.764    xvga1_n_268
    SLICE_X66Y81         FDRE                                         r  rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        1.502    13.866    clk_65mhz
    SLICE_X66Y81         FDRE                                         r  rgb_reg[2]/C
                         clock pessimism              0.559    14.426    
                         clock uncertainty           -0.130    14.296    
    SLICE_X66Y81         FDRE (Setup_fdre_C_D)        0.081    14.377    rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         14.377    
                         arrival time                         -11.764    
  -------------------------------------------------------------------
                         slack                                  2.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 my_top_level_solver/my_iterative_solver/row2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_top_level_solver/my_translator/row2_collect_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.140%)  route 0.210ns (59.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        0.559    -0.605    my_top_level_solver/my_iterative_solver/clk_65mhz
    SLICE_X51Y106        FDRE                                         r  my_top_level_solver/my_iterative_solver/row2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  my_top_level_solver/my_iterative_solver/row2_reg[14]/Q
                         net (fo=1, routed)           0.210    -0.254    my_top_level_solver/my_translator/row2_collect_reg[19]_0[14]
    SLICE_X52Y107        FDRE                                         r  my_top_level_solver/my_translator/row2_collect_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        0.826    -0.846    my_top_level_solver/my_translator/clk_65mhz
    SLICE_X52Y107        FDRE                                         r  my_top_level_solver/my_translator/row2_collect_reg[14]/C
                         clock pessimism              0.504    -0.342    
    SLICE_X52Y107        FDRE (Hold_fdre_C_D)         0.072    -0.270    my_top_level_solver/my_translator/row2_collect_reg[14]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 my_top_level_solver/my_translator/row9_assign_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_top_level_solver/my_translator/row9_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.608%)  route 0.215ns (60.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        0.559    -0.605    my_top_level_solver/my_translator/clk_65mhz
    SLICE_X51Y104        FDRE                                         r  my_top_level_solver/my_translator/row9_assign_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  my_top_level_solver/my_translator/row9_assign_reg[7]/Q
                         net (fo=1, routed)           0.215    -0.249    my_top_level_solver/my_translator/row9_assign[7]
    SLICE_X56Y103        FDRE                                         r  my_top_level_solver/my_translator/row9_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        0.829    -0.844    my_top_level_solver/my_translator/clk_65mhz
    SLICE_X56Y103        FDRE                                         r  my_top_level_solver/my_translator/row9_out_reg[7]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X56Y103        FDRE (Hold_fdre_C_D)         0.064    -0.276    my_top_level_solver/my_translator/row9_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 my_top_level_solver/my_translator/row7_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_top_level_solver/row7_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.000%)  route 0.200ns (55.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        0.565    -0.599    my_top_level_solver/my_translator/clk_65mhz
    SLICE_X54Y99         FDRE                                         r  my_top_level_solver/my_translator/row7_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  my_top_level_solver/my_translator/row7_out_reg[9]/Q
                         net (fo=1, routed)           0.200    -0.235    my_top_level_solver/my_translator_n_63
    SLICE_X55Y100        FDRE                                         r  my_top_level_solver/row7_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        0.828    -0.844    my_top_level_solver/clk_65mhz
    SLICE_X55Y100        FDRE                                         r  my_top_level_solver/row7_out_reg[9]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.070    -0.265    my_top_level_solver/row7_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 my_top_level_solver/my_iterative_solver/row2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_top_level_solver/my_translator/row2_collect_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.505%)  route 0.213ns (56.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        0.559    -0.605    my_top_level_solver/my_iterative_solver/clk_65mhz
    SLICE_X50Y106        FDRE                                         r  my_top_level_solver/my_iterative_solver/row2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  my_top_level_solver/my_iterative_solver/row2_reg[6]/Q
                         net (fo=1, routed)           0.213    -0.228    my_top_level_solver/my_translator/row2_collect_reg[19]_0[6]
    SLICE_X52Y107        FDRE                                         r  my_top_level_solver/my_translator/row2_collect_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        0.826    -0.846    my_top_level_solver/my_translator/clk_65mhz
    SLICE_X52Y107        FDRE                                         r  my_top_level_solver/my_translator/row2_collect_reg[6]/C
                         clock pessimism              0.504    -0.342    
    SLICE_X52Y107        FDRE (Hold_fdre_C_D)         0.076    -0.266    my_top_level_solver/my_translator/row2_collect_reg[6]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 my_top_level_solver/my_iterative_solver/row4_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_top_level_solver/my_translator/row4_collect_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.919%)  route 0.227ns (58.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        0.566    -0.598    my_top_level_solver/my_iterative_solver/clk_65mhz
    SLICE_X50Y99         FDRE                                         r  my_top_level_solver/my_iterative_solver/row4_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  my_top_level_solver/my_iterative_solver/row4_reg[18]/Q
                         net (fo=1, routed)           0.227    -0.207    my_top_level_solver/my_translator/row4_collect_reg[19]_0[18]
    SLICE_X50Y102        FDRE                                         r  my_top_level_solver/my_translator/row4_collect_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        0.830    -0.843    my_top_level_solver/my_translator/clk_65mhz
    SLICE_X50Y102        FDRE                                         r  my_top_level_solver/my_translator/row4_collect_reg[18]/C
                         clock pessimism              0.509    -0.334    
    SLICE_X50Y102        FDRE (Hold_fdre_C_D)         0.063    -0.271    my_top_level_solver/my_translator/row4_collect_reg[18]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 my_top_level_solver/my_assignments_registry/address_input_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_top_level_solver/my_assignments_registry/my_assignment_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.389%)  route 0.170ns (54.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        0.598    -0.566    my_top_level_solver/my_assignments_registry/clk_65mhz
    SLICE_X81Y86         FDRE                                         r  my_top_level_solver/my_assignments_registry/address_input_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  my_top_level_solver/my_assignments_registry/address_input_reg[5]/Q
                         net (fo=3, routed)           0.170    -0.256    my_top_level_solver/my_assignments_registry/my_assignment_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X3Y34         RAMB18E1                                     r  my_top_level_solver/my_assignments_registry/my_assignment_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        0.914    -0.759    my_top_level_solver/my_assignments_registry/my_assignment_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y34         RAMB18E1                                     r  my_top_level_solver/my_assignments_registry/my_assignment_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.253    -0.506    
    RAMB18_X3Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.323    my_top_level_solver/my_assignments_registry/my_assignment_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 my_top_level_solver/my_assignments_registry/address_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_top_level_solver/my_assignments_registry/my_assignment_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.367%)  route 0.170ns (54.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        0.598    -0.566    my_top_level_solver/my_assignments_registry/clk_65mhz
    SLICE_X81Y85         FDRE                                         r  my_top_level_solver/my_assignments_registry/address_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  my_top_level_solver/my_assignments_registry/address_input_reg[2]/Q
                         net (fo=3, routed)           0.170    -0.255    my_top_level_solver/my_assignments_registry/my_assignment_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X3Y34         RAMB18E1                                     r  my_top_level_solver/my_assignments_registry/my_assignment_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        0.914    -0.759    my_top_level_solver/my_assignments_registry/my_assignment_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y34         RAMB18E1                                     r  my_top_level_solver/my_assignments_registry/my_assignment_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.253    -0.506    
    RAMB18_X3Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.323    my_top_level_solver/my_assignments_registry/my_assignment_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 my_top_level_solver/my_assignments_registry/address_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_top_level_solver/my_assignments_registry/my_assignment_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.596%)  route 0.168ns (54.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        0.598    -0.566    my_top_level_solver/my_assignments_registry/clk_65mhz
    SLICE_X81Y85         FDRE                                         r  my_top_level_solver/my_assignments_registry/address_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  my_top_level_solver/my_assignments_registry/address_input_reg[2]/Q
                         net (fo=3, routed)           0.168    -0.257    my_top_level_solver/my_assignments_registry/my_assignment_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X3Y34         RAMB18E1                                     r  my_top_level_solver/my_assignments_registry/my_assignment_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        0.911    -0.762    my_top_level_solver/my_assignments_registry/my_assignment_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y34         RAMB18E1                                     r  my_top_level_solver/my_assignments_registry/my_assignment_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.253    -0.509    
    RAMB18_X3Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.326    my_top_level_solver/my_assignments_registry/my_assignment_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 my_top_level_solver/my_iterative_solver/solution_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_top_level_solver/start_in_translator_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.510%)  route 0.241ns (56.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        0.566    -0.598    my_top_level_solver/my_iterative_solver/clk_65mhz
    SLICE_X51Y97         FDRE                                         r  my_top_level_solver/my_iterative_solver/solution_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  my_top_level_solver/my_iterative_solver/solution_out_reg/Q
                         net (fo=3, routed)           0.241    -0.216    my_top_level_solver/my_assignments_registry/nonogram_solver_done
    SLICE_X52Y99         LUT6 (Prop_lut6_I3_O)        0.045    -0.171 r  my_top_level_solver/my_assignments_registry/start_in_translator_i_1/O
                         net (fo=1, routed)           0.000    -0.171    my_top_level_solver/my_assignments_registry_n_6
    SLICE_X52Y99         FDRE                                         r  my_top_level_solver/start_in_translator_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        0.835    -0.838    my_top_level_solver/clk_65mhz
    SLICE_X52Y99         FDRE                                         r  my_top_level_solver/start_in_translator_reg/C
                         clock pessimism              0.504    -0.334    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.092    -0.242    my_top_level_solver/start_in_translator_reg
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 my_top_level_solver/my_iterative_solver/allowable_result_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_top_level_solver/my_iterative_solver/can_do_reg[8][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.611%)  route 0.272ns (59.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        0.569    -0.595    my_top_level_solver/my_iterative_solver/clk_65mhz
    SLICE_X40Y98         FDRE                                         r  my_top_level_solver/my_iterative_solver/allowable_result_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  my_top_level_solver/my_iterative_solver/allowable_result_reg[13]/Q
                         net (fo=11, routed)          0.272    -0.182    my_top_level_solver/my_iterative_solver/allowable_result_reg_n_0_[13]
    SLICE_X38Y101        LUT5 (Prop_lut5_I0_O)        0.045    -0.137 r  my_top_level_solver/my_iterative_solver/can_do[8][13]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    my_top_level_solver/my_iterative_solver/can_do[8][13]_i_1_n_0
    SLICE_X38Y101        FDRE                                         r  my_top_level_solver/my_iterative_solver/can_do_reg[8][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4962, routed)        0.835    -0.838    my_top_level_solver/my_iterative_solver/clk_65mhz
    SLICE_X38Y101        FDRE                                         r  my_top_level_solver/my_iterative_solver/can_do_reg[8][13]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X38Y101        FDRE (Hold_fdre_C_D)         0.120    -0.209    my_top_level_solver/my_iterative_solver/can_do_reg[8][13]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y31     mymanual10x10/one/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y31     mymanual10x10/one/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y24     mysolved_disp/eight/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y24     mysolved_disp/eight/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y29     mymanual10x10/three/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y29     mymanual10x10/three/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y27     mysolved_disp/five/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y27     mysolved_disp/five/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y30     mymanual10x10/two/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y30     mymanual10x10/two/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X38Y96     my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_0_127_13_13/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X38Y96     my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_0_127_13_13/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X38Y96     my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_0_127_13_13/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X38Y96     my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_0_127_13_13/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X66Y94     my_top_level_solver/my_iterative_solver/my_generate_rows/basic_row_storage_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X66Y94     my_top_level_solver/my_iterative_solver/my_generate_rows/basic_row_storage_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X66Y94     my_top_level_solver/my_iterative_solver/my_generate_rows/basic_row_storage_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X66Y94     my_top_level_solver/my_iterative_solver/my_generate_rows/basic_row_storage_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X66Y96     my_top_level_solver/my_iterative_solver/my_generate_rows/basic_row_storage_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X66Y96     my_top_level_solver/my_iterative_solver/my_generate_rows/basic_row_storage_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X42Y81     my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_0_127_12_12/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X42Y81     my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_0_127_12_12/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X42Y81     my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_0_127_12_12/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X42Y81     my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_0_127_12_12/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X46Y82     my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_0_127_17_17/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X46Y82     my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_0_127_17_17/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X46Y82     my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_0_127_17_17/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X46Y82     my_top_level_solver/my_iterative_solver/fake_col_permutation_collector_reg_0_127_17_17/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X50Y90     my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_0_127_17_17/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         7.692       6.442      SLICE_X50Y90     my_top_level_solver/my_iterative_solver/fake_row_permutation_collector_reg_0_127_17_17/DP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



