{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529660998128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529660998129 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 22 12:49:57 2018 " "Processing started: Fri Jun 22 12:49:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529660998129 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529660998129 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Top -c VGA_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Top -c VGA_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529660998130 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1529660998381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Top.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_Top.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Top " "Found entity 1: VGA_Top" {  } { { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529660998472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529660998472 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 VGA_Freq_Div.v(9) " "Verilog HDL Expression warning at VGA_Freq_Div.v(9): truncated literal to match 16 bits" {  } { { "VGA_Freq_Div.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Freq_Div.v" 9 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1529660998473 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 VGA_Freq_Div.v(10) " "Verilog HDL Expression warning at VGA_Freq_Div.v(10): truncated literal to match 16 bits" {  } { { "VGA_Freq_Div.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Freq_Div.v" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1529660998473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Freq_Div.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_Freq_Div.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Freq_Div " "Found entity 1: VGA_Freq_Div" {  } { { "VGA_Freq_Div.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Freq_Div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529660998474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529660998474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file Testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.v" "" { Text "/home/student/scoalafpga/VGA/Testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529660998474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529660998474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Sync_Calc.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_Sync_Calc.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Sync_Calc " "Found entity 1: VGA_Sync_Calc" {  } { { "VGA_Sync_Calc.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Sync_Calc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529660998475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529660998475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Colour_Mem.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_Colour_Mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Colour_Mem " "Found entity 1: VGA_Colour_Mem" {  } { { "VGA_Colour_Mem.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Colour_Mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529660998475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529660998475 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Top " "Elaborating entity \"VGA_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1529660998542 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sq_a VGA_Top.v(42) " "Verilog HDL or VHDL warning at VGA_Top.v(42): object \"sq_a\" assigned a value but never read" {  } { { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1529660998544 "|VGA_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sq_b VGA_Top.v(42) " "Verilog HDL or VHDL warning at VGA_Top.v(42): object \"sq_b\" assigned a value but never read" {  } { { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1529660998544 "|VGA_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sq_c VGA_Top.v(42) " "Verilog HDL or VHDL warning at VGA_Top.v(42): object \"sq_c\" assigned a value but never read" {  } { { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1529660998544 "|VGA_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sq_d VGA_Top.v(42) " "Verilog HDL or VHDL warning at VGA_Top.v(42): object \"sq_d\" assigned a value but never read" {  } { { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1529660998544 "|VGA_Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Top.v(44) " "Verilog HDL assignment warning at VGA_Top.v(44): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529660998545 "|VGA_Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Top.v(45) " "Verilog HDL assignment warning at VGA_Top.v(45): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529660998545 "|VGA_Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Top.v(46) " "Verilog HDL assignment warning at VGA_Top.v(46): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529660998545 "|VGA_Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Top.v(47) " "Verilog HDL assignment warning at VGA_Top.v(47): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529660998545 "|VGA_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Freq_Div VGA_Freq_Div:DUT1 " "Elaborating entity \"VGA_Freq_Div\" for hierarchy \"VGA_Freq_Div:DUT1\"" {  } { { "VGA_Top.v" "DUT1" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529660998561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Sync_Calc VGA_Sync_Calc:DUT2 " "Elaborating entity \"VGA_Sync_Calc\" for hierarchy \"VGA_Sync_Calc:DUT2\"" {  } { { "VGA_Top.v" "DUT2" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529660998564 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGA_Sync_Calc.v(25) " "Verilog HDL assignment warning at VGA_Sync_Calc.v(25): truncated value with size 32 to match size of target (12)" {  } { { "VGA_Sync_Calc.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Sync_Calc.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529660998565 "|VGA_Top|VGA_Sync_Calc:DUT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGA_Sync_Calc.v(29) " "Verilog HDL assignment warning at VGA_Sync_Calc.v(29): truncated value with size 32 to match size of target (12)" {  } { { "VGA_Sync_Calc.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Sync_Calc.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529660998565 "|VGA_Top|VGA_Sync_Calc:DUT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Sync_Calc.v(30) " "Verilog HDL assignment warning at VGA_Sync_Calc.v(30): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Sync_Calc.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Sync_Calc.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529660998565 "|VGA_Top|VGA_Sync_Calc:DUT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Sync_Calc.v(31) " "Verilog HDL assignment warning at VGA_Sync_Calc.v(31): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Sync_Calc.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Sync_Calc.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529660998565 "|VGA_Top|VGA_Sync_Calc:DUT2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Go\[0\] GND " "Pin \"Go\[0\]\" is stuck at GND" {  } { { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529660998969 "|VGA_Top|Go[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Go\[1\] GND " "Pin \"Go\[1\]\" is stuck at GND" {  } { { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529660998969 "|VGA_Top|Go[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Go\[2\] GND " "Pin \"Go\[2\]\" is stuck at GND" {  } { { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529660998969 "|VGA_Top|Go[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Go\[3\] GND " "Pin \"Go\[3\]\" is stuck at GND" {  } { { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529660998969 "|VGA_Top|Go[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bo\[0\] GND " "Pin \"Bo\[0\]\" is stuck at GND" {  } { { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529660998969 "|VGA_Top|Bo[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bo\[1\] GND " "Pin \"Bo\[1\]\" is stuck at GND" {  } { { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529660998969 "|VGA_Top|Bo[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bo\[2\] GND " "Pin \"Bo\[2\]\" is stuck at GND" {  } { { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529660998969 "|VGA_Top|Bo[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bo\[3\] GND " "Pin \"Bo\[3\]\" is stuck at GND" {  } { { "VGA_Top.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1529660998969 "|VGA_Top|Bo[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1529660998969 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1529660999244 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529660999244 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "75 " "Implemented 75 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1529660999311 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1529660999311 ""} { "Info" "ICUT_CUT_TM_LCELLS" "57 " "Implemented 57 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1529660999311 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1529660999311 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "611 " "Peak virtual memory: 611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529660999321 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 22 12:49:59 2018 " "Processing ended: Fri Jun 22 12:49:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529660999321 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529660999321 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529660999321 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529660999321 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529661001312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529661001313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 22 12:50:01 2018 " "Processing started: Fri Jun 22 12:50:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529661001313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1529661001313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGA_Top -c VGA_Top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGA_Top -c VGA_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1529661001314 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1529661001338 ""}
{ "Info" "0" "" "Project  = VGA_Top" {  } {  } 0 0 "Project  = VGA_Top" 0 0 "Fitter" 0 0 1529661001340 ""}
{ "Info" "0" "" "Revision = VGA_Top" {  } {  } 0 0 "Revision = VGA_Top" 0 0 "Fitter" 0 0 1529661001340 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1529661001446 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA_Top EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"VGA_Top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1529661001450 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529661001487 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529661001487 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1529661001715 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1529661001733 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1529661002060 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1529661002060 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1529661002060 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1529661002060 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1529661002069 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1529661002069 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.01sp1/quartus/linux64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1529661002069 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1529661002069 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA_Top.sdc " "Synopsys Design Constraints File file not found: 'VGA_Top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1529661002246 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1529661002246 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1529661002249 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb  " "Automatically promoted node comb " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529661002258 ""}  } { { "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { comb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529661002258 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Sync_Calc:DUT2\|SIG_CLK  " "Automatically promoted node VGA_Sync_Calc:DUT2\|SIG_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529661002258 ""}  } { { "VGA_Sync_Calc.v" "" { Text "/home/student/scoalafpga/VGA/VGA_Sync_Calc.v" 7 -1 0 } } { "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.01sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { VGA_Sync_Calc:DUT2|SIG_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529661002258 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1529661002321 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1529661002322 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1529661002322 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529661002323 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529661002324 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1529661002324 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1529661002324 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1529661002324 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1529661002325 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1529661002325 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1529661002325 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529661002335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1529661003067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529661003163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1529661003171 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1529661003573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529661003573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1529661003635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "/home/student/scoalafpga/VGA/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1529661004308 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1529661004308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529661004420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1529661004422 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1529661004422 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.19 " "Total time spent on timing analysis during the Fitter is 0.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1529661004431 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529661004435 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "15 " "Found 15 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DISP_ACTIVE 0 " "Pin \"DISP_ACTIVE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529661004438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HSYNC 0 " "Pin \"HSYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529661004438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSYNC 0 " "Pin \"VSYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529661004438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ro\[0\] 0 " "Pin \"Ro\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529661004438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ro\[1\] 0 " "Pin \"Ro\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529661004438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ro\[2\] 0 " "Pin \"Ro\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529661004438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ro\[3\] 0 " "Pin \"Ro\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529661004438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Go\[0\] 0 " "Pin \"Go\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529661004438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Go\[1\] 0 " "Pin \"Go\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529661004438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Go\[2\] 0 " "Pin \"Go\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529661004438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Go\[3\] 0 " "Pin \"Go\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529661004438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bo\[0\] 0 " "Pin \"Bo\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529661004438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bo\[1\] 0 " "Pin \"Bo\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529661004438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bo\[2\] 0 " "Pin \"Bo\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529661004438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bo\[3\] 0 " "Pin \"Bo\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1529661004438 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1529661004438 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529661004549 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529661004559 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529661004654 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529661004892 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1529661004914 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/student/scoalafpga/VGA/output_files/VGA_Top.fit.smsg " "Generated suppressed messages file /home/student/scoalafpga/VGA/output_files/VGA_Top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1529661004982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "684 " "Peak virtual memory: 684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529661005077 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 22 12:50:05 2018 " "Processing ended: Fri Jun 22 12:50:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529661005077 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529661005077 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529661005077 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1529661005077 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1529661007041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529661007042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 22 12:50:06 2018 " "Processing started: Fri Jun 22 12:50:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529661007042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1529661007042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGA_Top -c VGA_Top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VGA_Top -c VGA_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1529661007042 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1529661007892 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1529661007928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "554 " "Peak virtual memory: 554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529661008206 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 22 12:50:08 2018 " "Processing ended: Fri Jun 22 12:50:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529661008206 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529661008206 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529661008206 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1529661008206 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1529661008327 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1529661009799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529661009800 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 22 12:50:09 2018 " "Processing started: Fri Jun 22 12:50:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529661009800 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529661009800 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA_Top -c VGA_Top " "Command: quartus_sta VGA_Top -c VGA_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529661009801 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1529661009827 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1529661009968 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1529661010010 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1529661010010 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA_Top.sdc " "Synopsys Design Constraints File file not found: 'VGA_Top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1529661010105 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1529661010106 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_Sync_Calc:DUT2\|SIG_CLK VGA_Sync_Calc:DUT2\|SIG_CLK " "create_clock -period 1.000 -name VGA_Sync_Calc:DUT2\|SIG_CLK VGA_Sync_Calc:DUT2\|SIG_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1529661010107 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1529661010107 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1529661010107 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1529661010110 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1529661010121 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1529661010124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.582 " "Worst-case setup slack is -2.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529661010125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529661010125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.582       -33.056 CLK  " "   -2.582       -33.056 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529661010125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.291       -27.492 VGA_Sync_Calc:DUT2\|SIG_CLK  " "   -2.291       -27.492 VGA_Sync_Calc:DUT2\|SIG_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529661010125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529661010125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.642 " "Worst-case hold slack is 0.642" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529661010126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529661010126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.642         0.000 CLK  " "    0.642         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529661010126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.856         0.000 VGA_Sync_Calc:DUT2\|SIG_CLK  " "    0.856         0.000 VGA_Sync_Calc:DUT2\|SIG_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529661010126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529661010126 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1529661010127 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1529661010128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529661010129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529661010129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -17.517 CLK  " "   -1.631       -17.517 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529661010129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -14.664 VGA_Sync_Calc:DUT2\|SIG_CLK  " "   -0.611       -14.664 VGA_Sync_Calc:DUT2\|SIG_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529661010129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529661010129 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1529661010154 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1529661010155 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1529661010165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.446 " "Worst-case setup slack is -0.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529661010166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529661010166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.446        -5.537 CLK  " "   -0.446        -5.537 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529661010166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.334        -4.008 VGA_Sync_Calc:DUT2\|SIG_CLK  " "   -0.334        -4.008 VGA_Sync_Calc:DUT2\|SIG_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529661010166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529661010166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.248 " "Worst-case hold slack is 0.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529661010168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529661010168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248         0.000 CLK  " "    0.248         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529661010168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323         0.000 VGA_Sync_Calc:DUT2\|SIG_CLK  " "    0.323         0.000 VGA_Sync_Calc:DUT2\|SIG_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529661010168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529661010168 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1529661010170 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1529661010172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529661010173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529661010173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -14.380 CLK  " "   -1.380       -14.380 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529661010173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -12.000 VGA_Sync_Calc:DUT2\|SIG_CLK  " "   -0.500       -12.000 VGA_Sync_Calc:DUT2\|SIG_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1529661010173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1529661010173 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1529661010200 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1529661010220 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1529661010220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "507 " "Peak virtual memory: 507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529661010255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 22 12:50:10 2018 " "Processing ended: Fri Jun 22 12:50:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529661010255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529661010255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529661010255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529661010255 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529661012555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529661012556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 22 12:50:12 2018 " "Processing started: Fri Jun 22 12:50:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529661012556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529661012556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off VGA_Top -c VGA_Top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off VGA_Top -c VGA_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529661012557 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "VGA_Top.vo\", \"VGA_Top_fast.vo VGA_Top_v.sdo VGA_Top_v_fast.sdo /home/student/scoalafpga/VGA/simulation/modelsim/ simulation " "Generated files \"VGA_Top.vo\", \"VGA_Top_fast.vo\", \"VGA_Top_v.sdo\" and \"VGA_Top_v_fast.sdo\" in directory \"/home/student/scoalafpga/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1529661012878 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "813 " "Peak virtual memory: 813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529661012925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 22 12:50:12 2018 " "Processing ended: Fri Jun 22 12:50:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529661012925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529661012925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529661012925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529661012925 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 33 s " "Quartus II Full Compilation was successful. 0 errors, 33 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529661013024 ""}
