{
  "design": {
    "design_info": {
      "boundary_crc": "0xDF72AE7AD8D7A6FD",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../risc_v.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2025.1",
      "validated": "true"
    },
    "design_tree": {
      "riscv_cpu_wrapper_0": "",
      "clk_wiz_0": "",
      "proc_sys_reset_0": "",
      "data_mem": "",
      "instr_mem": "",
      "ilslice_0": "",
      "ilslice_1": "",
      "write_indicator_0": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "led": {
        "direction": "O"
      },
      "led_0": {
        "direction": "O"
      }
    },
    "components": {
      "riscv_cpu_wrapper_0": {
        "vlnv": "xilinx.com:module_ref:riscv_cpu_wrapper:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_riscv_cpu_wrapper_0_0",
        "xci_path": "ip\\design_1_riscv_cpu_wrapper_0_0\\design_1_riscv_cpu_wrapper_0_0.xci",
        "inst_hier_path": "riscv_cpu_wrapper_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "riscv_cpu_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "80000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "const_prop"
              }
            }
          },
          "imem_addr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "imem_data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "dmem_read": {
            "direction": "O"
          },
          "dmem_write": {
            "direction": "O"
          },
          "dmem_addr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "dmem_wdata": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "dmem_rdata": {
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "16",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip\\design_1_clk_wiz_0_0\\design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "137.143"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "80.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "12.500"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "17",
        "xci_name": "design_1_proc_sys_reset_0_0",
        "xci_path": "ip\\design_1_proc_sys_reset_0_0\\design_1_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0",
        "has_run_ip_tcl": "true"
      },
      "data_mem": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "11",
        "xci_name": "design_1_blk_mem_gen_0_0",
        "xci_path": "ip\\design_1_blk_mem_gen_0_0\\design_1_blk_mem_gen_0_0.xci",
        "inst_hier_path": "data_mem",
        "has_run_ip_tcl": "true",
        "parameters": {
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Operating_Mode_A": {
            "value": "READ_FIRST"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "instr_mem": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "11",
        "xci_name": "design_1_blk_mem_gen_1_0",
        "xci_path": "ip\\design_1_blk_mem_gen_1_0\\design_1_blk_mem_gen_1_0.xci",
        "inst_hier_path": "instr_mem",
        "has_run_ip_tcl": "true",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../imem_init.coe"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Operating_Mode_A": {
            "value": "READ_FIRST"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "ilslice_0": {
        "vlnv": "xilinx.com:inline_hdl:ilslice:1.0",
        "parameters": {
          "DIN_FROM": {
            "value": "14"
          },
          "DIN_TO": {
            "value": "2"
          }
        }
      },
      "ilslice_1": {
        "vlnv": "xilinx.com:inline_hdl:ilslice:1.0",
        "parameters": {
          "DIN_FROM": {
            "value": "14"
          },
          "DIN_TO": {
            "value": "2"
          }
        }
      },
      "write_indicator_0": {
        "vlnv": "xilinx.com:module_ref:write_indicator:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_write_indicator_0_0",
        "xci_path": "ip\\design_1_write_indicator_0_0\\design_1_write_indicator_0_0.xci",
        "inst_hier_path": "write_indicator_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "write_indicator",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "80000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "const_prop"
              }
            }
          },
          "dmem_write": {
            "direction": "I"
          },
          "led": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "clk_1": {
        "ports": [
          "clk",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "riscv_cpu_wrapper_0/clk",
          "proc_sys_reset_0/slowest_sync_clk",
          "instr_mem/clka",
          "data_mem/clka",
          "write_indicator_0/clk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "proc_sys_reset_0/dcm_locked"
        ]
      },
      "data_mem_douta": {
        "ports": [
          "data_mem/douta",
          "riscv_cpu_wrapper_0/dmem_rdata"
        ]
      },
      "ilslice_0_Dout": {
        "ports": [
          "ilslice_0/Dout",
          "data_mem/addra"
        ]
      },
      "ilslice_1_Dout": {
        "ports": [
          "ilslice_1/Dout",
          "instr_mem/addra"
        ]
      },
      "instr_mem_douta": {
        "ports": [
          "instr_mem/douta",
          "riscv_cpu_wrapper_0/imem_data"
        ]
      },
      "proc_sys_reset_0_peripheral_reset": {
        "ports": [
          "proc_sys_reset_0/peripheral_reset",
          "riscv_cpu_wrapper_0/rst",
          "write_indicator_0/rst"
        ]
      },
      "riscv_cpu_wrapper_0_dmem_addr": {
        "ports": [
          "riscv_cpu_wrapper_0/dmem_addr",
          "ilslice_0/Din"
        ]
      },
      "riscv_cpu_wrapper_0_dmem_read": {
        "ports": [
          "riscv_cpu_wrapper_0/dmem_read",
          "led"
        ]
      },
      "riscv_cpu_wrapper_0_dmem_wdata": {
        "ports": [
          "riscv_cpu_wrapper_0/dmem_wdata",
          "data_mem/dina"
        ]
      },
      "riscv_cpu_wrapper_0_dmem_write": {
        "ports": [
          "riscv_cpu_wrapper_0/dmem_write",
          "data_mem/wea",
          "write_indicator_0/dmem_write"
        ]
      },
      "riscv_cpu_wrapper_0_imem_addr": {
        "ports": [
          "riscv_cpu_wrapper_0/imem_addr",
          "ilslice_1/Din"
        ]
      },
      "rst_1": {
        "ports": [
          "rst",
          "clk_wiz_0/reset",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "write_indicator_0_led": {
        "ports": [
          "write_indicator_0/led",
          "led_0"
        ]
      }
    }
  }
}