
*** Running vivado
    with args -log ultra96v2_bd_xbar_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ultra96v2_bd_xbar_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ultra96v2_bd_xbar_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ultra96v2_bd_xbar_0, cache-ID = 48edc3d8c33af33a.
INFO: [Common 17-206] Exiting Vivado at Sat Dec  7 23:02:54 2019...
