# See LICENSE for licensing information.
#
# Copyright (c) 2016-2021 Regents of the University of California and The Board
# of Regents for the Oklahoma Agricultural and Mechanical College
# (acting for and on behalf of Oklahoma State University)
# All rights reserved.
#
import debug
import tech
from .stimuli import *
from .trim_spice import *
from .charutils import *
from globals import OPTS
from .delay import delay
from .measurements import *


class model_check(delay):
    """Functions to test for the worst case delay in a target SRAM

    The current worst case determines a feasible period for the SRAM then tests
    several bits and record the delay and differences between the bits.

    """

    def __init__(self, sram, spfile, corner, custom_delaychain=False):
        super().__init__(sram, spfile, corner)
        self.period = tech.spice["feasible_period"]
        self.create_data_names()
        self.custom_delaychain=custom_delaychain

    def create_data_names(self):
        self.wl_meas_name, self.wl_model_name = "wl_measures", "wl_model"
        self.sae_meas_name, self.sae_model_name = "sae_measures", "sae_model"
        self.wl_slew_name, self.sae_slew_name = "wl_slews", "sae_slews"
        self.bl_meas_name, self.bl_slew_name = "bl_measures", "bl_slews"
        self.power_name = "total_power"

    def create_measurement_names(self, port):
        """
        Create measurement names. The names themselves currently define the type of measurement
        """
        wl_en_driver_delay_names = ["delay_wl_en_dvr_{0}".format(stage) for stage in range(1, self.get_num_wl_en_driver_stages())]
        wl_driver_delay_names = ["delay_wl_dvr_{0}".format(stage) for stage in range(1, self.get_num_wl_driver_stages())]
        sen_driver_delay_names = ["delay_sen_dvr_{0}".format(stage) for stage in range(1, self.get_num_sen_driver_stages())]
        if self.custom_delaychain:
            dc_delay_names = ["delay_dc_out_final"]
        else:
            dc_delay_names = ["delay_delay_chain_stage_{0}".format(stage) for stage in range(1, self.get_num_delay_stages() + 1)]
        self.wl_delay_meas_names = wl_en_driver_delay_names + ["delay_wl_en", "delay_wl_bar"] + wl_driver_delay_names + ["delay_wl"]
        if port not in self.sram.readonly_ports:
            self.rbl_delay_meas_names = ["delay_gated_clk_nand", "delay_delay_chain_in"] + dc_delay_names
        else:
            self.rbl_delay_meas_names = ["delay_gated_clk_nand"] + dc_delay_names
        self.sae_delay_meas_names = ["delay_pre_sen"] + sen_driver_delay_names + ["delay_sen"]

        # if self.custom_delaychain:
        # self.delay_chain_indices = (len(self.rbl_delay_meas_names), len(self.rbl_delay_meas_names)+1)
        # else:
        self.delay_chain_indices = (len(self.rbl_delay_meas_names) - len(dc_delay_names), len(self.rbl_delay_meas_names))
        # Create slew measurement names
        wl_en_driver_slew_names = ["slew_wl_en_dvr_{0}".format(stage) for stage in range(1, self.get_num_wl_en_driver_stages())]
        wl_driver_slew_names = ["slew_wl_dvr_{0}".format(stage) for stage in range(1, self.get_num_wl_driver_stages())]
        sen_driver_slew_names = ["slew_sen_dvr_{0}".format(stage) for stage in range(1, self.get_num_sen_driver_stages())]
        if self.custom_delaychain:
            dc_slew_names = ["slew_dc_out_final"]
        else:
            dc_slew_names = ["slew_delay_chain_stage_{0}".format(stage) for stage in range(1, self.get_num_delay_stages() + 1)]
        self.wl_slew_meas_names = ["slew_wl_gated_clk_bar"] + wl_en_driver_slew_names + ["slew_wl_en", "slew_wl_bar"] + wl_driver_slew_names + ["slew_wl"]
        if port not in self.sram.readonly_ports:
            self.rbl_slew_meas_names = ["slew_rbl_gated_clk_bar", "slew_gated_clk_nand", "slew_delay_chain_in"] + dc_slew_names
        else:
            self.rbl_slew_meas_names = ["slew_rbl_gated_clk_bar"] + dc_slew_names
        self.sae_slew_meas_names = ["slew_replica_bl0", "slew_pre_sen"] + sen_driver_slew_names + ["slew_sen"]

        self.bitline_meas_names = ["delay_wl_to_bl", "delay_bl_to_dout"]
        self.power_meas_names = ["read0_power"]

    def create_signal_names(self, port):
        """Creates list of the signal names used in the spice file along the wl and sen paths.
           Names are re-harded coded here; i.e. the names are hardcoded in most of OpenRAM and are
           replicated here.
        """
        delay.create_signal_names(self)
        
        # Signal names are all hardcoded, need to update to make it work for probe address and different configurations.
        wl_en_driver_signals = ["Xsram{1}Xcontrol{{}}.Xbuf_wl_en.Zb{0}_int".format(stage, OPTS.hier_seperator) for stage in range(1, self.get_num_wl_en_driver_stages())]
        wl_driver_signals = ["Xsram{2}Xbank0{2}Xwordline_driver{{}}{2}Xwl_driver_inv{0}{2}Zb{1}_int".format(self.wordline_row, stage, OPTS.hier_seperator) for stage in range(1, self.get_num_wl_driver_stages())]
        sen_driver_signals = ["Xsram{1}Xcontrol{{}}{1}Xbuf_s_en{1}Zb{0}_int".format(stage, OPTS.hier_seperator) for stage in range(1, self.get_num_sen_driver_stages())]
        if self.custom_delaychain:
            delay_chain_signal_names = []
        else:
            delay_chain_signal_names = ["Xsram{1}Xcontrol{{}}{1}Xreplica_bitline{1}Xdelay_chain{1}dout_{0}".format(stage, OPTS.hier_seperator) for stage in range(1, self.get_num_delay_stages())]
        if len(self.sram.all_ports) > 1:
            port_format = '{}'
        else:
            port_format = ''
        self.wl_signal_names = ["Xsram{0}Xcontrol{{}}{0}gated_clk_bar".format(OPTS.hier_seperator)] + \
                               wl_en_driver_signals + \
                               ["Xsram{0}wl_en{{}}".format(OPTS.hier_seperator),
                                "Xsram{1}Xbank0{1}Xwordline_driver{{}}{1}wl_bar_{0}".format(self.wordline_row,
                                                                                            OPTS.hier_seperator)] + \
                               wl_driver_signals + \
                               ["Xsram{2}Xbank0{2}wl{0}_{1}".format(port_format,
                                                                    self.wordline_row,
                                                                    OPTS.hier_seperator)]
        pre_delay_chain_names = ["Xsram.Xcontrol{{}}{0}gated_clk_bar".format(OPTS.hier_seperator)]
        if port not in self.sram.readonly_ports:
            pre_delay_chain_names+= ["Xsram{0}Xcontrol{{}}{0}Xand2_rbl_in{0}zb_int".format(OPTS.hier_seperator),
                                     "Xsram{0}Xcontrol{{}}{0}rbl_in".format(OPTS.hier_seperator)]

        self.rbl_en_signal_names = pre_delay_chain_names + \
                                   delay_chain_signal_names + \
                                   ["Xsram{0}Xcontrol{{}}{0}Xreplica_bitline{0}delayed_en".format(OPTS.hier_seperator)]

        self.sae_signal_names = ["Xsram{0}Xcontrol{{}}{0}Xreplica_bitline{0}bl0_0".format(OPTS.hier_seperator),
                                 "Xsram{0}Xcontrol{{}}{0}pre_s_en".format(OPTS.hier_seperator)] + \
                                sen_driver_signals + \
                                ["Xsram{0}s_en{{}}".format(OPTS.hier_seperator)]

        self.bl_signal_names = ["Xsram{2}Xbank0{2}wl{0}_{1}".format(port_format, self.wordline_row, OPTS.hier_seperator),
                                "Xsram{2}Xbank0{2}bl{0}_{1}".format(port_format, self.bitline_column, OPTS.hier_seperator),
                                "{0}{{}}_{1}".format(self.dout_name, self.probe_data)] # Empty values are the port and probe data bit

    def create_measurement_objects(self):
        """Create the measurements used for read and write ports"""
        self.create_wordline_meas_objs()
        self.create_sae_meas_objs()
        self.create_bl_meas_objs()
        self.create_power_meas_objs()
        self.all_measures = self.wl_meas_objs + self.sae_meas_objs + self.bl_meas_objs + self.power_meas_objs

    def create_power_meas_objs(self):
        """Create power measurement object. Only one."""
        self.power_meas_objs = []
        self.power_meas_objs.append(power_measure(self.power_meas_names[0], "FALL", measure_scale=1e3))

    def create_wordline_meas_objs(self):
        """Create the measurements to measure the wordline path from the gated_clk_bar signal"""
        self.wl_meas_objs = []
        trig_dir = "RISE"
        targ_dir = "FALL"

        for i in range(1, len(self.wl_signal_names)):
            self.wl_meas_objs.append(delay_measure(self.wl_delay_meas_names[i - 1],
                                                   self.wl_signal_names[i - 1],
                                                   self.wl_signal_names[i],
                                                   trig_dir,
                                                   targ_dir,
                                                   measure_scale=1e9))
            self.wl_meas_objs.append(slew_measure(self.wl_slew_meas_names[i - 1],
                                                  self.wl_signal_names[i - 1],
                                                  trig_dir,
                                                  measure_scale=1e9))
            temp_dir = trig_dir
            trig_dir = targ_dir
            targ_dir = temp_dir
        self.wl_meas_objs.append(slew_measure(self.wl_slew_meas_names[-1], self.wl_signal_names[-1], trig_dir, measure_scale=1e9))

    def create_bl_meas_objs(self):
        """Create the measurements to measure the bitline to dout, static stages"""
        # Bitline has slightly different measurements, objects appends hardcoded.
        self.bl_meas_objs = []
        trig_dir, targ_dir = "RISE", "FALL" # Only check read 0
        self.bl_meas_objs.append(delay_measure(self.bitline_meas_names[0],
                                                   self.bl_signal_names[0],
                                                   self.bl_signal_names[-1],
                                                   trig_dir,
                                                   targ_dir,
                                                   measure_scale=1e9))

    def create_sae_meas_objs(self):
        """Create the measurements to measure the sense amp enable path from the gated_clk_bar signal. The RBL splits this path into two."""

        self.sae_meas_objs = []
        trig_dir = "RISE"
        targ_dir = "FALL"
        # Add measurements from gated_clk_bar to RBL
        for i in range(1, len(self.rbl_en_signal_names)):
            self.sae_meas_objs.append(delay_measure(self.rbl_delay_meas_names[i - 1],
                                                    self.rbl_en_signal_names[i - 1],
                                                    self.rbl_en_signal_names[i],
                                                    trig_dir,
                                                    targ_dir,
                                                    measure_scale=1e9))
            self.sae_meas_objs.append(slew_measure(self.rbl_slew_meas_names[i - 1],
                                                   self.rbl_en_signal_names[i - 1],
                                                   trig_dir,
                                                   measure_scale=1e9))
            temp_dir = trig_dir
            trig_dir = targ_dir
            targ_dir = temp_dir
        if self.custom_delaychain: # Hack for custom delay chains
            self.sae_meas_objs[-2] = delay_measure(self.rbl_delay_meas_names[-1],
                                                    self.rbl_en_signal_names[-2],
                                                    self.rbl_en_signal_names[-1],
                                                    "RISE",
                                                    "RISE",
                                                    measure_scale=1e9)
        self.sae_meas_objs.append(slew_measure(self.rbl_slew_meas_names[-1],
                                               self.rbl_en_signal_names[-1],
                                               trig_dir,
                                               measure_scale=1e9))

        # Add measurements from rbl_out to sae. Trigger directions do not invert from previous stage due to RBL.
        trig_dir = "FALL"
        targ_dir = "RISE"
        for i in range(1, len(self.sae_signal_names)):
            self.sae_meas_objs.append(delay_measure(self.sae_delay_meas_names[i - 1],
                                                    self.sae_signal_names[i - 1],
                                                    self.sae_signal_names[i],
                                                    trig_dir,
                                                    targ_dir,
                                                    measure_scale=1e9))
            self.sae_meas_objs.append(slew_measure(self.sae_slew_meas_names[i - 1],
                                                   self.sae_signal_names[i - 1],
                                                   trig_dir,
                                                   measure_scale=1e9))
            temp_dir = trig_dir
            trig_dir = targ_dir
            targ_dir = temp_dir
        self.sae_meas_objs.append(slew_measure(self.sae_slew_meas_names[-1],
                                               self.sae_signal_names[-1],
                                               trig_dir,
                                               measure_scale=1e9))

    def write_delay_measures(self):
        """
        Write the measure statements to quantify the delay and power results for all targeted ports.
        """
        self.sf.write("\n* Measure statements for delay and power\n")

        # Output some comments to aid where cycles start and what is happening
        for comment in self.cycle_comments:
            self.sf.write("* {}\n".format(comment))

        for read_port in self.targ_read_ports:
            self.write_measures_read_port(read_port)

    def get_delay_measure_variants(self, port, measure_obj):
        """Get the measurement values that can either vary from simulation to simulation (vdd, address)
           or port to port (time delays)"""
        # Return value is intended to match the delay measure format:  trig_td, targ_td, vdd, port
        # Assuming only read 0 for now
        debug.info(3, "Power measurement={}".format(measure_obj))
        if (type(measure_obj) is delay_measure or type(measure_obj) is slew_measure):
            meas_cycle_delay = self.cycle_times[self.measure_cycles[port]["read0"]] + self.period / 2
            return (meas_cycle_delay, meas_cycle_delay, self.vdd_voltage, port)
        elif type(measure_obj) is power_measure:
            return self.get_power_measure_variants(port, measure_obj, "read")
        else:
            debug.error("Measurement not recognized by the model checker.",1)

    def get_power_measure_variants(self, port, power_obj, operation):
        """Get the measurement values that can either vary port to port (time delays)"""
        # Return value is intended to match the power measure format:  t_initial, t_final, port
        t_initial = self.cycle_times[self.measure_cycles[port]["read0"]]
        t_final = self.cycle_times[self.measure_cycles[port]["read0"] + 1]

        return (t_initial, t_final, port)

    def write_measures_read_port(self, port):
        """
        Write the measure statements for all nodes along the wordline path.
        """
        # add measure statements for delays/slews
        for measure in self.all_measures:
            measure_variant_inp_tuple = self.get_delay_measure_variants(port, measure)
            measure.write_measure(self.stim, measure_variant_inp_tuple)

    def get_measurement_values(self, meas_objs, port):
        """Gets the delays and slews from a specified port from the spice output file and returns them as lists."""
        delay_meas_list = []
        slew_meas_list = []
        power_meas_list=[]
        for measure in meas_objs:
            measure_value = measure.retrieve_measure(port=port)
            if type(measure_value) != float:
                debug.error("Failed to Measure Value:\n\t\t{}={}".format(measure.name, measure_value),1)
            if type(measure) is delay_measure:
                delay_meas_list.append(measure_value)
            elif type(measure)is slew_measure:
                slew_meas_list.append(measure_value)
            elif type(measure)is power_measure:
                power_meas_list.append(measure_value)
            else:
                debug.error("Measurement object not recognized.", 1)
        return delay_meas_list, slew_meas_list, power_meas_list

    def run_delay_simulation(self):
        """
        This tries to simulate a period and checks if the result works. If
        so, it returns True and the delays, slews, and powers.  It
        works on the trimmed netlist by default, so powers do not
        include leakage of all cells.
        """
        # Sanity Check
        debug.check(self.period > 0, "Target simulation period non-positive")

        wl_delay_result = [[] for i in self.all_ports]
        wl_slew_result = [[] for i in self.all_ports]
        sae_delay_result = [[] for i in self.all_ports]
        sae_slew_result = [[] for i in self.all_ports]
        bl_delay_result = [[] for i in self.all_ports]
        bl_slew_result = [[] for i in self.all_ports]
        power_result = [[] for i in self.all_ports]
        # Checking from not data_value to data_value
        self.write_delay_stimulus()

        self.stim.run_sim() # running sim prodoces spice output file.

        # Retrieve the results from the output file
        for port in self.targ_read_ports:
            # Parse and check the voltage measurements
            wl_delay_result[port], wl_slew_result[port], _ = self.get_measurement_values(self.wl_meas_objs, port)
            sae_delay_result[port], sae_slew_result[port], _ = self.get_measurement_values(self.sae_meas_objs, port)
            bl_delay_result[port], bl_slew_result[port], _ = self.get_measurement_values(self.bl_meas_objs, port)
            _, __, power_result[port] = self.get_measurement_values(self.power_meas_objs, port)
        return (True, wl_delay_result, sae_delay_result, wl_slew_result, sae_slew_result, bl_delay_result, bl_slew_result, power_result)

    def get_model_delays(self, port):
        """Get model delays based on port. Currently assumes single RW port."""
        return self.sram.control_logic_rw.get_wl_sen_delays()

    def get_num_delay_stages(self):
        """Gets the number of stages in the delay chain from the control logic"""
        return len(self.sram.control_logic_rw.replica_bitline.delay_fanout_list)

    def get_num_delay_fanout_list(self):
        """Gets the number of stages in the delay chain from the control logic"""
        return self.sram.control_logic_rw.replica_bitline.delay_fanout_list

    def get_num_delay_stage_fanout(self):
        """Gets fanout in each stage in the delay chain. Assumes each stage is the same"""
        return self.sram.control_logic_rw.replica_bitline.delay_fanout_list[0]

    def get_num_wl_en_driver_stages(self):
        """Gets the number of stages in the wl_en driver from the control logic"""
        return self.sram.control_logic_rw.wl_en_driver.num_stages

    def get_num_sen_driver_stages(self):
        """Gets the number of stages in the sen driver from the control logic"""
        return self.sram.control_logic_rw.s_en_driver.num_stages

    def get_num_wl_driver_stages(self):
        """Gets the number of stages in the wordline driver from the control logic"""
        return self.sram.bank.wordline_driver.inv.num_stages

    def scale_delays(self, delay_list):
        """Takes in a list of measured delays and convert it to simple units to easily compare to model values."""
        converted_values = []
        # Calculate average
        total = 0
        for meas_value in delay_list:
            total+=meas_value
        average = total / len(delay_list)

        # Convert values
        for meas_value in delay_list:
            converted_values.append(meas_value / average)
        return converted_values

    def min_max_normalization(self, value_list):
        """Re-scales input values on a range from 0-1 where min(list)=0, max(list)=1"""
        scaled_values = []
        min_max_diff = max(value_list) - min(value_list)
        average = sum(value_list) / len(value_list)
        for value in value_list:
            scaled_values.append((value - average) / (min_max_diff))
        return scaled_values

    def calculate_error_l2_norm(self, list_a, list_b):
        """Calculates error between two lists using the l2 norm"""
        error_list = []
        for val_a, val_b in zip(list_a, list_b):
            error_list.append((val_a - val_b)**2)
        return error_list

    def compare_measured_and_model(self, measured_vals, model_vals):
        """First scales both inputs into similar ranges and then compares the error between both."""
        scaled_meas = self.min_max_normalization(measured_vals)
        debug.info(1, "Scaled measurements:\n{0}".format(scaled_meas))
        scaled_model = self.min_max_normalization(model_vals)
        debug.info(1, "Scaled model:\n{0}".format(scaled_model))
        errors = self.calculate_error_l2_norm(scaled_meas, scaled_model)
        debug.info(1, "Errors:\n{0}\n".format(errors))

    def analyze(self, probe_address, probe_data, slews, loads, port):
        """Measures entire delay path along the wordline and sense amp enable and compare it to the model delays."""
        self.load=max(loads)
        self.slew=max(slews)
        self.set_probe(probe_address, probe_data)
        self.create_signal_names(port)
        self.create_measurement_names(port)
        self.create_measurement_objects()
        data_dict = {}

        read_port = self.read_ports[0] # only test the first read port
        read_port = port
        self.targ_read_ports = [read_port]
        self.targ_write_ports = [self.write_ports[0]]
        debug.info(1, "Model test: corner {0}".format(self.corner))
        (success, wl_delays, sae_delays, wl_slews, sae_slews, bl_delays, bl_slews, powers)=self.run_delay_simulation()
        debug.check(success, "Model measurements Failed: period={0}".format(self.period))

        debug.info(1, "Measured Wordline delays (ns):\n\t {0}".format(wl_delays[read_port]))
        debug.info(1, "Measured Wordline slews:\n\t {0}".format(wl_slews[read_port]))
        debug.info(1, "Measured SAE delays (ns):\n\t {0}".format(sae_delays[read_port]))
        debug.info(1, "Measured SAE slews:\n\t {0}".format(sae_slews[read_port]))
        debug.info(1, "Measured Bitline delays (ns):\n\t {0}".format(bl_delays[read_port]))

        data_dict[self.wl_meas_name] = wl_delays[read_port]
        data_dict[self.sae_meas_name] = sae_delays[read_port]
        data_dict[self.wl_slew_name] = wl_slews[read_port]
        data_dict[self.sae_slew_name] = sae_slews[read_port]
        data_dict[self.bl_meas_name] = bl_delays[read_port]
        data_dict[self.power_name] = powers[read_port]

        if OPTS.auto_delay_chain_sizing: # Model is not used in this case
            wl_model_delays, sae_model_delays = self.get_model_delays(read_port)
            debug.info(1, "Wordline model delays:\n\t {0}".format(wl_model_delays))
            debug.info(1, "SAE model delays:\n\t {0}".format(sae_model_delays))
            data_dict[self.wl_model_name] = wl_model_delays
            data_dict[self.sae_model_name] = sae_model_delays

        # Some evaluations of the model and measured values
        # debug.info(1, "Comparing wordline measurements and model.")
        # self.compare_measured_and_model(wl_delays[read_port], wl_model_delays)
        # debug.info(1, "Comparing SAE measurements and model")
        # self.compare_measured_and_model(sae_delays[read_port], sae_model_delays)

        return data_dict

    def get_all_signal_names(self):
        """Returns all signals names as a dict indexed by hardcoded names. Useful for writing the head of the CSV."""
        name_dict = {}
        # Signal names are more descriptive than the measurement names, first value trimmed to match size of measurements names.
        name_dict[self.wl_meas_name] = self.wl_signal_names[1:]
        name_dict[self.sae_meas_name] = self.rbl_en_signal_names[1:] + self.sae_signal_names[1:]
        name_dict[self.wl_slew_name] = self.wl_slew_meas_names
        name_dict[self.sae_slew_name] = self.rbl_slew_meas_names + self.sae_slew_meas_names
        name_dict[self.bl_meas_name] = self.bitline_meas_names[0:1]
        name_dict[self.power_name] = self.power_meas_names
        # pname_dict[self.wl_slew_name] = self.wl_slew_meas_names

        if OPTS.auto_delay_chain_sizing:
            name_dict[self.wl_model_name] = name_dict["wl_measures"] # model uses same names as measured.
            name_dict[self.sae_model_name] = name_dict["sae_measures"]

        return name_dict



