

================================================================
== Vitis HLS Report for 'node0'
================================================================
* Date:           Thu Oct  3 12:33:15 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_gesummv
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.386 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      252|      252|  0.839 us|  0.839 us|  252|  252|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop0   |      250|      250|         2|          1|          1|   250|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       36|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       19|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       19|       81|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln21_fu_76_p2          |         +|   0|  0|  15|           8|           1|
    |ap_condition_92            |       and|   0|  0|   2|           1|           1|
    |icmp_ln21_fu_70_p2         |      icmp|   0|  0|  15|           8|           4|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  36|          19|           9|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_v2_1    |   9|          2|    8|         16|
    |v2_fu_38                 |   9|          2|    8|         16|
    |v46_blk_n                |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   19|         38|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |v2_1_reg_98              |  8|   0|    8|          0|
    |v2_fu_38                 |  8|   0|    8|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 19|   0|   19|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|         node0|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|         node0|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|         node0|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|         node0|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|         node0|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|         node0|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|         node0|  return value|
|v46_dout            |   in|   32|     ap_fifo|           v46|       pointer|
|v46_num_data_valid  |   in|    9|     ap_fifo|           v46|       pointer|
|v46_fifo_cap        |   in|    9|     ap_fifo|           v46|       pointer|
|v46_empty_n         |   in|    1|     ap_fifo|           v46|       pointer|
|v46_read            |  out|    1|     ap_fifo|           v46|       pointer|
|v45_address0        |  out|    8|   ap_memory|           v45|         array|
|v45_ce0             |  out|    1|   ap_memory|           v45|         array|
|v45_we0             |  out|    1|   ap_memory|           v45|         array|
|v45_d0              |  out|   32|   ap_memory|           v45|         array|
+--------------------+-----+-----+------------+--------------+--------------+

