m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/simulation
Elcd_driver
Z0 w1714324490
Z1 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 248
Z4 dL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/simulation
Z5 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/src/lib/lcd_driver.vhd
Z6 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/src/lib/lcd_driver.vhd
l0
L7 1
VmBO:z3`A`h0ZaQoiI7Z9R3
!s100 ?3gg^z;L`YQcJFIYU?NS@1
Z7 OV;C;2020.1;71
32
Z8 !s110 1716540424
!i10b 1
Z9 !s108 1716540424.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/src/lib/lcd_driver.vhd|
Z11 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/src/lib/lcd_driver.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Alcd_driver_rtl
R1
R2
R3
Z14 DEx4 work 10 lcd_driver 0 22 mBO:z3`A`h0ZaQoiI7Z9R3
!i122 248
l27
L20 39
Vi1`ViUZ`Sl^mi`^]jN16O2
!s100 A48B;zF=R@k`YCDRRT71H0
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Elcd_driver_tb
Z15 w1716539563
Z16 DPx4 work 7 pack_tb 0 22 VLRFnhV[1M^DV7T:zEL5d3
Z17 DPx4 ieee 16 std_logic_textio 0 22 ^l:n6VFdg74Q?CKDhjD]D3
R1
R2
R3
!i122 251
Z18 dL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/RTL/simulation
Z19 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/RTL/simulation/testbench/lcd_driver_tb.vhd
Z20 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/RTL/simulation/testbench/lcd_driver_tb.vhd
l0
L9 1
VYXb^3^znKQREG6Lh43z@D3
!s100 M>AMZcm];[YBNL@X_IZK20
R7
32
Z21 !s110 1721122997
!i10b 1
Z22 !s108 1721122996.000000
Z23 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/RTL/simulation/testbench/lcd_driver_tb.vhd|
Z24 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/RTL/simulation/testbench/lcd_driver_tb.vhd|
!i113 1
R12
R13
Alcd_driver_behav
R14
R16
R17
R1
R2
R3
DEx4 work 13 lcd_driver_tb 0 22 YXb^3^znKQREG6Lh43z@D3
!i122 251
l25
L12 124
V=VD`A5Q@I?DVo_B>01YWU3
!s100 NOozXOTf`noUX5Y6a`gE00
R7
32
R21
!i10b 1
R22
R23
R24
!i113 1
R12
R13
Ppack_tb
R1
R2
R3
!i122 252
w1711661093
R18
8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/RTL/simulation/testbench/pack_tb_header.vhd
FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/RTL/simulation/testbench/pack_tb_header.vhd
l0
L5 1
VVLRFnhV[1M^DV7T:zEL5d3
!s100 TEcfl97TH4X@@NC75C?Ko2
R7
32
b1
R21
!i10b 1
Z25 !s108 1721122997.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/RTL/simulation/testbench/pack_tb_header.vhd|
!s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/RTL/simulation/testbench/pack_tb_header.vhd|
!i113 1
R12
R13
Bbody
R16
R1
R2
R3
!i122 252
w1711660441
8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/RTL/simulation/testbench/pack_tb_body.vhd
FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/RTL/simulation/testbench/pack_tb_body.vhd
l0
L7 1
V1QAI50iOLbXM=b_z2HmYB0
!s100 H7TLlMmRZ>YoVAkdkhfb10
R7
32
R21
!i10b 1
R25
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/RTL/simulation/testbench/pack_tb_body.vhd|
!s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/RTL/simulation/testbench/pack_tb_body.vhd|
!i113 1
R12
R13
Espi_lcd_main
Z26 w1713278043
R1
R2
R3
!i122 250
R4
Z27 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/src/spi_lcd_main.vhd
Z28 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/src/spi_lcd_main.vhd
l0
L11 1
VBNTX<_7d^@h5V0T1D011j0
!s100 g_g7i7OkWkSo[fYGcdK<Z1
R7
32
Z29 !s110 1716540425
!i10b 1
Z30 !s108 1716540425.000000
Z31 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/src/spi_lcd_main.vhd|
Z32 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/src/spi_lcd_main.vhd|
!i113 1
R12
R13
Aspi_lcd_main_rtl
R14
Z33 DEx4 work 12 spi_receiver 0 22 IXGAkPg@5X5fXDkf2idX90
R1
R2
R3
Z34 DEx4 work 12 spi_lcd_main 0 22 BNTX<_7d^@h5V0T1D011j0
!i122 250
l32
L23 25
Veg7W>ZY0i86<PNXOTbY?93
!s100 CQ?gh?2K<[m;4TG0<kmY_2
R7
32
R29
!i10b 1
R30
R31
R32
!i113 1
R12
R13
Espi_lcd_main_tb
Z35 w1716539474
R16
R17
R1
R2
R3
!i122 253
R18
Z36 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/RTL/simulation/testbench/spi_lcd_main_tb.vhd
Z37 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/RTL/simulation/testbench/spi_lcd_main_tb.vhd
l0
L9 1
VMWKWNJ4]287og2PgPUaCH1
!s100 DFO4SmXhITbT0AR^Moiz^2
R7
32
R21
!i10b 1
R25
Z38 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/RTL/simulation/testbench/spi_lcd_main_tb.vhd|
Z39 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/RTL/simulation/testbench/spi_lcd_main_tb.vhd|
!i113 1
R12
R13
Aspi_lcd_main_behav
R34
R16
R17
R1
R2
R3
DEx4 work 15 spi_lcd_main_tb 0 22 MWKWNJ4]287og2PgPUaCH1
!i122 253
l23
L12 138
V?XR6o=izQzSQC1LJCgSzj3
!s100 gPbeRBeheN[Lo1ceEcifM1
R7
32
R21
!i10b 1
R25
R38
R39
!i113 1
R12
R13
Espi_receiver
Z40 w1714324482
R1
R2
R3
!i122 249
R4
Z41 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/src/lib/spi_receiver.vhd
Z42 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/src/lib/spi_receiver.vhd
l0
L10 1
VIXGAkPg@5X5fXDkf2idX90
!s100 LWhb;kX9[MkCddd[ffK3d1
R7
32
R29
!i10b 1
R30
Z43 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/src/lib/spi_receiver.vhd|
Z44 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/src/lib/spi_receiver.vhd|
!i113 1
R12
R13
Aspi_receiver_rtl
R1
R2
R3
R33
!i122 249
l35
L22 109
VYXP_@gcJo]^m1bRkRi5Dc2
!s100 ^D60aRfiMA3OG0ecYk17F3
R7
32
R29
!i10b 1
R30
R43
R44
!i113 1
R12
R13
Espi_receiver_tb
Z45 w1716539403
R16
R17
R1
R2
R3
!i122 254
R18
Z46 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/RTL/simulation/testbench/spi_receiver_tb.vhd
Z47 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/RTL/simulation/testbench/spi_receiver_tb.vhd
l0
L9 1
VMP@VWM7a_[k<?[5:^zd;Q2
!s100 i3^dS;YJgm00;4o:>djNO2
R7
32
Z48 !s110 1721122998
!i10b 1
R25
Z49 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/RTL/simulation/testbench/spi_receiver_tb.vhd|
!s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/RTL/simulation/testbench/spi_receiver_tb.vhd|
!i113 1
R12
R13
Aspi_receiver_behav
R33
R16
R17
R1
R2
R3
Z50 DEx4 work 15 spi_receiver_tb 0 22 MP@VWM7a_[k<?[5:^zd;Q2
!i122 254
l22
Z51 L12 141
Z52 V^]N3497YGCUPVZB9]o4Io0
Z53 !s100 jT;?4O<J1j^?G[lz[8AAK1
R7
32
R48
!i10b 1
R25
R49
Z54 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/RTL/simulation/testbench/spi_receiver_tb.vhd|
!i113 1
R12
R13
