Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May  3 16:38:02 2020
| Host         : DESKTOP-JA4MDDO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calc_lab10_timing_summary_routed.rpt -pb calc_lab10_timing_summary_routed.pb -rpx calc_lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : calc_lab10
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.150        0.000                      0                   36        0.261        0.000                      0                   36        4.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.150        0.000                      0                   36        0.261        0.000                      0                   36        4.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.150ns  (required time - arrival time)
  Source:                 calc_unit/reg1/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/reg2/Q_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 1.752ns (38.901%)  route 2.752ns (61.099%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.635     5.156    calc_unit/reg1/CLK
    SLICE_X0Y11          FDCE                                         r  calc_unit/reg1/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  calc_unit/reg1/Q_reg[3]/Q
                         net (fo=4, routed)           0.679     6.291    calc_unit/reg1/Q[3]
    SLICE_X0Y10          LUT3 (Prop_lut3_I2_O)        0.124     6.415 r  calc_unit/reg1/i__carry_i_1/O
                         net (fo=1, routed)           0.000     6.415    calc_unit/a1/S[2]
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.816 r  calc_unit/a1/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.816    calc_unit/a1/_inferred__1/i__carry_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.129 r  calc_unit/a1/_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.641     7.771    calc_unit/reg1/data0[7]
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.306     8.077 r  calc_unit/reg1/Q[7]_i_2/O
                         net (fo=1, routed)           0.797     8.874    calc_unit/reg1/Q[7]_i_2_n_0
    SLICE_X1Y12          LUT3 (Prop_lut3_I2_O)        0.152     9.026 r  calc_unit/reg1/Q[7]_i_1/O
                         net (fo=2, routed)           0.634     9.660    calc_unit/reg2/D[7]
    SLICE_X3Y15          FDCE                                         r  calc_unit/reg2/Q_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.513    14.854    calc_unit/reg2/CLK
    SLICE_X3Y15          FDCE                                         r  calc_unit/reg2/Q_reg[7]_lopt_replica/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X3Y15          FDCE (Setup_fdce_C_D)       -0.283    14.810    calc_unit/reg2/Q_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                  5.150    

Slack (MET) :             5.174ns  (required time - arrival time)
  Source:                 calc_unit/reg1/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/reg2/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 1.752ns (38.989%)  route 2.742ns (61.011%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.635     5.156    calc_unit/reg1/CLK
    SLICE_X0Y11          FDCE                                         r  calc_unit/reg1/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  calc_unit/reg1/Q_reg[3]/Q
                         net (fo=4, routed)           0.679     6.291    calc_unit/reg1/Q[3]
    SLICE_X0Y10          LUT3 (Prop_lut3_I2_O)        0.124     6.415 r  calc_unit/reg1/i__carry_i_1/O
                         net (fo=1, routed)           0.000     6.415    calc_unit/a1/S[2]
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.816 r  calc_unit/a1/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.816    calc_unit/a1/_inferred__1/i__carry_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.129 r  calc_unit/a1/_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.641     7.771    calc_unit/reg1/data0[7]
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.306     8.077 r  calc_unit/reg1/Q[7]_i_2/O
                         net (fo=1, routed)           0.797     8.874    calc_unit/reg1/Q[7]_i_2_n_0
    SLICE_X1Y12          LUT3 (Prop_lut3_I2_O)        0.152     9.026 r  calc_unit/reg1/Q[7]_i_1/O
                         net (fo=2, routed)           0.624     9.650    calc_unit/reg2/D[7]
    SLICE_X1Y15          FDCE                                         r  calc_unit/reg2/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.513    14.854    calc_unit/reg2/CLK
    SLICE_X1Y15          FDCE                                         r  calc_unit/reg2/Q_reg[7]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X1Y15          FDCE (Setup_fdce_C_D)       -0.269    14.824    calc_unit/reg2/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -9.650    
  -------------------------------------------------------------------
                         slack                                  5.174    

Slack (MET) :             5.423ns  (required time - arrival time)
  Source:                 calc_unit/reg1/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/reg2/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 1.672ns (39.041%)  route 2.611ns (60.959%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.635     5.156    calc_unit/reg1/CLK
    SLICE_X0Y11          FDCE                                         r  calc_unit/reg1/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  calc_unit/reg1/Q_reg[3]/Q
                         net (fo=4, routed)           0.679     6.291    calc_unit/reg1/Q[3]
    SLICE_X0Y10          LUT3 (Prop_lut3_I2_O)        0.124     6.415 r  calc_unit/reg1/i__carry_i_1/O
                         net (fo=1, routed)           0.000     6.415    calc_unit/a1/S[2]
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.816 r  calc_unit/a1/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.816    calc_unit/a1/_inferred__1/i__carry_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.055 r  calc_unit/a1/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.341     7.397    calc_unit/reg1/data0[6]
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.302     7.699 r  calc_unit/reg1/Q[6]_i_2/O
                         net (fo=1, routed)           0.812     8.511    calc_unit/reg1/Q[6]_i_2_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I2_O)        0.150     8.661 r  calc_unit/reg1/Q[6]_i_1/O
                         net (fo=2, routed)           0.778     9.439    calc_unit/reg2/D[6]
    SLICE_X2Y13          FDCE                                         r  calc_unit/reg2/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.514    14.855    calc_unit/reg2/CLK
    SLICE_X2Y13          FDCE                                         r  calc_unit/reg2/Q_reg[6]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y13          FDCE (Setup_fdce_C_D)       -0.232    14.862    calc_unit/reg2/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.439    
  -------------------------------------------------------------------
                         slack                                  5.423    

Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 calc_unit/reg1/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/reg2/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 1.554ns (36.422%)  route 2.713ns (63.578%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.636     5.157    calc_unit/reg1/CLK
    SLICE_X0Y10          FDCE                                         r  calc_unit/reg1/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  calc_unit/reg1/Q_reg[0]/Q
                         net (fo=3, routed)           0.602     6.215    calc_unit/a1/led_OBUF[0]
    SLICE_X0Y10          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     6.857 r  calc_unit/a1/_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.803     7.660    calc_unit/reg1/data0[3]
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.306     7.966 r  calc_unit/reg1/Q[3]_i_2/O
                         net (fo=1, routed)           0.433     8.399    calc_unit/reg1/Q[3]_i_2_n_0
    SLICE_X1Y11          LUT3 (Prop_lut3_I2_O)        0.150     8.549 r  calc_unit/reg1/Q[3]_i_1/O
                         net (fo=2, routed)           0.875     9.424    calc_unit/reg2/D[3]
    SLICE_X2Y14          FDCE                                         r  calc_unit/reg2/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.514    14.855    calc_unit/reg2/CLK
    SLICE_X2Y14          FDCE                                         r  calc_unit/reg2/Q_reg[3]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y14          FDCE (Setup_fdce_C_D)       -0.233    14.861    calc_unit/reg2/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -9.424    
  -------------------------------------------------------------------
                         slack                                  5.437    

Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 calc_unit/reg1/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/reg2/Q_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 1.554ns (38.113%)  route 2.523ns (61.887%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.636     5.157    calc_unit/reg1/CLK
    SLICE_X0Y10          FDCE                                         r  calc_unit/reg1/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  calc_unit/reg1/Q_reg[0]/Q
                         net (fo=3, routed)           0.602     6.215    calc_unit/a1/led_OBUF[0]
    SLICE_X0Y10          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     6.857 r  calc_unit/a1/_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.803     7.660    calc_unit/reg1/data0[3]
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.306     7.966 r  calc_unit/reg1/Q[3]_i_2/O
                         net (fo=1, routed)           0.433     8.399    calc_unit/reg1/Q[3]_i_2_n_0
    SLICE_X1Y11          LUT3 (Prop_lut3_I2_O)        0.150     8.549 r  calc_unit/reg1/Q[3]_i_1/O
                         net (fo=2, routed)           0.686     9.235    calc_unit/reg2/D[3]
    SLICE_X2Y14          FDCE                                         r  calc_unit/reg2/Q_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.514    14.855    calc_unit/reg2/CLK
    SLICE_X2Y14          FDCE                                         r  calc_unit/reg2/Q_reg[3]_lopt_replica/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y14          FDCE (Setup_fdce_C_D)       -0.247    14.847    calc_unit/reg2/Q_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  5.612    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 calc_unit/reg1/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/reg2/Q_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 1.672ns (41.375%)  route 2.369ns (58.625%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.635     5.156    calc_unit/reg1/CLK
    SLICE_X0Y11          FDCE                                         r  calc_unit/reg1/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  calc_unit/reg1/Q_reg[3]/Q
                         net (fo=4, routed)           0.679     6.291    calc_unit/reg1/Q[3]
    SLICE_X0Y10          LUT3 (Prop_lut3_I2_O)        0.124     6.415 r  calc_unit/reg1/i__carry_i_1/O
                         net (fo=1, routed)           0.000     6.415    calc_unit/a1/S[2]
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.816 r  calc_unit/a1/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.816    calc_unit/a1/_inferred__1/i__carry_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.055 r  calc_unit/a1/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.341     7.397    calc_unit/reg1/data0[6]
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.302     7.699 r  calc_unit/reg1/Q[6]_i_2/O
                         net (fo=1, routed)           0.812     8.511    calc_unit/reg1/Q[6]_i_2_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I2_O)        0.150     8.661 r  calc_unit/reg1/Q[6]_i_1/O
                         net (fo=2, routed)           0.536     9.197    calc_unit/reg2/D[6]
    SLICE_X2Y13          FDCE                                         r  calc_unit/reg2/Q_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.514    14.855    calc_unit/reg2/CLK
    SLICE_X2Y13          FDCE                                         r  calc_unit/reg2/Q_reg[6]_lopt_replica/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y13          FDCE (Setup_fdce_C_D)       -0.220    14.874    calc_unit/reg2/Q_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 calc_unit/reg1/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/reg2/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 1.387ns (36.074%)  route 2.458ns (63.926%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.636     5.157    calc_unit/reg1/CLK
    SLICE_X0Y10          FDCE                                         r  calc_unit/reg1/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  calc_unit/reg1/Q_reg[0]/Q
                         net (fo=3, routed)           0.602     6.215    calc_unit/a1/led_OBUF[0]
    SLICE_X0Y10          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     6.697 r  calc_unit/a1/_inferred__1/i__carry/O[0]
                         net (fo=1, routed)           0.652     7.349    calc_unit/reg1/data0[0]
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.299     7.648 r  calc_unit/reg1/Q[0]_i_2/O
                         net (fo=1, routed)           0.433     8.081    calc_unit/reg1/Q[0]_i_2_n_0
    SLICE_X1Y10          LUT3 (Prop_lut3_I2_O)        0.150     8.231 r  calc_unit/reg1/Q[0]_i_1/O
                         net (fo=2, routed)           0.772     9.002    calc_unit/reg2/D[0]
    SLICE_X2Y15          FDCE                                         r  calc_unit/reg2/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.513    14.854    calc_unit/reg2/CLK
    SLICE_X2Y15          FDCE                                         r  calc_unit/reg2/Q_reg[0]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y15          FDCE (Setup_fdce_C_D)       -0.233    14.860    calc_unit/reg2/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 calc_unit/reg1/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/reg2/Q_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 1.742ns (43.478%)  route 2.265ns (56.522%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.635     5.156    calc_unit/reg1/CLK
    SLICE_X0Y11          FDCE                                         r  calc_unit/reg1/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  calc_unit/reg1/Q_reg[3]/Q
                         net (fo=4, routed)           0.679     6.291    calc_unit/reg1/Q[3]
    SLICE_X0Y10          LUT3 (Prop_lut3_I2_O)        0.124     6.415 r  calc_unit/reg1/i__carry_i_1/O
                         net (fo=1, routed)           0.000     6.415    calc_unit/a1/S[2]
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.816 r  calc_unit/a1/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.816    calc_unit/a1/_inferred__1/i__carry_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.150 r  calc_unit/a1/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.303     7.454    calc_unit/reg1/data0[5]
    SLICE_X2Y11          LUT6 (Prop_lut6_I5_O)        0.303     7.757 r  calc_unit/reg1/Q[5]_i_2/O
                         net (fo=1, routed)           0.452     8.209    calc_unit/reg1/Q[5]_i_2_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I2_O)        0.124     8.333 r  calc_unit/reg1/Q[5]_i_1/O
                         net (fo=2, routed)           0.830     9.163    calc_unit/reg2/D[5]
    SLICE_X2Y13          FDCE                                         r  calc_unit/reg2/Q_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.514    14.855    calc_unit/reg2/CLK
    SLICE_X2Y13          FDCE                                         r  calc_unit/reg2/Q_reg[5]_lopt_replica/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y13          FDCE (Setup_fdce_C_D)       -0.028    15.066    calc_unit/reg2/Q_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                  5.903    

Slack (MET) :             5.908ns  (required time - arrival time)
  Source:                 calc_unit/reg1/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/reg2/Q_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 1.466ns (36.655%)  route 2.533ns (63.345%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.636     5.157    calc_unit/reg1/CLK
    SLICE_X0Y10          FDCE                                         r  calc_unit/reg1/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  calc_unit/reg1/Q_reg[0]/Q
                         net (fo=3, routed)           0.602     6.215    calc_unit/a1/led_OBUF[0]
    SLICE_X0Y10          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     6.799 r  calc_unit/a1/_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.407     7.205    calc_unit/reg1/data0[2]
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.302     7.507 r  calc_unit/reg1/Q[2]_i_2/O
                         net (fo=1, routed)           0.806     8.313    calc_unit/reg1/Q[2]_i_2_n_0
    SLICE_X1Y11          LUT3 (Prop_lut3_I2_O)        0.124     8.437 r  calc_unit/reg1/Q[2]_i_1/O
                         net (fo=2, routed)           0.719     9.157    calc_unit/reg2/D[2]
    SLICE_X2Y15          FDCE                                         r  calc_unit/reg2/Q_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.513    14.854    calc_unit/reg2/CLK
    SLICE_X2Y15          FDCE                                         r  calc_unit/reg2/Q_reg[2]_lopt_replica/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y15          FDCE (Setup_fdce_C_D)       -0.028    15.065    calc_unit/reg2/Q_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  5.908    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 calc_unit/reg1/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/reg2/Q_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 1.387ns (37.501%)  route 2.312ns (62.499%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.636     5.157    calc_unit/reg1/CLK
    SLICE_X0Y10          FDCE                                         r  calc_unit/reg1/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  calc_unit/reg1/Q_reg[0]/Q
                         net (fo=3, routed)           0.602     6.215    calc_unit/a1/led_OBUF[0]
    SLICE_X0Y10          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     6.697 r  calc_unit/a1/_inferred__1/i__carry/O[0]
                         net (fo=1, routed)           0.652     7.349    calc_unit/reg1/data0[0]
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.299     7.648 r  calc_unit/reg1/Q[0]_i_2/O
                         net (fo=1, routed)           0.433     8.081    calc_unit/reg1/Q[0]_i_2_n_0
    SLICE_X1Y10          LUT3 (Prop_lut3_I2_O)        0.150     8.231 r  calc_unit/reg1/Q[0]_i_1/O
                         net (fo=2, routed)           0.625     8.856    calc_unit/reg2/D[0]
    SLICE_X1Y13          FDCE                                         r  calc_unit/reg2/Q_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.514    14.855    calc_unit/reg2/CLK
    SLICE_X1Y13          FDCE                                         r  calc_unit/reg2/Q_reg[0]_lopt_replica/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y13          FDCE (Setup_fdce_C_D)       -0.269    14.825    calc_unit/reg2/Q_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                  5.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.476    disp_unit/timer/CLK
    SLICE_X3Y10          FDCE                                         r  disp_unit/timer/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  disp_unit/timer/Q_reg_reg[3]/Q
                         net (fo=2, routed)           0.117     1.734    disp_unit/timer/Q_reg_reg[3]
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  disp_unit/timer/Q_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    disp_unit/timer/Q_reg_reg[0]_i_1_n_4
    SLICE_X3Y10          FDCE                                         r  disp_unit/timer/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.991    disp_unit/timer/CLK
    SLICE_X3Y10          FDCE                                         r  disp_unit/timer/Q_reg_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y10          FDCE (Hold_fdce_C_D)         0.105     1.581    disp_unit/timer/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.592     1.475    disp_unit/timer/CLK
    SLICE_X3Y12          FDCE                                         r  disp_unit/timer/Q_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  disp_unit/timer/Q_reg_reg[11]/Q
                         net (fo=2, routed)           0.119     1.735    disp_unit/timer/Q_reg_reg[11]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  disp_unit/timer/Q_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    disp_unit/timer/Q_reg_reg[8]_i_1_n_4
    SLICE_X3Y12          FDCE                                         r  disp_unit/timer/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.862     1.989    disp_unit/timer/CLK
    SLICE_X3Y12          FDCE                                         r  disp_unit/timer/Q_reg_reg[11]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X3Y12          FDCE (Hold_fdce_C_D)         0.105     1.580    disp_unit/timer/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.474    disp_unit/timer/CLK
    SLICE_X3Y13          FDCE                                         r  disp_unit/timer/Q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  disp_unit/timer/Q_reg_reg[15]/Q
                         net (fo=2, routed)           0.119     1.734    disp_unit/timer/Q_reg_reg[15]
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  disp_unit/timer/Q_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    disp_unit/timer/Q_reg_reg[12]_i_1_n_4
    SLICE_X3Y13          FDCE                                         r  disp_unit/timer/Q_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.861     1.988    disp_unit/timer/CLK
    SLICE_X3Y13          FDCE                                         r  disp_unit/timer/Q_reg_reg[15]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y13          FDCE (Hold_fdce_C_D)         0.105     1.579    disp_unit/timer/Q_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.476    disp_unit/timer/CLK
    SLICE_X3Y11          FDCE                                         r  disp_unit/timer/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  disp_unit/timer/Q_reg_reg[7]/Q
                         net (fo=2, routed)           0.120     1.737    disp_unit/timer/Q_reg_reg[7]
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  disp_unit/timer/Q_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    disp_unit/timer/Q_reg_reg[4]_i_1_n_4
    SLICE_X3Y11          FDCE                                         r  disp_unit/timer/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.991    disp_unit/timer/CLK
    SLICE_X3Y11          FDCE                                         r  disp_unit/timer/Q_reg_reg[7]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y11          FDCE (Hold_fdce_C_D)         0.105     1.581    disp_unit/timer/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.474    disp_unit/timer/CLK
    SLICE_X3Y13          FDCE                                         r  disp_unit/timer/Q_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  disp_unit/timer/Q_reg_reg[12]/Q
                         net (fo=2, routed)           0.114     1.729    disp_unit/timer/Q_reg_reg[12]
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.844 r  disp_unit/timer/Q_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.844    disp_unit/timer/Q_reg_reg[12]_i_1_n_7
    SLICE_X3Y13          FDCE                                         r  disp_unit/timer/Q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.861     1.988    disp_unit/timer/CLK
    SLICE_X3Y13          FDCE                                         r  disp_unit/timer/Q_reg_reg[12]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y13          FDCE (Hold_fdce_C_D)         0.105     1.579    disp_unit/timer/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.804%)  route 0.116ns (31.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.474    disp_unit/timer/CLK
    SLICE_X3Y14          FDCE                                         r  disp_unit/timer/Q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  disp_unit/timer/Q_reg_reg[16]/Q
                         net (fo=2, routed)           0.116     1.731    disp_unit/timer/Q_reg_reg[16]
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  disp_unit/timer/Q_reg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.846    disp_unit/timer/Q_reg_reg[16]_i_1_n_7
    SLICE_X3Y14          FDCE                                         r  disp_unit/timer/Q_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.861     1.988    disp_unit/timer/CLK
    SLICE_X3Y14          FDCE                                         r  disp_unit/timer/Q_reg_reg[16]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y14          FDCE (Hold_fdce_C_D)         0.105     1.579    disp_unit/timer/Q_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.592     1.475    disp_unit/timer/CLK
    SLICE_X3Y12          FDCE                                         r  disp_unit/timer/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  disp_unit/timer/Q_reg_reg[8]/Q
                         net (fo=2, routed)           0.116     1.732    disp_unit/timer/Q_reg_reg[8]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  disp_unit/timer/Q_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    disp_unit/timer/Q_reg_reg[8]_i_1_n_7
    SLICE_X3Y12          FDCE                                         r  disp_unit/timer/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.862     1.989    disp_unit/timer/CLK
    SLICE_X3Y12          FDCE                                         r  disp_unit/timer/Q_reg_reg[8]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X3Y12          FDCE (Hold_fdce_C_D)         0.105     1.580    disp_unit/timer/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.592     1.475    disp_unit/timer/CLK
    SLICE_X3Y12          FDCE                                         r  disp_unit/timer/Q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  disp_unit/timer/Q_reg_reg[10]/Q
                         net (fo=2, routed)           0.120     1.737    disp_unit/timer/Q_reg_reg[10]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.848 r  disp_unit/timer/Q_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    disp_unit/timer/Q_reg_reg[8]_i_1_n_5
    SLICE_X3Y12          FDCE                                         r  disp_unit/timer/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.862     1.989    disp_unit/timer/CLK
    SLICE_X3Y12          FDCE                                         r  disp_unit/timer/Q_reg_reg[10]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X3Y12          FDCE (Hold_fdce_C_D)         0.105     1.580    disp_unit/timer/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.476    disp_unit/timer/CLK
    SLICE_X3Y10          FDCE                                         r  disp_unit/timer/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  disp_unit/timer/Q_reg_reg[2]/Q
                         net (fo=2, routed)           0.120     1.738    disp_unit/timer/Q_reg_reg[2]
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.849 r  disp_unit/timer/Q_reg_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.849    disp_unit/timer/Q_reg_reg[0]_i_1_n_5
    SLICE_X3Y10          FDCE                                         r  disp_unit/timer/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.991    disp_unit/timer/CLK
    SLICE_X3Y10          FDCE                                         r  disp_unit/timer/Q_reg_reg[2]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y10          FDCE (Hold_fdce_C_D)         0.105     1.581    disp_unit/timer/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.476    disp_unit/timer/CLK
    SLICE_X3Y11          FDCE                                         r  disp_unit/timer/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  disp_unit/timer/Q_reg_reg[4]/Q
                         net (fo=2, routed)           0.117     1.734    disp_unit/timer/Q_reg_reg[4]
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.849 r  disp_unit/timer/Q_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.849    disp_unit/timer/Q_reg_reg[4]_i_1_n_7
    SLICE_X3Y11          FDCE                                         r  disp_unit/timer/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.991    disp_unit/timer/CLK
    SLICE_X3Y11          FDCE                                         r  disp_unit/timer/Q_reg_reg[4]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y11          FDCE (Hold_fdce_C_D)         0.105     1.581    disp_unit/timer/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10    calc_unit/reg1/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    calc_unit/reg1/Q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    calc_unit/reg1/Q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    calc_unit/reg1/Q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    calc_unit/reg1/Q_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    calc_unit/reg1/Q_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10    calc_unit/reg1/Q_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10    calc_unit/reg1/Q_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    calc_unit/reg2/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    calc_unit/reg1/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    calc_unit/reg1/Q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    calc_unit/reg1/Q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    calc_unit/reg1/Q_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    calc_unit/reg1/Q_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    calc_unit/reg1/Q_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    calc_unit/reg1/Q_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    calc_unit/reg1/Q_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    calc_unit/reg2/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    calc_unit/reg2/Q_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    calc_unit/reg2/Q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    calc_unit/reg2/Q_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    calc_unit/reg2/Q_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    calc_unit/reg2/Q_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    calc_unit/reg2/Q_reg[4]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    calc_unit/reg2/Q_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    calc_unit/reg2/Q_reg[7]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    calc_unit/reg1/Q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    calc_unit/reg1/Q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    calc_unit/reg1/Q_reg[4]/C



