// Seed: 954315386
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  assign module_1._id_2 = 0;
  inout wire id_1;
  logic id_5;
endmodule
module module_1 #(
    parameter id_2 = 32'd34,
    parameter id_3 = 32'd40,
    parameter id_5 = 32'd17
) (
    output wor  id_0,
    input  tri1 id_1,
    input  wire _id_2,
    input  wire _id_3,
    input  wand id_4,
    input  tri0 _id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
  logic [1 : 1] id_8;
  ;
  wire [id_5 : id_3] id_9;
  logic ["" : -1] id_10, id_11;
  wire [1 : id_2] id_12;
endmodule
