{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1570733016693 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1570733016693 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PCIe_Fundamental 5CGXFC9D6F27C7 " "Selected device 5CGXFC9D6F27C7 for design \"PCIe_Fundamental\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1570733017098 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1570733017155 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1570733017155 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "q_sys:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_er22:auto_generated\|ram_block1a3 " "Atom \"q_sys:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_er22:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1570733017389 "|PCIe_Fundamental|q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_er22:auto_generated|ram_block1a3"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1570733017389 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1570733019424 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1570733019463 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1570733021605 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1570733023340 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1570733040394 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "9 " "9 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_TX_p\[0\] PCIE_TX_p\[0\](n) " "differential I/O pin \"PCIE_TX_p\[0\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_TX_p\[0\](n)\"." {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/switch/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PCIE_TX_p[0] } } } { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_p\[0\]" } } } } { "PCIe_Fundamental.v" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/" { { 0 { 0 ""} 0 2027 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 128221 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/switch/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PCIE_TX_p[0](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1570733040539 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_TX_p\[1\] PCIE_TX_p\[1\](n) " "differential I/O pin \"PCIE_TX_p\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_TX_p\[1\](n)\"." {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/switch/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PCIE_TX_p[1] } } } { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_p\[1\]" } } } } { "PCIe_Fundamental.v" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/" { { 0 { 0 ""} 0 2028 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 128223 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/switch/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PCIE_TX_p[1](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1570733040539 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_TX_p\[2\] PCIE_TX_p\[2\](n) " "differential I/O pin \"PCIE_TX_p\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_TX_p\[2\](n)\"." {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/switch/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PCIE_TX_p[2] } } } { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_p\[2\]" } } } } { "PCIe_Fundamental.v" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/" { { 0 { 0 ""} 0 2029 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 128225 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/switch/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PCIE_TX_p[2](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1570733040539 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_TX_p\[3\] PCIE_TX_p\[3\](n) " "differential I/O pin \"PCIE_TX_p\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_TX_p\[3\](n)\"." {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/switch/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PCIE_TX_p[3] } } } { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_p\[3\]" } } } } { "PCIe_Fundamental.v" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/" { { 0 { 0 ""} 0 2030 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 128227 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/switch/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PCIE_TX_p[3](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1570733040539 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_REFCLK_p PCIE_REFCLK_p(n) " "differential I/O pin \"PCIE_REFCLK_p\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_REFCLK_p(n)\"." {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/switch/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PCIE_REFCLK_p } } } { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_REFCLK_p" } } } } { "PCIe_Fundamental.v" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/" { { 0 { 0 ""} 0 2048 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 128229 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/switch/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PCIE_REFCLK_p(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1570733040539 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_RX_p\[0\] PCIE_RX_p\[0\](n) " "differential I/O pin \"PCIE_RX_p\[0\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_RX_p\[0\](n)\"." {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/switch/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PCIE_RX_p[0] } } } { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_p\[0\]" } } } } { "PCIe_Fundamental.v" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/" { { 0 { 0 ""} 0 2031 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 128230 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/switch/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PCIE_RX_p[0](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1570733040539 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_RX_p\[1\] PCIE_RX_p\[1\](n) " "differential I/O pin \"PCIE_RX_p\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_RX_p\[1\](n)\"." {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/switch/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PCIE_RX_p[1] } } } { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_p\[1\]" } } } } { "PCIe_Fundamental.v" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/" { { 0 { 0 ""} 0 2032 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 128231 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/switch/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PCIE_RX_p[1](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1570733040539 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_RX_p\[2\] PCIE_RX_p\[2\](n) " "differential I/O pin \"PCIE_RX_p\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_RX_p\[2\](n)\"." {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/switch/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PCIE_RX_p[2] } } } { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_p\[2\]" } } } } { "PCIe_Fundamental.v" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/" { { 0 { 0 ""} 0 2033 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 128232 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/switch/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PCIE_RX_p[2](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1570733040539 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_RX_p\[3\] PCIE_RX_p\[3\](n) " "differential I/O pin \"PCIE_RX_p\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_RX_p\[3\](n)\"." {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/switch/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PCIE_RX_p[3] } } } { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_p\[3\]" } } } } { "PCIe_Fundamental.v" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/" { { 0 { 0 ""} 0 2034 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 128233 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/switch/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PCIE_RX_p[3](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1570733040539 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1570733040539 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1570733041867 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1570733044986 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|coreclkout~CLKENA0 11175 global CLKCTRL_G2 " "q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|coreclkout~CLKENA0 with 11175 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1570733045256 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1570733045256 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PCIE_REFCLK_p~input~FITTER_INSERTEDCLKENA0 4 global CLKCTRL_G1 " "PCIE_REFCLK_p~input~FITTER_INSERTEDCLKENA0 with 4 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1570733045256 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1570733045256 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "4 s (4 global) " "Automatically promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50_B3B~inputCLKENA0 13533 global CLKCTRL_G7 " "CLOCK_50_B3B~inputCLKENA0 with 13533 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1570733045256 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 3234 global CLKCTRL_G3 " "altera_internal_jtag~TCKUTAPCLKENA0 with 3234 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1570733045256 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1570733045256 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "q_sys:u0\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 6157 global CLKCTRL_G0 " "q_sys:u0\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 with 6157 fanout uses global clock CLKCTRL_G0" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1570733045256 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1570733045256 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "encoder_rst~CLKENA0 3929 global CLKCTRL_G6 " "encoder_rst~CLKENA0 with 3929 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1570733045256 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1570733045256 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1570733045256 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:03 " "Fitter periphery placement operations ending: elapsed time is 00:00:03" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570733045259 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1570733045843 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1570733045962 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1570733046223 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1570733046464 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1570733046464 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1570733046585 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_av " "Entity alt_cal_av" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] -to q  " "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] -to q " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570733052207 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_busy\] -to q  " "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_busy\] -to q " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570733052207 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1570733052207 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_edge_detect " "Entity alt_cal_edge_detect" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_av_edge_detect_clk -period 10 \[get_registers *alt_cal_av*\|*pd*_det\|alt_edge_det_ff?\] " "create_clock -name alt_cal_av_edge_detect_clk -period 10 \[get_registers *alt_cal_av*\|*pd*_det\|alt_edge_det_ff?\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570733052207 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -exclusive -group \[get_clocks \{alt_cal_av_edge_detect_clk\}\] " "set_clock_groups -exclusive -group \[get_clocks \{alt_cal_av_edge_detect_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570733052207 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1570733052207 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570733052207 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1570733052207 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570733052207 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570733052207 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570733052207 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1570733052207 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1570733052207 ""}
{ "Info" "ISTA_SDC_FOUND" "q_sys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'q_sys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1570733052695 ""}
{ "Info" "ISTA_SDC_FOUND" "q_sys/synthesis/submodules/altera_pci_express.sdc " "Reading SDC File: 'q_sys/synthesis/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1570733052817 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 10.000 -waveform \{0.000 5.000\} -name PCIE_REFCLK_p PCIE_REFCLK_p " "create_clock -period 10.000 -waveform \{0.000 5.000\} -name PCIE_REFCLK_p PCIE_REFCLK_p" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|refiqclk3\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|refiqclk3\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.800 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.800 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.800 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.800 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 10 -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 10 -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|refiqclk3\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|refiqclk3\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 8.000 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout\} " "create_clock -period 8.000 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] -10.000 " "set_min_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] 20.000 " "set_max_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] -10.000 " "set_min_delay -to \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] 20.000 " "set_max_delay -to \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] -10.000 " "set_min_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] 20.000 " "set_max_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] -10.000 " "set_min_delay -to \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] 20.000 " "set_max_delay -to \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1570733052938 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1570733052938 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1570733052943 ""}
{ "Info" "ISTA_SDC_FOUND" "q_sys/synthesis/submodules/av_xcvr_reconfig.sdc " "Reading SDC File: 'q_sys/synthesis/submodules/av_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1570733052944 ""}
{ "Info" "ISTA_SDC_FOUND" "PCIe_Fundamental.sdc " "Reading SDC File: 'PCIe_Fundamental.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1570733052971 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_Fundamental.sdc 11 CLOCK_50_B4A port " "Ignored filter at PCIe_Fundamental.sdc(11): CLOCK_50_B4A could not be matched with a port" {  } { { "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.sdc" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1570733052972 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock PCIe_Fundamental.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at PCIe_Fundamental.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK_50_B4A\] " "create_clock -period 20 \[get_ports CLOCK_50_B4A\]" {  } { { "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.sdc" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1570733052973 ""}  } { { "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.sdc" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1570733052973 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_Fundamental.sdc 12 CLOCK_50_B5B port " "Ignored filter at PCIe_Fundamental.sdc(12): CLOCK_50_B5B could not be matched with a port" {  } { { "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.sdc" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1570733052973 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock PCIe_Fundamental.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at PCIe_Fundamental.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK_50_B5B\] " "create_clock -period 20 \[get_ports CLOCK_50_B5B\]" {  } { { "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.sdc" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1570733052973 ""}  } { { "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.sdc" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1570733052973 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_Fundamental.sdc 13 CLOCK_50_B6A port " "Ignored filter at PCIe_Fundamental.sdc(13): CLOCK_50_B6A could not be matched with a port" {  } { { "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.sdc" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1570733052973 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock PCIe_Fundamental.sdc 13 Argument <targets> is an empty collection " "Ignored create_clock at PCIe_Fundamental.sdc(13): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK_50_B6A\] " "create_clock -period 20 \[get_ports CLOCK_50_B6A\]" {  } { { "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.sdc" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1570733052973 ""}  } { { "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.sdc" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1570733052973 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_Fundamental.sdc 14 CLOCK_50_B7A port " "Ignored filter at PCIe_Fundamental.sdc(14): CLOCK_50_B7A could not be matched with a port" {  } { { "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.sdc" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1570733052974 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock PCIe_Fundamental.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at PCIe_Fundamental.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK_50_B7A\] " "create_clock -period 20 \[get_ports CLOCK_50_B7A\]" {  } { { "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.sdc" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1570733052974 ""}  } { { "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.sdc" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1570733052974 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_Fundamental.sdc 15 CLOCK_50_B8A port " "Ignored filter at PCIe_Fundamental.sdc(15): CLOCK_50_B8A could not be matched with a port" {  } { { "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.sdc" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1570733052974 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock PCIe_Fundamental.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at PCIe_Fundamental.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK_50_B8A\] " "create_clock -period 20 \[get_ports CLOCK_50_B8A\]" {  } { { "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.sdc" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1570733052974 ""}  } { { "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.sdc" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1570733052974 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "PCIE_REFCLK_p " "Overwriting existing clock: PCIE_REFCLK_p" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1570733052975 ""}
{ "Warning" "WSTA_DERIVE_PLL_CLOCKS_WAS_CALLED_AGAIN" "" "derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." {  } {  } 0 332189 "derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." 0 0 "Fitter" 0 -1 1570733052975 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1570733052987 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|pldclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top~BURIED_SYNC_DATA127 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|pldclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top~BURIED_SYNC_DATA127" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570733053367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570733053367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570733053367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570733053367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570733053367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570733053367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570733053367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570733053367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570733053367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570733053367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570733053367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570733053367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570733053367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570733053367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570733053367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570733053367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570733053367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst\|avmmclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst\|avmmclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570733053367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst\|avmmclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst\|avmmclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570733053367 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1570733053367 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1570733053948 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1570733053978 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 55 clocks " "Found 55 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 alt_cal_av_edge_detect_clk " "  10.000 alt_cal_av_edge_detect_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B3B " "  20.000 CLOCK_50_B3B" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 PCIE_REFCLK_p " "  10.000 PCIE_REFCLK_p" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 sv_reconfig_pma_testbus_clk_0 " "  20.000 sv_reconfig_pma_testbus_clk_0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " "   8.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout " "  10.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "   0.800 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk " "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk " "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk " "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk " "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "  10.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " "   0.800 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout " "  10.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes " "   0.800 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b " "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout " "  10.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes " "   0.800 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b " "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout " "  10.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes " "   0.800 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b " "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.800 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   8.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "   8.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout " "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.800 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout " "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   8.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "   8.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout " "   8.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.800 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   8.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "   8.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.800 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   4.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   8.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "   8.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570733053981 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1570733053981 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1570733059614 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Block RAM " "Packed 64 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1570733059741 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1570733059741 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1570733062353 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCK " "Node \"ADC_SCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDI " "Node \"ADC_SDI\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDO " "Node \"ADC_SDO\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARD_IO\[0\] " "Node \"ARD_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARD_IO\[10\] " "Node \"ARD_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARD_IO\[11\] " "Node \"ARD_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARD_IO\[12\] " "Node \"ARD_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARD_IO\[13\] " "Node \"ARD_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARD_IO\[14\] " "Node \"ARD_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARD_IO\[15\] " "Node \"ARD_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARD_IO\[1\] " "Node \"ARD_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARD_IO\[2\] " "Node \"ARD_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARD_IO\[3\] " "Node \"ARD_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARD_IO\[4\] " "Node \"ARD_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARD_IO\[5\] " "Node \"ARD_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARD_IO\[6\] " "Node \"ARD_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARD_IO\[7\] " "Node \"ARD_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARD_IO\[8\] " "Node \"ARD_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARD_IO\[9\] " "Node \"ARD_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50_B4A " "Node \"CLOCK_50_B4A\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50_B4A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50_B5B " "Node \"CLOCK_50_B5B\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50_B5B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50_B6A " "Node \"CLOCK_50_B6A\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50_B6A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50_B7A " "Node \"CLOCK_50_B7A\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50_B7A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50_B8A " "Node \"CLOCK_50_B8A\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50_B8A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CPU_RESET_n " "Node \"CPU_RESET_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CPU_RESET_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ADDR\[0\] " "Node \"DDR3_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ADDR\[10\] " "Node \"DDR3_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ADDR\[11\] " "Node \"DDR3_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ADDR\[12\] " "Node \"DDR3_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ADDR\[13\] " "Node \"DDR3_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ADDR\[14\] " "Node \"DDR3_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ADDR\[1\] " "Node \"DDR3_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ADDR\[2\] " "Node \"DDR3_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ADDR\[3\] " "Node \"DDR3_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ADDR\[4\] " "Node \"DDR3_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ADDR\[5\] " "Node \"DDR3_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ADDR\[6\] " "Node \"DDR3_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ADDR\[7\] " "Node \"DDR3_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ADDR\[8\] " "Node \"DDR3_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ADDR\[9\] " "Node \"DDR3_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_BA\[0\] " "Node \"DDR3_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_BA\[1\] " "Node \"DDR3_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_BA\[2\] " "Node \"DDR3_BA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_BA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CAS_n " "Node \"DDR3_CAS_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_CAS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CKE " "Node \"DDR3_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CK_n " "Node \"DDR3_CK_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_CK_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CK_p " "Node \"DDR3_CK_p\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_CK_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CS_n " "Node \"DDR3_CS_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_CS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[0\] " "Node \"DDR3_DM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[1\] " "Node \"DDR3_DM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[2\] " "Node \"DDR3_DM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[3\] " "Node \"DDR3_DM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[0\] " "Node \"DDR3_DQS_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[1\] " "Node \"DDR3_DQS_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[2\] " "Node \"DDR3_DQS_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[3\] " "Node \"DDR3_DQS_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_p\[0\] " "Node \"DDR3_DQS_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_p\[1\] " "Node \"DDR3_DQS_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_p\[2\] " "Node \"DDR3_DQS_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_p\[3\] " "Node \"DDR3_DQS_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[0\] " "Node \"DDR3_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[10\] " "Node \"DDR3_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[11\] " "Node \"DDR3_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[12\] " "Node \"DDR3_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[13\] " "Node \"DDR3_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[14\] " "Node \"DDR3_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[15\] " "Node \"DDR3_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[16\] " "Node \"DDR3_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[17\] " "Node \"DDR3_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[18\] " "Node \"DDR3_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[19\] " "Node \"DDR3_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[1\] " "Node \"DDR3_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[20\] " "Node \"DDR3_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[21\] " "Node \"DDR3_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[22\] " "Node \"DDR3_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[23\] " "Node \"DDR3_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[24\] " "Node \"DDR3_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[25\] " "Node \"DDR3_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[26\] " "Node \"DDR3_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[27\] " "Node \"DDR3_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[28\] " "Node \"DDR3_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[29\] " "Node \"DDR3_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[2\] " "Node \"DDR3_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[30\] " "Node \"DDR3_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[31\] " "Node \"DDR3_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[3\] " "Node \"DDR3_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[4\] " "Node \"DDR3_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[5\] " "Node \"DDR3_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[6\] " "Node \"DDR3_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[7\] " "Node \"DDR3_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[8\] " "Node \"DDR3_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[9\] " "Node \"DDR3_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ODT " "Node \"DDR3_ODT\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_ODT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_RAS_n " "Node \"DDR3_RAS_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_RAS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_RESET_n " "Node \"DDR3_RESET_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_RESET_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_RZQ " "Node \"DDR3_RZQ\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_RZQ" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_WE_n " "Node \"DDR3_WE_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_WE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_n " "Node \"DRAM_CAS_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_n " "Node \"DRAM_CS_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_n " "Node \"DRAM_RAS_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_n " "Node \"DRAM_WE_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_DP " "Node \"HEX0_DP\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_DP " "Node \"HEX1_DP\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[0\] " "Node \"LED\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[1\] " "Node \"LED\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[2\] " "Node \"LED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[3\] " "Node \"LED\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/switch/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570733063289 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1570733063289 ""}