-- -------------------------------------------------------------
-- 
-- File Name: C:\Users\valen\Documents\repos\UZ\ultrazohm_sw_working\ip_cores\uz_sixphase_VSD_transformation\hdl_prj\hdlsrc\uz_sixphase_VSD_transformation\uz_sixphase_VSD_transformation.vhd
-- Created: 2022-09-17 15:32:17
-- 
-- Generated by MATLAB 9.11 and HDL Coder 3.19
-- 
-- 
-- -------------------------------------------------------------
-- Rate and Clocking Details
-- -------------------------------------------------------------
-- Model base rate: -1
-- Target subsystem base rate: -1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: uz_sixphase_VSD_transformation
-- Source Path: uz_sixphase_VSD_transformation
-- Hierarchy Level: 0
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.uz_sixphase_VSD_transformation_pkg.ALL;

ENTITY uz_sixphase_VSD_transformation IS
  PORT( IPCORE_CLK                        :   IN    std_logic;  -- ufix1
        IPCORE_RESETN                     :   IN    std_logic;  -- ufix1
        x_in_dq_0                         :   IN    std_logic_vector(161 DOWNTO 0);  -- ufix162
        theta_el                          :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18
        trigger_new_values                :   IN    std_logic;  -- ufix1
        x_abc1_ll_pl_0                    :   IN    std_logic_vector(80 DOWNTO 0);  -- ufix81
        x_abc2_ll_pl_0                    :   IN    std_logic_vector(80 DOWNTO 0);  -- ufix81
        AXI4_ACLK                         :   IN    std_logic;  -- ufix1
        AXI4_ARESETN                      :   IN    std_logic;  -- ufix1
        AXI4_AWID                         :   IN    std_logic_vector(11 DOWNTO 0);  -- ufix12
        AXI4_AWADDR                       :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
        AXI4_AWLEN                        :   IN    std_logic_vector(7 DOWNTO 0);  -- ufix8
        AXI4_AWSIZE                       :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
        AXI4_AWBURST                      :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
        AXI4_AWLOCK                       :   IN    std_logic;  -- ufix1
        AXI4_AWCACHE                      :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
        AXI4_AWPROT                       :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
        AXI4_AWVALID                      :   IN    std_logic;  -- ufix1
        AXI4_WDATA                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI4_WSTRB                        :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
        AXI4_WLAST                        :   IN    std_logic;  -- ufix1
        AXI4_WVALID                       :   IN    std_logic;  -- ufix1
        AXI4_BREADY                       :   IN    std_logic;  -- ufix1
        AXI4_ARID                         :   IN    std_logic_vector(11 DOWNTO 0);  -- ufix12
        AXI4_ARADDR                       :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
        AXI4_ARLEN                        :   IN    std_logic_vector(7 DOWNTO 0);  -- ufix8
        AXI4_ARSIZE                       :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
        AXI4_ARBURST                      :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
        AXI4_ARLOCK                       :   IN    std_logic;  -- ufix1
        AXI4_ARCACHE                      :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
        AXI4_ARPROT                       :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
        AXI4_ARVALID                      :   IN    std_logic;  -- ufix1
        AXI4_RREADY                       :   IN    std_logic;  -- ufix1
        x_abc_1_0                         :   OUT   std_logic_vector(80 DOWNTO 0);  -- ufix81
        x_abc_2_0                         :   OUT   std_logic_vector(80 DOWNTO 0);  -- ufix81
        x_out_dq_0                        :   OUT   std_logic_vector(161 DOWNTO 0);  -- ufix162
        AXI4_AWREADY                      :   OUT   std_logic;  -- ufix1
        AXI4_WREADY                       :   OUT   std_logic;  -- ufix1
        AXI4_BID                          :   OUT   std_logic_vector(11 DOWNTO 0);  -- ufix12
        AXI4_BRESP                        :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
        AXI4_BVALID                       :   OUT   std_logic;  -- ufix1
        AXI4_ARREADY                      :   OUT   std_logic;  -- ufix1
        AXI4_RID                          :   OUT   std_logic_vector(11 DOWNTO 0);  -- ufix12
        AXI4_RDATA                        :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI4_RRESP                        :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
        AXI4_RLAST                        :   OUT   std_logic;  -- ufix1
        AXI4_RVALID                       :   OUT   std_logic  -- ufix1
        );
END uz_sixphase_VSD_transformation;


ARCHITECTURE rtl OF uz_sixphase_VSD_transformation IS

  -- Component Declarations
  COMPONENT uz_sixphase_VSD_transformation_reset_sync
    PORT( clk                             :   IN    std_logic;  -- ufix1
          reset_in                        :   IN    std_logic;  -- ufix1
          reset_out                       :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT uz_sixphase_VSD_transformation_axi4
    PORT( reset                           :   IN    std_logic;
          AXI4_ACLK                       :   IN    std_logic;  -- ufix1
          AXI4_ARESETN                    :   IN    std_logic;  -- ufix1
          AXI4_AWID                       :   IN    std_logic_vector(11 DOWNTO 0);  -- ufix12
          AXI4_AWADDR                     :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
          AXI4_AWLEN                      :   IN    std_logic_vector(7 DOWNTO 0);  -- ufix8
          AXI4_AWSIZE                     :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
          AXI4_AWBURST                    :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
          AXI4_AWLOCK                     :   IN    std_logic;  -- ufix1
          AXI4_AWCACHE                    :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
          AXI4_AWPROT                     :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
          AXI4_AWVALID                    :   IN    std_logic;  -- ufix1
          AXI4_WDATA                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI4_WSTRB                      :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
          AXI4_WLAST                      :   IN    std_logic;  -- ufix1
          AXI4_WVALID                     :   IN    std_logic;  -- ufix1
          AXI4_BREADY                     :   IN    std_logic;  -- ufix1
          AXI4_ARID                       :   IN    std_logic_vector(11 DOWNTO 0);  -- ufix12
          AXI4_ARADDR                     :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
          AXI4_ARLEN                      :   IN    std_logic_vector(7 DOWNTO 0);  -- ufix8
          AXI4_ARSIZE                     :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
          AXI4_ARBURST                    :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
          AXI4_ARLOCK                     :   IN    std_logic;  -- ufix1
          AXI4_ARCACHE                    :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
          AXI4_ARPROT                     :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
          AXI4_ARVALID                    :   IN    std_logic;  -- ufix1
          AXI4_RREADY                     :   IN    std_logic;  -- ufix1
          read_ip_timestamp               :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          read_theta_el_axi               :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En14
          read_x_abc_out_axi              :   IN    vector_of_std_logic_vector27(0 TO 5);  -- sfix27_En18 [6]
          AXI4_AWREADY                    :   OUT   std_logic;  -- ufix1
          AXI4_WREADY                     :   OUT   std_logic;  -- ufix1
          AXI4_BID                        :   OUT   std_logic_vector(11 DOWNTO 0);  -- ufix12
          AXI4_BRESP                      :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
          AXI4_BVALID                     :   OUT   std_logic;  -- ufix1
          AXI4_ARREADY                    :   OUT   std_logic;  -- ufix1
          AXI4_RID                        :   OUT   std_logic_vector(11 DOWNTO 0);  -- ufix12
          AXI4_RDATA                      :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI4_RRESP                      :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
          AXI4_RLAST                      :   OUT   std_logic;  -- ufix1
          AXI4_RVALID                     :   OUT   std_logic;  -- ufix1
          write_axi_enable                :   OUT   std_logic;  -- ufix1
          reset_internal                  :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  COMPONENT uz_sixphase_VSD_transformation_dut
    PORT( clk                             :   IN    std_logic;  -- ufix1
          reset                           :   IN    std_logic;
          dut_enable                      :   IN    std_logic;  -- ufix1
          x_in_dq_0                       :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_in_dq_1                       :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_in_dq_2                       :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_in_dq_3                       :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_in_dq_4                       :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_in_dq_5                       :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          theta_el                        :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En14
          trigger_new_values              :   IN    std_logic;  -- ufix1
          x_abc1_ll_pl_0                  :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          x_abc1_ll_pl_1                  :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          x_abc1_ll_pl_2                  :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          x_abc2_ll_pl_0                  :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          x_abc2_ll_pl_1                  :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          x_abc2_ll_pl_2                  :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          ce_out                          :   OUT   std_logic;  -- ufix1
          theta_el_axi                    :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En14
          x_abc_out_axi_0                 :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_abc_out_axi_1                 :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_abc_out_axi_2                 :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_abc_out_axi_3                 :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_abc_out_axi_4                 :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_abc_out_axi_5                 :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_abc_1_0                       :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_abc_1_1                       :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_abc_1_2                       :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_abc_2_0                       :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_abc_2_1                       :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_abc_2_2                       :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_out_dq_0                      :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          x_out_dq_1                      :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          x_out_dq_2                      :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          x_out_dq_3                      :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          x_out_dq_4                      :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          x_out_dq_5                      :   OUT   std_logic_vector(26 DOWNTO 0)  -- sfix27_En16
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : uz_sixphase_VSD_transformation_reset_sync
    USE ENTITY work.uz_sixphase_VSD_transformation_reset_sync(rtl);

  FOR ALL : uz_sixphase_VSD_transformation_axi4
    USE ENTITY work.uz_sixphase_VSD_transformation_axi4(rtl);

  FOR ALL : uz_sixphase_VSD_transformation_dut
    USE ENTITY work.uz_sixphase_VSD_transformation_dut(rtl);

  -- Signals
  SIGNAL reset                            : std_logic;
  SIGNAL ip_timestamp                     : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL reset_cm                         : std_logic;  -- ufix1
  SIGNAL x_in_dq_0_unsigned               : unsigned(161 DOWNTO 0);  -- ufix162
  SIGNAL x_in_dq_0_slice                  : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL x_in_dq_0_sig                    : signed(26 DOWNTO 0);  -- sfix27_En18
  SIGNAL x_in_dq_0_unsigned_1             : unsigned(161 DOWNTO 0);  -- ufix162
  SIGNAL x_in_dq_0_slice_1                : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL x_in_dq_1_sig                    : signed(26 DOWNTO 0);  -- sfix27_En18
  SIGNAL x_in_dq_0_unsigned_2             : unsigned(161 DOWNTO 0);  -- ufix162
  SIGNAL x_in_dq_0_slice_2                : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL x_in_dq_2_sig                    : signed(26 DOWNTO 0);  -- sfix27_En18
  SIGNAL x_in_dq_0_unsigned_3             : unsigned(161 DOWNTO 0);  -- ufix162
  SIGNAL x_in_dq_0_slice_3                : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL x_in_dq_3_sig                    : signed(26 DOWNTO 0);  -- sfix27_En18
  SIGNAL x_in_dq_0_unsigned_4             : unsigned(161 DOWNTO 0);  -- ufix162
  SIGNAL x_in_dq_0_slice_4                : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL x_in_dq_4_sig                    : signed(26 DOWNTO 0);  -- sfix27_En18
  SIGNAL x_in_dq_0_unsigned_5             : unsigned(161 DOWNTO 0);  -- ufix162
  SIGNAL x_in_dq_0_slice_5                : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL x_in_dq_5_sig                    : signed(26 DOWNTO 0);  -- sfix27_En18
  SIGNAL theta_el_unsigned                : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL theta_el_sig                     : signed(17 DOWNTO 0);  -- sfix18_En14
  SIGNAL x_abc1_ll_pl_0_unsigned          : unsigned(80 DOWNTO 0);  -- ufix81
  SIGNAL x_abc1_ll_pl_0_slice             : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL x_abc1_ll_pl_0_sig               : signed(26 DOWNTO 0);  -- sfix27_En16
  SIGNAL x_abc1_ll_pl_0_slice_1           : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL x_abc1_ll_pl_1_sig               : signed(26 DOWNTO 0);  -- sfix27_En16
  SIGNAL x_abc1_ll_pl_0_slice_2           : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL x_abc1_ll_pl_2_sig               : signed(26 DOWNTO 0);  -- sfix27_En16
  SIGNAL x_abc2_ll_pl_0_unsigned          : unsigned(80 DOWNTO 0);  -- ufix81
  SIGNAL x_abc2_ll_pl_0_slice             : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL x_abc2_ll_pl_0_sig               : signed(26 DOWNTO 0);  -- sfix27_En16
  SIGNAL x_abc2_ll_pl_0_slice_1           : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL x_abc2_ll_pl_1_sig               : signed(26 DOWNTO 0);  -- sfix27_En16
  SIGNAL x_abc2_ll_pl_0_slice_2           : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL x_abc2_ll_pl_2_sig               : signed(26 DOWNTO 0);  -- sfix27_En16
  SIGNAL reset_internal                   : std_logic;  -- ufix1
  SIGNAL reset_before_sync                : std_logic;  -- ufix1
  SIGNAL read_x_abc_out_axi_vec           : vector_of_std_logic_vector27(0 TO 5);  -- ufix27 [6]
  SIGNAL theta_el_axi_sig                 : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL AXI4_BID_tmp                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL AXI4_BRESP_tmp                   : std_logic_vector(1 DOWNTO 0);  -- ufix2
  SIGNAL AXI4_RID_tmp                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL AXI4_RDATA_tmp                   : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI4_RRESP_tmp                   : std_logic_vector(1 DOWNTO 0);  -- ufix2
  SIGNAL write_axi_enable                 : std_logic;  -- ufix1
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL x_abc_1_0_sig                    : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_abc_1_1_sig                    : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_abc_1_2_sig                    : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_abc_2_0_sig                    : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_abc_2_1_sig                    : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_abc_2_2_sig                    : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_out_dq_0_sig                   : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_out_dq_1_sig                   : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_out_dq_2_sig                   : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_out_dq_3_sig                   : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_out_dq_4_sig                   : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_out_dq_5_sig                   : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_abc_1_2_sig_signed             : signed(26 DOWNTO 0);  -- sfix27_En18
  SIGNAL x_abc_1_1_sig_signed             : signed(26 DOWNTO 0);  -- sfix27_En18
  SIGNAL x_abc_1_0_sig_signed             : signed(26 DOWNTO 0);  -- sfix27_En18
  SIGNAL x_abc_1_0_tmp                    : unsigned(80 DOWNTO 0);  -- ufix81
  SIGNAL x_abc_2_2_sig_signed             : signed(26 DOWNTO 0);  -- sfix27_En18
  SIGNAL x_abc_2_1_sig_signed             : signed(26 DOWNTO 0);  -- sfix27_En18
  SIGNAL x_abc_2_0_sig_signed             : signed(26 DOWNTO 0);  -- sfix27_En18
  SIGNAL x_abc_2_0_tmp                    : unsigned(80 DOWNTO 0);  -- ufix81
  SIGNAL x_out_dq_5_sig_signed            : signed(26 DOWNTO 0);  -- sfix27_En16
  SIGNAL x_out_dq_4_sig_signed            : signed(26 DOWNTO 0);  -- sfix27_En16
  SIGNAL x_out_dq_3_sig_signed            : signed(26 DOWNTO 0);  -- sfix27_En16
  SIGNAL x_out_dq_2_sig_signed            : signed(26 DOWNTO 0);  -- sfix27_En16
  SIGNAL x_out_dq_1_sig_signed            : signed(26 DOWNTO 0);  -- sfix27_En16
  SIGNAL x_out_dq_0_sig_signed            : signed(26 DOWNTO 0);  -- sfix27_En16
  SIGNAL x_out_dq_0_tmp                   : unsigned(161 DOWNTO 0);  -- ufix162

BEGIN
  u_uz_sixphase_VSD_transformation_reset_sync_inst : uz_sixphase_VSD_transformation_reset_sync
    PORT MAP( clk => IPCORE_CLK,  -- ufix1
              reset_in => reset_before_sync,  -- ufix1
              reset_out => reset
              );

  u_uz_sixphase_VSD_transformation_axi4_inst : uz_sixphase_VSD_transformation_axi4
    PORT MAP( reset => reset,
              AXI4_ACLK => AXI4_ACLK,  -- ufix1
              AXI4_ARESETN => AXI4_ARESETN,  -- ufix1
              AXI4_AWID => AXI4_AWID,  -- ufix12
              AXI4_AWADDR => AXI4_AWADDR,  -- ufix16
              AXI4_AWLEN => AXI4_AWLEN,  -- ufix8
              AXI4_AWSIZE => AXI4_AWSIZE,  -- ufix3
              AXI4_AWBURST => AXI4_AWBURST,  -- ufix2
              AXI4_AWLOCK => AXI4_AWLOCK,  -- ufix1
              AXI4_AWCACHE => AXI4_AWCACHE,  -- ufix4
              AXI4_AWPROT => AXI4_AWPROT,  -- ufix3
              AXI4_AWVALID => AXI4_AWVALID,  -- ufix1
              AXI4_WDATA => AXI4_WDATA,  -- ufix32
              AXI4_WSTRB => AXI4_WSTRB,  -- ufix4
              AXI4_WLAST => AXI4_WLAST,  -- ufix1
              AXI4_WVALID => AXI4_WVALID,  -- ufix1
              AXI4_BREADY => AXI4_BREADY,  -- ufix1
              AXI4_ARID => AXI4_ARID,  -- ufix12
              AXI4_ARADDR => AXI4_ARADDR,  -- ufix16
              AXI4_ARLEN => AXI4_ARLEN,  -- ufix8
              AXI4_ARSIZE => AXI4_ARSIZE,  -- ufix3
              AXI4_ARBURST => AXI4_ARBURST,  -- ufix2
              AXI4_ARLOCK => AXI4_ARLOCK,  -- ufix1
              AXI4_ARCACHE => AXI4_ARCACHE,  -- ufix4
              AXI4_ARPROT => AXI4_ARPROT,  -- ufix3
              AXI4_ARVALID => AXI4_ARVALID,  -- ufix1
              AXI4_RREADY => AXI4_RREADY,  -- ufix1
              read_ip_timestamp => std_logic_vector(ip_timestamp),  -- ufix32
              read_theta_el_axi => theta_el_axi_sig,  -- sfix18_En14
              read_x_abc_out_axi => read_x_abc_out_axi_vec,  -- sfix27_En18 [6]
              AXI4_AWREADY => AXI4_AWREADY,  -- ufix1
              AXI4_WREADY => AXI4_WREADY,  -- ufix1
              AXI4_BID => AXI4_BID_tmp,  -- ufix12
              AXI4_BRESP => AXI4_BRESP_tmp,  -- ufix2
              AXI4_BVALID => AXI4_BVALID,  -- ufix1
              AXI4_ARREADY => AXI4_ARREADY,  -- ufix1
              AXI4_RID => AXI4_RID_tmp,  -- ufix12
              AXI4_RDATA => AXI4_RDATA_tmp,  -- ufix32
              AXI4_RRESP => AXI4_RRESP_tmp,  -- ufix2
              AXI4_RLAST => AXI4_RLAST,  -- ufix1
              AXI4_RVALID => AXI4_RVALID,  -- ufix1
              write_axi_enable => write_axi_enable,  -- ufix1
              reset_internal => reset_internal  -- ufix1
              );

  u_uz_sixphase_VSD_transformation_dut_inst : uz_sixphase_VSD_transformation_dut
    PORT MAP( clk => IPCORE_CLK,  -- ufix1
              reset => reset,
              dut_enable => write_axi_enable,  -- ufix1
              x_in_dq_0 => std_logic_vector(x_in_dq_0_sig),  -- sfix27_En18
              x_in_dq_1 => std_logic_vector(x_in_dq_1_sig),  -- sfix27_En18
              x_in_dq_2 => std_logic_vector(x_in_dq_2_sig),  -- sfix27_En18
              x_in_dq_3 => std_logic_vector(x_in_dq_3_sig),  -- sfix27_En18
              x_in_dq_4 => std_logic_vector(x_in_dq_4_sig),  -- sfix27_En18
              x_in_dq_5 => std_logic_vector(x_in_dq_5_sig),  -- sfix27_En18
              theta_el => std_logic_vector(theta_el_sig),  -- sfix18_En14
              trigger_new_values => trigger_new_values,  -- ufix1
              x_abc1_ll_pl_0 => std_logic_vector(x_abc1_ll_pl_0_sig),  -- sfix27_En16
              x_abc1_ll_pl_1 => std_logic_vector(x_abc1_ll_pl_1_sig),  -- sfix27_En16
              x_abc1_ll_pl_2 => std_logic_vector(x_abc1_ll_pl_2_sig),  -- sfix27_En16
              x_abc2_ll_pl_0 => std_logic_vector(x_abc2_ll_pl_0_sig),  -- sfix27_En16
              x_abc2_ll_pl_1 => std_logic_vector(x_abc2_ll_pl_1_sig),  -- sfix27_En16
              x_abc2_ll_pl_2 => std_logic_vector(x_abc2_ll_pl_2_sig),  -- sfix27_En16
              ce_out => ce_out_sig,  -- ufix1
              theta_el_axi => theta_el_axi_sig,  -- sfix18_En14
              x_abc_out_axi_0 => read_x_abc_out_axi_vec(0),  -- sfix27_En18
              x_abc_out_axi_1 => read_x_abc_out_axi_vec(1),  -- sfix27_En18
              x_abc_out_axi_2 => read_x_abc_out_axi_vec(2),  -- sfix27_En18
              x_abc_out_axi_3 => read_x_abc_out_axi_vec(3),  -- sfix27_En18
              x_abc_out_axi_4 => read_x_abc_out_axi_vec(4),  -- sfix27_En18
              x_abc_out_axi_5 => read_x_abc_out_axi_vec(5),  -- sfix27_En18
              x_abc_1_0 => x_abc_1_0_sig,  -- sfix27_En18
              x_abc_1_1 => x_abc_1_1_sig,  -- sfix27_En18
              x_abc_1_2 => x_abc_1_2_sig,  -- sfix27_En18
              x_abc_2_0 => x_abc_2_0_sig,  -- sfix27_En18
              x_abc_2_1 => x_abc_2_1_sig,  -- sfix27_En18
              x_abc_2_2 => x_abc_2_2_sig,  -- sfix27_En18
              x_out_dq_0 => x_out_dq_0_sig,  -- sfix27_En16
              x_out_dq_1 => x_out_dq_1_sig,  -- sfix27_En16
              x_out_dq_2 => x_out_dq_2_sig,  -- sfix27_En16
              x_out_dq_3 => x_out_dq_3_sig,  -- sfix27_En16
              x_out_dq_4 => x_out_dq_4_sig,  -- sfix27_En16
              x_out_dq_5 => x_out_dq_5_sig  -- sfix27_En16
              );

  ip_timestamp <= unsigned'(X"83AD484C");

  reset_cm <=  NOT IPCORE_RESETN;

  x_in_dq_0_unsigned <= unsigned(x_in_dq_0);

  x_in_dq_0_slice <= x_in_dq_0_unsigned(26 DOWNTO 0);

  x_in_dq_0_sig <= signed(x_in_dq_0_slice);

  x_in_dq_0_unsigned_1 <= unsigned(x_in_dq_0);

  x_in_dq_0_slice_1 <= x_in_dq_0_unsigned_1(53 DOWNTO 27);

  x_in_dq_1_sig <= signed(x_in_dq_0_slice_1);

  x_in_dq_0_unsigned_2 <= unsigned(x_in_dq_0);

  x_in_dq_0_slice_2 <= x_in_dq_0_unsigned_2(80 DOWNTO 54);

  x_in_dq_2_sig <= signed(x_in_dq_0_slice_2);

  x_in_dq_0_unsigned_3 <= unsigned(x_in_dq_0);

  x_in_dq_0_slice_3 <= x_in_dq_0_unsigned_3(107 DOWNTO 81);

  x_in_dq_3_sig <= signed(x_in_dq_0_slice_3);

  x_in_dq_0_unsigned_4 <= unsigned(x_in_dq_0);

  x_in_dq_0_slice_4 <= x_in_dq_0_unsigned_4(134 DOWNTO 108);

  x_in_dq_4_sig <= signed(x_in_dq_0_slice_4);

  x_in_dq_0_unsigned_5 <= unsigned(x_in_dq_0);

  x_in_dq_0_slice_5 <= x_in_dq_0_unsigned_5(161 DOWNTO 135);

  x_in_dq_5_sig <= signed(x_in_dq_0_slice_5);

  theta_el_unsigned <= unsigned(theta_el);

  theta_el_sig <= signed(theta_el_unsigned);

  x_abc1_ll_pl_0_unsigned <= unsigned(x_abc1_ll_pl_0);

  x_abc1_ll_pl_0_slice <= x_abc1_ll_pl_0_unsigned(26 DOWNTO 0);

  x_abc1_ll_pl_0_sig <= signed(x_abc1_ll_pl_0_slice);

  x_abc1_ll_pl_0_slice_1 <= x_abc1_ll_pl_0_unsigned(53 DOWNTO 27);

  x_abc1_ll_pl_1_sig <= signed(x_abc1_ll_pl_0_slice_1);

  x_abc1_ll_pl_0_slice_2 <= x_abc1_ll_pl_0_unsigned(80 DOWNTO 54);

  x_abc1_ll_pl_2_sig <= signed(x_abc1_ll_pl_0_slice_2);

  x_abc2_ll_pl_0_unsigned <= unsigned(x_abc2_ll_pl_0);

  x_abc2_ll_pl_0_slice <= x_abc2_ll_pl_0_unsigned(26 DOWNTO 0);

  x_abc2_ll_pl_0_sig <= signed(x_abc2_ll_pl_0_slice);

  x_abc2_ll_pl_0_slice_1 <= x_abc2_ll_pl_0_unsigned(53 DOWNTO 27);

  x_abc2_ll_pl_1_sig <= signed(x_abc2_ll_pl_0_slice_1);

  x_abc2_ll_pl_0_slice_2 <= x_abc2_ll_pl_0_unsigned(80 DOWNTO 54);

  x_abc2_ll_pl_2_sig <= signed(x_abc2_ll_pl_0_slice_2);

  reset_before_sync <= reset_cm OR reset_internal;


  x_abc_1_2_sig_signed <= signed(x_abc_1_2_sig);

  x_abc_1_1_sig_signed <= signed(x_abc_1_1_sig);

  x_abc_1_0_sig_signed <= signed(x_abc_1_0_sig);

  x_abc_1_0_tmp <= unsigned(x_abc_1_2_sig_signed) & unsigned(x_abc_1_1_sig_signed) & unsigned(x_abc_1_0_sig_signed);

  x_abc_1_0 <= std_logic_vector(x_abc_1_0_tmp);

  x_abc_2_2_sig_signed <= signed(x_abc_2_2_sig);

  x_abc_2_1_sig_signed <= signed(x_abc_2_1_sig);

  x_abc_2_0_sig_signed <= signed(x_abc_2_0_sig);

  x_abc_2_0_tmp <= unsigned(x_abc_2_2_sig_signed) & unsigned(x_abc_2_1_sig_signed) & unsigned(x_abc_2_0_sig_signed);

  x_abc_2_0 <= std_logic_vector(x_abc_2_0_tmp);

  x_out_dq_5_sig_signed <= signed(x_out_dq_5_sig);

  x_out_dq_4_sig_signed <= signed(x_out_dq_4_sig);

  x_out_dq_3_sig_signed <= signed(x_out_dq_3_sig);

  x_out_dq_2_sig_signed <= signed(x_out_dq_2_sig);

  x_out_dq_1_sig_signed <= signed(x_out_dq_1_sig);

  x_out_dq_0_sig_signed <= signed(x_out_dq_0_sig);

  x_out_dq_0_tmp <= unsigned(x_out_dq_5_sig_signed) & unsigned(x_out_dq_4_sig_signed) & unsigned(x_out_dq_3_sig_signed) & unsigned(x_out_dq_2_sig_signed) & unsigned(x_out_dq_1_sig_signed) & unsigned(x_out_dq_0_sig_signed);

  x_out_dq_0 <= std_logic_vector(x_out_dq_0_tmp);

  AXI4_BID <= AXI4_BID_tmp;

  AXI4_BRESP <= AXI4_BRESP_tmp;

  AXI4_RID <= AXI4_RID_tmp;

  AXI4_RDATA <= AXI4_RDATA_tmp;

  AXI4_RRESP <= AXI4_RRESP_tmp;

END rtl;

