#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002d63725f250 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000002d63729da90_0 .net "PC", 31 0, v000002d6372967a0_0;  1 drivers
v000002d63729d310_0 .var "clk", 0 0;
v000002d63729db30_0 .net "clkout", 0 0, L_000002d637326580;  1 drivers
v000002d63729dbd0_0 .net "cycles_consumed", 31 0, v000002d63729c9b0_0;  1 drivers
v000002d63729dc70_0 .var "rst", 0 0;
S_000002d63725f570 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000002d63725f250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002d637271810 .param/l "RType" 0 4 2, C4<000000>;
P_000002d637271848 .param/l "add" 0 4 5, C4<100000>;
P_000002d637271880 .param/l "addi" 0 4 8, C4<001000>;
P_000002d6372718b8 .param/l "addu" 0 4 5, C4<100001>;
P_000002d6372718f0 .param/l "and_" 0 4 5, C4<100100>;
P_000002d637271928 .param/l "andi" 0 4 8, C4<001100>;
P_000002d637271960 .param/l "beq" 0 4 10, C4<000100>;
P_000002d637271998 .param/l "bne" 0 4 10, C4<000101>;
P_000002d6372719d0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002d637271a08 .param/l "j" 0 4 12, C4<000010>;
P_000002d637271a40 .param/l "jal" 0 4 12, C4<000011>;
P_000002d637271a78 .param/l "jr" 0 4 6, C4<001000>;
P_000002d637271ab0 .param/l "lw" 0 4 8, C4<100011>;
P_000002d637271ae8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002d637271b20 .param/l "or_" 0 4 5, C4<100101>;
P_000002d637271b58 .param/l "ori" 0 4 8, C4<001101>;
P_000002d637271b90 .param/l "sgt" 0 4 6, C4<101011>;
P_000002d637271bc8 .param/l "sll" 0 4 6, C4<000000>;
P_000002d637271c00 .param/l "slt" 0 4 5, C4<101010>;
P_000002d637271c38 .param/l "slti" 0 4 8, C4<101010>;
P_000002d637271c70 .param/l "srl" 0 4 6, C4<000010>;
P_000002d637271ca8 .param/l "sub" 0 4 5, C4<100010>;
P_000002d637271ce0 .param/l "subu" 0 4 5, C4<100011>;
P_000002d637271d18 .param/l "sw" 0 4 8, C4<101011>;
P_000002d637271d50 .param/l "xor_" 0 4 5, C4<100110>;
P_000002d637271d88 .param/l "xori" 0 4 8, C4<001110>;
L_000002d637326660 .functor NOT 1, v000002d63729dc70_0, C4<0>, C4<0>, C4<0>;
L_000002d637326820 .functor NOT 1, v000002d63729dc70_0, C4<0>, C4<0>, C4<0>;
L_000002d637326890 .functor NOT 1, v000002d63729dc70_0, C4<0>, C4<0>, C4<0>;
L_000002d637325e10 .functor NOT 1, v000002d63729dc70_0, C4<0>, C4<0>, C4<0>;
L_000002d6373264a0 .functor NOT 1, v000002d63729dc70_0, C4<0>, C4<0>, C4<0>;
L_000002d6373260b0 .functor NOT 1, v000002d63729dc70_0, C4<0>, C4<0>, C4<0>;
L_000002d637326ac0 .functor NOT 1, v000002d63729dc70_0, C4<0>, C4<0>, C4<0>;
L_000002d6373262e0 .functor NOT 1, v000002d63729dc70_0, C4<0>, C4<0>, C4<0>;
L_000002d637326580 .functor OR 1, v000002d63729d310_0, v000002d637268440_0, C4<0>, C4<0>;
L_000002d637326900 .functor OR 1, L_000002d63736eed0, L_000002d637370a50, C4<0>, C4<0>;
L_000002d6373266d0 .functor AND 1, L_000002d63736fb50, L_000002d63736f470, C4<1>, C4<1>;
L_000002d637326430 .functor NOT 1, v000002d63729dc70_0, C4<0>, C4<0>, C4<0>;
L_000002d6373267b0 .functor OR 1, L_000002d63736fe70, L_000002d637370690, C4<0>, C4<0>;
L_000002d637326270 .functor OR 1, L_000002d6373267b0, L_000002d63736ff10, C4<0>, C4<0>;
L_000002d637326740 .functor OR 1, L_000002d63736f650, L_000002d637382750, C4<0>, C4<0>;
L_000002d637326040 .functor AND 1, L_000002d63736f3d0, L_000002d637326740, C4<1>, C4<1>;
L_000002d637326ba0 .functor OR 1, L_000002d637381fd0, L_000002d637382390, C4<0>, C4<0>;
L_000002d6373265f0 .functor AND 1, L_000002d637382a70, L_000002d637326ba0, C4<1>, C4<1>;
L_000002d637326350 .functor NOT 1, L_000002d637326580, C4<0>, C4<0>, C4<0>;
v000002d637296f20_0 .net "ALUOp", 3 0, v000002d6372675e0_0;  1 drivers
v000002d637297060_0 .net "ALUResult", 31 0, v000002d637297ba0_0;  1 drivers
v000002d6372971a0_0 .net "ALUSrc", 0 0, v000002d6372684e0_0;  1 drivers
v000002d637297f90_0 .net "ALUin2", 31 0, L_000002d637381850;  1 drivers
v000002d6372985d0_0 .net "MemReadEn", 0 0, v000002d637266c80_0;  1 drivers
v000002d637299c50_0 .net "MemWriteEn", 0 0, v000002d637267360_0;  1 drivers
v000002d637299570_0 .net "MemtoReg", 0 0, v000002d6372679a0_0;  1 drivers
v000002d637299250_0 .net "PC", 31 0, v000002d6372967a0_0;  alias, 1 drivers
v000002d637299b10_0 .net "PCPlus1", 31 0, L_000002d6373707d0;  1 drivers
v000002d637299110_0 .net "PCsrc", 0 0, v000002d637297e20_0;  1 drivers
v000002d637298e90_0 .net "RegDst", 0 0, v000002d637268260_0;  1 drivers
v000002d637298030_0 .net "RegWriteEn", 0 0, v000002d637268300_0;  1 drivers
v000002d637298350_0 .net "WriteRegister", 4 0, L_000002d6373705f0;  1 drivers
v000002d6372991b0_0 .net *"_ivl_0", 0 0, L_000002d637326660;  1 drivers
L_000002d637326e20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002d637298f30_0 .net/2u *"_ivl_10", 4 0, L_000002d637326e20;  1 drivers
L_000002d637327210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d637298670_0 .net *"_ivl_101", 15 0, L_000002d637327210;  1 drivers
v000002d637299cf0_0 .net *"_ivl_102", 31 0, L_000002d63736f970;  1 drivers
L_000002d637327258 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d637299d90_0 .net *"_ivl_105", 25 0, L_000002d637327258;  1 drivers
L_000002d6373272a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d637298df0_0 .net/2u *"_ivl_106", 31 0, L_000002d6373272a0;  1 drivers
v000002d637299930_0 .net *"_ivl_108", 0 0, L_000002d63736fb50;  1 drivers
L_000002d6373272e8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002d6372992f0_0 .net/2u *"_ivl_110", 5 0, L_000002d6373272e8;  1 drivers
v000002d637298b70_0 .net *"_ivl_112", 0 0, L_000002d63736f470;  1 drivers
v000002d637298990_0 .net *"_ivl_115", 0 0, L_000002d6373266d0;  1 drivers
v000002d637299890_0 .net *"_ivl_116", 47 0, L_000002d63736fc90;  1 drivers
L_000002d637327330 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d637298c10_0 .net *"_ivl_119", 15 0, L_000002d637327330;  1 drivers
L_000002d637326e68 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002d6372983f0_0 .net/2u *"_ivl_12", 5 0, L_000002d637326e68;  1 drivers
v000002d637299750_0 .net *"_ivl_120", 47 0, L_000002d6373700f0;  1 drivers
L_000002d637327378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d637298710_0 .net *"_ivl_123", 15 0, L_000002d637327378;  1 drivers
v000002d637299610_0 .net *"_ivl_125", 0 0, L_000002d63736f830;  1 drivers
v000002d6372999d0_0 .net *"_ivl_126", 31 0, L_000002d63736f0b0;  1 drivers
v000002d637298a30_0 .net *"_ivl_128", 47 0, L_000002d63736f8d0;  1 drivers
v000002d637298cb0_0 .net *"_ivl_130", 47 0, L_000002d637370230;  1 drivers
v000002d637298ad0_0 .net *"_ivl_132", 47 0, L_000002d6373704b0;  1 drivers
v000002d637299390_0 .net *"_ivl_134", 47 0, L_000002d637370550;  1 drivers
v000002d637299a70_0 .net *"_ivl_14", 0 0, L_000002d63729dd10;  1 drivers
v000002d637299e30_0 .net *"_ivl_140", 0 0, L_000002d637326430;  1 drivers
L_000002d637327408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d637298d50_0 .net/2u *"_ivl_142", 31 0, L_000002d637327408;  1 drivers
L_000002d6373274e0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002d637298fd0_0 .net/2u *"_ivl_146", 5 0, L_000002d6373274e0;  1 drivers
v000002d637298490_0 .net *"_ivl_148", 0 0, L_000002d63736fe70;  1 drivers
L_000002d637327528 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002d6372994d0_0 .net/2u *"_ivl_150", 5 0, L_000002d637327528;  1 drivers
v000002d6372980d0_0 .net *"_ivl_152", 0 0, L_000002d637370690;  1 drivers
v000002d637299070_0 .net *"_ivl_155", 0 0, L_000002d6373267b0;  1 drivers
L_000002d637327570 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002d637299430_0 .net/2u *"_ivl_156", 5 0, L_000002d637327570;  1 drivers
v000002d6372996b0_0 .net *"_ivl_158", 0 0, L_000002d63736ff10;  1 drivers
L_000002d637326eb0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002d6372987b0_0 .net/2u *"_ivl_16", 4 0, L_000002d637326eb0;  1 drivers
v000002d637298850_0 .net *"_ivl_161", 0 0, L_000002d637326270;  1 drivers
L_000002d6373275b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d6372982b0_0 .net/2u *"_ivl_162", 15 0, L_000002d6373275b8;  1 drivers
v000002d6372997f0_0 .net *"_ivl_164", 31 0, L_000002d63736f150;  1 drivers
v000002d637299bb0_0 .net *"_ivl_167", 0 0, L_000002d63736f1f0;  1 drivers
v000002d637298170_0 .net *"_ivl_168", 15 0, L_000002d63736ffb0;  1 drivers
v000002d637298210_0 .net *"_ivl_170", 31 0, L_000002d637370af0;  1 drivers
v000002d637298530_0 .net *"_ivl_174", 31 0, L_000002d63736f290;  1 drivers
L_000002d637327600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d6372988f0_0 .net *"_ivl_177", 25 0, L_000002d637327600;  1 drivers
L_000002d637327648 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d63729b300_0 .net/2u *"_ivl_178", 31 0, L_000002d637327648;  1 drivers
v000002d63729af40_0 .net *"_ivl_180", 0 0, L_000002d63736f3d0;  1 drivers
L_000002d637327690 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002d63729bbc0_0 .net/2u *"_ivl_182", 5 0, L_000002d637327690;  1 drivers
v000002d63729b120_0 .net *"_ivl_184", 0 0, L_000002d63736f650;  1 drivers
L_000002d6373276d8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002d63729b940_0 .net/2u *"_ivl_186", 5 0, L_000002d6373276d8;  1 drivers
v000002d63729b3a0_0 .net *"_ivl_188", 0 0, L_000002d637382750;  1 drivers
v000002d63729bc60_0 .net *"_ivl_19", 4 0, L_000002d63729c050;  1 drivers
v000002d63729acc0_0 .net *"_ivl_191", 0 0, L_000002d637326740;  1 drivers
v000002d63729ac20_0 .net *"_ivl_193", 0 0, L_000002d637326040;  1 drivers
L_000002d637327720 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002d63729a680_0 .net/2u *"_ivl_194", 5 0, L_000002d637327720;  1 drivers
v000002d63729b4e0_0 .net *"_ivl_196", 0 0, L_000002d637381b70;  1 drivers
L_000002d637327768 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002d63729ba80_0 .net/2u *"_ivl_198", 31 0, L_000002d637327768;  1 drivers
L_000002d637326dd8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002d63729a360_0 .net/2u *"_ivl_2", 5 0, L_000002d637326dd8;  1 drivers
v000002d63729bd00_0 .net *"_ivl_20", 4 0, L_000002d63729de50;  1 drivers
v000002d63729a400_0 .net *"_ivl_200", 31 0, L_000002d637382570;  1 drivers
v000002d63729ab80_0 .net *"_ivl_204", 31 0, L_000002d637381e90;  1 drivers
L_000002d6373277b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d63729b440_0 .net *"_ivl_207", 25 0, L_000002d6373277b0;  1 drivers
L_000002d6373277f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d63729b260_0 .net/2u *"_ivl_208", 31 0, L_000002d6373277f8;  1 drivers
v000002d63729b080_0 .net *"_ivl_210", 0 0, L_000002d637382a70;  1 drivers
L_000002d637327840 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002d63729a220_0 .net/2u *"_ivl_212", 5 0, L_000002d637327840;  1 drivers
v000002d63729bb20_0 .net *"_ivl_214", 0 0, L_000002d637381fd0;  1 drivers
L_000002d637327888 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002d63729a860_0 .net/2u *"_ivl_216", 5 0, L_000002d637327888;  1 drivers
v000002d63729bda0_0 .net *"_ivl_218", 0 0, L_000002d637382390;  1 drivers
v000002d63729b8a0_0 .net *"_ivl_221", 0 0, L_000002d637326ba0;  1 drivers
v000002d63729be40_0 .net *"_ivl_223", 0 0, L_000002d6373265f0;  1 drivers
L_000002d6373278d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002d63729b9e0_0 .net/2u *"_ivl_224", 5 0, L_000002d6373278d0;  1 drivers
v000002d637299fa0_0 .net *"_ivl_226", 0 0, L_000002d637381990;  1 drivers
v000002d63729a900_0 .net *"_ivl_228", 31 0, L_000002d637381170;  1 drivers
v000002d63729b580_0 .net *"_ivl_24", 0 0, L_000002d637326890;  1 drivers
L_000002d637326ef8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002d63729ad60_0 .net/2u *"_ivl_26", 4 0, L_000002d637326ef8;  1 drivers
v000002d63729a040_0 .net *"_ivl_29", 4 0, L_000002d63729c190;  1 drivers
v000002d63729a0e0_0 .net *"_ivl_32", 0 0, L_000002d637325e10;  1 drivers
L_000002d637326f40 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002d63729afe0_0 .net/2u *"_ivl_34", 4 0, L_000002d637326f40;  1 drivers
v000002d63729b1c0_0 .net *"_ivl_37", 4 0, L_000002d63729c690;  1 drivers
v000002d63729a180_0 .net *"_ivl_40", 0 0, L_000002d6373264a0;  1 drivers
L_000002d637326f88 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d63729a2c0_0 .net/2u *"_ivl_42", 15 0, L_000002d637326f88;  1 drivers
v000002d63729b620_0 .net *"_ivl_45", 15 0, L_000002d63736f330;  1 drivers
v000002d63729aa40_0 .net *"_ivl_48", 0 0, L_000002d6373260b0;  1 drivers
v000002d63729a4a0_0 .net *"_ivl_5", 5 0, L_000002d63729c2d0;  1 drivers
L_000002d637326fd0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d63729a540_0 .net/2u *"_ivl_50", 36 0, L_000002d637326fd0;  1 drivers
L_000002d637327018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d63729a5e0_0 .net/2u *"_ivl_52", 31 0, L_000002d637327018;  1 drivers
v000002d63729a720_0 .net *"_ivl_55", 4 0, L_000002d637370870;  1 drivers
v000002d63729aae0_0 .net *"_ivl_56", 36 0, L_000002d63736f6f0;  1 drivers
v000002d63729a7c0_0 .net *"_ivl_58", 36 0, L_000002d6373709b0;  1 drivers
v000002d63729b800_0 .net *"_ivl_62", 0 0, L_000002d637326ac0;  1 drivers
L_000002d637327060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002d63729b6c0_0 .net/2u *"_ivl_64", 5 0, L_000002d637327060;  1 drivers
v000002d63729b760_0 .net *"_ivl_67", 5 0, L_000002d63736f790;  1 drivers
v000002d63729a9a0_0 .net *"_ivl_70", 0 0, L_000002d6373262e0;  1 drivers
L_000002d6373270a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d63729ae00_0 .net/2u *"_ivl_72", 57 0, L_000002d6373270a8;  1 drivers
L_000002d6373270f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d63729aea0_0 .net/2u *"_ivl_74", 31 0, L_000002d6373270f0;  1 drivers
v000002d63729d4f0_0 .net *"_ivl_77", 25 0, L_000002d6373702d0;  1 drivers
v000002d63729cd70_0 .net *"_ivl_78", 57 0, L_000002d63736ee30;  1 drivers
v000002d63729c870_0 .net *"_ivl_8", 0 0, L_000002d637326820;  1 drivers
v000002d63729c910_0 .net *"_ivl_80", 57 0, L_000002d637370410;  1 drivers
L_000002d637327138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002d63729c0f0_0 .net/2u *"_ivl_84", 31 0, L_000002d637327138;  1 drivers
L_000002d637327180 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002d63729ccd0_0 .net/2u *"_ivl_88", 5 0, L_000002d637327180;  1 drivers
v000002d63729c730_0 .net *"_ivl_90", 0 0, L_000002d63736eed0;  1 drivers
L_000002d6373271c8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002d63729d630_0 .net/2u *"_ivl_92", 5 0, L_000002d6373271c8;  1 drivers
v000002d63729c4b0_0 .net *"_ivl_94", 0 0, L_000002d637370a50;  1 drivers
v000002d63729cf50_0 .net *"_ivl_97", 0 0, L_000002d637326900;  1 drivers
v000002d63729d450_0 .net *"_ivl_98", 47 0, L_000002d637370190;  1 drivers
v000002d63729d270_0 .net "adderResult", 31 0, L_000002d63736fab0;  1 drivers
v000002d63729d590_0 .net "address", 31 0, L_000002d637370cd0;  1 drivers
v000002d63729d770_0 .net "clk", 0 0, L_000002d637326580;  alias, 1 drivers
v000002d63729c9b0_0 .var "cycles_consumed", 31 0;
v000002d63729d090_0 .net "extImm", 31 0, L_000002d637370b90;  1 drivers
v000002d63729d950_0 .net "funct", 5 0, L_000002d637370370;  1 drivers
v000002d63729ceb0_0 .net "hlt", 0 0, v000002d637268440_0;  1 drivers
v000002d63729cb90_0 .net "imm", 15 0, L_000002d63736fa10;  1 drivers
v000002d63729cc30_0 .net "immediate", 31 0, L_000002d637382070;  1 drivers
v000002d63729c370_0 .net "input_clk", 0 0, v000002d63729d310_0;  1 drivers
v000002d63729d3b0_0 .net "instruction", 31 0, L_000002d63736fbf0;  1 drivers
v000002d63729ddb0_0 .net "memoryReadData", 31 0, v000002d637296520_0;  1 drivers
v000002d63729ca50_0 .net "nextPC", 31 0, L_000002d63736f010;  1 drivers
v000002d63729ce10_0 .net "opcode", 5 0, L_000002d63729c550;  1 drivers
v000002d63729cff0_0 .net "rd", 4 0, L_000002d63729bfb0;  1 drivers
v000002d63729d130_0 .net "readData1", 31 0, L_000002d637326a50;  1 drivers
v000002d63729d6d0_0 .net "readData1_w", 31 0, L_000002d637382b10;  1 drivers
v000002d63729c230_0 .net "readData2", 31 0, L_000002d637326b30;  1 drivers
v000002d63729c410_0 .net "rs", 4 0, L_000002d63729c5f0;  1 drivers
v000002d63729c7d0_0 .net "rst", 0 0, v000002d63729dc70_0;  1 drivers
v000002d63729d810_0 .net "rt", 4 0, L_000002d637370050;  1 drivers
v000002d63729caf0_0 .net "shamt", 31 0, L_000002d637370730;  1 drivers
v000002d63729d1d0_0 .net "wire_instruction", 31 0, L_000002d637326970;  1 drivers
v000002d63729d8b0_0 .net "writeData", 31 0, L_000002d637381ad0;  1 drivers
v000002d63729d9f0_0 .net "zero", 0 0, L_000002d6373822f0;  1 drivers
L_000002d63729c2d0 .part L_000002d63736fbf0, 26, 6;
L_000002d63729c550 .functor MUXZ 6, L_000002d63729c2d0, L_000002d637326dd8, L_000002d637326660, C4<>;
L_000002d63729dd10 .cmp/eq 6, L_000002d63729c550, L_000002d637326e68;
L_000002d63729c050 .part L_000002d63736fbf0, 11, 5;
L_000002d63729de50 .functor MUXZ 5, L_000002d63729c050, L_000002d637326eb0, L_000002d63729dd10, C4<>;
L_000002d63729bfb0 .functor MUXZ 5, L_000002d63729de50, L_000002d637326e20, L_000002d637326820, C4<>;
L_000002d63729c190 .part L_000002d63736fbf0, 21, 5;
L_000002d63729c5f0 .functor MUXZ 5, L_000002d63729c190, L_000002d637326ef8, L_000002d637326890, C4<>;
L_000002d63729c690 .part L_000002d63736fbf0, 16, 5;
L_000002d637370050 .functor MUXZ 5, L_000002d63729c690, L_000002d637326f40, L_000002d637325e10, C4<>;
L_000002d63736f330 .part L_000002d63736fbf0, 0, 16;
L_000002d63736fa10 .functor MUXZ 16, L_000002d63736f330, L_000002d637326f88, L_000002d6373264a0, C4<>;
L_000002d637370870 .part L_000002d63736fbf0, 6, 5;
L_000002d63736f6f0 .concat [ 5 32 0 0], L_000002d637370870, L_000002d637327018;
L_000002d6373709b0 .functor MUXZ 37, L_000002d63736f6f0, L_000002d637326fd0, L_000002d6373260b0, C4<>;
L_000002d637370730 .part L_000002d6373709b0, 0, 32;
L_000002d63736f790 .part L_000002d63736fbf0, 0, 6;
L_000002d637370370 .functor MUXZ 6, L_000002d63736f790, L_000002d637327060, L_000002d637326ac0, C4<>;
L_000002d6373702d0 .part L_000002d63736fbf0, 0, 26;
L_000002d63736ee30 .concat [ 26 32 0 0], L_000002d6373702d0, L_000002d6373270f0;
L_000002d637370410 .functor MUXZ 58, L_000002d63736ee30, L_000002d6373270a8, L_000002d6373262e0, C4<>;
L_000002d637370cd0 .part L_000002d637370410, 0, 32;
L_000002d6373707d0 .arith/sum 32, v000002d6372967a0_0, L_000002d637327138;
L_000002d63736eed0 .cmp/eq 6, L_000002d63729c550, L_000002d637327180;
L_000002d637370a50 .cmp/eq 6, L_000002d63729c550, L_000002d6373271c8;
L_000002d637370190 .concat [ 32 16 0 0], L_000002d637370cd0, L_000002d637327210;
L_000002d63736f970 .concat [ 6 26 0 0], L_000002d63729c550, L_000002d637327258;
L_000002d63736fb50 .cmp/eq 32, L_000002d63736f970, L_000002d6373272a0;
L_000002d63736f470 .cmp/eq 6, L_000002d637370370, L_000002d6373272e8;
L_000002d63736fc90 .concat [ 32 16 0 0], L_000002d637326a50, L_000002d637327330;
L_000002d6373700f0 .concat [ 32 16 0 0], v000002d6372967a0_0, L_000002d637327378;
L_000002d63736f830 .part L_000002d63736fa10, 15, 1;
LS_000002d63736f0b0_0_0 .concat [ 1 1 1 1], L_000002d63736f830, L_000002d63736f830, L_000002d63736f830, L_000002d63736f830;
LS_000002d63736f0b0_0_4 .concat [ 1 1 1 1], L_000002d63736f830, L_000002d63736f830, L_000002d63736f830, L_000002d63736f830;
LS_000002d63736f0b0_0_8 .concat [ 1 1 1 1], L_000002d63736f830, L_000002d63736f830, L_000002d63736f830, L_000002d63736f830;
LS_000002d63736f0b0_0_12 .concat [ 1 1 1 1], L_000002d63736f830, L_000002d63736f830, L_000002d63736f830, L_000002d63736f830;
LS_000002d63736f0b0_0_16 .concat [ 1 1 1 1], L_000002d63736f830, L_000002d63736f830, L_000002d63736f830, L_000002d63736f830;
LS_000002d63736f0b0_0_20 .concat [ 1 1 1 1], L_000002d63736f830, L_000002d63736f830, L_000002d63736f830, L_000002d63736f830;
LS_000002d63736f0b0_0_24 .concat [ 1 1 1 1], L_000002d63736f830, L_000002d63736f830, L_000002d63736f830, L_000002d63736f830;
LS_000002d63736f0b0_0_28 .concat [ 1 1 1 1], L_000002d63736f830, L_000002d63736f830, L_000002d63736f830, L_000002d63736f830;
LS_000002d63736f0b0_1_0 .concat [ 4 4 4 4], LS_000002d63736f0b0_0_0, LS_000002d63736f0b0_0_4, LS_000002d63736f0b0_0_8, LS_000002d63736f0b0_0_12;
LS_000002d63736f0b0_1_4 .concat [ 4 4 4 4], LS_000002d63736f0b0_0_16, LS_000002d63736f0b0_0_20, LS_000002d63736f0b0_0_24, LS_000002d63736f0b0_0_28;
L_000002d63736f0b0 .concat [ 16 16 0 0], LS_000002d63736f0b0_1_0, LS_000002d63736f0b0_1_4;
L_000002d63736f8d0 .concat [ 16 32 0 0], L_000002d63736fa10, L_000002d63736f0b0;
L_000002d637370230 .arith/sum 48, L_000002d6373700f0, L_000002d63736f8d0;
L_000002d6373704b0 .functor MUXZ 48, L_000002d637370230, L_000002d63736fc90, L_000002d6373266d0, C4<>;
L_000002d637370550 .functor MUXZ 48, L_000002d6373704b0, L_000002d637370190, L_000002d637326900, C4<>;
L_000002d63736fab0 .part L_000002d637370550, 0, 32;
L_000002d63736f010 .functor MUXZ 32, L_000002d6373707d0, L_000002d63736fab0, v000002d637297e20_0, C4<>;
L_000002d63736fbf0 .functor MUXZ 32, L_000002d637326970, L_000002d637327408, L_000002d637326430, C4<>;
L_000002d63736fe70 .cmp/eq 6, L_000002d63729c550, L_000002d6373274e0;
L_000002d637370690 .cmp/eq 6, L_000002d63729c550, L_000002d637327528;
L_000002d63736ff10 .cmp/eq 6, L_000002d63729c550, L_000002d637327570;
L_000002d63736f150 .concat [ 16 16 0 0], L_000002d63736fa10, L_000002d6373275b8;
L_000002d63736f1f0 .part L_000002d63736fa10, 15, 1;
LS_000002d63736ffb0_0_0 .concat [ 1 1 1 1], L_000002d63736f1f0, L_000002d63736f1f0, L_000002d63736f1f0, L_000002d63736f1f0;
LS_000002d63736ffb0_0_4 .concat [ 1 1 1 1], L_000002d63736f1f0, L_000002d63736f1f0, L_000002d63736f1f0, L_000002d63736f1f0;
LS_000002d63736ffb0_0_8 .concat [ 1 1 1 1], L_000002d63736f1f0, L_000002d63736f1f0, L_000002d63736f1f0, L_000002d63736f1f0;
LS_000002d63736ffb0_0_12 .concat [ 1 1 1 1], L_000002d63736f1f0, L_000002d63736f1f0, L_000002d63736f1f0, L_000002d63736f1f0;
L_000002d63736ffb0 .concat [ 4 4 4 4], LS_000002d63736ffb0_0_0, LS_000002d63736ffb0_0_4, LS_000002d63736ffb0_0_8, LS_000002d63736ffb0_0_12;
L_000002d637370af0 .concat [ 16 16 0 0], L_000002d63736fa10, L_000002d63736ffb0;
L_000002d637370b90 .functor MUXZ 32, L_000002d637370af0, L_000002d63736f150, L_000002d637326270, C4<>;
L_000002d63736f290 .concat [ 6 26 0 0], L_000002d63729c550, L_000002d637327600;
L_000002d63736f3d0 .cmp/eq 32, L_000002d63736f290, L_000002d637327648;
L_000002d63736f650 .cmp/eq 6, L_000002d637370370, L_000002d637327690;
L_000002d637382750 .cmp/eq 6, L_000002d637370370, L_000002d6373276d8;
L_000002d637381b70 .cmp/eq 6, L_000002d63729c550, L_000002d637327720;
L_000002d637382570 .functor MUXZ 32, L_000002d637370b90, L_000002d637327768, L_000002d637381b70, C4<>;
L_000002d637382070 .functor MUXZ 32, L_000002d637382570, L_000002d637370730, L_000002d637326040, C4<>;
L_000002d637381e90 .concat [ 6 26 0 0], L_000002d63729c550, L_000002d6373277b0;
L_000002d637382a70 .cmp/eq 32, L_000002d637381e90, L_000002d6373277f8;
L_000002d637381fd0 .cmp/eq 6, L_000002d637370370, L_000002d637327840;
L_000002d637382390 .cmp/eq 6, L_000002d637370370, L_000002d637327888;
L_000002d637381990 .cmp/eq 6, L_000002d63729c550, L_000002d6373278d0;
L_000002d637381170 .functor MUXZ 32, L_000002d637326a50, v000002d6372967a0_0, L_000002d637381990, C4<>;
L_000002d637382b10 .functor MUXZ 32, L_000002d637381170, L_000002d637326b30, L_000002d6373265f0, C4<>;
S_000002d63725f700 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000002d63725f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002d637256550 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002d637326120 .functor NOT 1, v000002d6372684e0_0, C4<0>, C4<0>, C4<0>;
v000002d637266960_0 .net *"_ivl_0", 0 0, L_000002d637326120;  1 drivers
v000002d6372681c0_0 .net "in1", 31 0, L_000002d637326b30;  alias, 1 drivers
v000002d637267220_0 .net "in2", 31 0, L_000002d637382070;  alias, 1 drivers
v000002d637267b80_0 .net "out", 31 0, L_000002d637381850;  alias, 1 drivers
v000002d6372672c0_0 .net "s", 0 0, v000002d6372684e0_0;  alias, 1 drivers
L_000002d637381850 .functor MUXZ 32, L_000002d637382070, L_000002d637326b30, L_000002d637326120, C4<>;
S_000002d637270b80 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000002d63725f570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002d637320090 .param/l "RType" 0 4 2, C4<000000>;
P_000002d6373200c8 .param/l "add" 0 4 5, C4<100000>;
P_000002d637320100 .param/l "addi" 0 4 8, C4<001000>;
P_000002d637320138 .param/l "addu" 0 4 5, C4<100001>;
P_000002d637320170 .param/l "and_" 0 4 5, C4<100100>;
P_000002d6373201a8 .param/l "andi" 0 4 8, C4<001100>;
P_000002d6373201e0 .param/l "beq" 0 4 10, C4<000100>;
P_000002d637320218 .param/l "bne" 0 4 10, C4<000101>;
P_000002d637320250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002d637320288 .param/l "j" 0 4 12, C4<000010>;
P_000002d6373202c0 .param/l "jal" 0 4 12, C4<000011>;
P_000002d6373202f8 .param/l "jr" 0 4 6, C4<001000>;
P_000002d637320330 .param/l "lw" 0 4 8, C4<100011>;
P_000002d637320368 .param/l "nor_" 0 4 5, C4<100111>;
P_000002d6373203a0 .param/l "or_" 0 4 5, C4<100101>;
P_000002d6373203d8 .param/l "ori" 0 4 8, C4<001101>;
P_000002d637320410 .param/l "sgt" 0 4 6, C4<101011>;
P_000002d637320448 .param/l "sll" 0 4 6, C4<000000>;
P_000002d637320480 .param/l "slt" 0 4 5, C4<101010>;
P_000002d6373204b8 .param/l "slti" 0 4 8, C4<101010>;
P_000002d6373204f0 .param/l "srl" 0 4 6, C4<000010>;
P_000002d637320528 .param/l "sub" 0 4 5, C4<100010>;
P_000002d637320560 .param/l "subu" 0 4 5, C4<100011>;
P_000002d637320598 .param/l "sw" 0 4 8, C4<101011>;
P_000002d6373205d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002d637320608 .param/l "xori" 0 4 8, C4<001110>;
v000002d6372675e0_0 .var "ALUOp", 3 0;
v000002d6372684e0_0 .var "ALUSrc", 0 0;
v000002d637266c80_0 .var "MemReadEn", 0 0;
v000002d637267360_0 .var "MemWriteEn", 0 0;
v000002d6372679a0_0 .var "MemtoReg", 0 0;
v000002d637268260_0 .var "RegDst", 0 0;
v000002d637268300_0 .var "RegWriteEn", 0 0;
v000002d6372683a0_0 .net "funct", 5 0, L_000002d637370370;  alias, 1 drivers
v000002d637268440_0 .var "hlt", 0 0;
v000002d637266820_0 .net "opcode", 5 0, L_000002d63729c550;  alias, 1 drivers
v000002d637266dc0_0 .net "rst", 0 0, v000002d63729dc70_0;  alias, 1 drivers
E_000002d637255b90 .event anyedge, v000002d637266dc0_0, v000002d637266820_0, v000002d6372683a0_0;
S_000002d637270d10 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000002d63725f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002d6372565d0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002d637326970 .functor BUFZ 32, L_000002d63736ef70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002d6372674a0_0 .net "Data_Out", 31 0, L_000002d637326970;  alias, 1 drivers
v000002d637266e60 .array "InstMem", 0 1023, 31 0;
v000002d637268580_0 .net *"_ivl_0", 31 0, L_000002d63736ef70;  1 drivers
v000002d637266aa0_0 .net *"_ivl_3", 9 0, L_000002d63736fdd0;  1 drivers
v000002d637266fa0_0 .net *"_ivl_4", 11 0, L_000002d63736f510;  1 drivers
L_000002d6373273c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002d637266780_0 .net *"_ivl_7", 1 0, L_000002d6373273c0;  1 drivers
v000002d637267540_0 .net "addr", 31 0, v000002d6372967a0_0;  alias, 1 drivers
v000002d6372668c0_0 .var/i "i", 31 0;
L_000002d63736ef70 .array/port v000002d637266e60, L_000002d63736f510;
L_000002d63736fdd0 .part v000002d6372967a0_0, 0, 10;
L_000002d63736f510 .concat [ 10 2 0 0], L_000002d63736fdd0, L_000002d6373273c0;
S_000002d637206550 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000002d63725f570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002d637326a50 .functor BUFZ 32, L_000002d637370c30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002d637326b30 .functor BUFZ 32, L_000002d637370910, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002d637267720_0 .net *"_ivl_0", 31 0, L_000002d637370c30;  1 drivers
v000002d6372677c0_0 .net *"_ivl_10", 6 0, L_000002d63736f5b0;  1 drivers
L_000002d637327498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002d637245aa0_0 .net *"_ivl_13", 1 0, L_000002d637327498;  1 drivers
v000002d637245c80_0 .net *"_ivl_2", 6 0, L_000002d63736fd30;  1 drivers
L_000002d637327450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002d637296980_0 .net *"_ivl_5", 1 0, L_000002d637327450;  1 drivers
v000002d637296de0_0 .net *"_ivl_8", 31 0, L_000002d637370910;  1 drivers
v000002d637296b60_0 .net "clk", 0 0, L_000002d637326580;  alias, 1 drivers
v000002d637296e80_0 .var/i "i", 31 0;
v000002d637296480_0 .net "readData1", 31 0, L_000002d637326a50;  alias, 1 drivers
v000002d637297100_0 .net "readData2", 31 0, L_000002d637326b30;  alias, 1 drivers
v000002d637297b00_0 .net "readRegister1", 4 0, L_000002d63729c5f0;  alias, 1 drivers
v000002d637296ca0_0 .net "readRegister2", 4 0, L_000002d637370050;  alias, 1 drivers
v000002d6372977e0 .array "registers", 31 0, 31 0;
v000002d637296fc0_0 .net "rst", 0 0, v000002d63729dc70_0;  alias, 1 drivers
v000002d637297560_0 .net "we", 0 0, v000002d637268300_0;  alias, 1 drivers
v000002d637297920_0 .net "writeData", 31 0, L_000002d637381ad0;  alias, 1 drivers
v000002d637297740_0 .net "writeRegister", 4 0, L_000002d6373705f0;  alias, 1 drivers
E_000002d637255890/0 .event negedge, v000002d637266dc0_0;
E_000002d637255890/1 .event posedge, v000002d637296b60_0;
E_000002d637255890 .event/or E_000002d637255890/0, E_000002d637255890/1;
L_000002d637370c30 .array/port v000002d6372977e0, L_000002d63736fd30;
L_000002d63736fd30 .concat [ 5 2 0 0], L_000002d63729c5f0, L_000002d637327450;
L_000002d637370910 .array/port v000002d6372977e0, L_000002d63736f5b0;
L_000002d63736f5b0 .concat [ 5 2 0 0], L_000002d637370050, L_000002d637327498;
S_000002d6372066e0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002d637206550;
 .timescale 0 0;
v000002d637267680_0 .var/i "i", 31 0;
S_000002d6372e69c0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000002d63725f570;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002d637255dd0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002d6373269e0 .functor NOT 1, v000002d637268260_0, C4<0>, C4<0>, C4<0>;
v000002d637297600_0 .net *"_ivl_0", 0 0, L_000002d6373269e0;  1 drivers
v000002d6372979c0_0 .net "in1", 4 0, L_000002d637370050;  alias, 1 drivers
v000002d637297380_0 .net "in2", 4 0, L_000002d63729bfb0;  alias, 1 drivers
v000002d6372974c0_0 .net "out", 4 0, L_000002d6373705f0;  alias, 1 drivers
v000002d637297c40_0 .net "s", 0 0, v000002d637268260_0;  alias, 1 drivers
L_000002d6373705f0 .functor MUXZ 5, L_000002d63729bfb0, L_000002d637370050, L_000002d6373269e0, C4<>;
S_000002d6372e6b50 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000002d63725f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002d637252d50 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002d637326c10 .functor NOT 1, v000002d6372679a0_0, C4<0>, C4<0>, C4<0>;
v000002d637296160_0 .net *"_ivl_0", 0 0, L_000002d637326c10;  1 drivers
v000002d637297d80_0 .net "in1", 31 0, v000002d637297ba0_0;  alias, 1 drivers
v000002d6372976a0_0 .net "in2", 31 0, v000002d637296520_0;  alias, 1 drivers
v000002d637297880_0 .net "out", 31 0, L_000002d637381ad0;  alias, 1 drivers
v000002d637296200_0 .net "s", 0 0, v000002d6372679a0_0;  alias, 1 drivers
L_000002d637381ad0 .functor MUXZ 32, v000002d637296520_0, v000002d637297ba0_0, L_000002d637326c10, C4<>;
S_000002d637204c00 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000002d63725f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002d637204d90 .param/l "ADD" 0 9 12, C4<0000>;
P_000002d637204dc8 .param/l "AND" 0 9 12, C4<0010>;
P_000002d637204e00 .param/l "NOR" 0 9 12, C4<0101>;
P_000002d637204e38 .param/l "OR" 0 9 12, C4<0011>;
P_000002d637204e70 .param/l "SGT" 0 9 12, C4<0111>;
P_000002d637204ea8 .param/l "SLL" 0 9 12, C4<1000>;
P_000002d637204ee0 .param/l "SLT" 0 9 12, C4<0110>;
P_000002d637204f18 .param/l "SRL" 0 9 12, C4<1001>;
P_000002d637204f50 .param/l "SUB" 0 9 12, C4<0001>;
P_000002d637204f88 .param/l "XOR" 0 9 12, C4<0100>;
P_000002d637204fc0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002d637204ff8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002d637327918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d637296700_0 .net/2u *"_ivl_0", 31 0, L_000002d637327918;  1 drivers
v000002d637297240_0 .net "opSel", 3 0, v000002d6372675e0_0;  alias, 1 drivers
v000002d637297a60_0 .net "operand1", 31 0, L_000002d637382b10;  alias, 1 drivers
v000002d6372972e0_0 .net "operand2", 31 0, L_000002d637381850;  alias, 1 drivers
v000002d637297ba0_0 .var "result", 31 0;
v000002d637297ce0_0 .net "zero", 0 0, L_000002d6373822f0;  alias, 1 drivers
E_000002d637252e50 .event anyedge, v000002d6372675e0_0, v000002d637297a60_0, v000002d637267b80_0;
L_000002d6373822f0 .cmp/eq 32, v000002d637297ba0_0, L_000002d637327918;
S_000002d6371eed90 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000002d63725f570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002d637321660 .param/l "RType" 0 4 2, C4<000000>;
P_000002d637321698 .param/l "add" 0 4 5, C4<100000>;
P_000002d6373216d0 .param/l "addi" 0 4 8, C4<001000>;
P_000002d637321708 .param/l "addu" 0 4 5, C4<100001>;
P_000002d637321740 .param/l "and_" 0 4 5, C4<100100>;
P_000002d637321778 .param/l "andi" 0 4 8, C4<001100>;
P_000002d6373217b0 .param/l "beq" 0 4 10, C4<000100>;
P_000002d6373217e8 .param/l "bne" 0 4 10, C4<000101>;
P_000002d637321820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002d637321858 .param/l "j" 0 4 12, C4<000010>;
P_000002d637321890 .param/l "jal" 0 4 12, C4<000011>;
P_000002d6373218c8 .param/l "jr" 0 4 6, C4<001000>;
P_000002d637321900 .param/l "lw" 0 4 8, C4<100011>;
P_000002d637321938 .param/l "nor_" 0 4 5, C4<100111>;
P_000002d637321970 .param/l "or_" 0 4 5, C4<100101>;
P_000002d6373219a8 .param/l "ori" 0 4 8, C4<001101>;
P_000002d6373219e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002d637321a18 .param/l "sll" 0 4 6, C4<000000>;
P_000002d637321a50 .param/l "slt" 0 4 5, C4<101010>;
P_000002d637321a88 .param/l "slti" 0 4 8, C4<101010>;
P_000002d637321ac0 .param/l "srl" 0 4 6, C4<000010>;
P_000002d637321af8 .param/l "sub" 0 4 5, C4<100010>;
P_000002d637321b30 .param/l "subu" 0 4 5, C4<100011>;
P_000002d637321b68 .param/l "sw" 0 4 8, C4<101011>;
P_000002d637321ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002d637321bd8 .param/l "xori" 0 4 8, C4<001110>;
v000002d637297e20_0 .var "PCsrc", 0 0;
v000002d6372963e0_0 .net "funct", 5 0, L_000002d637370370;  alias, 1 drivers
v000002d637297420_0 .net "opcode", 5 0, L_000002d63729c550;  alias, 1 drivers
v000002d637295f80_0 .net "operand1", 31 0, L_000002d637326a50;  alias, 1 drivers
v000002d6372968e0_0 .net "operand2", 31 0, L_000002d637381850;  alias, 1 drivers
v000002d637296020_0 .net "rst", 0 0, v000002d63729dc70_0;  alias, 1 drivers
E_000002d637252950/0 .event anyedge, v000002d637266dc0_0, v000002d637266820_0, v000002d637296480_0, v000002d637267b80_0;
E_000002d637252950/1 .event anyedge, v000002d6372683a0_0;
E_000002d637252950 .event/or E_000002d637252950/0, E_000002d637252950/1;
S_000002d6371eef20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000002d63725f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002d6372960c0 .array "DataMem", 0 1023, 31 0;
v000002d637296c00_0 .net "address", 31 0, v000002d637297ba0_0;  alias, 1 drivers
v000002d6372962a0_0 .net "clock", 0 0, L_000002d637326350;  1 drivers
v000002d637296d40_0 .net "data", 31 0, L_000002d637326b30;  alias, 1 drivers
v000002d637296340_0 .var/i "i", 31 0;
v000002d637296520_0 .var "q", 31 0;
v000002d6372965c0_0 .net "rden", 0 0, v000002d637266c80_0;  alias, 1 drivers
v000002d637296660_0 .net "wren", 0 0, v000002d637267360_0;  alias, 1 drivers
E_000002d637253450 .event posedge, v000002d6372962a0_0;
S_000002d637321c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000002d63725f570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002d6372536d0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002d637296a20_0 .net "PCin", 31 0, L_000002d63736f010;  alias, 1 drivers
v000002d6372967a0_0 .var "PCout", 31 0;
v000002d637296840_0 .net "clk", 0 0, L_000002d637326580;  alias, 1 drivers
v000002d637296ac0_0 .net "rst", 0 0, v000002d63729dc70_0;  alias, 1 drivers
    .scope S_000002d6371eed90;
T_0 ;
    %wait E_000002d637252950;
    %load/vec4 v000002d637296020_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d637297e20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002d637297420_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002d637295f80_0;
    %load/vec4 v000002d6372968e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002d637297420_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002d637295f80_0;
    %load/vec4 v000002d6372968e0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002d637297420_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002d637297420_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002d637297420_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002d6372963e0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002d637297e20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002d637321c20;
T_1 ;
    %wait E_000002d637255890;
    %load/vec4 v000002d637296ac0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002d6372967a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002d637296a20_0;
    %assign/vec4 v000002d6372967a0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002d637270d10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d6372668c0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002d6372668c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002d6372668c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d637266e60, 0, 4;
    %load/vec4 v000002d6372668c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002d6372668c0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d637266e60, 0, 4;
    %pushi/vec4 537067530, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d637266e60, 0, 4;
    %pushi/vec4 807337984, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d637266e60, 0, 4;
    %pushi/vec4 260128, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d637266e60, 0, 4;
    %pushi/vec4 137248, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d637266e60, 0, 4;
    %pushi/vec4 2035744, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d637266e60, 0, 4;
    %pushi/vec4 2885812225, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d637266e60, 0, 4;
    %pushi/vec4 2885877762, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d637266e60, 0, 4;
    %pushi/vec4 537133071, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d637266e60, 0, 4;
    %pushi/vec4 537198612, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d637266e60, 0, 4;
    %pushi/vec4 8726560, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d637266e60, 0, 4;
    %pushi/vec4 10756130, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d637266e60, 0, 4;
    %pushi/vec4 10758178, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d637266e60, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d637266e60, 0, 4;
    %pushi/vec4 2886008836, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d637266e60, 0, 4;
    %pushi/vec4 537264153, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d637266e60, 0, 4;
    %pushi/vec4 537329694, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d637266e60, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d637266e60, 0, 4;
    %pushi/vec4 13056038, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d637266e60, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d637266e60, 0, 4;
    %pushi/vec4 2886074373, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d637266e60, 0, 4;
    %pushi/vec4 2886139910, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d637266e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d637266e60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d637266e60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d637266e60, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d637266e60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d637266e60, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002d637270b80;
T_3 ;
    %wait E_000002d637255b90;
    %load/vec4 v000002d637266dc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002d637268440_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002d6372675e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002d6372684e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002d637268300_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002d637267360_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002d6372679a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002d637266c80_0, 0;
    %assign/vec4 v000002d637268260_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002d637268440_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002d6372675e0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002d6372684e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002d637268300_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002d637267360_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002d6372679a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002d637266c80_0, 0, 1;
    %store/vec4 v000002d637268260_0, 0, 1;
    %load/vec4 v000002d637266820_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d637268440_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d637268260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d637268300_0, 0;
    %load/vec4 v000002d6372683a0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002d6372675e0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002d6372675e0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002d6372675e0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002d6372675e0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002d6372675e0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002d6372675e0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002d6372675e0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002d6372675e0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002d6372675e0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002d6372675e0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d6372684e0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002d6372675e0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d6372684e0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002d6372675e0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002d6372675e0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d637268300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d637268260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d6372684e0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d637268300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d637268260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d6372684e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002d6372675e0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d637268300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d6372684e0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002d6372675e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d637268300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d6372684e0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002d6372675e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d637268300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d6372684e0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002d6372675e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d637268300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d6372684e0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d637266c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d637268300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d6372684e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d6372679a0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d637267360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d6372684e0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002d6372675e0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002d6372675e0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002d637206550;
T_4 ;
    %wait E_000002d637255890;
    %fork t_1, S_000002d6372066e0;
    %jmp t_0;
    .scope S_000002d6372066e0;
t_1 ;
    %load/vec4 v000002d637296fc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d637267680_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002d637267680_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002d637267680_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d6372977e0, 0, 4;
    %load/vec4 v000002d637267680_0;
    %addi 1, 0, 32;
    %store/vec4 v000002d637267680_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002d637297560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002d637297920_0;
    %load/vec4 v000002d637297740_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d6372977e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d6372977e0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002d637206550;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002d637206550;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d637296e80_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002d637296e80_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002d637296e80_0;
    %ix/getv/s 4, v000002d637296e80_0;
    %load/vec4a v000002d6372977e0, 4;
    %ix/getv/s 4, v000002d637296e80_0;
    %load/vec4a v000002d6372977e0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002d637296e80_0;
    %addi 1, 0, 32;
    %store/vec4 v000002d637296e80_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002d637204c00;
T_6 ;
    %wait E_000002d637252e50;
    %load/vec4 v000002d637297240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002d637297ba0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002d637297a60_0;
    %load/vec4 v000002d6372972e0_0;
    %add;
    %assign/vec4 v000002d637297ba0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002d637297a60_0;
    %load/vec4 v000002d6372972e0_0;
    %sub;
    %assign/vec4 v000002d637297ba0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002d637297a60_0;
    %load/vec4 v000002d6372972e0_0;
    %and;
    %assign/vec4 v000002d637297ba0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002d637297a60_0;
    %load/vec4 v000002d6372972e0_0;
    %or;
    %assign/vec4 v000002d637297ba0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002d637297a60_0;
    %load/vec4 v000002d6372972e0_0;
    %xor;
    %assign/vec4 v000002d637297ba0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002d637297a60_0;
    %load/vec4 v000002d6372972e0_0;
    %or;
    %inv;
    %assign/vec4 v000002d637297ba0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002d637297a60_0;
    %load/vec4 v000002d6372972e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002d637297ba0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002d6372972e0_0;
    %load/vec4 v000002d637297a60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002d637297ba0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002d637297a60_0;
    %ix/getv 4, v000002d6372972e0_0;
    %shiftl 4;
    %assign/vec4 v000002d637297ba0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002d637297a60_0;
    %ix/getv 4, v000002d6372972e0_0;
    %shiftr 4;
    %assign/vec4 v000002d637297ba0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002d6371eef20;
T_7 ;
    %wait E_000002d637253450;
    %load/vec4 v000002d6372965c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002d637296c00_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002d6372960c0, 4;
    %assign/vec4 v000002d637296520_0, 0;
T_7.0 ;
    %load/vec4 v000002d637296660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002d637296d40_0;
    %ix/getv 3, v000002d637296c00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d6372960c0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002d6371eef20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d637296340_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002d637296340_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002d637296340_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d6372960c0, 0, 4;
    %load/vec4 v000002d637296340_0;
    %addi 1, 0, 32;
    %store/vec4 v000002d637296340_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000002d6371eef20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d637296340_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002d637296340_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002d637296340_0;
    %load/vec4a v000002d6372960c0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002d637296340_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002d637296340_0;
    %addi 1, 0, 32;
    %store/vec4 v000002d637296340_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002d63725f570;
T_10 ;
    %wait E_000002d637255890;
    %load/vec4 v000002d63729c7d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002d63729c9b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002d63729c9b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002d63729c9b0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002d63725f250;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d63729d310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d63729dc70_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002d63725f250;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002d63729d310_0;
    %inv;
    %assign/vec4 v000002d63729d310_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002d63725f250;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Swapping/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d63729dc70_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d63729dc70_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000002d63729dbd0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
