/*******************************************************************************
* File Name: cyfitter_gpio.h
* 
* PSoC Creator  4.3
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_GPIO_H
#define INCLUDED_CYFITTER_GPIO_H
#include "cy_device_headers.h"

/* d */
#define d_0_DRIVEMODE CY_GPIO_DM_STRONG
#define d_0_INBUF_ENABLED 1u
#define d_0_INIT_DRIVESTATE 1u
#define d_0_INIT_MUXSEL 2u
#define d_0_INPUT_SYNC 2u
#define d_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define d_0_NUM 0u
#define d_0_PORT GPIO_PRT9
#define d_0_SLEWRATE CY_GPIO_SLEW_FAST
#define d_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define d_1_DRIVEMODE CY_GPIO_DM_STRONG
#define d_1_INBUF_ENABLED 1u
#define d_1_INIT_DRIVESTATE 1u
#define d_1_INIT_MUXSEL 2u
#define d_1_INPUT_SYNC 2u
#define d_1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define d_1_NUM 1u
#define d_1_PORT GPIO_PRT9
#define d_1_SLEWRATE CY_GPIO_SLEW_FAST
#define d_1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define d_2_DRIVEMODE CY_GPIO_DM_STRONG
#define d_2_INBUF_ENABLED 1u
#define d_2_INIT_DRIVESTATE 1u
#define d_2_INIT_MUXSEL 2u
#define d_2_INPUT_SYNC 2u
#define d_2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define d_2_NUM 2u
#define d_2_PORT GPIO_PRT9
#define d_2_SLEWRATE CY_GPIO_SLEW_FAST
#define d_2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define d_3_DRIVEMODE CY_GPIO_DM_STRONG
#define d_3_INBUF_ENABLED 1u
#define d_3_INIT_DRIVESTATE 1u
#define d_3_INIT_MUXSEL 2u
#define d_3_INPUT_SYNC 2u
#define d_3_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define d_3_NUM 4u
#define d_3_PORT GPIO_PRT9
#define d_3_SLEWRATE CY_GPIO_SLEW_FAST
#define d_3_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define d_4_DRIVEMODE CY_GPIO_DM_STRONG
#define d_4_INBUF_ENABLED 1u
#define d_4_INIT_DRIVESTATE 1u
#define d_4_INIT_MUXSEL 2u
#define d_4_INPUT_SYNC 2u
#define d_4_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define d_4_NUM 5u
#define d_4_PORT GPIO_PRT9
#define d_4_SLEWRATE CY_GPIO_SLEW_FAST
#define d_4_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define d_5_DRIVEMODE CY_GPIO_DM_STRONG
#define d_5_INBUF_ENABLED 1u
#define d_5_INIT_DRIVESTATE 1u
#define d_5_INIT_MUXSEL 2u
#define d_5_INPUT_SYNC 2u
#define d_5_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define d_5_NUM 2u
#define d_5_PORT GPIO_PRT6
#define d_5_SLEWRATE CY_GPIO_SLEW_FAST
#define d_5_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define d_6_DRIVEMODE CY_GPIO_DM_STRONG
#define d_6_INBUF_ENABLED 1u
#define d_6_INIT_DRIVESTATE 1u
#define d_6_INIT_MUXSEL 2u
#define d_6_INPUT_SYNC 2u
#define d_6_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define d_6_NUM 5u
#define d_6_PORT GPIO_PRT6
#define d_6_SLEWRATE CY_GPIO_SLEW_FAST
#define d_6_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define d_7_DRIVEMODE CY_GPIO_DM_STRONG
#define d_7_INBUF_ENABLED 1u
#define d_7_INIT_DRIVESTATE 1u
#define d_7_INIT_MUXSEL 2u
#define d_7_INPUT_SYNC 2u
#define d_7_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define d_7_NUM 3u
#define d_7_PORT GPIO_PRT6
#define d_7_SLEWRATE CY_GPIO_SLEW_FAST
#define d_7_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define d_c_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define d_c_0_INBUF_ENABLED 0u
#define d_c_0_INIT_DRIVESTATE 1u
#define d_c_0_INIT_MUXSEL 3u
#define d_c_0_INPUT_SYNC 2u
#define d_c_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define d_c_0_NUM 4u
#define d_c_0_PORT GPIO_PRT6
#define d_c_0_SLEWRATE CY_GPIO_SLEW_FAST
#define d_c_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define d_c_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define d_c_INBUF_ENABLED 0u
#define d_c_INIT_DRIVESTATE 1u
#define d_c_INIT_MUXSEL 3u
#define d_c_INPUT_SYNC 2u
#define d_c_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define d_c_NUM 4u
#define d_c_PORT GPIO_PRT6
#define d_c_SLEWRATE CY_GPIO_SLEW_FAST
#define d_c_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* ch1 */
#define ch1_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define ch1_0_INBUF_ENABLED 0u
#define ch1_0_INIT_DRIVESTATE 1u
#define ch1_0_INIT_MUXSEL 0u
#define ch1_0_INPUT_SYNC 2u
#define ch1_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define ch1_0_NUM 4u
#define ch1_0_PORT GPIO_PRT10
#define ch1_0_SLEWRATE CY_GPIO_SLEW_FAST
#define ch1_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define ch1_DRIVEMODE CY_GPIO_DM_ANALOG
#define ch1_INBUF_ENABLED 0u
#define ch1_INIT_DRIVESTATE 1u
#define ch1_INIT_MUXSEL 0u
#define ch1_INPUT_SYNC 2u
#define ch1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define ch1_NUM 4u
#define ch1_PORT GPIO_PRT10
#define ch1_SLEWRATE CY_GPIO_SLEW_FAST
#define ch1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* ch2 */
#define ch2_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define ch2_0_INBUF_ENABLED 0u
#define ch2_0_INIT_DRIVESTATE 1u
#define ch2_0_INIT_MUXSEL 0u
#define ch2_0_INPUT_SYNC 2u
#define ch2_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define ch2_0_NUM 5u
#define ch2_0_PORT GPIO_PRT10
#define ch2_0_SLEWRATE CY_GPIO_SLEW_FAST
#define ch2_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define ch2_DRIVEMODE CY_GPIO_DM_ANALOG
#define ch2_INBUF_ENABLED 0u
#define ch2_INIT_DRIVESTATE 1u
#define ch2_INIT_MUXSEL 0u
#define ch2_INPUT_SYNC 2u
#define ch2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define ch2_NUM 5u
#define ch2_PORT GPIO_PRT10
#define ch2_SLEWRATE CY_GPIO_SLEW_FAST
#define ch2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* nrd */
#define nrd_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define nrd_0_INBUF_ENABLED 0u
#define nrd_0_INIT_DRIVESTATE 1u
#define nrd_0_INIT_MUXSEL 3u
#define nrd_0_INPUT_SYNC 2u
#define nrd_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define nrd_0_NUM 5u
#define nrd_0_PORT GPIO_PRT5
#define nrd_0_SLEWRATE CY_GPIO_SLEW_FAST
#define nrd_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define nrd_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define nrd_INBUF_ENABLED 0u
#define nrd_INIT_DRIVESTATE 1u
#define nrd_INIT_MUXSEL 3u
#define nrd_INPUT_SYNC 2u
#define nrd_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define nrd_NUM 5u
#define nrd_PORT GPIO_PRT5
#define nrd_SLEWRATE CY_GPIO_SLEW_FAST
#define nrd_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* nwr */
#define nwr_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define nwr_0_INBUF_ENABLED 0u
#define nwr_0_INIT_DRIVESTATE 1u
#define nwr_0_INIT_MUXSEL 3u
#define nwr_0_INPUT_SYNC 2u
#define nwr_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define nwr_0_NUM 4u
#define nwr_0_PORT GPIO_PRT5
#define nwr_0_SLEWRATE CY_GPIO_SLEW_FAST
#define nwr_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define nwr_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define nwr_INBUF_ENABLED 0u
#define nwr_INIT_DRIVESTATE 1u
#define nwr_INIT_MUXSEL 3u
#define nwr_INPUT_SYNC 2u
#define nwr_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define nwr_NUM 4u
#define nwr_PORT GPIO_PRT5
#define nwr_SLEWRATE CY_GPIO_SLEW_FAST
#define nwr_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Pot1 */
#define Pot1_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define Pot1_0_INBUF_ENABLED 0u
#define Pot1_0_INIT_DRIVESTATE 1u
#define Pot1_0_INIT_MUXSEL 0u
#define Pot1_0_INPUT_SYNC 2u
#define Pot1_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pot1_0_NUM 0u
#define Pot1_0_PORT GPIO_PRT10
#define Pot1_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Pot1_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Pot1_DRIVEMODE CY_GPIO_DM_ANALOG
#define Pot1_INBUF_ENABLED 0u
#define Pot1_INIT_DRIVESTATE 1u
#define Pot1_INIT_MUXSEL 0u
#define Pot1_INPUT_SYNC 2u
#define Pot1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pot1_NUM 0u
#define Pot1_PORT GPIO_PRT10
#define Pot1_SLEWRATE CY_GPIO_SLEW_FAST
#define Pot1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Pot2 */
#define Pot2_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define Pot2_0_INBUF_ENABLED 0u
#define Pot2_0_INIT_DRIVESTATE 1u
#define Pot2_0_INIT_MUXSEL 0u
#define Pot2_0_INPUT_SYNC 2u
#define Pot2_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pot2_0_NUM 1u
#define Pot2_0_PORT GPIO_PRT10
#define Pot2_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Pot2_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Pot2_DRIVEMODE CY_GPIO_DM_ANALOG
#define Pot2_INBUF_ENABLED 0u
#define Pot2_INIT_DRIVESTATE 1u
#define Pot2_INIT_MUXSEL 0u
#define Pot2_INPUT_SYNC 2u
#define Pot2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pot2_NUM 1u
#define Pot2_PORT GPIO_PRT10
#define Pot2_SLEWRATE CY_GPIO_SLEW_FAST
#define Pot2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_1_rx */
#define UART_1_rx_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_1_rx_0_INBUF_ENABLED 1u
#define UART_1_rx_0_INIT_DRIVESTATE 1u
#define UART_1_rx_0_INIT_MUXSEL 18u
#define UART_1_rx_0_INPUT_SYNC 2u
#define UART_1_rx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_1_rx_0_NUM 0u
#define UART_1_rx_0_PORT GPIO_PRT5
#define UART_1_rx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_1_rx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_1_rx_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_1_rx_INBUF_ENABLED 1u
#define UART_1_rx_INIT_DRIVESTATE 1u
#define UART_1_rx_INIT_MUXSEL 18u
#define UART_1_rx_INPUT_SYNC 2u
#define UART_1_rx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_1_rx_NUM 0u
#define UART_1_rx_PORT GPIO_PRT5
#define UART_1_rx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_1_rx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_1_tx */
#define UART_1_tx_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_1_tx_0_INBUF_ENABLED 0u
#define UART_1_tx_0_INIT_DRIVESTATE 1u
#define UART_1_tx_0_INIT_MUXSEL 18u
#define UART_1_tx_0_INPUT_SYNC 2u
#define UART_1_tx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_1_tx_0_NUM 1u
#define UART_1_tx_0_PORT GPIO_PRT5
#define UART_1_tx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_1_tx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_1_tx_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_1_tx_INBUF_ENABLED 0u
#define UART_1_tx_INIT_DRIVESTATE 1u
#define UART_1_tx_INIT_MUXSEL 18u
#define UART_1_tx_INPUT_SYNC 2u
#define UART_1_tx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_1_tx_NUM 1u
#define UART_1_tx_PORT GPIO_PRT5
#define UART_1_tx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_1_tx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* LCD_RESET_N */
#define LCD_RESET_N_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define LCD_RESET_N_0_INBUF_ENABLED 0u
#define LCD_RESET_N_0_INIT_DRIVESTATE 0u
#define LCD_RESET_N_0_INIT_MUXSEL 0u
#define LCD_RESET_N_0_INPUT_SYNC 2u
#define LCD_RESET_N_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define LCD_RESET_N_0_NUM 2u
#define LCD_RESET_N_0_PORT GPIO_PRT5
#define LCD_RESET_N_0_SLEWRATE CY_GPIO_SLEW_FAST
#define LCD_RESET_N_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define LCD_RESET_N_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define LCD_RESET_N_INBUF_ENABLED 0u
#define LCD_RESET_N_INIT_DRIVESTATE 0u
#define LCD_RESET_N_INIT_MUXSEL 0u
#define LCD_RESET_N_INPUT_SYNC 2u
#define LCD_RESET_N_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define LCD_RESET_N_NUM 2u
#define LCD_RESET_N_PORT GPIO_PRT5
#define LCD_RESET_N_SLEWRATE CY_GPIO_SLEW_FAST
#define LCD_RESET_N_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

#endif /* INCLUDED_CYFITTER_GPIO_H */
