// Seed: 3143947043
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  output id_3;
  inout id_2;
  input id_1;
  assign id_3 = 1;
  always @(negedge 1'b0 or id_4) begin
    #1
    if (1) id_3 = id_2;
    else id_3 = id_2;
  end
  type_4(
      1, 1
  );
  assign id_2 = id_4;
endmodule
