

Implementation tool: Xilinx Vivado v.2018.2
Project:             fir_prj
Solution:            solution1
Device target:       xc7k160tfbg484-1
Report date:         Mon Jul 23 16:27:44 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:           31
LUT:             50
FF:             122
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    3.484
CP achieved post-implementation:    4.103
Timing met
