                  PCA9509
                  Level translating I2C-bus/SMBus repeater
                  Rev. 7 ‚Äî 4 November 2014                                            Product data sheet
1. General description
              The PCA9509 is a level translating I2C-bus/SMBus repeater that enables processor low
              voltage 2-wire serial bus to interface with standard I2C-bus or SMBus I/O. While retaining
              all the operating modes and features of the I2C-bus system during the level shifts, it also
              permits extension of the I2C-bus by providing bidirectional buffering for both the data
              (SDA) and the clock (SCL) lines, thus enabling the I2C-bus or SMBus maximum
              capacitance of 400 pF on the higher voltage side. Port A allows a voltage range from
              1.35 V to VCC(B) ÔÄ≠ 1.0 V and requires no external pull-up resistors due to the internal
              current source. Port B allows a voltage range from 3.0 V to 5.5 V and is overvoltage
              tolerant. Both port A and port B SDA and SCL pins are high-impedance when the
              PCA9509 is unpowered.
              For applications where Port A VCC(A) is less than 1.35 V or Port B VCC(B) is less than 3.0 V,
              use drop-in replacement PCA9509A.
              The bus port B drivers are compliant with SMBus I/O levels, while port A uses a current
              sensing mechanism to detect the input or output LOW signal which prevents bus lock-up.
              Port A uses a 1 mA current source for pull-up and a 200 ÔÅó pull-down driver. This results in
              a LOW on the port A accommodating smaller voltage swings. The output pull-down on the
              port A internal buffer LOW is set for approximately 0.2 V, while the input threshold of the
              internal buffer is set about 50 mV lower than that of the output voltage LOW. When the
              port A I/O is driven LOW internally, the LOW is not recognized as a LOW by the input.
              This prevents a lock-up condition from occurring. The output pull-down on the port B
              drives a hard LOW and the input level is set at 0.3 of SMBus or I2C-bus voltage level
              which enables port B to connect to any other I2C-bus devices or buffer.
              The PCA9509 drivers are not enabled unless VCC(A) is above 0.8 V and VCC(B) is above
              2.5 V. The enable (EN) pin can also be used to turn on and turn off the drivers under
              system control. Caution should be observed to change only the state of the EN pin when
              the bus is idle.
2. Features and benefits
              ÔÅÆ    Bidirectional buffer isolates capacitance and allows 400 pF on port B of the device
              ÔÅÆ    Voltage level translation from port A (1.35 V to VCC(B) ÔÄ≠ 1.0 V) to port B (3.0 V to 5.5 V)
              ÔÅÆ    Requires no external pull-up resistors on lower voltage port A
              ÔÅÆ    Active HIGH repeater enable input
              ÔÅÆ    Open-drain inputs/outputs
              ÔÅÆ    Lock-up free operation
              ÔÅÆ    Supports arbitration and clock stretching across the repeater
              ÔÅÆ    Accommodates Standard-mode and Fast-mode I2C-bus devices and multiple masters


NXP Semiconductors                                                                                                                          PCA9509
                                                                                                         Level translating I2C-bus/SMBus repeater
                            ÔÅÆ Powered-off high-impedance I2C-bus pins
                            ÔÅÆ Operating supply voltage range of 1.35 V to VCC(B) ÔÄ≠ 1.0 V on port A, 3.0 V to 5.5 V on
                                port B
                            ÔÅÆ 5 V tolerant port B SCL, SDA and enable pins
                            ÔÅÆ 0 Hz to 400 kHz clock frequency
                                Remark: The maximum system operating frequency may be less than 400 kHz
                                because of the delays added by the repeater.
                            ÔÅÆ ESD protection exceeds 2000 V HBM per JESD22-A114 and 1000 V CDM per
                                JESD22-C101
                            ÔÅÆ Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
                            ÔÅÆ Packages offered: TSSOP8, SO8, XQFN8
3. Ordering information
Table 1.      Ordering information
 Type number       Topside       Package
                   marking       Name     Description                                                                                                        Version
 PCA9509D          PCA9509       SO8      plastic small outline package; 8 leads; body width 3.9 mm                                                          SOT96-1
 PCA9509DP         9509          TSSOP8   plastic thin shrink small outline package; 8 leads; body width 3 mm                                                SOT505-1
 PCA9509GM         P9X[1]        XQFN8    plastic, extremely thin quad flat package; no leads; 8 terminals;                                                  SOT902-2
                                          body 1.6 ÔÇ¥ 1.6 ÔÇ¥ 0.5 mm
[1]   ‚ÄòX‚Äô changes based on date code.
                     3.1 Ordering options
Table 2.      Ordering options
 Type number        Orderable            Package                  Packing method                                       Minimum       Temperature
                    part number                                                                                        order
                                                                                                                       quantity
 PCA9509D           PCA9509D,112         SO8                      Standard marking *IC‚Äôs tube 2000                                   Tamb = ÔÄ≠40 ÔÇ∞C to +85 ÔÇ∞C
                                                                  - DSC bulk pack
                    PCA9509D,118         SO8                      Reel 13‚Äù Q1/T1                                       2500          Tamb = ÔÄ≠40 ÔÇ∞C to +85 ÔÇ∞C
                                                                  *standard mark SMD
 PCA9509DP          PCA9509DP,118        TSSOP8                   Reel 13‚Äù Q1/T1                                       2500          Tamb = ÔÄ≠40 ÔÇ∞C to +85 ÔÇ∞C
                                                                  *standard mark SMD
 PCA9509GM          PCA9509GM,125        XQFN8                    Reel 7‚Äù Q3/T4                                        4000          Tamb = ÔÄ≠40 ÔÇ∞C to +85 ÔÇ∞C
                                                                  *standard mark
PCA9509                                     All information provided in this document is subject to legal disclaimers.          ¬© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet                                        Rev. 7 ‚Äî 4 November 2014                                                                                       2 of 24


NXP Semiconductors                                                                                                        PCA9509
                                                                                             Level translating I2C-bus/SMBus repeater
4. Functional diagram
                                                                      VCC(A)                  VCC(B)
                                          PCA9509                 VCC(A)
                                                                           1 mA
                              A1                                                                                                 B1
                                                                  VCC(A)
                                                                           1 mA
                              A2                                                                                                 B2
                             EN
                                                                                                                002aac125
                                                                                         GND
                   Fig 1. Functional diagram of PCA9509
PCA9509                         All information provided in this document is subject to legal disclaimers.    ¬© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet                            Rev. 7 ‚Äî 4 November 2014                                                                                 3 of 24


NXP Semiconductors                                                                                                                                         PCA9509
                                                                                                            Level translating I2C-bus/SMBus repeater
5. Pinning information
                     5.1 Pinning
                                                                                                                            VCC(A)     1                            8    VCC(B)
                                  VCC(A)   1                                  8    VCC(B)
                                                                                                                                 A1    2                            7    B1
                                     A1    2                                  7    B1
                                                   PCA9509DP                                                                                  PCA9509D
                                     A2    3                                  6    B2                                            A2    3                            6    B2
                                    GND    4                                  5    EN                                           GND    4                            5    EN
                                                              002aac126                                                                              002aac127
                           Fig 2.    Pin configuration for TSSOP8                                             Fig 3.            Pin configuration for SO8
                                                                                                 3&$*0
                                                                        WHUPLQDO
                                                                        LQGH[DUHD                         9&& %
                                                                           9&& $                          
                                                                                                                                 %
                                                                                  $                                            %
                                                                                  $                                           (1
                                                                                                           *1'
                                                                                                                                DDD
                                                                                             7UDQVSDUHQWWRSYLHZ
                           Fig 4.    Pin configuration for XQFN8
                     5.2 Pin description
                         Table 3.      Pin description
                         Symbol                Pin                        Description
                         VCC(A)                1                          port A power supply
                         A1[1]                 2                          port A (lower voltage side)
                         A2[1]                 3                          port A (lower voltage side)
                         GND                   4                          ground (0 V)
                         EN                    5                          enable input (active HIGH)
                         B2[1]                 6                          port B (SMBus/I2C-bus side)
                         B1[1]                 7                          port B (SMBus/I2C-bus side)
                         VCC(B)                8                          port B power supply
                         [1]   Port A and port B can be used for either SCL or SDA.
PCA9509                                        All information provided in this document is subject to legal disclaimers.                    ¬© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet                                          Rev. 7 ‚Äî 4 November 2014                                                                                                  4 of 24


NXP Semiconductors                                                                                                                 PCA9509
                                                                                                      Level translating I2C-bus/SMBus repeater
6. Functional description
                       Refer to Figure 1 ‚ÄúFunctional diagram of PCA9509‚Äù.
                       The PCA9509 enables I2C-bus or SMBus translation down to VCC(A) as low as 1.35 V
                       without degradation of system performance. The PCA9509 contains 2 bidirectional
                       open-drain buffers specifically designed to support up-translation/down-translation
                       between the low voltage and 3.3 V SMBus or 5 V I2C-bus. The port B I/Os are
                       over-voltage tolerant to 5.5 V even when the device is unpowered.
                       The PCA9509 includes a power-up circuit that keeps the output drivers turned off until
                       VCC(B) is above 2.5 V and the VCC(A) is above 0.8 V. VCC(B) and VCC(A) can be applied in
                       any sequence at power-up. After power-up and with the EN pin HIGH, a LOW level on
                       port A (below approximately 0.15 V) turns on the corresponding port B driver (either SDA
                       or SCL) and drives port B down to about 0 V. When port A rises above approximately
                       0.15 V, the port B pull-down driver is turned off and the external pull-up resistor pulls the
                       pin HIGH. When port B falls first and goes below 0.3VCC(B), the port A driver is turned on
                       and port A pulls down to 0.2 V (typical). The port B pull-down is not enabled unless the
                       port A voltage goes below VILc. If the port A low voltage goes below VILc, the port B
                       pull-down driver is enabled until port A rises above approximately 0.15 V (VILc), then
                       port B, if not externally driven LOW, continues to rise being pulled up by the external
                       pull-up resistor.
                       Remark: Ground offset between the PCA9509 ground and the ground of devices on
                       port A of the PCA9509 must be avoided.
                       The reason for this cautionary remark is that a CMOS/NMOS open-drain capable of
                       sinking 3 mA of current at 0.4 V has an output resistance of 133 ÔÅó or less (R = E / I). Such
                       a driver shares enough current with the port A output pull-down of the PCA9509 to be
                       seen as a LOW as long as the ground offset is zero. If the ground offset is greater than
                       0 V, then the driver resistance must be less. Since VILc can be as low as 90 mV at cold
                       temperatures and the low end of the current distribution, the maximum ground offset
                       should not exceed 50 mV.
                       Bus repeaters that use an output offset are not interoperable with the port A of the
                       PCA9509 as their output LOW levels will not be recognized by the PCA9509 as a LOW. If
                       the PCA9509 is placed in an application where the VIL of port A of the PCA9509 does not
                       go below its VILc, it pulls port B LOW initially when port A input transitions LOW, but the
                       port B returns HIGH, so it does not reproduce the port A input on port B. Such applications
                       should be avoided.
                       Port B is interoperable with all I2C-bus slaves, masters and repeaters.
                   6.1 Enable
                       The EN pin is active HIGH and allows the user to select when the repeater is active. This
                       can be used to isolate a badly behaved slave on power-up until after the system power-up
                       reset. It should never change state during an I2C-bus operation because disabling during
                       a bus operation hangs the bus and enabling part way through a bus cycle could confuse
                       the I2C-bus parts being enabled.
                       The enable pin should only change state when the bus and the repeater port are in an idle
                       state to prevent system failures.
PCA9509                                  All information provided in this document is subject to legal disclaimers.    ¬© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet                                     Rev. 7 ‚Äî 4 November 2014                                                                                 5 of 24


NXP Semiconductors                                                                                                                            PCA9509
                                                                                                     Level translating I2C-bus/SMBus repeater
                   6.2 I2C-bus systems
                       As with the standard I2C-bus system, pull-up resistors are required to provide the logic
                       HIGH levels on the buffered bus (standard open-collector configuration of the I2C-bus).
                       The size of these pull-up resistors depends on the system. Each of the port A I/Os has an
                       internal pull-up current source and does not require the external pull-up resistor. Port B is
                       designed to work with Standard-mode and Fast-mode I2C-bus devices in addition to
                       SMBus devices. Standard-mode I2C-bus devices only specify 3 mA output drive; this
                       limits the termination current to 3 mA in a generic I2C-bus system where Standard-mode
                       devices and multiple masters are possible. Under certain conditions higher termination
                       currents can be used.
7. Application design-in information
                       A typical application is shown in Figure 5. In this example, the CPU is running on a 1.35 V
                       I2C-bus while the master is connected to a 3.3 V bus. Both buses run at 400 kHz. Master
                       devices can be placed on either bus.
                                                                    1.35 V                                                 3.3 V
                                                                                                                   10 kŒ©       10 kŒ©
                                                                                       VCC(A)            VCC(B)
                                                      SDA                           A1                            B1                 SDA
                                                      SCL                           A2                            B2                 SCL
                                                                      1.35 V                PCA9509
                                              MASTER                                                                                   SLAVE
                                                 CPU            10 kŒ©                                                                  400 kHz
                                                                                    EN
                                                                    bus A                                                bus B
                                                                                                                                        002aac128
                         Fig 5.   Typical application
                       When port B of the PCA9509 is pulled LOW by a driver on the I2C-bus, a CMOS
                       hysteresis detects the falling edge when it goes below 0.3VCC(B) and causes the internal
                       driver on port A to turn on, causing port A to pull down to about 0.2 V. When port A of the
                       PCA9509 falls, first a comparator detects the falling edge and causes the internal driver
                       on port B to turn on and pull the port B pin down to ground. In order to illustrate what
                       would be seen in a typical application, refer to Figure 6 and Figure 7. If the bus master in
                       Figure 5 were to write to the slave through the PCA9509, waveforms shown in Figure 6
                       would be observed on the B bus. This looks like a normal I2C-bus transmission.
                       On the A bus side of the PCA9509, the clock and data lines are driven by the master and
                       swing nearly to ground. After the eighth clock pulse, the slave replies with an ACK that
                       causes a LOW on the A side equal to the VOL of the PCA9509, which the master
                       recognizes as a LOW. It is important to note that any arbitration or clock stretching events
                       require that the LOW level on the A bus side at the input of the PCA9509 (VIL) is below
                       VILc to be recognized by the PCA9509 and then transmitted to the B bus side.
PCA9509                                 All information provided in this document is subject to legal disclaimers.                ¬© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet                                    Rev. 7 ‚Äî 4 November 2014                                                                                             6 of 24


NXP Semiconductors                                                                                                             PCA9509
                                                                                                  Level translating I2C-bus/SMBus repeater
                                                         WKFORFNSXOVH
                                            DFNQRZOHGJHIURPVODYHRQ%VLGH
                       6&/
                       6'$
                                                                                                                                                    DDD
                      Fig 6. Bus B SMBus/I2C-bus waveform
                                                         WKFORFNSXOVH
                                            DFNQRZOHGJHIURPVODYHRQ%VLGH
                       6&/
                       6'$
                                                                                                                       92/RI3&$
                                                                        92/RIPDVWHU
                                                                                                                                                   DDD
                      Fig 7. Bus A lower voltage waveform
8. Limiting values
                   Table 4.    Limiting values
                   In accordance with the Absolute Maximum Rating System (IEC 60134).
                    Symbol    Parameter                                                Conditions                         Min            Max               Unit
                    VCC(B)    supply voltage port B                                                                       ÔÄ≠0.5           +6.0              V
                    VCC(A)    supply voltage port A                                                                       ÔÄ≠0.5           +6.0              V
                    VI/O      voltage on an input/output pin                           port A                             ÔÄ≠0.5           +6.0              V
                                                                                       port B; enable pin (EN)            ÔÄ≠0.5           +6.0              V
                    II/O      input/output current                                                                        -              ÔÇ±20               mA
                    II        input current                                                                               -              ÔÇ±20               mA
                    Ptot      total power dissipation                                                                     -              100               mW
                    Tstg      storage temperature                                                                         ÔÄ≠65            +150              ÔÇ∞C
                    Tamb      ambient temperature                                      operating in free air              ÔÄ≠40            +85               ÔÇ∞C
                    Tj        junction temperature                                                                        -              +125              ÔÇ∞C
                    Tsp       solder point temperature                                 10 s max.                          -              300               ÔÇ∞C
PCA9509                              All information provided in this document is subject to legal disclaimers.    ¬© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet                                 Rev. 7 ‚Äî 4 November 2014                                                                                 7 of 24


NXP Semiconductors                                                                                                                                  PCA9509
                                                                                                               Level translating I2C-bus/SMBus repeater
9. Static characteristics
Table 5.       Static characteristics
GND = 0 V; Tamb = ÔÄ≠40 ÔÇ∞C to +85 ÔÇ∞C; unless otherwise specified.
 Symbol       Parameter                                                 Conditions                                            Min           Typ[1] Max                          Unit
 Supplies
 VCC(B)       supply voltage port B                                                                                           3.0           -          5.5                      V
 VCC(A)       supply voltage port A                                     PCA9509GM                                             1.35          -          VCC(B) ÔÄ≠ 1               V
 VCC(A)       supply voltage port A                                     PCA9509D and                                          1.0[2]        -          VCC(B) ÔÄ≠ 1               V
                                                                        PCA9509DP
 ICC(A)       supply current port A                                     all port A static HIGH                                0.25          0.45       0.9                      mA
                                                                        all port A static LOW                                 1.25          3.0        5                        mA
 ICC(B)       supply current port B                                     all port B static HIGH                                0.5           0.9        1.1                      mA
 Input and output of port A (A1 to A2)
 VIH          HIGH-level input voltage                                  port A                                                0.7VCC(A)     -          VCC(A)                   V
 VIL          LOW-level input voltage                                   port A                                            [3] ÔÄ≠0.5          -          +0.3                     V
 VILc         contention LOW-level input voltage                                                                          [3] ÔÄ≠0.5          +0.15 -                             V
 VIK          input clamping voltage                                    IL = ÔÄ≠18 mA                                           ÔÄ≠1.5          -          ÔÄ≠0.5                     V
 ILI          input leakage current                                     VI = VCC(A)                                           -             -          ÔÇ±1                       ÔÅ≠A
 IIL          LOW-level input current                                                                                     [4] ÔÄ≠1.5          ÔÄ≠1.0       ÔÄ≠0.45                    mA
 VOL          LOW-level output voltage                                  VCC(A) = > 1.35 V to                              [5] -             0.2        0.3                      V
                                                                        (VCC(B) ÔÄ≠ 1 V)
 VOLÔÄ≠VILc     difference between LOW-level output                                                                         [6] -             50         -                        mV
              and LOW-level input voltage contention
 ILOH         HIGH-level output leakage current                         VO = 1.35 V                                           -             -          10                       ÔÅ≠A
 Cio          input/output capacitance                                                                                        -             6          7                        pF
 Input and output of port B (B1 to B2)
 VIH          HIGH-level input voltage                                  port B                                                0.7VCC(B)     -          VCC(B)                   V
 VIL          LOW-level input voltage                                   port B                                                ÔÄ≠0.5          -          +0.3VCC(B) V
 VIK          input clamping voltage                                    IL = ÔÄ≠18 mA                                           ÔÄ≠1.5          -          ÔÄ≠0.5                     V
 ILI          input leakage current                                     VI = 3.6 V                                            ÔÄ≠1.0          -          +1.0                     ÔÅ≠A
 IIL          LOW-level input current                                   VI = 0.2 V                                            -             -          10                       ÔÅ≠A
 VOL          LOW-level output voltage                                  IOL = 6 mA                                            -             0.1        0.2                      V
 ILOH         HIGH-level output leakage current                         VO = 3.6 V                                            -             -          10                       ÔÅ≠A
 Cio          input/output capacitance                                                                                        -             3          5                        pF
 Enable
 VIL          LOW-level input voltage                                                                                         ÔÄ≠0.5          -          +0.1VCC(A) V
 VIH          HIGH-level input voltage                                                                                        0.9VCC(A)     -          VCC(B)                   V
 IIL(EN)      LOW-level input current on pin EN                         VI = 0.2 V, EN;                                       ÔÄ≠1            -          +1                       ÔÅ≠A
                                                                        VCC = 3.6 V
 ILI          input leakage current                                                                                           ÔÄ≠1            -          +1                       ÔÅ≠A
 Ci           input capacitance                                         VI = 3.0 V or 0 V                                     -             2          3                        pF
[1]   Typical values with VCC(A) = 1.35 V, VCC(B) = 5.0 V.
PCA9509                                           All information provided in this document is subject to legal disclaimers.            ¬© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet                                              Rev. 7 ‚Äî 4 November 2014                                                                                         8 of 24


NXP Semiconductors                                                                                                                               PCA9509
                                                                                                                 Level translating I2C-bus/SMBus repeater
[2]   If the PCA9509 is not being enabled or disabled, the VCC(A) minimum is 0.95 V with a corresponding decrease in the IIL, which will drop
      below the minimum specification of ÔÄ≠450 ÔÅ≠A at cold temperature (see Figure 8 and Figure 9). This will not significantly change the rise
      and fall times of the signals on port A since the IIL value represents the current source pull-up current, so a lower current into the same
      capacitance results in a slower rise time and a longer transition time in general, however since the lower current is also associated with
      a lower voltage swing the delay is somewhat compensated. The key point of the graphs is that the current has a temperature
      dependence, and the output driver will also have the same temperature dependency so that the output offset of ~200 mV on port A is
      nearly temperature independent. Even though the IIL parameter indicates that at VCC(A) of 0.95 V the PCA9509 can only sink up to
      400 ÔÅ≠A instead of 450 ÔÅ≠A at cold temperature, the output is designed to be somewhat resistive such that under nominal conditions
      (1.1 V) the current source pull-up sources 1 mA and the output pull-down sinks the 1 mA at ~200 mV, so as the current source current
      decreases the output pull-down resistance increases in order to maintain the offset.
[3]   VIL specification is for the falling edge seen by the port A input. VILc is for the static LOW levels seen by the port A input resulting in
      port B output staying LOW.
[4]   The port A current source has a typical value of about 1 mA, but varies with both VCC(A) and VCC(B). Below VCC(A) of about 0.7 V the
      port A current source current drops to 0 mA. The current source current dropping across the internal pull-down driver resistance of
      about 200 ÔÅó defines the VOL.
[5]   As long as the chip ground is common with the input ground reference the driver resistance may be as large as 120 ÔÅó. However, ground
      offset will rapidly decrease the maximum allowed driver resistance.
[6]   Guaranteed by design.
                                                      002aae733                                                                                       002aae734
             0                                                                                            0
         IIL                                                                                       IIL
       (mA)                                                                                       (mA)                                     (2)
          ‚àí0.4    (1)                                                                               ‚àí0.4                                                       (1)
                                    (2)
                                                                                                                                           (3)
                            (3)     (4)                                                                                                    (4)
          ‚àí0.8                                                                                      ‚àí0.8
          ‚àí1.2                                                                                      ‚àí1.2
                  (5)                                                                                                                                          (5)
          ‚àí1.6                                                                                      ‚àí1.6
              ‚àí40                       25                         85                                      ‚àí40                      25                            85
                                                    Tamb (¬∞C)                                                                                       Tamb (¬∞C)
               Pins under test = An pins                                                                     Pins under test = An pins
         (1) High limit                                                                             (1) High limit
         (2) Maximum                                                                                (2) Maximum
         (3) Mean                                                                                   (3) Mean
         (4) Minimum                                                                                (4) Minimum
         (5) Low limit                                                                              (5) Low limit
  Fig 8.       LOW-level input current as a function of                                    Fig 9.            LOW-level input current as a function of
               temperature; VCC(A) = 1.0 V                                                                   temperature; VCC(A) = 0.95 V
PCA9509                                             All information provided in this document is subject to legal disclaimers.       ¬© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet                                                Rev. 7 ‚Äî 4 November 2014                                                                                    9 of 24


NXP Semiconductors                                                                                                                           PCA9509
                                                                                                            Level translating I2C-bus/SMBus repeater
10. Dynamic characteristics
Table 6.       Dynamic characteristics
 Symbol        Parameter                                         Conditions                                                      Min        Typ           Max             Unit
 VCC(A) = 1.35 V; VCC(B) = 3.3 V
 tPLH          LOW to HIGH propagation delay                     port B to port A                                            [1] 69         109           216             ns
 tPHL          HIGH to LOW propagation delay                     port B to port A                                            [1] 63         86            140             ns
 tTLH          LOW to HIGH output transition time                port A                                                      [1] 14         22            96              ns
 tTHL          HIGH to LOW output transition time                port A                                                      [1] 5          8.1           16              ns
 tPLH          LOW to HIGH propagation delay                     port A to port B                                            [1] ÔÄ≠69        ÔÄ≠91           ÔÄ≠139            ns
 tPLH2         LOW to HIGH propagation delay 2                   port A to port B; measured from                             [1] 91         153           226             ns
                                                                 the 50 % of initial LOW on port A to
                                                                 1.5 V rising on port B
 tPHL          HIGH to LOW propagation delay                     port A to port B                                            [1] 73         122           183             ns
 tTLH          LOW to HIGH output transition time                port B                                                   [1][2] -          61            -               ns
 tTHL          HIGH to LOW output transition time                port B                                                      [1] 15         24            40              ns
 tsu           set-up time                                       EN HIGH before START condition                                  100        -             -               ns
 th            hold time                                         EN HIGH after STOP condition                                    100         -            -               ns
 VCC(A) = 1.9 V; VCC(B) = 5.0 V
 tPLH          LOW to HIGH propagation delay                     port B to port A                                            [1] 69         105           216             ns
 tPHL          HIGH to LOW propagation delay                     port B to port A                                            [1] 63         86            140             ns
 tTLH          LOW to HIGH output transition time                port A                                                      [1] 14         27            96              ns
 tTHL          HIGH to LOW output transition time                port A                                                      [1] 5          8             35              ns
 tPLH          LOW to HIGH propagation delay                     port A to port B                                            [1] ÔÄ≠69        ÔÄ≠89           ÔÄ≠139            ns
 tPLH2         LOW to HIGH propagation delay 2                   port A to port B; measured from                             [1] 91         131           226             ns
                                                                 the 50 % of initial LOW on port A to
                                                                 1.5 V rising on port B
 tPHL          HIGH to LOW propagation delay                     port A to port B                                            [1] 73         99            183             ns
 tTLH          LOW to HIGH output transition time                port B                                                   [1][2] -          65            -               ns
 tTHL          HIGH to LOW output transition time                port B                                                      [1] 15         31            40              ns
 tsu           set-up time                                       EN HIGH before START condition                                  100        -             -               ns
 th            hold time                                         EN HIGH after STOP condition                                    100         -            -               ns
[1]   Load capacitance = 50 pF; load resistance on port B = 1.35 kÔÅó.
[2]   Value is determined by RC time constant of bus line.
PCA9509                                        All information provided in this document is subject to legal disclaimers.        ¬© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet                                           Rev. 7 ‚Äî 4 November 2014                                                                                   10 of 24


NXP Semiconductors                                                                                                                                    PCA9509
                                                                                                                Level translating I2C-bus/SMBus repeater
                   10.1 AC waveforms
                                                               VCC(B)                                                                                               VCC(A)
         input      0.5VCC(B)           0.5VCC(B)                                                    input               0.5VCC(A)            0.5VCC(A)
                                                               0.1 V
                   tPHL                 tPLH                                                                            tPHL                  tPLH
                                                                   VCC(A)                                                                                              VCC(B)
                 70 %                             70 %                                                               70 %                               70 %
        output           0.5VCC(A) 0.5VCC(A)                                                      output                      0.5VCC(B) 0.5VCC(B)
                          30 %        30 %                                                                                     30 %        30 %
                                                                   VOL
                           tTHL                    tTLH                                                                         tTHL                     tTLH
                                                             002aab646                                                                                           002aab647
  Fig 10. Propagation delay and transition times;                                         Fig 11. Propagation delay and transition times;
             port B to port A                                                                               port A to port B
                                             input
                                           port A
                                                             50 % of initial value
                                           output                      0.5VCC(B)
                                           port B
                                                            tPLH2
                                                                                                                       002aab648
  Fig 12. Propagation delay from the port A external driver switching off to port B LOW-to-HIGH transition;
             port A to port B
11. Test information
                                                                                                                                       VCC(B)
                                                                                                                           VCC(B)
                                                                                                                  VCC(A)                  RL
                                                                                                     VI                           VO
                                                                              PULSE
                                                                                                                         DUT
                                                                         GENERATOR
                                                                                                                 RT                       CL
                                                                                                                                   002aab649
                                         RL = load resistor; 1.35 kÔÅó on port B
                                         CL = load capacitance includes jig and probe capacitance; 50 pF
                                         RT = termination resistance should be equal to Zo of pulse generators
                               Fig 13. Test circuit for open-drain outputs
PCA9509                                            All information provided in this document is subject to legal disclaimers.             ¬© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet                                               Rev. 7 ‚Äî 4 November 2014                                                                                        11 of 24


NXP Semiconductors                                                                                                                                                  PCA9509
                                                                                                                         Level translating I2C-bus/SMBus repeater
12. Package outline
  62SODVWLFVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP                                                                                                                    627
                                                         '                                                                    (                  $
                                                                                                                                                              ;
                                                                                               F
                                             \                                                                               +(                            Y 0 $
                                          =
                                                                         
                                                                                                                                            4
                                                                                                     $
                                                                                                                                                $      $
                                                                                                           $
                                           SLQLQGH[
                                                                                                                                                         »ô
                                                                                                                                         /S
                                                                                                                                    /
                                                H                                 Z 0                                         GHWDLO;
                                                                      ES
                                                                                                               PP
                                                                                              VFDOH
      ',0(16,216 LQFKGLPHQVLRQVDUHGHULYHGIURPWKHRULJLQDOPPGLPHQVLRQV 
                   $
        81,7             $     $      $     ES    F        '       (         H        +(        /         /S      4       Y      Z       \       =          »ô
                 PD[
                                                                                                                                      
         PP                                                                                                                          
                                                                                                                                               R
                                                                                                                                R
       LQFKHV                                                                                                                   
                                                                                                                        
      1RWHV
      3ODVWLFRUPHWDOSURWUXVLRQVRIPP LQFK PD[LPXPSHUVLGHDUHQRWLQFOXGHG
      3ODVWLFRUPHWDOSURWUXVLRQVRIPP LQFK PD[LPXPSHUVLGHDUHQRWLQFOXGHG
            287/,1(                                                  5()(5(1&(6                                                              (8523($1
                                                                                                                                                                         ,668('$7(
            9(56,21                   ,(&                -('(&                         -(,7$                                            352-(&7,21
                                                                                                                                                                            
            627               (                 06
                                                                                                                                                                            
Fig 14. Package outline SOT96-1 (SO8)
PCA9509                                                     All information provided in this document is subject to legal disclaimers.                  ¬© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet                                                        Rev. 7 ‚Äî 4 November 2014                                                                                             12 of 24


NXP Semiconductors                                                                                                                                               PCA9509
                                                                                                                        Level translating I2C-bus/SMBus repeater
   76623SODVWLFWKLQVKULQNVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP                                                                                                 627
                                               '                                                                            (                  $
                                                                                                                                                         ;
                                                                                          F
                                     \                                                                                     +(                             Y 0 $
                                          =
                                                        
                                                                                               $                                                $       $
                                                                                                   $
                                      SLQLQGH[
                                                                                                                                                         »ô
                                                                                                                                          /S
                                                                                                                                       /
                                                        
                                                                                                                                GHWDLO;
                                         H                         Z 0
                                                      ES
                                                                                                                      PP
                                                                                            VFDOH
      ',0(16,216 PPDUHWKHRULJLQDOGLPHQVLRQV 
                   $                                                  '
        81,7              $     $       $    ES      F                   (          H       +(          /         /S       Y    Z       \      =         »ô
                 PD[
                                                                                                                                   ¬É
         PP                                                                                                                 
                                                                                                                                   ¬É
      1RWHV
      3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
      3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
             287/,1(                                                 5()(5(1&(6                                                             (8523($1
                                                                                                                                                                      ,668('$7(
             9(56,21                 ,(&                -('(&                         -(,7$                                            352-(&7,21
                                                                                                                                                                         
            627                                            
                                                                                                                                                                         
Fig 15. Package outline SOT505-1 (TSSOP8)
PCA9509                                                    All information provided in this document is subject to legal disclaimers.                ¬© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet                                                       Rev. 7 ‚Äî 4 November 2014                                                                                           13 of 24


NXP Semiconductors                                                                                                                                         PCA9509
                                                                                                                     Level translating I2C-bus/SMBus repeater
  ;4)1SODVWLFH[WUHPHO\WKLQTXDGIODWSDFNDJHQROHDGV
  WHUPLQDOVERG\[[PP                                                                                                                                       627
                                   ;
                                                       '                             %       $
                            WHUPLQDO
                            LQGH[DUHD
                                                                                            (                      $
                                                                                                                          $
                                                                                                                                   GHWDLO;
                                                    H
                                                                                                                                                  &
                                                                         Y      & $ %
                                                   E
                                                                         Z      &                                            \ &                     \
                                                       
                                                                              
                                                                                            H
                                                                              
                                                                              
                            WHUPLQDO                 
                            LQGH[DUHD         /                      PHWDODUHD
                                                                      QRWIRUVROGHULQJ
                                            /
                                                                                                                      PP
     'LPHQVLRQV                                                                            VFDOH
         8QLW       $      $     E        '    (    H         H       /        /         Y       Z         \        \
             PD[                                     
      PP     QRP                                                       
              PLQ                                       
     1RWH
     3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG                                                                                        VRWBSR
           2XWOLQH                                                5HIHUHQFHV                                                              (XURSHDQ
                                                                                                                                                                     ,VVXHGDWH
           YHUVLRQ                  ,(&               -('(&                          -(,7$                                                SURMHFWLRQ
                                                                                                                                                                      
         627                                02                           
                                                                                                                                                                      
Fig 16. Package outline SOT902-2 (XQFN8)
PCA9509                                                 All information provided in this document is subject to legal disclaimers.             ¬© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet                                                    Rev. 7 ‚Äî 4 November 2014                                                                                        14 of 24


NXP Semiconductors                                                                                                               PCA9509
                                                                                                    Level translating I2C-bus/SMBus repeater
13. Soldering of SMD packages
                     This text provides a very brief insight into a complex technology. A more in-depth account
                     of soldering ICs can be found in Application Note AN10365 ‚ÄúSurface mount reflow
                     soldering description‚Äù.
                13.1 Introduction to soldering
                     Soldering is one of the most common methods through which packages are attached to
                     Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both
                     the mechanical and the electrical connection. There is no single soldering method that is
                     ideal for all IC packages. Wave soldering is often preferred when through-hole and
                     Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not
                     suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high
                     densities that come with increased miniaturization.
                13.2 Wave and reflow soldering
                     Wave soldering is a joining technology in which the joints are made by solder coming from
                     a standing wave of liquid solder. The wave soldering process is suitable for the following:
                       ‚Ä¢ Through-hole components
                       ‚Ä¢ Leaded or leadless SMDs, which are glued to the surface of the printed circuit board
                     Not all SMDs can be wave soldered. Packages with solder balls, and some leadless
                     packages which have solder lands underneath the body, cannot be wave soldered. Also,
                     leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered,
                     due to an increased probability of bridging.
                     The reflow soldering process involves applying solder paste to a board, followed by
                     component placement and exposure to a temperature profile. Leaded packages,
                     packages with solder balls, and leadless packages are all reflow solderable.
                     Key characteristics in both wave and reflow soldering are:
                       ‚Ä¢ Board specifications, including the board finish, solder masks and vias
                       ‚Ä¢ Package footprints, including solder thieves and orientation
                       ‚Ä¢ The moisture sensitivity level of the packages
                       ‚Ä¢ Package placement
                       ‚Ä¢ Inspection and repair
                       ‚Ä¢ Lead-free soldering versus SnPb soldering
                13.3 Wave soldering
                     Key characteristics in wave soldering are:
                       ‚Ä¢ Process issues, such as application of adhesive and flux, clinching of leads, board
                         transport, the solder wave parameters, and the time during which components are
                         exposed to the wave
                       ‚Ä¢ Solder bath specifications, including temperature and impurities
PCA9509                                All information provided in this document is subject to legal disclaimers.    ¬© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet                                   Rev. 7 ‚Äî 4 November 2014                                                                               15 of 24


NXP Semiconductors                                                                                                                  PCA9509
                                                                                                   Level translating I2C-bus/SMBus repeater
                13.4 Reflow soldering
                     Key characteristics in reflow soldering are:
                       ‚Ä¢ Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to
                          higher minimum peak temperatures (see Figure 17) than a SnPb process, thus
                          reducing the process window
                       ‚Ä¢ Solder paste printing issues including smearing, release, and adjusting the process
                          window for a mix of large and small components on one board
                       ‚Ä¢ Reflow temperature profile; this profile includes preheat, reflow (in which the board is
                          heated to the peak temperature) and cooling down. It is imperative that the peak
                          temperature is high enough for the solder to make reliable solder joints (a solder paste
                          characteristic). In addition, the peak temperature must be low enough that the
                          packages and/or boards are not damaged. The peak temperature of the package
                          depends on package thickness and volume and is classified in accordance with
                          Table 7 and 8
                     Table 7.    SnPb eutectic process (from J-STD-020D)
                      Package thickness (mm)                  Package reflow temperature (ÔÇ∞C)
                                                              Volume (mm3)
                                                              < 350                                                 ÔÇ≥ 350
                      < 2.5                                   235                                                   220
                      ÔÇ≥ 2.5                                   220                                                   220
                     Table 8.    Lead-free process (from J-STD-020D)
                      Package thickness (mm)                  Package reflow temperature (ÔÇ∞C)
                                                              Volume (mm3)
                                                              < 350                                       350 to 2000             > 2000
                      < 1.6                                   260                                         260                     260
                      1.6 to 2.5                              260                                         250                     245
                      > 2.5                                   250                                         245                     245
                     Moisture sensitivity precautions, as indicated on the packing, must be respected at all
                     times.
                     Studies have shown that small packages reach higher temperatures during reflow
                     soldering, see Figure 17.
PCA9509                               All information provided in this document is subject to legal disclaimers.        ¬© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet                                  Rev. 7 ‚Äî 4 November 2014                                                                                   16 of 24


NXP Semiconductors                                                                                                                          PCA9509
                                                                                                    Level translating I2C-bus/SMBus repeater
                                                                   maximum peak temperature
                            temperature                                = MSL limit, damage level
                                                                    minimum peak temperature
                                                          = minimum soldering temperature
                                                                                                                                    peak
                                                                                                                                 temperature
                                                                                                                                                           time
                                                                                                                                                   001aac844
                              MSL: Moisture Sensitivity Level
                    Fig 17. Temperature profiles for large and small components
                   For further information on temperature profiles, refer to Application Note AN10365
                   ‚ÄúSurface mount reflow soldering description‚Äù.
14. Soldering: PCB footprints
                                                                               
                                                                                √Æ
                                                                                                     
                                                                                                               
                                                                                                   √Æ
                             VROGHUODQGV
                             RFFXSLHGDUHD                  SODFHPHQWDFFXUDF\¬ì                             'LPHQVLRQVLQPP                           VRWBIU
                    Fig 18. PCB footprint for SOT96-1 (SO8); reflow soldering
PCA9509                                All information provided in this document is subject to legal disclaimers.               ¬© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet                                   Rev. 7 ‚Äî 4 November 2014                                                                                          17 of 24


NXP Semiconductors                                                                                                                       PCA9509
                                                                                                  Level translating I2C-bus/SMBus repeater
                                                                              √Æ
                                               √Æ                     √Æ                               HQODUJHGVROGHUODQG
                                                                                                          
                                                                                                                
                                                                       √Æ
                                                                           
                                                                     ERDUGGLUHFWLRQ
                           VROGHUODQGV                      VROGHUUHVLVW
                           RFFXSLHGDUHD           SODFHPHQWDFFXUUDF\¬ì                                'LPHQVLRQVLQPP                            VRWBIZ
                   Fig 19. PCB footprint for SOT96-1 (SO8); wave soldering
                                                                                          
                                                                                          
                                                                                            
                                                                                                                       
                                                                                                                
                                                         
                                                                                                       
                                                                                          
                           VROGHUODQGV                                  RFFXSLHGDUHD                          'LPHQVLRQVLQPP                          VRWBIU
                   Fig 20. PCB footprint for SOT505-1 (TSSOP8); reflow soldering
PCA9509                              All information provided in this document is subject to legal disclaimers.              ¬© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet                                 Rev. 7 ‚Äî 4 November 2014                                                                                         18 of 24


NXP Semiconductors                                                                                                                                    PCA9509
                                                                                                                   Level translating I2C-bus/SMBus repeater
  )RRWSULQWLQIRUPDWLRQIRUUHIORZVROGHULQJRI;4)1SDFNDJH                                                                                                           627
                                                                                        +[
                                                                   '
                                                                                                            
                                                                 √Æ
                                                                                                                                          
                                                                                                                                    & √Æ
                                +\      $\     6/\                                                                            
                                                                                                                                    
                                                                                                                                          
                                                                                       6/[
                                                                                     
                        VROGHUODQG
                        VROGHUSDVWHGHSRVLW
                        VROGHUODQGSOXVVROGHUSDVWH
                        RFFXSLHGDUHD
     ',0(16,216LQPP
        $\      &      '      6/[      6/\      +[         +\
                                       
                  
     ,VVXHGDWH                                                                                                                                                        VRWBIU
                  
  Fig 21. PCB footprint for SOT902-2 (XQFN8); reflow soldering
PCA9509                                               All information provided in this document is subject to legal disclaimers.          ¬© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet                                                  Rev. 7 ‚Äî 4 November 2014                                                                                     19 of 24


NXP Semiconductors                                                                                                        PCA9509
                                                                                             Level translating I2C-bus/SMBus repeater
15. Abbreviations
                   Table 9. Abbreviations
                   Acronym           Description
                   CDM               Charged-Device Model
                   CMOS              Complementary Metal-Oxide Semiconductor
                   CPU               Central Processing Unit
                   ESD               ElectroStatic Discharge
                   HBM               Human Body Model
                   I/O               Input/Output
                   I2C-bus           Inter-Integrated Circuit bus
                   NMOS              Negative-channel Metal-Oxide Semiconductor
                   RC                Resistor-Capacitor network
                   SMBus             System Management Bus
PCA9509                         All information provided in this document is subject to legal disclaimers.    ¬© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet                            Rev. 7 ‚Äî 4 November 2014                                                                               20 of 24


NXP Semiconductors                                                                                                                    PCA9509
                                                                                                         Level translating I2C-bus/SMBus repeater
16. Revision history
Table 10.    Revision history
 Document ID       Release date          Data sheet status                                             Change notice         Supersedes
 PCA9509 v.7       20141104              Product data sheet                                            -                     PCA9509 v.6
 Modifications:     ‚Ä¢  Section 1 ‚ÄúGeneral description‚Äù:
                       ‚Äì First paragraph, third sentence changed from ‚ÄúPort A allows a voltage range from 1.0 V (as low as
                           0.95 V in special cases) to VCC(B) ÔÄ≠ 1.0 V‚Äù to ‚ÄúPort A allows a voltage range from 1.35 V to
                           VCC(B) ÔÄ≠ 1.0 V‚Äù
                       ‚Äì Added (new) second paragraph
                    ‚Ä¢  Section 2 ‚ÄúFeatures and benefits‚Äù:
                       ‚Äì Second bullet item: changed from ‚Äú1 V [0.95 V in special cases]‚Äù to ‚Äú1.35 V‚Äù
                       ‚Äì Tenth bullet item: changed from ‚Äú1 V (0.95 V in special cases)‚Äù to ‚Äú1.35 V‚Äù
                    ‚Ä¢  Section 6 ‚ÄúFunctional description‚Äù, second paragraph: changed from ‚Äú1.0 V (as low as 0.95 V in
                       special cases)‚Äù to ‚Äú1.35 V‚Äù
                    ‚Ä¢  Section 7 ‚ÄúApplication design-in information‚Äù, first paragraph, second sentence:
                       changed from ‚Äúthe CPU is running on a 1.1 V I2C-bus‚Äù to ‚Äúthe CPU is running on a 1.35 V I2C-bus‚Äù
                    ‚Ä¢  Figure 5 ‚ÄúTypical application‚Äù updated: changed from ‚Äú1.1 V‚Äù to ‚Äú1.35 V‚Äù (2 places)
                    ‚Ä¢  Table 5 ‚ÄúStatic characteristics‚Äù:
                       ‚Äì sub section ‚ÄúSupplies‚Äù: VCC(A) Min value changed from ‚Äú1.0 V‚Äù to ‚Äú1.35 V‚Äù; added new line for
                           PCA9509D and PCA9509DP
                       ‚Äì sub section ‚ÄúInput and output of port A (A1 to A2)‚Äù: VOL:
                           deleted Condition ‚ÄúVCC(A) = 0.95 V to 1.2 V‚Äù
                       ‚Äì sub section ‚ÄúInput and output of port A (A1 to A2)‚Äù: VOL: Condition changed
                           from ‚ÄúVCC(A) = > 1.2 V to (VCC(B) ÔÄ≠ 1 V)‚Äù to ‚ÄúVCC(A) = > 1.35 V to (VCC(B) ÔÄ≠ 1 V)‚Äù
                       ‚Äì sub section ‚ÄúInput and output of port A (A1 to A2)‚Äù: ILOH: Condition changed from ‚ÄúVO = 1.1 V‚Äù
                           to ‚ÄúVO = 1.35 V‚Äù
                       ‚Äì Table note [1] changed from ‚ÄúVCC(A) = 1.1 V‚Äù to ‚ÄúVCC(A) = 1.35 V‚Äù
                    ‚Ä¢  Table 6 ‚ÄúDynamic characteristics‚Äù: first sub heading changed from ‚ÄúVCC(A) = 1.1 V; VCC(B) = 3.3 V‚Äù
                       to ‚ÄúVCC(A) = 1.35 V; VCC(B) = 3.3 V‚Äù
 PCA9509 v.6       20130805              Product data sheet                                            -                     PCA9509 v.5
 PCA9509 v.5       20090710              Product data sheet                                            -                     PCA9509 v.4
 PCA9509 v.4       20090617              Product data sheet                                            -                     PCA9509 v.3
 PCA9509 v.3       20090611              Product data sheet                                            -                     PCA9509 v.2
 PCA9509 v.2       20070629              Product data sheet                                            -                     PCA9509 v.1
 PCA9509 v.1       20060627              Product data sheet                                            -                     -
PCA9509                                     All information provided in this document is subject to legal disclaimers.    ¬© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet                                        Rev. 7 ‚Äî 4 November 2014                                                                               21 of 24


NXP Semiconductors                                                                                                                                                PCA9509
                                                                                                                                Level translating I2C-bus/SMBus repeater
17. Legal information
17.1 Data sheet status
 Document status[1][2]                   Product status[3]                    Definition
 Objective [short] data sheet            Development                          This document contains data from the objective specification for product development.
 Preliminary [short] data sheet          Qualification                        This document contains data from the preliminary specification.
 Product [short] data sheet              Production                           This document contains the product specification.
[1]    Please consult the most recently issued document before initiating or completing a design.
[2]    The term ‚Äòshort data sheet‚Äô is explained in section ‚ÄúDefinitions‚Äù.
[3]    The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
       information is available on the Internet at URL http://www.nxp.com.
17.2 Definitions                                                                                           Suitability for use ‚Äî NXP Semiconductors products are not designed,
                                                                                                           authorized or warranted to be suitable for use in life support, life-critical or
                                                                                                           safety-critical systems or equipment, nor in applications where failure or
Draft ‚Äî The document is a draft version only. The content is still under
                                                                                                           malfunction of an NXP Semiconductors product can reasonably be expected
internal review and subject to formal approval, which may result in
                                                                                                           to result in personal injury, death or severe property or environmental
modifications or additions. NXP Semiconductors does not give any
                                                                                                           damage. NXP Semiconductors and its suppliers accept no liability for
representations or warranties as to the accuracy or completeness of
                                                                                                           inclusion and/or use of NXP Semiconductors products in such equipment or
information included herein and shall have no liability for the consequences of
                                                                                                           applications and therefore such inclusion and/or use is at the customer‚Äôs own
use of such information.
                                                                                                           risk.
Short data sheet ‚Äî A short data sheet is an extract from a full data sheet
                                                                                                           Applications ‚Äî Applications that are described herein for any of these
with the same product type number(s) and title. A short data sheet is intended
                                                                                                           products are for illustrative purposes only. NXP Semiconductors makes no
for quick reference only and should not be relied upon to contain detailed and
                                                                                                           representation or warranty that such applications will be suitable for the
full information. For detailed and full information see the relevant full data
                                                                                                           specified use without further testing or modification.
sheet, which is available on request via the local NXP Semiconductors sales
office. In case of any inconsistency or conflict with the short data sheet, the                            Customers are responsible for the design and operation of their applications
full data sheet shall prevail.                                                                             and products using NXP Semiconductors products, and NXP Semiconductors
                                                                                                           accepts no liability for any assistance with applications or customer product
Product specification ‚Äî The information and data provided in a Product                                     design. It is customer‚Äôs sole responsibility to determine whether the NXP
data sheet shall define the specification of the product as agreed between                                 Semiconductors product is suitable and fit for the customer‚Äôs applications and
NXP Semiconductors and its customer, unless NXP Semiconductors and                                         products planned, as well as for the planned application and use of
customer have explicitly agreed otherwise in writing. In no event however,                                 customer‚Äôs third party customer(s). Customers should provide appropriate
shall an agreement be valid in which the NXP Semiconductors product is                                     design and operating safeguards to minimize the risks associated with their
deemed to offer functions and qualities beyond those described in the                                      applications and products.
Product data sheet.
                                                                                                           NXP Semiconductors does not accept any liability related to any default,
                                                                                                           damage, costs or problem which is based on any weakness or default in the
17.3 Disclaimers                                                                                           customer‚Äôs applications or products, or the application or use by customer‚Äôs
                                                                                                           third party customer(s). Customer is responsible for doing all necessary
                                                                                                           testing for the customer‚Äôs applications and products using NXP
Limited warranty and liability ‚Äî Information in this document is believed to
                                                                                                           Semiconductors products in order to avoid a default of the applications and
be accurate and reliable. However, NXP Semiconductors does not give any
                                                                                                           the products or of the application or use by customer‚Äôs third party
representations or warranties, expressed or implied, as to the accuracy or
                                                                                                           customer(s). NXP does not accept any liability in this respect.
completeness of such information and shall have no liability for the
consequences of use of such information. NXP Semiconductors takes no                                       Limiting values ‚Äî Stress above one or more limiting values (as defined in
responsibility for the content in this document if provided by an information                              the Absolute Maximum Ratings System of IEC 60134) will cause permanent
source outside of NXP Semiconductors.                                                                      damage to the device. Limiting values are stress ratings only and (proper)
                                                                                                           operation of the device at these or any other conditions above those given in
In no event shall NXP Semiconductors be liable for any indirect, incidental,
                                                                                                           the Recommended operating conditions section (if present) or the
punitive, special or consequential damages (including - without limitation - lost
                                                                                                           Characteristics sections of this document is not warranted. Constant or
profits, lost savings, business interruption, costs related to the removal or
                                                                                                           repeated exposure to limiting values will permanently and irreversibly affect
replacement of any products or rework charges) whether or not such
                                                                                                           the quality and reliability of the device.
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.                                                                        Terms and conditions of commercial sale ‚Äî NXP Semiconductors
Notwithstanding any damages that customer might incur for any reason                                       products are sold subject to the general terms and conditions of commercial
whatsoever, NXP Semiconductors‚Äô aggregate and cumulative liability towards                                 sale, as published at http://www.nxp.com/profile/terms, unless otherwise
customer for the products described herein shall be limited in accordance                                  agreed in a valid written individual agreement. In case an individual
with the Terms and conditions of commercial sale of NXP Semiconductors.                                    agreement is concluded only the terms and conditions of the respective
                                                                                                           agreement shall apply. NXP Semiconductors hereby expressly objects to
Right to make changes ‚Äî NXP Semiconductors reserves the right to make                                      applying the customer‚Äôs general terms and conditions with regard to the
changes to information published in this document, including without                                       purchase of NXP Semiconductors products by customer.
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior                               No offer to sell or license ‚Äî Nothing in this document may be interpreted or
to the publication hereof.                                                                                 construed as an offer to sell products that is open for acceptance or the grant,
                                                                                                           conveyance or implication of any license under any copyrights, patents or
                                                                                                           other industrial or intellectual property rights.
PCA9509                                                            All information provided in this document is subject to legal disclaimers.         ¬© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet                                                               Rev. 7 ‚Äî 4 November 2014                                                                                    22 of 24


NXP Semiconductors                                                                                                                                      PCA9509
                                                                                                                        Level translating I2C-bus/SMBus repeater
Export control ‚Äî This document as well as the item(s) described herein                             own risk, and (c) customer fully indemnifies NXP Semiconductors for any
may be subject to export control regulations. Export might require a prior                         liability, damages or failed product claims resulting from customer design and
authorization from competent authorities.                                                          use of the product for automotive applications beyond NXP Semiconductors‚Äô
                                                                                                   standard warranty and NXP Semiconductors‚Äô product specifications.
Non-automotive qualified products ‚Äî Unless this data sheet expressly
states that this specific NXP Semiconductors product is automotive qualified,                      Translations ‚Äî A non-English (translated) version of a document is for
the product is not suitable for automotive use. It is neither qualified nor tested                 reference only. The English version shall prevail in case of any discrepancy
in accordance with automotive testing or application requirements. NXP                             between the translated and English versions.
Semiconductors accepts no liability for inclusion and/or use of
non-automotive qualified products in automotive equipment or applications.
In the event that customer uses the product for design-in and use in                               17.4 Trademarks
automotive applications to automotive specifications and standards, customer
                                                                                                   Notice: All referenced brands, product names, service names and trademarks
(a) shall use the product without NXP Semiconductors‚Äô warranty of the
                                                                                                   are the property of their respective owners.
product for such automotive applications, use and specifications, and (b)
whenever customer uses the product for automotive applications beyond                              I2C-bus ‚Äî logo is a trademark of NXP Semiconductors N.V.
NXP Semiconductors‚Äô specifications such use shall be solely at customer‚Äôs
18. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
PCA9509                                                    All information provided in this document is subject to legal disclaimers.       ¬© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet                                                       Rev. 7 ‚Äî 4 November 2014                                                                                  23 of 24


NXP Semiconductors                                                                                                                       PCA9509
                                                                                                Level translating I2C-bus/SMBus repeater
19. Contents
1    General description . . . . . . . . . . . . . . . . . . . . . . 1
2    Features and benefits . . . . . . . . . . . . . . . . . . . . 1
3    Ordering information . . . . . . . . . . . . . . . . . . . . . 2
3.1    Ordering options . . . . . . . . . . . . . . . . . . . . . . . . 2
4    Functional diagram . . . . . . . . . . . . . . . . . . . . . . 3
5    Pinning information . . . . . . . . . . . . . . . . . . . . . . 4
5.1    Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
5.2    Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 4
6    Functional description . . . . . . . . . . . . . . . . . . . 5
6.1    Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
6.2    I2C-bus systems . . . . . . . . . . . . . . . . . . . . . . . . 6
7    Application design-in information . . . . . . . . . . 6
8    Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 7
9    Static characteristics. . . . . . . . . . . . . . . . . . . . . 8
10   Dynamic characteristics . . . . . . . . . . . . . . . . . 10
10.1   AC waveforms . . . . . . . . . . . . . . . . . . . . . . . . 11
11   Test information . . . . . . . . . . . . . . . . . . . . . . . . 11
12   Package outline . . . . . . . . . . . . . . . . . . . . . . . . 12
13   Soldering of SMD packages . . . . . . . . . . . . . . 15
13.1   Introduction to soldering . . . . . . . . . . . . . . . . . 15
13.2   Wave and reflow soldering . . . . . . . . . . . . . . . 15
13.3   Wave soldering . . . . . . . . . . . . . . . . . . . . . . . . 15
13.4   Reflow soldering . . . . . . . . . . . . . . . . . . . . . . . 16
14   Soldering: PCB footprints. . . . . . . . . . . . . . . . 17
15   Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . . 20
16   Revision history . . . . . . . . . . . . . . . . . . . . . . . . 21
17   Legal information. . . . . . . . . . . . . . . . . . . . . . . 22
17.1   Data sheet status . . . . . . . . . . . . . . . . . . . . . . 22
17.2   Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
17.3   Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
17.4   Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 23
18   Contact information. . . . . . . . . . . . . . . . . . . . . 23
19   Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
                                                                               Please be aware that important notices concerning this document and the product(s)
                                                                               described herein, have been included in section ‚ÄòLegal information‚Äô.
                                                                               ¬© NXP Semiconductors N.V. 2014.                                 All rights reserved.
                                                                               For more information, please visit: http://www.nxp.com
                                                                               For sales office addresses, please send an email to: salesaddresses@nxp.com
                                                                                                                                     Date of release: 4 November 2014
                                                                                                                                         Document identifier: PCA9509


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
NXP:
 PCA9509D,112 PCA9509DP,118 PCA9509D,118 PCA9509GM,125 PCA9509D PCA9509D-T
PCA9509DP/DG,118
