0.7
2020.2
Oct 14 2022
05:20:55
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1728903836,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/Get_EigenValue.v,,blk_mem_gen_0,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1730293105,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/wr_fifo/sim/wr_fifo.v,,clk_wiz_0,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1730293104,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/cordic/sim/cordic.vhd,1728903836,vhdl,,,,cordic,,,,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v,,mig_7series_v4_2_clk_ibuf,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v,,mig_7series_v4_2_infrastructure,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v,,mig_7series_v4_2_iodelay_ctrl,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v,,mig_7series_v4_2_tempmon,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v,,mig_7series_v4_2_arb_mux,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v,,mig_7series_v4_2_arb_row_col,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v,,mig_7series_v4_2_arb_select,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v,,mig_7series_v4_2_bank_cntrl,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v,,mig_7series_v4_2_bank_common,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v,,mig_7series_v4_2_bank_compare,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v,,mig_7series_v4_2_bank_mach,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v,,mig_7series_v4_2_bank_queue,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v,,mig_7series_v4_2_bank_state,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_mc.v,,mig_7series_v4_2_col_mach,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_mc.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v,,mig_7series_v4_2_mc,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v,,mig_7series_v4_2_rank_cntrl,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v,,mig_7series_v4_2_rank_common,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v,,mig_7series_v4_2_rank_mach,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v,,mig_7series_v4_2_round_robin_arb,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v,,mig_7series_v4_2_ecc_buf,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v,,mig_7series_v4_2_ecc_dec_fix,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v,,mig_7series_v4_2_ecc_gen,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v,,mig_7series_v4_2_ecc_merge_enc,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v,,mig_7series_v4_2_fi_xor,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v,,mig_7series_v4_2_mem_intfc,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v,,mig_7series_v4_2_memc_ui_top_std,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/projection_ram/sim/projection_ram.v,,mig_7series_0,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v,1729064778,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v,,mig_7series_0_mig,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v,,mig_7series_v4_2_ddr_byte_group_io,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v,,mig_7series_v4_2_ddr_byte_lane,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v,,mig_7series_v4_2_ddr_calib_top,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v,,mig_7series_v4_2_ddr_if_post_fifo,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v,,mig_7series_v4_2_ddr_mc_phy,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v,,mig_7series_v4_2_ddr_mc_phy_wrapper,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v,,mig_7series_v4_2_ddr_of_pre_fifo,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v,,mig_7series_v4_2_ddr_phy_4lanes,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v,,mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v,,mig_7series_v4_2_ddr_phy_dqs_found_cal,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v,,mig_7series_v4_2_ddr_phy_dqs_found_cal_hr,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v,,mig_7series_v4_2_ddr_phy_init,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v,,mig_7series_v4_2_ddr_phy_ocd_cntlr,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v,,mig_7series_v4_2_ddr_phy_ocd_data,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v,,mig_7series_v4_2_ddr_phy_ocd_edge,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v,,mig_7series_v4_2_ddr_phy_ocd_lim,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v,,mig_7series_v4_2_ddr_phy_ocd_mux,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v,,mig_7series_v4_2_ddr_phy_ocd_po_cntlr,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v,,mig_7series_v4_2_ddr_phy_ocd_samp,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v,,mig_7series_v4_2_ddr_phy_oclkdelay_cal,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v,,mig_7series_v4_2_ddr_phy_prbs_rdlvl,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v,,mig_7series_v4_2_ddr_phy_rdlvl,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v,,mig_7series_v4_2_ddr_phy_tempmon,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v,,mig_7series_v4_2_ddr_phy_top,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v,,mig_7series_v4_2_ddr_phy_wrcal,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v,,mig_7series_v4_2_ddr_phy_wrlvl,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v,,mig_7series_v4_2_ddr_phy_wrlvl_off_delay,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v,,mig_7series_v4_2_ddr_prbs_gen,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v,,mig_7series_v4_2_ddr_skip_calib_tap,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v,,mig_7series_v4_2_poc_cc,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v,,mig_7series_v4_2_poc_edge_store,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v,,mig_7series_v4_2_poc_meta,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v,,mig_7series_v4_2_poc_pd,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v,,mig_7series_v4_2_poc_tap_base,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v,,mig_7series_v4_2_poc_top,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v,,mig_7series_v4_2_ui_cmd,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v,,mig_7series_v4_2_ui_rd_data,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v,,mig_7series_v4_2_ui_top,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v,1729064776,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v,,mig_7series_v4_2_ui_wr_data,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/projection_ram/sim/projection_ram.v,1728903836,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,,projection_ram,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/rd_fifo/sim/rd_fifo.v,1728903836,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v,,rd_fifo,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/wr_fifo/sim/wr_fifo.v,1728903836,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/rd_fifo/sim/rd_fifo.v,,wr_fifo,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ddr3_top/ddr3_fifo_ctrl.v,1682303680,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ddr3_top/ddr3_rw.v,,ddr3_fifo_ctrl,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ddr3_top/ddr3_rw.v,1682303598,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ddr3_top/ddr3_top.v,,ddr3_rw,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ddr3_top/ddr3_top.v,1612421082,verilog,,D:/vivado/project_3/project_1.srcs/sources_1/new/fpga_sevo.v,,ddr3_top,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/Get_EigenValue.v,1682654038,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/sobel/Sobel_Edge_Detector.v,,Get_EigenValue,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/add_char.v,1729340202,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/add_grid.v,,add_char,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/add_grid.v,1682304142,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/binarization/binarization.v,,add_grid,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/binarization/binarization.v,1681628198,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/char_binarization.v,,binarization,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/char_binarization.v,1681632246,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/char_horizon_projection.v,,char_binarization,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/char_horizon_projection.v,1684209130,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/char_vertical_projection.v,,char_horizon_projection,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/char_vertical_projection.v,1682334082,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/lcd_top/clk_div.v,,char_vertical_projection,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/dilation/VIP_Bit_Dilation_Detector.v,1681271848,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/erosion/VIP_Bit_Erosion_Detector.v,,VIP_Bit_Dilation_Detector,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/erosion/VIP_Bit_Erosion_Detector.v,1681267352,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/projection/VIP_horizon_projection.v,,VIP_Bit_Erosion_Detector,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/image_process.v,1730380025,systemVerilog,,D:/vivado/search/search.srcs/sources_1/new/judge.v,,image_process,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/line_shift_ram_8bit.v,1681196022,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/matrix_generate_3x3_1bit.v,,line_shift_ram_8bit,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/matrix_generate_3x3_1bit.v,1681267568,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/matrix_generate_3x3_8bit.v,,matrix_generate_3x3_1bit,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/matrix_generate_3x3_8bit.v,1681195936,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_dri/ov5640_dri.v,,matrix_generate_3x3_8bit,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/projection/VIP_horizon_projection.v,1681622422,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/projection/VIP_vertical_projection.v,,VIP_horizon_projection,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/projection/VIP_vertical_projection.v,1681622398,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/add_char.v,,VIP_vertical_projection,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/rgb2ycbcr.v,1587458490,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v,,rgb2ycbcr,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/sobel/Sobel_Edge_Detector.v,1681195788,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/dilation/VIP_Bit_Dilation_Detector.v,,Sobel_Edge_Detector,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v,1730385536,verilog,,D:/vivado/project_3/project_1.srcs/sources_1/new/vlg_cal.v,,template_matching,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/lcd_top/clk_div.v,1590635258,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_dri/cmos_capture_data.v,,clk_div,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/lcd_top/lcd_driver.v,1590721842,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/lcd_top/lcd_rgb_top.v,,lcd_driver,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/lcd_top/lcd_rgb_top.v,1590914906,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/line_shift_ram_8bit.v,,lcd_rgb_top,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/lcd_top/rd_id.v,1590635288,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/rgb2ycbcr.v,,rd_id,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_dri/cmos_capture_data.v,1590666498,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ddr3_top/ddr3_fifo_ctrl.v,,cmos_capture_data,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_dri/i2c_dri.v,1590653372,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_dri/i2c_ov5640_rgb565_cfg.v,,i2c_dri,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_dri/i2c_ov5640_rgb565_cfg.v,1590655478,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/lcd_top/lcd_driver.v,,i2c_ov5640_rgb565_cfg,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_dri/ov5640_dri.v,1590655394,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/picture_size.v,,ov5640_dri,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_fun4_lcd.v,1730385536,verilog,,,,ov5640_fun4_lcd,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/picture_size.v,1590655262,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/lcd_top/rd_id.v,,picture_size,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/project_1.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,uvm,,,,,,
D:/vivado/project_3/project_1.srcs/sources_1/new/fpga_sevo.v,1730209754,verilog,,D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_dri/i2c_dri.v,,fpga_sevo,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/project_1.srcs/sources_1/new/vlg_cal.v,1730279290,verilog,,D:/vivado/project_3/project_1.srcs/sources_1/new/vlg_echo.v,,vlg_cal,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/project_1.srcs/sources_1/new/vlg_echo.v,1730279264,verilog,,D:/vivado/project_3/project_1.srcs/sources_1/new/vlg_en.v,,vlg_echo,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/project_1.srcs/sources_1/new/vlg_en.v,1730279214,verilog,,D:/vivado/project_3/project_1.srcs/sources_1/new/vlg_trig.v,,vlg_en,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/project_1.srcs/sources_1/new/vlg_trig.v,1730279238,verilog,,D:/vivado/project_3/project_1.srcs/sources_1/new/vlg_ultrawave.v,,vlg_trig,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/project_3/project_1.srcs/sources_1/new/vlg_ultrawave.v,1730279190,verilog,,,,vlg_ultrawave,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/search/search.srcs/sources_1/new/judge.v,1730349786,systemVerilog,,D:/vivado/search/search.srcs/sources_1/new/set_storehouse.sv,,judge,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
D:/vivado/search/search.srcs/sources_1/new/set_storehouse.sv,1730297453,systemVerilog,,,,set_storehouse,,uvm,../../../../ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0,,,,,
