

================================================================
== Synthesis Summary Report of 'histogram'
================================================================
+ General Information: 
    * Date:           Mon Aug 16 06:49:50 2021
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
    * Project:        false_RAW_prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------+------+-------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |      Modules      | Issue|       | Latency | Latency | Iteration|         | Trip |          |      |    |           |           |     |
    |      & Loops      | Type | Slack | (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +-------------------+------+-------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ histogram        |     -|  -1.49|       19|  190.000|         -|       20|     -|        no|     -|   -|  153 (~0%)|  194 (~0%)|    -|
    | o VITIS_LOOP_5_1  |    II|  -7.30|       17|  170.000|         4|        2|     8|       yes|     -|   -|          -|          -|    -|
    +-------------------+------+-------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+

