{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747857063735 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747857063735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 21 14:51:03 2025 " "Processing started: Wed May 21 14:51:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747857063735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747857063735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SwitchVGA -c SwitchVGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off SwitchVGA -c SwitchVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747857063735 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747857063976 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747857063976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file src/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "src/vga_controller.v" "" { Text "C:/Users/corra/OneDrive/Documentos/GitHub/SwitchVGA/src/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747857068500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747857068500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clock50_25.v 1 1 " "Found 1 design units, including 1 entities, in source file src/clock50_25.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock50_25 " "Found entity 1: clock50_25" {  } { { "src/clock50_25.v" "" { Text "C:/Users/corra/OneDrive/Documentos/GitHub/SwitchVGA/src/clock50_25.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747857068501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747857068501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/char_rom_file.v 1 1 " "Found 1 design units, including 1 entities, in source file src/char_rom_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "src/char_rom_file.v" "" { Text "C:/Users/corra/OneDrive/Documentos/GitHub/SwitchVGA/src/char_rom_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747857068502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747857068502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ascii_test.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ascii_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_char " "Found entity 1: ascii_char" {  } { { "src/ascii_test.v" "" { Text "C:/Users/corra/OneDrive/Documentos/GitHub/SwitchVGA/src/ascii_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747857068503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747857068503 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "screen_ram.v(32) " "Verilog HDL information at screen_ram.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "src/screen_ram.v" "" { Text "C:/Users/corra/OneDrive/Documentos/GitHub/SwitchVGA/src/screen_ram.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1747857068505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/screen_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file src/screen_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 screen_ram " "Found entity 1: screen_ram" {  } { { "src/screen_ram.v" "" { Text "C:/Users/corra/OneDrive/Documentos/GitHub/SwitchVGA/src/screen_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747857068505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747857068505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/switchvga.v 1 1 " "Found 1 design units, including 1 entities, in source file src/switchvga.v" { { "Info" "ISGN_ENTITY_NAME" "1 SwitchVGA " "Found entity 1: SwitchVGA" {  } { { "src/SwitchVGA.v" "" { Text "C:/Users/corra/OneDrive/Documentos/GitHub/SwitchVGA/src/SwitchVGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747857068506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747857068506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_vga_display.v 1 1 " "Found 1 design units, including 1 entities, in source file src/top_vga_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_vga_display " "Found entity 1: top_vga_display" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/corra/OneDrive/Documentos/GitHub/SwitchVGA/src/top_vga_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747857068507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747857068507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/to_ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file src/to_ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 to_ascii " "Found entity 1: to_ascii" {  } { { "src/to_ascii.v" "" { Text "C:/Users/corra/OneDrive/Documentos/GitHub/SwitchVGA/src/to_ascii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747857068508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747857068508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset top_vga_display.v(20) " "Verilog HDL Implicit Net warning at top_vga_display.v(20): created implicit net for \"reset\"" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/corra/OneDrive/Documentos/GitHub/SwitchVGA/src/top_vga_display.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747857068508 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SwitchVGA " "Elaborating entity \"SwitchVGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747857068537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_vga_display top_vga_display:display " "Elaborating entity \"top_vga_display\" for hierarchy \"top_vga_display:display\"" {  } { { "src/SwitchVGA.v" "display" { Text "C:/Users/corra/OneDrive/Documentos/GitHub/SwitchVGA/src/SwitchVGA.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747857068538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii_char top_vga_display:display\|ascii_char:ascii_char " "Elaborating entity \"ascii_char\" for hierarchy \"top_vga_display:display\|ascii_char:ascii_char\"" {  } { { "src/top_vga_display.v" "ascii_char" { Text "C:/Users/corra/OneDrive/Documentos/GitHub/SwitchVGA/src/top_vga_display.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747857068538 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 ascii_test.v(24) " "Verilog HDL assignment warning at ascii_test.v(24): truncated value with size 12 to match size of target (11)" {  } { { "src/ascii_test.v" "" { Text "C:/Users/corra/OneDrive/Documentos/GitHub/SwitchVGA/src/ascii_test.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747857068538 "|SwitchVGA|top_vga_display:display|ascii_char:ascii_char"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom top_vga_display:display\|ascii_char:ascii_char\|char_rom:rom " "Elaborating entity \"char_rom\" for hierarchy \"top_vga_display:display\|ascii_char:ascii_char\|char_rom:rom\"" {  } { { "src/ascii_test.v" "rom" { Text "C:/Users/corra/OneDrive/Documentos/GitHub/SwitchVGA/src/ascii_test.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747857068539 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_VALUE" "ramstyle block src/char_rom_file.v(7) " "Invalid value \"block\" for synthesis attribute \"ramstyle\" at src/char_rom_file.v(7)" {  } { { "src/char_rom_file.v" "" { Text "C:/Users/corra/OneDrive/Documentos/GitHub/SwitchVGA/src/char_rom_file.v" 7 0 0 } }  } 0 10306 "Invalid value \"%2!s!\" for synthesis attribute \"%1!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1747857068539 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2020 0 4095 char_rom_file.v(10) " "Verilog HDL warning at char_rom_file.v(10): number of words (2020) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "src/char_rom_file.v" "" { Text "C:/Users/corra/OneDrive/Documentos/GitHub/SwitchVGA/src/char_rom_file.v" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1747857068545 "|SwitchVGA|top_vga_display:display|ascii_char:ascii_char|char_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 char_rom_file.v(7) " "Net \"rom.data_a\" at char_rom_file.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "src/char_rom_file.v" "" { Text "C:/Users/corra/OneDrive/Documentos/GitHub/SwitchVGA/src/char_rom_file.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747857068579 "|SwitchVGA|top_vga_display:display|ascii_char:ascii_char|char_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 char_rom_file.v(7) " "Net \"rom.waddr_a\" at char_rom_file.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "src/char_rom_file.v" "" { Text "C:/Users/corra/OneDrive/Documentos/GitHub/SwitchVGA/src/char_rom_file.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747857068579 "|SwitchVGA|top_vga_display:display|ascii_char:ascii_char|char_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 char_rom_file.v(7) " "Net \"rom.we_a\" at char_rom_file.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "src/char_rom_file.v" "" { Text "C:/Users/corra/OneDrive/Documentos/GitHub/SwitchVGA/src/char_rom_file.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747857068579 "|SwitchVGA|top_vga_display:display|ascii_char:ascii_char|char_rom:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_ascii top_vga_display:display\|to_ascii:to_ascii " "Elaborating entity \"to_ascii\" for hierarchy \"top_vga_display:display\|to_ascii:to_ascii\"" {  } { { "src/top_vga_display.v" "to_ascii" { Text "C:/Users/corra/OneDrive/Documentos/GitHub/SwitchVGA/src/top_vga_display.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747857068591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screen_ram top_vga_display:display\|screen_ram:screen_ram " "Elaborating entity \"screen_ram\" for hierarchy \"top_vga_display:display\|screen_ram:screen_ram\"" {  } { { "src/top_vga_display.v" "screen_ram" { Text "C:/Users/corra/OneDrive/Documentos/GitHub/SwitchVGA/src/top_vga_display.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747857068592 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_VALUE" "ramstyle block src/screen_ram.v(8) " "Invalid value \"block\" for synthesis attribute \"ramstyle\" at src/screen_ram.v(8)" {  } { { "src/screen_ram.v" "" { Text "C:/Users/corra/OneDrive/Documentos/GitHub/SwitchVGA/src/screen_ram.v" 8 0 0 } }  } 0 10306 "Invalid value \"%2!s!\" for synthesis attribute \"%1!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1747857068592 ""}
{ "Warning" "WVRFX_VERI_NO_RAM_INFERRED" "screenRam \"block\" screen_ram.v(8) " "Verilog HDL warning at screen_ram.v(8): can't infer memory for variable 'screenRam' with attribute '\"block\"'." {  } { { "src/screen_ram.v" "" { Text "C:/Users/corra/OneDrive/Documentos/GitHub/SwitchVGA/src/screen_ram.v" 8 0 0 } }  } 0 10999 "Verilog HDL warning at %3!s!: can't infer memory for variable '%1!s!' with attribute '%2!s!'." 0 0 "Analysis & Synthesis" 0 -1 1747857068592 "|SwitchVGA|top_vga_display:display|screen_ram:screen_ram"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "5000 0 4095 screen_ram.v(11) " "Verilog HDL warning at screen_ram.v(11): number of words (5000) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "src/screen_ram.v" "" { Text "C:/Users/corra/OneDrive/Documentos/GitHub/SwitchVGA/src/screen_ram.v" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1747857068620 "|SwitchVGA|top_vga_display:display|screen_ram:screen_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga\"" {  } { { "src/SwitchVGA.v" "vga" { Text "C:/Users/corra/OneDrive/Documentos/GitHub/SwitchVGA/src/SwitchVGA.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747857103941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock50_25 vga_controller:vga\|clock50_25:c " "Elaborating entity \"clock50_25\" for hierarchy \"vga_controller:vga\|clock50_25:c\"" {  } { { "src/vga_controller.v" "c" { Text "C:/Users/corra/OneDrive/Documentos/GitHub/SwitchVGA/src/vga_controller.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747857103942 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top_vga_display:display\|ascii_char:ascii_char\|char_rom:rom\|rom " "RAM logic \"top_vga_display:display\|ascii_char:ascii_char\|char_rom:rom\|rom\" is uninferred due to asynchronous read logic" {  } { { "src/char_rom_file.v" "rom" { Text "C:/Users/corra/OneDrive/Documentos/GitHub/SwitchVGA/src/char_rom_file.v" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747857104178 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1747857104178 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/corra/OneDrive/Documentos/GitHub/SwitchVGA/db/SwitchVGA.ram0_char_rom_78878f8d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/corra/OneDrive/Documentos/GitHub/SwitchVGA/db/SwitchVGA.ram0_char_rom_78878f8d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1747857104188 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1747857104386 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "src/SwitchVGA.v" "" { Text "C:/Users/corra/OneDrive/Documentos/GitHub/SwitchVGA/src/SwitchVGA.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747857104493 "|SwitchVGA|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1747857104493 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1747857104542 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1747857104691 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/corra/OneDrive/Documentos/GitHub/SwitchVGA/output_files/SwitchVGA.map.smsg " "Generated suppressed messages file C:/Users/corra/OneDrive/Documentos/GitHub/SwitchVGA/output_files/SwitchVGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747857104713 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747857104788 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747857104788 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "326 " "Implemented 326 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747857104817 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747857104817 ""} { "Info" "ICUT_CUT_TM_LCELLS" "291 " "Implemented 291 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1747857104817 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747857104817 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4924 " "Peak virtual memory: 4924 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747857104827 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 21 14:51:44 2025 " "Processing ended: Wed May 21 14:51:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747857104827 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747857104827 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747857104827 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747857104827 ""}
