
<html><head><title>Creating and Verifying Integrity 3D-IC Compatible Die Abstracts</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="deeptig" />
<meta name="CreateDate" content="2023-10-26" />
<meta name="CreateTime" content="1698324192" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes Virtuoso Multi-Technology Solution that binds package designing in Virtuoso Studio and Allegro Package Designer Plus" />
<meta name="DocTitle" content="Virtuoso MultiTech Framework User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Creating and Verifying Integrity 3D-IC Compatible Die Abstracts" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="vmtUser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-10-26" />
<meta name="ModifiedTime" content="1698324192" />
<meta name="NextFile" content="chap2_vmt_ct_vrf_die_audit.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="chap2_vmt_tk_vrf_exp_dies.html" />
<meta name="c_product" content="Cross-Platform Solutions" />
<meta name="Product" content="Virtuoso System Design Environment" />
<meta name="ProductFamily" content="Cross-Platform Solutions" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso MultiTech Framework User Guide -- Creating and Verifying Integrity 3D-IC Compatible Die Abstracts" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="task" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Virtuoso RF Solution" />
<meta name="prod_subfeature" content="Die Export" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="vmtUserIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vmtUserTOC.html">Contents</a></li><li><a class="prev" href="chap2_vmt_tk_vrf_exp_dies.html" title="Exporting Dies">Exporting Dies</a></li><li style="float: right;"><a class="viewPrint" href="vmtUser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap2_vmt_ct_vrf_die_audit.html" title="Die Audit">Die Audit</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso MultiTech Framework User Guide<br />Product Version IC23.1, November 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:tk_vrf_exp_dies_integ" title="Creating and Verifying Integrity 3D-IC Compatible Die Abstracts"></a><h2>
<a id="pgfId-961227"></a><a id="11342"></a>Creating and Verifying Integrity 3D-IC Compatible Die Abstracts</h2>

<p>
<a id="pgfId-961319"></a>The die abstract needed for the Virtuoso Integrity 3D-IC flow is similar to the die abstract created by the usual Export Die command because it contains all the required bump information. </p>
<p>
<a id="pgfId-962497"></a>A die abstract for the Virtuoso Integrity 3D-IC flow has the following features.</p>
<ul><li>
<a id="pgfId-961322"></a>Uses the same technology information as an analog IC, which means that the bump master from the IC layout can be used to create bump instances in the die abstract. </li><li>
<a id="pgfId-961323"></a>Bumps are connected to the top-level nets or terminals through instance-terminal-based connectivity.</li><li>
<a id="pgfId-961324"></a>There are physical-only bumps and one top-level net can be connected to multiple bumps. Bus and terminal definitions are transferred to the die abstract.</li><li>
<a id="pgfId-961325"></a>Die abstract follows the centering of the IC layout and is not necessarily centered at the origin.</li><li>
<a id="pgfId-961313"></a>All instances and terminals follow the same naming convention as in the IC layout.</li></ul>




<p>
<a id="pgfId-961386"></a>To create a die abstract:</p>
<ol><li>
<a id="pgfId-961441"></a>Open the IC/die layout in Layout MXL.</li><li>
<a id="pgfId-961462"></a>Click <em>Module</em> &#8211; <em>Export Die</em>. The <a href="appB_re_exp_die.html#99312">Export Die Form</a> is displayed. <br />
<a id="pgfId-962307"></a>Ensure that the <em>Cell</em> name for the die abstract is same as the IC layout cell name.</li><li>
<a id="pgfId-961499"></a>On the <em>Advanced Settings </em>tab, select the <em>Same technology abstract</em> option for the die abstract.<br />
<a id="pgfId-962583"></a><div class="webflare-div-image">
<img width="635" height="531" src="images/chap2_vmt-16.gif" /></div>
<a id="pgfId-962195"></a>Most of the other options on the tab for creating a TILP are disabled because selecting the option creates only the die abstract view. The TILP super-master, schematic, and symbol views are not created because the abstract will not be used for package instantiation in Virtuoso. </li><li>
<a id="pgfId-961548"></a>Click <em>OK</em> to export the die. </li></ol>









<p>
<a id="pgfId-962155"></a>To check and update the IC layout with the updated die abstract from iHDB:</p>
<ol><li>
<a id="pgfId-961544"></a>Click <em>Module</em> &#8211; <em>Compare Layout With Abstract</em> &#8211; <em>Check</em>. <br />
<a id="pgfId-961788"></a>The Layout Versus Abstract (LVA) checker compares the IC layout with the die abstract and generates markers showing the differences. You can run the checker on all bumps or only the selected bumps in the IC layout.<br />
<a id="pgfId-961794"></a><div class="webflare-div-image">
<img width="635" height="461" src="images/chap2_vmt-17.gif" /></div>
<a id="pgfId-961758"></a>Markers show the positions of violations, with more complete information provided in the Annotation Browser. <br />
<a id="pgfId-961828"></a><div class="webflare-div-image">
<img width="635" height="356" src="images/chap2_vmt-18.gif" /></div></li><li>
<a id="pgfId-961885"></a>Click <em>Module</em> &#8211; <em>Compare Layout With Abstract</em> &#8211; <em>Fix</em>. Alternatively, click <em>Fix Virtuoso RF IO Violations</em> from the shortcut menu in the Annotation Browser. <br />
<a id="pgfId-962048"></a><div class="webflare-div-image">
<img width="635" height="497" src="images/chap2_vmt-19.gif" /></div>
<a id="pgfId-961756"></a>The command fixes the violations reported by the <em>Check</em> command by modifying the bumps in the IC layout as per bumps in the die abstract. This command is also selection based, which means violations specific to the selected bumps are fixed and specific bump modifications are brought into the IC layout. If no bumps are selected, all violations are fixed and all changes from the die abstract are brought into the IC layout.</li></ol>

















<h4><em>
<a id="pgfId-962081"></a>Related Topic</em></h4>

<p>
<a id="pgfId-962453"></a><h-hot><a actuate="user" class="URL" href="../vrf/vrf_flows_ct_vrf_rf_integ_flow.html" show="replace" xml:link="simple">Virtuoso Integrity 3D-IC Flow</a></h-hot> </p>
<p>
<a id="pgfId-962477"></a><a href="VMT_envVars_re_same_tech_abst.html#66448">sameTechnologyAbstract</a></p>
<p>
<a id="pgfId-962085"></a><a href="appB_re_exp_die.html#99312">Export Die Form</a></p>
<p>
<a id="pgfId-962089"></a><a href="VMT_SKILL_re_vrf_exp_lay_skill.html#60106">vrfExportLayoutSkill</a></p>
<p>
<a id="pgfId-962093"></a><a href="chap2_vmt_ct_vrf_die_inst.html#90443">Die/TILP Instantiation</a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap2_vmt_tk_vrf_exp_dies.html" id="prev" title="Exporting Dies">Exporting Dies</a></em></b><b><em><a href="chap2_vmt_ct_vrf_die_audit.html" id="nex" title="Die Audit">Die Audit</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>