# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../sevenSeg.srcs/sources_1/new/boolSeg.v" \
"../../../../sevenSeg.srcs/sources_1/new/sevenSegTop.v" \
"../../../../sevenSeg.srcs/sim_1/new/sevSegTest.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
