{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 27 21:29:59 2014 " "Info: Processing started: Wed Aug 27 21:29:59 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off relatorio1 -c relatorio1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off relatorio1 -c relatorio1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst29~1 " "Warning: Node \"inst29~1\" is a latch" {  } { { "relatorio1.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Relatório1/relatorio1.bdf" { { 184 648 712 232 "inst29" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "inst23~2 " "Warning: Node \"inst23~2\"" {  } { { "relatorio1.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Relatório1/relatorio1.bdf" { { 200 320 384 248 "inst23" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "inst23~1 " "Warning: Node \"inst23~1\"" {  } { { "relatorio1.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Relatório1/relatorio1.bdf" { { 200 320 384 248 "inst23" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "relatorio1.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Relatório1/relatorio1.bdf" { { 200 320 384 248 "inst23" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is a latch enable. Will not compute fmax for this pin." {  } { { "relatorio1.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Relatório1/relatorio1.bdf" { { 128 -56 112 144 "CLOCK" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK register inst29~1 register inst29~1 310.37 MHz 3.222 ns Internal " "Info: Clock \"CLOCK\" has Internal fmax of 310.37 MHz between source register \"inst29~1\" and destination register \"inst29~1\" (period= 3.222 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.120 ns + Longest register register " "Info: + Longest register to register delay is 1.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst29~1 1 REG LC_X1_Y9_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y9_N2; Fanout = 5; REG Node = 'inst29~1'" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst29~1 } "NODE_NAME" } } { "relatorio1.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Relatório1/relatorio1.bdf" { { 184 648 712 232 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.824 ns) 0.824 ns inst23~2 2 COMB LOOP LC_X1_Y9_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(0.824 ns) = 0.824 ns; Loc. = LC_X1_Y9_N1; Fanout = 3; COMB LOOP Node = 'inst23~2'" { { "Info" "ITDB_PART_OF_SCC" "inst23~2 LC_X1_Y9_N1 " "Info: Loc. = LC_X1_Y9_N1; Node \"inst23~2\"" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst23~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "inst23~1 LC_X1_Y9_N3 " "Info: Loc. = LC_X1_Y9_N3; Node \"inst23~1\"" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst23~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst23~2 } "NODE_NAME" } } { "relatorio1.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Relatório1/relatorio1.bdf" { { 200 320 384 248 "inst23" "" } } } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst23~1 } "NODE_NAME" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { inst29~1 inst23~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 1.120 ns inst29~1 3 REG LC_X1_Y9_N2 5 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 1.120 ns; Loc. = LC_X1_Y9_N2; Fanout = 5; REG Node = 'inst29~1'" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { inst23~2 inst29~1 } "NODE_NAME" } } { "relatorio1.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Relatório1/relatorio1.bdf" { { 184 648 712 232 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.938 ns ( 83.75 % ) " "Info: Total cell delay = 0.938 ns ( 83.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.182 ns ( 16.25 % ) " "Info: Total interconnect delay = 0.182 ns ( 16.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.120 ns" { inst29~1 inst23~2 inst29~1 } "NODE_NAME" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "1.120 ns" { inst29~1 {} inst23~2 {} inst29~1 {} } { 0.000ns 0.000ns 0.182ns } { 0.000ns 0.824ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 3.388 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 3.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLOCK 1 CLK PIN_21 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_21; Fanout = 5; CLK Node = 'CLOCK'" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "relatorio1.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Relatório1/relatorio1.bdf" { { 128 -56 112 144 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.477 ns) + CELL(0.442 ns) 3.388 ns inst29~1 2 REG LC_X1_Y9_N2 5 " "Info: 2: + IC(1.477 ns) + CELL(0.442 ns) = 3.388 ns; Loc. = LC_X1_Y9_N2; Fanout = 5; REG Node = 'inst29~1'" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.919 ns" { CLOCK inst29~1 } "NODE_NAME" } } { "relatorio1.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Relatório1/relatorio1.bdf" { { 184 648 712 232 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.911 ns ( 56.40 % ) " "Info: Total cell delay = 1.911 ns ( 56.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.477 ns ( 43.60 % ) " "Info: Total interconnect delay = 1.477 ns ( 43.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.388 ns" { CLOCK inst29~1 } "NODE_NAME" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "3.388 ns" { CLOCK {} CLOCK~out0 {} inst29~1 {} } { 0.000ns 0.000ns 1.477ns } { 0.000ns 1.469ns 0.442ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 3.388 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 3.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLOCK 1 CLK PIN_21 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_21; Fanout = 5; CLK Node = 'CLOCK'" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "relatorio1.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Relatório1/relatorio1.bdf" { { 128 -56 112 144 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.477 ns) + CELL(0.442 ns) 3.388 ns inst29~1 2 REG LC_X1_Y9_N2 5 " "Info: 2: + IC(1.477 ns) + CELL(0.442 ns) = 3.388 ns; Loc. = LC_X1_Y9_N2; Fanout = 5; REG Node = 'inst29~1'" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.919 ns" { CLOCK inst29~1 } "NODE_NAME" } } { "relatorio1.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Relatório1/relatorio1.bdf" { { 184 648 712 232 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.911 ns ( 56.40 % ) " "Info: Total cell delay = 1.911 ns ( 56.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.477 ns ( 43.60 % ) " "Info: Total interconnect delay = 1.477 ns ( 43.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.388 ns" { CLOCK inst29~1 } "NODE_NAME" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "3.388 ns" { CLOCK {} CLOCK~out0 {} inst29~1 {} } { 0.000ns 0.000ns 1.477ns } { 0.000ns 1.469ns 0.442ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.388 ns" { CLOCK inst29~1 } "NODE_NAME" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "3.388 ns" { CLOCK {} CLOCK~out0 {} inst29~1 {} } { 0.000ns 0.000ns 1.477ns } { 0.000ns 1.469ns 0.442ns } "" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "3.388 ns" { CLOCK {} CLOCK~out0 {} inst29~1 {} } { 0.000ns 0.000ns 1.477ns } { 0.000ns 1.469ns 0.442ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "relatorio1.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Relatório1/relatorio1.bdf" { { 184 648 712 232 "inst29" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.102 ns + " "Info: + Micro setup delay of destination is 2.102 ns" {  } { { "relatorio1.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Relatório1/relatorio1.bdf" { { 184 648 712 232 "inst29" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.120 ns" { inst29~1 inst23~2 inst29~1 } "NODE_NAME" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "1.120 ns" { inst29~1 {} inst23~2 {} inst29~1 {} } { 0.000ns 0.000ns 0.182ns } { 0.000ns 0.824ns 0.114ns } "" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.388 ns" { CLOCK inst29~1 } "NODE_NAME" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "3.388 ns" { CLOCK {} CLOCK~out0 {} inst29~1 {} } { 0.000ns 0.000ns 1.477ns } { 0.000ns 1.469ns 0.442ns } "" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "3.388 ns" { CLOCK {} CLOCK~out0 {} inst29~1 {} } { 0.000ns 0.000ns 1.477ns } { 0.000ns 1.469ns 0.442ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst29~1 J CLOCK 6.941 ns register " "Info: tsu for register \"inst29~1\" (data pin = \"J\", clock pin = \"CLOCK\") is 6.941 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.227 ns + Longest pin register " "Info: + Longest pin to register delay is 8.227 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns J 1 PIN PIN_20 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_20; Fanout = 2; PIN Node = 'J'" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { J } "NODE_NAME" } } { "relatorio1.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Relatório1/relatorio1.bdf" { { 24 -56 112 40 "J" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.462 ns) 7.931 ns inst23~2 2 COMB LOOP LC_X1_Y9_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(6.462 ns) = 7.931 ns; Loc. = LC_X1_Y9_N1; Fanout = 3; COMB LOOP Node = 'inst23~2'" { { "Info" "ITDB_PART_OF_SCC" "inst23~2 LC_X1_Y9_N1 " "Info: Loc. = LC_X1_Y9_N1; Node \"inst23~2\"" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst23~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "inst23~1 LC_X1_Y9_N3 " "Info: Loc. = LC_X1_Y9_N3; Node \"inst23~1\"" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst23~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst23~2 } "NODE_NAME" } } { "relatorio1.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Relatório1/relatorio1.bdf" { { 200 320 384 248 "inst23" "" } } } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst23~1 } "NODE_NAME" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.462 ns" { J inst23~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 8.227 ns inst29~1 3 REG LC_X1_Y9_N2 5 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 8.227 ns; Loc. = LC_X1_Y9_N2; Fanout = 5; REG Node = 'inst29~1'" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { inst23~2 inst29~1 } "NODE_NAME" } } { "relatorio1.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Relatório1/relatorio1.bdf" { { 184 648 712 232 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.045 ns ( 97.79 % ) " "Info: Total cell delay = 8.045 ns ( 97.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.182 ns ( 2.21 % ) " "Info: Total interconnect delay = 0.182 ns ( 2.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.227 ns" { J inst23~2 inst29~1 } "NODE_NAME" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "8.227 ns" { J {} J~out0 {} inst23~2 {} inst29~1 {} } { 0.000ns 0.000ns 0.000ns 0.182ns } { 0.000ns 1.469ns 6.462ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.102 ns + " "Info: + Micro setup delay of destination is 2.102 ns" {  } { { "relatorio1.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Relatório1/relatorio1.bdf" { { 184 648 712 232 "inst29" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 3.388 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to destination register is 3.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLOCK 1 CLK PIN_21 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_21; Fanout = 5; CLK Node = 'CLOCK'" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "relatorio1.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Relatório1/relatorio1.bdf" { { 128 -56 112 144 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.477 ns) + CELL(0.442 ns) 3.388 ns inst29~1 2 REG LC_X1_Y9_N2 5 " "Info: 2: + IC(1.477 ns) + CELL(0.442 ns) = 3.388 ns; Loc. = LC_X1_Y9_N2; Fanout = 5; REG Node = 'inst29~1'" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.919 ns" { CLOCK inst29~1 } "NODE_NAME" } } { "relatorio1.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Relatório1/relatorio1.bdf" { { 184 648 712 232 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.911 ns ( 56.40 % ) " "Info: Total cell delay = 1.911 ns ( 56.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.477 ns ( 43.60 % ) " "Info: Total interconnect delay = 1.477 ns ( 43.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.388 ns" { CLOCK inst29~1 } "NODE_NAME" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "3.388 ns" { CLOCK {} CLOCK~out0 {} inst29~1 {} } { 0.000ns 0.000ns 1.477ns } { 0.000ns 1.469ns 0.442ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.227 ns" { J inst23~2 inst29~1 } "NODE_NAME" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "8.227 ns" { J {} J~out0 {} inst23~2 {} inst29~1 {} } { 0.000ns 0.000ns 0.000ns 0.182ns } { 0.000ns 1.469ns 6.462ns 0.114ns } "" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.388 ns" { CLOCK inst29~1 } "NODE_NAME" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "3.388 ns" { CLOCK {} CLOCK~out0 {} inst29~1 {} } { 0.000ns 0.000ns 1.477ns } { 0.000ns 1.469ns 0.442ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK Qbarrado inst29~1 9.391 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"Qbarrado\" through register \"inst29~1\" is 9.391 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 3.388 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 3.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLOCK 1 CLK PIN_21 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_21; Fanout = 5; CLK Node = 'CLOCK'" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "relatorio1.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Relatório1/relatorio1.bdf" { { 128 -56 112 144 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.477 ns) + CELL(0.442 ns) 3.388 ns inst29~1 2 REG LC_X1_Y9_N2 5 " "Info: 2: + IC(1.477 ns) + CELL(0.442 ns) = 3.388 ns; Loc. = LC_X1_Y9_N2; Fanout = 5; REG Node = 'inst29~1'" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.919 ns" { CLOCK inst29~1 } "NODE_NAME" } } { "relatorio1.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Relatório1/relatorio1.bdf" { { 184 648 712 232 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.911 ns ( 56.40 % ) " "Info: Total cell delay = 1.911 ns ( 56.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.477 ns ( 43.60 % ) " "Info: Total interconnect delay = 1.477 ns ( 43.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.388 ns" { CLOCK inst29~1 } "NODE_NAME" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "3.388 ns" { CLOCK {} CLOCK~out0 {} inst29~1 {} } { 0.000ns 0.000ns 1.477ns } { 0.000ns 1.469ns 0.442ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "relatorio1.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Relatório1/relatorio1.bdf" { { 184 648 712 232 "inst29" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.003 ns + Longest register pin " "Info: + Longest register to pin delay is 6.003 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst29~1 1 REG LC_X1_Y9_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y9_N2; Fanout = 5; REG Node = 'inst29~1'" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst29~1 } "NODE_NAME" } } { "relatorio1.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Relatório1/relatorio1.bdf" { { 184 648 712 232 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.879 ns) + CELL(2.124 ns) 6.003 ns Qbarrado 2 PIN PIN_75 0 " "Info: 2: + IC(3.879 ns) + CELL(2.124 ns) = 6.003 ns; Loc. = PIN_75; Fanout = 0; PIN Node = 'Qbarrado'" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.003 ns" { inst29~1 Qbarrado } "NODE_NAME" } } { "relatorio1.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Relatório1/relatorio1.bdf" { { 200 792 968 216 "Qbarrado" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 35.38 % ) " "Info: Total cell delay = 2.124 ns ( 35.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.879 ns ( 64.62 % ) " "Info: Total interconnect delay = 3.879 ns ( 64.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.003 ns" { inst29~1 Qbarrado } "NODE_NAME" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "6.003 ns" { inst29~1 {} Qbarrado {} } { 0.000ns 3.879ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.388 ns" { CLOCK inst29~1 } "NODE_NAME" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "3.388 ns" { CLOCK {} CLOCK~out0 {} inst29~1 {} } { 0.000ns 0.000ns 1.477ns } { 0.000ns 1.469ns 0.442ns } "" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.003 ns" { inst29~1 Qbarrado } "NODE_NAME" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "6.003 ns" { inst29~1 {} Qbarrado {} } { 0.000ns 3.879ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "J Q 11.680 ns Longest " "Info: Longest tpd from source pin \"J\" to destination pin \"Q\" is 11.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns J 1 PIN PIN_20 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_20; Fanout = 2; PIN Node = 'J'" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { J } "NODE_NAME" } } { "relatorio1.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Relatório1/relatorio1.bdf" { { 24 -56 112 40 "J" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.462 ns) 7.931 ns inst23~2 2 COMB LOOP LC_X1_Y9_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(6.462 ns) = 7.931 ns; Loc. = LC_X1_Y9_N1; Fanout = 3; COMB LOOP Node = 'inst23~2'" { { "Info" "ITDB_PART_OF_SCC" "inst23~2 LC_X1_Y9_N1 " "Info: Loc. = LC_X1_Y9_N1; Node \"inst23~2\"" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst23~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "inst23~1 LC_X1_Y9_N3 " "Info: Loc. = LC_X1_Y9_N3; Node \"inst23~1\"" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst23~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst23~2 } "NODE_NAME" } } { "relatorio1.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Relatório1/relatorio1.bdf" { { 200 320 384 248 "inst23" "" } } } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst23~1 } "NODE_NAME" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.462 ns" { J inst23~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.114 ns) 8.463 ns inst28~1 3 COMB LC_X1_Y9_N5 1 " "Info: 3: + IC(0.418 ns) + CELL(0.114 ns) = 8.463 ns; Loc. = LC_X1_Y9_N5; Fanout = 1; COMB Node = 'inst28~1'" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { inst23~2 inst28~1 } "NODE_NAME" } } { "relatorio1.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Relatório1/relatorio1.bdf" { { 88 648 712 136 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(2.124 ns) 11.680 ns Q 4 PIN PIN_5 0 " "Info: 4: + IC(1.093 ns) + CELL(2.124 ns) = 11.680 ns; Loc. = PIN_5; Fanout = 0; PIN Node = 'Q'" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.217 ns" { inst28~1 Q } "NODE_NAME" } } { "relatorio1.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Relatório1/relatorio1.bdf" { { 104 792 968 120 "Q" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.169 ns ( 87.06 % ) " "Info: Total cell delay = 10.169 ns ( 87.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.511 ns ( 12.94 % ) " "Info: Total interconnect delay = 1.511 ns ( 12.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.680 ns" { J inst23~2 inst28~1 Q } "NODE_NAME" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "11.680 ns" { J {} J~out0 {} inst23~2 {} inst28~1 {} Q {} } { 0.000ns 0.000ns 0.000ns 0.418ns 1.093ns } { 0.000ns 1.469ns 6.462ns 0.114ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst29~1 K CLOCK -0.591 ns register " "Info: th for register \"inst29~1\" (data pin = \"K\", clock pin = \"CLOCK\") is -0.591 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 3.388 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 3.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLOCK 1 CLK PIN_21 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_21; Fanout = 5; CLK Node = 'CLOCK'" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "relatorio1.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Relatório1/relatorio1.bdf" { { 128 -56 112 144 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.477 ns) + CELL(0.442 ns) 3.388 ns inst29~1 2 REG LC_X1_Y9_N2 5 " "Info: 2: + IC(1.477 ns) + CELL(0.442 ns) = 3.388 ns; Loc. = LC_X1_Y9_N2; Fanout = 5; REG Node = 'inst29~1'" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.919 ns" { CLOCK inst29~1 } "NODE_NAME" } } { "relatorio1.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Relatório1/relatorio1.bdf" { { 184 648 712 232 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.911 ns ( 56.40 % ) " "Info: Total cell delay = 1.911 ns ( 56.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.477 ns ( 43.60 % ) " "Info: Total interconnect delay = 1.477 ns ( 43.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.388 ns" { CLOCK inst29~1 } "NODE_NAME" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "3.388 ns" { CLOCK {} CLOCK~out0 {} inst29~1 {} } { 0.000ns 0.000ns 1.477ns } { 0.000ns 1.469ns 0.442ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "relatorio1.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Relatório1/relatorio1.bdf" { { 184 648 712 232 "inst29" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.979 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.979 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns K 1 PIN PIN_10 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 2; PIN Node = 'K'" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { K } "NODE_NAME" } } { "relatorio1.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Relatório1/relatorio1.bdf" { { 248 -56 112 264 "K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.214 ns) 3.683 ns inst23~2 2 COMB LOOP LC_X1_Y9_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(2.214 ns) = 3.683 ns; Loc. = LC_X1_Y9_N1; Fanout = 3; COMB LOOP Node = 'inst23~2'" { { "Info" "ITDB_PART_OF_SCC" "inst23~2 LC_X1_Y9_N1 " "Info: Loc. = LC_X1_Y9_N1; Node \"inst23~2\"" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst23~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "inst23~1 LC_X1_Y9_N3 " "Info: Loc. = LC_X1_Y9_N3; Node \"inst23~1\"" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst23~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst23~2 } "NODE_NAME" } } { "relatorio1.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Relatório1/relatorio1.bdf" { { 200 320 384 248 "inst23" "" } } } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst23~1 } "NODE_NAME" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.214 ns" { K inst23~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.979 ns inst29~1 3 REG LC_X1_Y9_N2 5 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 3.979 ns; Loc. = LC_X1_Y9_N2; Fanout = 5; REG Node = 'inst29~1'" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { inst23~2 inst29~1 } "NODE_NAME" } } { "relatorio1.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Relatório1/relatorio1.bdf" { { 184 648 712 232 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.797 ns ( 95.43 % ) " "Info: Total cell delay = 3.797 ns ( 95.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.182 ns ( 4.57 % ) " "Info: Total interconnect delay = 0.182 ns ( 4.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.979 ns" { K inst23~2 inst29~1 } "NODE_NAME" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "3.979 ns" { K {} K~out0 {} inst23~2 {} inst29~1 {} } { 0.000ns 0.000ns 0.000ns 0.182ns } { 0.000ns 1.469ns 2.214ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.388 ns" { CLOCK inst29~1 } "NODE_NAME" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "3.388 ns" { CLOCK {} CLOCK~out0 {} inst29~1 {} } { 0.000ns 0.000ns 1.477ns } { 0.000ns 1.469ns 0.442ns } "" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.979 ns" { K inst23~2 inst29~1 } "NODE_NAME" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "3.979 ns" { K {} K~out0 {} inst23~2 {} inst29~1 {} } { 0.000ns 0.000ns 0.000ns 0.182ns } { 0.000ns 1.469ns 2.214ns 0.114ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 27 21:30:00 2014 " "Info: Processing ended: Wed Aug 27 21:30:00 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
