<profile>

<section name = "Vitis HLS Report for 'Crypto_Pipeline_NTT_PE_LOOP'" level="0">
<item name = "Date">Wed Feb  5 12:49:48 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">Crypto</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">7.00 ns, 5.104 ns, 1.89 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4, 25769803756, 28.000 ns, 180.389 sec, 4, 25769803756, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_MUL_MOD_2_fu_1276">MUL_MOD_2, 14, 14, 98.000 ns, 98.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- NTT_PE_LOOP">2, 25769803754, 25, 24, 1, 0 ~ 1073741823, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 336, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 343, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 1959, -</column>
<column name="Register">-, -, 3501, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 3, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_16_4_32_1_1_U348">mux_16_4_32_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_16_4_32_1_1_U349">mux_16_4_32_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_16_4_32_1_1_U350">mux_16_4_32_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_16_4_32_1_1_U352">mux_16_4_32_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_16_4_32_1_1_U353">mux_16_4_32_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_2_1_32_1_1_U351">mux_2_1_32_1_1, 0, 0, 0, 9, 0</column>
<column name="mux_2_1_32_1_1_U354">mux_2_1_32_1_1, 0, 0, 0, 9, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln122_fu_1455_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln124_1_fu_1463_p2">+, 0, 0, 13, 4, 4</column>
<column name="add_ln124_fu_1316_p2">+, 0, 0, 12, 12, 12</column>
<column name="add_ln125_1_fu_1468_p2">+, 0, 0, 13, 4, 4</column>
<column name="add_ln125_fu_1331_p2">+, 0, 0, 12, 12, 12</column>
<column name="add_ln126_fu_1346_p2">+, 0, 0, 12, 11, 11</column>
<column name="add_ln40_fu_1605_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln56_fu_1630_p2">+, 0, 0, 39, 32, 32</column>
<column name="sub_ln44_fu_1626_p2">-, 0, 0, 39, 32, 32</column>
<column name="sub_ln53_fu_1614_p2">-, 0, 0, 39, 32, 32</column>
<column name="icmp_ln122_fu_1304_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln43_fu_1609_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="DataRAM_10_address0">14, 3, 8, 24</column>
<column name="DataRAM_10_address1">14, 3, 8, 24</column>
<column name="DataRAM_10_d0">14, 3, 32, 96</column>
<column name="DataRAM_10_d1">14, 3, 32, 96</column>
<column name="DataRAM_11_address0">14, 3, 8, 24</column>
<column name="DataRAM_11_address1">14, 3, 8, 24</column>
<column name="DataRAM_11_d0">14, 3, 32, 96</column>
<column name="DataRAM_11_d1">14, 3, 32, 96</column>
<column name="DataRAM_12_address0">14, 3, 8, 24</column>
<column name="DataRAM_12_address1">14, 3, 8, 24</column>
<column name="DataRAM_12_d0">14, 3, 32, 96</column>
<column name="DataRAM_12_d1">14, 3, 32, 96</column>
<column name="DataRAM_13_address0">14, 3, 8, 24</column>
<column name="DataRAM_13_address1">14, 3, 8, 24</column>
<column name="DataRAM_13_d0">14, 3, 32, 96</column>
<column name="DataRAM_13_d1">14, 3, 32, 96</column>
<column name="DataRAM_14_address0">14, 3, 8, 24</column>
<column name="DataRAM_14_address1">14, 3, 8, 24</column>
<column name="DataRAM_14_d0">14, 3, 32, 96</column>
<column name="DataRAM_14_d1">14, 3, 32, 96</column>
<column name="DataRAM_15_address0">14, 3, 8, 24</column>
<column name="DataRAM_15_address1">14, 3, 8, 24</column>
<column name="DataRAM_15_d0">14, 3, 32, 96</column>
<column name="DataRAM_15_d1">14, 3, 32, 96</column>
<column name="DataRAM_16_address0">14, 3, 8, 24</column>
<column name="DataRAM_16_address1">14, 3, 8, 24</column>
<column name="DataRAM_16_d0">14, 3, 32, 96</column>
<column name="DataRAM_16_d1">14, 3, 32, 96</column>
<column name="DataRAM_17_address0">14, 3, 8, 24</column>
<column name="DataRAM_17_address1">14, 3, 8, 24</column>
<column name="DataRAM_17_d0">14, 3, 32, 96</column>
<column name="DataRAM_17_d1">14, 3, 32, 96</column>
<column name="DataRAM_18_address0">14, 3, 8, 24</column>
<column name="DataRAM_18_address1">14, 3, 8, 24</column>
<column name="DataRAM_18_d0">14, 3, 32, 96</column>
<column name="DataRAM_18_d1">14, 3, 32, 96</column>
<column name="DataRAM_19_address0">14, 3, 8, 24</column>
<column name="DataRAM_19_address1">14, 3, 8, 24</column>
<column name="DataRAM_19_d0">14, 3, 32, 96</column>
<column name="DataRAM_19_d1">14, 3, 32, 96</column>
<column name="DataRAM_1_address0">14, 3, 8, 24</column>
<column name="DataRAM_1_address1">14, 3, 8, 24</column>
<column name="DataRAM_1_d0">14, 3, 32, 96</column>
<column name="DataRAM_1_d1">14, 3, 32, 96</column>
<column name="DataRAM_20_address0">14, 3, 8, 24</column>
<column name="DataRAM_20_address1">14, 3, 8, 24</column>
<column name="DataRAM_20_d0">14, 3, 32, 96</column>
<column name="DataRAM_20_d1">14, 3, 32, 96</column>
<column name="DataRAM_21_address0">14, 3, 8, 24</column>
<column name="DataRAM_21_address1">14, 3, 8, 24</column>
<column name="DataRAM_21_d0">14, 3, 32, 96</column>
<column name="DataRAM_21_d1">14, 3, 32, 96</column>
<column name="DataRAM_22_address0">14, 3, 8, 24</column>
<column name="DataRAM_22_address1">14, 3, 8, 24</column>
<column name="DataRAM_22_d0">14, 3, 32, 96</column>
<column name="DataRAM_22_d1">14, 3, 32, 96</column>
<column name="DataRAM_23_address0">14, 3, 8, 24</column>
<column name="DataRAM_23_address1">14, 3, 8, 24</column>
<column name="DataRAM_23_d0">14, 3, 32, 96</column>
<column name="DataRAM_23_d1">14, 3, 32, 96</column>
<column name="DataRAM_24_address0">14, 3, 8, 24</column>
<column name="DataRAM_24_address1">14, 3, 8, 24</column>
<column name="DataRAM_24_d0">14, 3, 32, 96</column>
<column name="DataRAM_24_d1">14, 3, 32, 96</column>
<column name="DataRAM_25_address0">14, 3, 8, 24</column>
<column name="DataRAM_25_address1">14, 3, 8, 24</column>
<column name="DataRAM_25_d0">14, 3, 32, 96</column>
<column name="DataRAM_25_d1">14, 3, 32, 96</column>
<column name="DataRAM_26_address0">14, 3, 8, 24</column>
<column name="DataRAM_26_address1">14, 3, 8, 24</column>
<column name="DataRAM_26_d0">14, 3, 32, 96</column>
<column name="DataRAM_26_d1">14, 3, 32, 96</column>
<column name="DataRAM_27_address0">14, 3, 8, 24</column>
<column name="DataRAM_27_address1">14, 3, 8, 24</column>
<column name="DataRAM_27_d0">14, 3, 32, 96</column>
<column name="DataRAM_27_d1">14, 3, 32, 96</column>
<column name="DataRAM_28_address0">14, 3, 8, 24</column>
<column name="DataRAM_28_address1">14, 3, 8, 24</column>
<column name="DataRAM_28_d0">14, 3, 32, 96</column>
<column name="DataRAM_28_d1">14, 3, 32, 96</column>
<column name="DataRAM_29_address0">14, 3, 8, 24</column>
<column name="DataRAM_29_address1">14, 3, 8, 24</column>
<column name="DataRAM_29_d0">14, 3, 32, 96</column>
<column name="DataRAM_29_d1">14, 3, 32, 96</column>
<column name="DataRAM_2_address0">14, 3, 8, 24</column>
<column name="DataRAM_2_address1">14, 3, 8, 24</column>
<column name="DataRAM_2_d0">14, 3, 32, 96</column>
<column name="DataRAM_2_d1">14, 3, 32, 96</column>
<column name="DataRAM_30_address0">14, 3, 8, 24</column>
<column name="DataRAM_30_address1">14, 3, 8, 24</column>
<column name="DataRAM_30_d0">14, 3, 32, 96</column>
<column name="DataRAM_30_d1">14, 3, 32, 96</column>
<column name="DataRAM_31_address0">14, 3, 8, 24</column>
<column name="DataRAM_31_address1">14, 3, 8, 24</column>
<column name="DataRAM_31_d0">14, 3, 32, 96</column>
<column name="DataRAM_31_d1">14, 3, 32, 96</column>
<column name="DataRAM_3_address0">14, 3, 8, 24</column>
<column name="DataRAM_3_address1">14, 3, 8, 24</column>
<column name="DataRAM_3_d0">14, 3, 32, 96</column>
<column name="DataRAM_3_d1">14, 3, 32, 96</column>
<column name="DataRAM_4_address0">14, 3, 8, 24</column>
<column name="DataRAM_4_address1">14, 3, 8, 24</column>
<column name="DataRAM_4_d0">14, 3, 32, 96</column>
<column name="DataRAM_4_d1">14, 3, 32, 96</column>
<column name="DataRAM_5_address0">14, 3, 8, 24</column>
<column name="DataRAM_5_address1">14, 3, 8, 24</column>
<column name="DataRAM_5_d0">14, 3, 32, 96</column>
<column name="DataRAM_5_d1">14, 3, 32, 96</column>
<column name="DataRAM_6_address0">14, 3, 8, 24</column>
<column name="DataRAM_6_address1">14, 3, 8, 24</column>
<column name="DataRAM_6_d0">14, 3, 32, 96</column>
<column name="DataRAM_6_d1">14, 3, 32, 96</column>
<column name="DataRAM_7_address0">14, 3, 8, 24</column>
<column name="DataRAM_7_address1">14, 3, 8, 24</column>
<column name="DataRAM_7_d0">14, 3, 32, 96</column>
<column name="DataRAM_7_d1">14, 3, 32, 96</column>
<column name="DataRAM_8_address0">14, 3, 8, 24</column>
<column name="DataRAM_8_address1">14, 3, 8, 24</column>
<column name="DataRAM_8_d0">14, 3, 32, 96</column>
<column name="DataRAM_8_d1">14, 3, 32, 96</column>
<column name="DataRAM_9_address0">14, 3, 8, 24</column>
<column name="DataRAM_9_address1">14, 3, 8, 24</column>
<column name="DataRAM_9_d0">14, 3, 32, 96</column>
<column name="DataRAM_9_d1">14, 3, 32, 96</column>
<column name="DataRAM_address0">14, 3, 8, 24</column>
<column name="DataRAM_address1">14, 3, 8, 24</column>
<column name="DataRAM_d0">14, 3, 32, 96</column>
<column name="DataRAM_d1">14, 3, 32, 96</column>
<column name="ap_NS_fsm">113, 25, 1, 25</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="j_fu_210">9, 2, 31, 62</column>
<column name="phi_mul_fu_206">9, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="DataRAM_10_addr_1_reg_2016">8, 0, 8, 0</column>
<column name="DataRAM_10_addr_reg_1856">8, 0, 8, 0</column>
<column name="DataRAM_10_load_1_reg_2428">32, 0, 32, 0</column>
<column name="DataRAM_10_load_reg_2262">32, 0, 32, 0</column>
<column name="DataRAM_11_addr_1_reg_2021">8, 0, 8, 0</column>
<column name="DataRAM_11_addr_reg_1861">8, 0, 8, 0</column>
<column name="DataRAM_11_load_1_reg_2433">32, 0, 32, 0</column>
<column name="DataRAM_11_load_reg_2267">32, 0, 32, 0</column>
<column name="DataRAM_12_addr_1_reg_2026">8, 0, 8, 0</column>
<column name="DataRAM_12_addr_reg_1866">8, 0, 8, 0</column>
<column name="DataRAM_12_load_1_reg_2438">32, 0, 32, 0</column>
<column name="DataRAM_12_load_reg_2272">32, 0, 32, 0</column>
<column name="DataRAM_13_addr_1_reg_2031">8, 0, 8, 0</column>
<column name="DataRAM_13_addr_reg_1871">8, 0, 8, 0</column>
<column name="DataRAM_13_load_1_reg_2443">32, 0, 32, 0</column>
<column name="DataRAM_13_load_reg_2277">32, 0, 32, 0</column>
<column name="DataRAM_14_addr_1_reg_2036">8, 0, 8, 0</column>
<column name="DataRAM_14_addr_reg_1876">8, 0, 8, 0</column>
<column name="DataRAM_14_load_1_reg_2448">32, 0, 32, 0</column>
<column name="DataRAM_14_load_reg_2282">32, 0, 32, 0</column>
<column name="DataRAM_15_addr_1_reg_2041">8, 0, 8, 0</column>
<column name="DataRAM_15_addr_reg_1881">8, 0, 8, 0</column>
<column name="DataRAM_15_load_1_reg_2453">32, 0, 32, 0</column>
<column name="DataRAM_15_load_reg_2287">32, 0, 32, 0</column>
<column name="DataRAM_16_addr_1_reg_2046">8, 0, 8, 0</column>
<column name="DataRAM_16_addr_reg_1886">8, 0, 8, 0</column>
<column name="DataRAM_16_load_1_reg_2458">32, 0, 32, 0</column>
<column name="DataRAM_16_load_reg_2292">32, 0, 32, 0</column>
<column name="DataRAM_17_addr_1_reg_2051">8, 0, 8, 0</column>
<column name="DataRAM_17_addr_reg_1891">8, 0, 8, 0</column>
<column name="DataRAM_17_load_1_reg_2463">32, 0, 32, 0</column>
<column name="DataRAM_17_load_reg_2297">32, 0, 32, 0</column>
<column name="DataRAM_18_addr_1_reg_2056">8, 0, 8, 0</column>
<column name="DataRAM_18_addr_reg_1896">8, 0, 8, 0</column>
<column name="DataRAM_18_load_1_reg_2468">32, 0, 32, 0</column>
<column name="DataRAM_18_load_reg_2302">32, 0, 32, 0</column>
<column name="DataRAM_19_addr_1_reg_2061">8, 0, 8, 0</column>
<column name="DataRAM_19_addr_reg_1901">8, 0, 8, 0</column>
<column name="DataRAM_19_load_1_reg_2473">32, 0, 32, 0</column>
<column name="DataRAM_19_load_reg_2307">32, 0, 32, 0</column>
<column name="DataRAM_1_addr_1_reg_1971">8, 0, 8, 0</column>
<column name="DataRAM_1_addr_reg_1811">8, 0, 8, 0</column>
<column name="DataRAM_1_load_1_reg_2383">32, 0, 32, 0</column>
<column name="DataRAM_1_load_reg_2217">32, 0, 32, 0</column>
<column name="DataRAM_20_addr_1_reg_2066">8, 0, 8, 0</column>
<column name="DataRAM_20_addr_reg_1906">8, 0, 8, 0</column>
<column name="DataRAM_20_load_1_reg_2478">32, 0, 32, 0</column>
<column name="DataRAM_20_load_reg_2312">32, 0, 32, 0</column>
<column name="DataRAM_21_addr_1_reg_2071">8, 0, 8, 0</column>
<column name="DataRAM_21_addr_reg_1911">8, 0, 8, 0</column>
<column name="DataRAM_21_load_1_reg_2483">32, 0, 32, 0</column>
<column name="DataRAM_21_load_reg_2317">32, 0, 32, 0</column>
<column name="DataRAM_22_addr_1_reg_2076">8, 0, 8, 0</column>
<column name="DataRAM_22_addr_reg_1916">8, 0, 8, 0</column>
<column name="DataRAM_22_load_1_reg_2488">32, 0, 32, 0</column>
<column name="DataRAM_22_load_reg_2322">32, 0, 32, 0</column>
<column name="DataRAM_23_addr_1_reg_2081">8, 0, 8, 0</column>
<column name="DataRAM_23_addr_reg_1921">8, 0, 8, 0</column>
<column name="DataRAM_23_load_1_reg_2493">32, 0, 32, 0</column>
<column name="DataRAM_23_load_reg_2327">32, 0, 32, 0</column>
<column name="DataRAM_24_addr_1_reg_2086">8, 0, 8, 0</column>
<column name="DataRAM_24_addr_reg_1926">8, 0, 8, 0</column>
<column name="DataRAM_24_load_1_reg_2498">32, 0, 32, 0</column>
<column name="DataRAM_24_load_reg_2332">32, 0, 32, 0</column>
<column name="DataRAM_25_addr_1_reg_2091">8, 0, 8, 0</column>
<column name="DataRAM_25_addr_reg_1931">8, 0, 8, 0</column>
<column name="DataRAM_25_load_1_reg_2503">32, 0, 32, 0</column>
<column name="DataRAM_25_load_reg_2337">32, 0, 32, 0</column>
<column name="DataRAM_26_addr_1_reg_2096">8, 0, 8, 0</column>
<column name="DataRAM_26_addr_reg_1936">8, 0, 8, 0</column>
<column name="DataRAM_26_load_1_reg_2508">32, 0, 32, 0</column>
<column name="DataRAM_26_load_reg_2342">32, 0, 32, 0</column>
<column name="DataRAM_27_addr_1_reg_2101">8, 0, 8, 0</column>
<column name="DataRAM_27_addr_reg_1941">8, 0, 8, 0</column>
<column name="DataRAM_27_load_1_reg_2513">32, 0, 32, 0</column>
<column name="DataRAM_27_load_reg_2347">32, 0, 32, 0</column>
<column name="DataRAM_28_addr_1_reg_2106">8, 0, 8, 0</column>
<column name="DataRAM_28_addr_reg_1946">8, 0, 8, 0</column>
<column name="DataRAM_28_load_1_reg_2518">32, 0, 32, 0</column>
<column name="DataRAM_28_load_reg_2352">32, 0, 32, 0</column>
<column name="DataRAM_29_addr_1_reg_2111">8, 0, 8, 0</column>
<column name="DataRAM_29_addr_reg_1951">8, 0, 8, 0</column>
<column name="DataRAM_29_load_1_reg_2523">32, 0, 32, 0</column>
<column name="DataRAM_29_load_reg_2357">32, 0, 32, 0</column>
<column name="DataRAM_2_addr_1_reg_1976">8, 0, 8, 0</column>
<column name="DataRAM_2_addr_reg_1816">8, 0, 8, 0</column>
<column name="DataRAM_2_load_1_reg_2388">32, 0, 32, 0</column>
<column name="DataRAM_2_load_reg_2222">32, 0, 32, 0</column>
<column name="DataRAM_30_addr_1_reg_2116">8, 0, 8, 0</column>
<column name="DataRAM_30_addr_reg_1956">8, 0, 8, 0</column>
<column name="DataRAM_30_load_1_reg_2528">32, 0, 32, 0</column>
<column name="DataRAM_30_load_reg_2362">32, 0, 32, 0</column>
<column name="DataRAM_31_addr_1_reg_2121">8, 0, 8, 0</column>
<column name="DataRAM_31_addr_reg_1961">8, 0, 8, 0</column>
<column name="DataRAM_31_load_1_reg_2533">32, 0, 32, 0</column>
<column name="DataRAM_31_load_reg_2367">32, 0, 32, 0</column>
<column name="DataRAM_3_addr_1_reg_1981">8, 0, 8, 0</column>
<column name="DataRAM_3_addr_reg_1821">8, 0, 8, 0</column>
<column name="DataRAM_3_load_1_reg_2393">32, 0, 32, 0</column>
<column name="DataRAM_3_load_reg_2227">32, 0, 32, 0</column>
<column name="DataRAM_4_addr_1_reg_1986">8, 0, 8, 0</column>
<column name="DataRAM_4_addr_reg_1826">8, 0, 8, 0</column>
<column name="DataRAM_4_load_1_reg_2398">32, 0, 32, 0</column>
<column name="DataRAM_4_load_reg_2232">32, 0, 32, 0</column>
<column name="DataRAM_5_addr_1_reg_1991">8, 0, 8, 0</column>
<column name="DataRAM_5_addr_reg_1831">8, 0, 8, 0</column>
<column name="DataRAM_5_load_1_reg_2403">32, 0, 32, 0</column>
<column name="DataRAM_5_load_reg_2237">32, 0, 32, 0</column>
<column name="DataRAM_6_addr_1_reg_1996">8, 0, 8, 0</column>
<column name="DataRAM_6_addr_reg_1836">8, 0, 8, 0</column>
<column name="DataRAM_6_load_1_reg_2408">32, 0, 32, 0</column>
<column name="DataRAM_6_load_reg_2242">32, 0, 32, 0</column>
<column name="DataRAM_7_addr_1_reg_2001">8, 0, 8, 0</column>
<column name="DataRAM_7_addr_reg_1841">8, 0, 8, 0</column>
<column name="DataRAM_7_load_1_reg_2413">32, 0, 32, 0</column>
<column name="DataRAM_7_load_reg_2247">32, 0, 32, 0</column>
<column name="DataRAM_8_addr_1_reg_2006">8, 0, 8, 0</column>
<column name="DataRAM_8_addr_reg_1846">8, 0, 8, 0</column>
<column name="DataRAM_8_load_1_reg_2418">32, 0, 32, 0</column>
<column name="DataRAM_8_load_reg_2252">32, 0, 32, 0</column>
<column name="DataRAM_9_addr_1_reg_2011">8, 0, 8, 0</column>
<column name="DataRAM_9_addr_reg_1851">8, 0, 8, 0</column>
<column name="DataRAM_9_load_1_reg_2423">32, 0, 32, 0</column>
<column name="DataRAM_9_load_reg_2257">32, 0, 32, 0</column>
<column name="DataRAM_addr_1_reg_1966">8, 0, 8, 0</column>
<column name="DataRAM_addr_reg_1806">8, 0, 8, 0</column>
<column name="DataRAM_load_1_reg_2378">32, 0, 32, 0</column>
<column name="DataRAM_load_reg_2212">32, 0, 32, 0</column>
<column name="NTTTWiddleRAM_10_load_reg_2176">32, 0, 32, 0</column>
<column name="NTTTWiddleRAM_11_load_reg_2181">32, 0, 32, 0</column>
<column name="NTTTWiddleRAM_12_load_reg_2186">32, 0, 32, 0</column>
<column name="NTTTWiddleRAM_13_load_reg_2191">32, 0, 32, 0</column>
<column name="NTTTWiddleRAM_14_load_reg_2196">32, 0, 32, 0</column>
<column name="NTTTWiddleRAM_15_load_reg_2201">32, 0, 32, 0</column>
<column name="NTTTWiddleRAM_1_load_reg_2131">32, 0, 32, 0</column>
<column name="NTTTWiddleRAM_2_load_reg_2136">32, 0, 32, 0</column>
<column name="NTTTWiddleRAM_3_load_reg_2141">32, 0, 32, 0</column>
<column name="NTTTWiddleRAM_4_load_reg_2146">32, 0, 32, 0</column>
<column name="NTTTWiddleRAM_5_load_reg_2151">32, 0, 32, 0</column>
<column name="NTTTWiddleRAM_6_load_reg_2156">32, 0, 32, 0</column>
<column name="NTTTWiddleRAM_7_load_reg_2161">32, 0, 32, 0</column>
<column name="NTTTWiddleRAM_8_load_reg_2166">32, 0, 32, 0</column>
<column name="NTTTWiddleRAM_9_load_reg_2171">32, 0, 32, 0</column>
<column name="NTTTWiddleRAM_load_reg_2126">32, 0, 32, 0</column>
<column name="a2_reg_2549">32, 0, 32, 0</column>
<column name="add_ln124_1_reg_2206">4, 0, 4, 0</column>
<column name="add_ln125_1_reg_2372">4, 0, 4, 0</column>
<column name="add_ln126_reg_1716">11, 0, 11, 0</column>
<column name="add_ln40_reg_2560">32, 0, 32, 0</column>
<column name="add_ln56_reg_2678">32, 0, 32, 0</column>
<column name="ap_CS_fsm">24, 0, 24, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="icmp_ln122_reg_1702">1, 0, 1, 0</column>
<column name="icmp_ln43_reg_2597">1, 0, 1, 0</column>
<column name="j_1_reg_1696">31, 0, 31, 0</column>
<column name="j_fu_210">31, 0, 31, 0</column>
<column name="lshr_ln1_reg_1711">8, 0, 8, 0</column>
<column name="lshr_ln_reg_1706">8, 0, 8, 0</column>
<column name="phi_mul_fu_206">11, 0, 11, 0</column>
<column name="sub_ln44_reg_2642">32, 0, 32, 0</column>
<column name="sub_ln53_reg_2601">32, 0, 32, 0</column>
<column name="tf_reg_2538">32, 0, 32, 0</column>
<column name="tmp_reg_2638">1, 0, 1, 0</column>
<column name="trunc_ln126_reg_1721">4, 0, 4, 0</column>
<column name="u_reg_2543">32, 0, 32, 0</column>
<column name="v_reg_2554">32, 0, 32, 0</column>
<column name="zext_ln114_cast_reg_1689">31, 0, 32, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Crypto_Pipeline_NTT_PE_LOOP, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Crypto_Pipeline_NTT_PE_LOOP, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Crypto_Pipeline_NTT_PE_LOOP, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Crypto_Pipeline_NTT_PE_LOOP, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Crypto_Pipeline_NTT_PE_LOOP, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Crypto_Pipeline_NTT_PE_LOOP, return value</column>
<column name="grp_MUL_MOD_2_fu_1861_p_din1">out, 32, ap_ctrl_hs, Crypto_Pipeline_NTT_PE_LOOP, return value</column>
<column name="grp_MUL_MOD_2_fu_1861_p_din2">out, 32, ap_ctrl_hs, Crypto_Pipeline_NTT_PE_LOOP, return value</column>
<column name="grp_MUL_MOD_2_fu_1861_p_din3">out, 2, ap_ctrl_hs, Crypto_Pipeline_NTT_PE_LOOP, return value</column>
<column name="grp_MUL_MOD_2_fu_1861_p_dout0">in, 32, ap_ctrl_hs, Crypto_Pipeline_NTT_PE_LOOP, return value</column>
<column name="hf">in, 32, ap_none, hf, scalar</column>
<column name="RAMSel_cast">in, 1, ap_none, RAMSel_cast, scalar</column>
<column name="zext_ln114">in, 31, ap_none, zext_ln114, scalar</column>
<column name="trunc_ln119_2">in, 12, ap_none, trunc_ln119_2, scalar</column>
<column name="trunc_ln18">in, 4, ap_none, trunc_ln18, scalar</column>
<column name="DataRAM_address0">out, 8, ap_memory, DataRAM, array</column>
<column name="DataRAM_ce0">out, 1, ap_memory, DataRAM, array</column>
<column name="DataRAM_we0">out, 1, ap_memory, DataRAM, array</column>
<column name="DataRAM_d0">out, 32, ap_memory, DataRAM, array</column>
<column name="DataRAM_q0">in, 32, ap_memory, DataRAM, array</column>
<column name="DataRAM_address1">out, 8, ap_memory, DataRAM, array</column>
<column name="DataRAM_ce1">out, 1, ap_memory, DataRAM, array</column>
<column name="DataRAM_we1">out, 1, ap_memory, DataRAM, array</column>
<column name="DataRAM_d1">out, 32, ap_memory, DataRAM, array</column>
<column name="DataRAM_q1">in, 32, ap_memory, DataRAM, array</column>
<column name="DataRAM_1_address0">out, 8, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_1_ce0">out, 1, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_1_we0">out, 1, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_1_d0">out, 32, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_1_q0">in, 32, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_1_address1">out, 8, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_1_ce1">out, 1, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_1_we1">out, 1, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_1_d1">out, 32, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_1_q1">in, 32, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_2_address0">out, 8, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_2_ce0">out, 1, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_2_we0">out, 1, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_2_d0">out, 32, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_2_q0">in, 32, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_2_address1">out, 8, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_2_ce1">out, 1, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_2_we1">out, 1, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_2_d1">out, 32, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_2_q1">in, 32, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_3_address0">out, 8, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_3_ce0">out, 1, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_3_we0">out, 1, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_3_d0">out, 32, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_3_q0">in, 32, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_3_address1">out, 8, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_3_ce1">out, 1, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_3_we1">out, 1, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_3_d1">out, 32, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_3_q1">in, 32, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_4_address0">out, 8, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_4_ce0">out, 1, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_4_we0">out, 1, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_4_d0">out, 32, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_4_q0">in, 32, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_4_address1">out, 8, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_4_ce1">out, 1, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_4_we1">out, 1, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_4_d1">out, 32, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_4_q1">in, 32, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_5_address0">out, 8, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_5_ce0">out, 1, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_5_we0">out, 1, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_5_d0">out, 32, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_5_q0">in, 32, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_5_address1">out, 8, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_5_ce1">out, 1, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_5_we1">out, 1, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_5_d1">out, 32, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_5_q1">in, 32, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_6_address0">out, 8, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_6_ce0">out, 1, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_6_we0">out, 1, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_6_d0">out, 32, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_6_q0">in, 32, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_6_address1">out, 8, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_6_ce1">out, 1, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_6_we1">out, 1, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_6_d1">out, 32, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_6_q1">in, 32, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_7_address0">out, 8, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_7_ce0">out, 1, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_7_we0">out, 1, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_7_d0">out, 32, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_7_q0">in, 32, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_7_address1">out, 8, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_7_ce1">out, 1, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_7_we1">out, 1, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_7_d1">out, 32, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_7_q1">in, 32, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_8_address0">out, 8, ap_memory, DataRAM_8, array</column>
<column name="DataRAM_8_ce0">out, 1, ap_memory, DataRAM_8, array</column>
<column name="DataRAM_8_we0">out, 1, ap_memory, DataRAM_8, array</column>
<column name="DataRAM_8_d0">out, 32, ap_memory, DataRAM_8, array</column>
<column name="DataRAM_8_q0">in, 32, ap_memory, DataRAM_8, array</column>
<column name="DataRAM_8_address1">out, 8, ap_memory, DataRAM_8, array</column>
<column name="DataRAM_8_ce1">out, 1, ap_memory, DataRAM_8, array</column>
<column name="DataRAM_8_we1">out, 1, ap_memory, DataRAM_8, array</column>
<column name="DataRAM_8_d1">out, 32, ap_memory, DataRAM_8, array</column>
<column name="DataRAM_8_q1">in, 32, ap_memory, DataRAM_8, array</column>
<column name="DataRAM_9_address0">out, 8, ap_memory, DataRAM_9, array</column>
<column name="DataRAM_9_ce0">out, 1, ap_memory, DataRAM_9, array</column>
<column name="DataRAM_9_we0">out, 1, ap_memory, DataRAM_9, array</column>
<column name="DataRAM_9_d0">out, 32, ap_memory, DataRAM_9, array</column>
<column name="DataRAM_9_q0">in, 32, ap_memory, DataRAM_9, array</column>
<column name="DataRAM_9_address1">out, 8, ap_memory, DataRAM_9, array</column>
<column name="DataRAM_9_ce1">out, 1, ap_memory, DataRAM_9, array</column>
<column name="DataRAM_9_we1">out, 1, ap_memory, DataRAM_9, array</column>
<column name="DataRAM_9_d1">out, 32, ap_memory, DataRAM_9, array</column>
<column name="DataRAM_9_q1">in, 32, ap_memory, DataRAM_9, array</column>
<column name="DataRAM_10_address0">out, 8, ap_memory, DataRAM_10, array</column>
<column name="DataRAM_10_ce0">out, 1, ap_memory, DataRAM_10, array</column>
<column name="DataRAM_10_we0">out, 1, ap_memory, DataRAM_10, array</column>
<column name="DataRAM_10_d0">out, 32, ap_memory, DataRAM_10, array</column>
<column name="DataRAM_10_q0">in, 32, ap_memory, DataRAM_10, array</column>
<column name="DataRAM_10_address1">out, 8, ap_memory, DataRAM_10, array</column>
<column name="DataRAM_10_ce1">out, 1, ap_memory, DataRAM_10, array</column>
<column name="DataRAM_10_we1">out, 1, ap_memory, DataRAM_10, array</column>
<column name="DataRAM_10_d1">out, 32, ap_memory, DataRAM_10, array</column>
<column name="DataRAM_10_q1">in, 32, ap_memory, DataRAM_10, array</column>
<column name="DataRAM_11_address0">out, 8, ap_memory, DataRAM_11, array</column>
<column name="DataRAM_11_ce0">out, 1, ap_memory, DataRAM_11, array</column>
<column name="DataRAM_11_we0">out, 1, ap_memory, DataRAM_11, array</column>
<column name="DataRAM_11_d0">out, 32, ap_memory, DataRAM_11, array</column>
<column name="DataRAM_11_q0">in, 32, ap_memory, DataRAM_11, array</column>
<column name="DataRAM_11_address1">out, 8, ap_memory, DataRAM_11, array</column>
<column name="DataRAM_11_ce1">out, 1, ap_memory, DataRAM_11, array</column>
<column name="DataRAM_11_we1">out, 1, ap_memory, DataRAM_11, array</column>
<column name="DataRAM_11_d1">out, 32, ap_memory, DataRAM_11, array</column>
<column name="DataRAM_11_q1">in, 32, ap_memory, DataRAM_11, array</column>
<column name="DataRAM_12_address0">out, 8, ap_memory, DataRAM_12, array</column>
<column name="DataRAM_12_ce0">out, 1, ap_memory, DataRAM_12, array</column>
<column name="DataRAM_12_we0">out, 1, ap_memory, DataRAM_12, array</column>
<column name="DataRAM_12_d0">out, 32, ap_memory, DataRAM_12, array</column>
<column name="DataRAM_12_q0">in, 32, ap_memory, DataRAM_12, array</column>
<column name="DataRAM_12_address1">out, 8, ap_memory, DataRAM_12, array</column>
<column name="DataRAM_12_ce1">out, 1, ap_memory, DataRAM_12, array</column>
<column name="DataRAM_12_we1">out, 1, ap_memory, DataRAM_12, array</column>
<column name="DataRAM_12_d1">out, 32, ap_memory, DataRAM_12, array</column>
<column name="DataRAM_12_q1">in, 32, ap_memory, DataRAM_12, array</column>
<column name="DataRAM_13_address0">out, 8, ap_memory, DataRAM_13, array</column>
<column name="DataRAM_13_ce0">out, 1, ap_memory, DataRAM_13, array</column>
<column name="DataRAM_13_we0">out, 1, ap_memory, DataRAM_13, array</column>
<column name="DataRAM_13_d0">out, 32, ap_memory, DataRAM_13, array</column>
<column name="DataRAM_13_q0">in, 32, ap_memory, DataRAM_13, array</column>
<column name="DataRAM_13_address1">out, 8, ap_memory, DataRAM_13, array</column>
<column name="DataRAM_13_ce1">out, 1, ap_memory, DataRAM_13, array</column>
<column name="DataRAM_13_we1">out, 1, ap_memory, DataRAM_13, array</column>
<column name="DataRAM_13_d1">out, 32, ap_memory, DataRAM_13, array</column>
<column name="DataRAM_13_q1">in, 32, ap_memory, DataRAM_13, array</column>
<column name="DataRAM_14_address0">out, 8, ap_memory, DataRAM_14, array</column>
<column name="DataRAM_14_ce0">out, 1, ap_memory, DataRAM_14, array</column>
<column name="DataRAM_14_we0">out, 1, ap_memory, DataRAM_14, array</column>
<column name="DataRAM_14_d0">out, 32, ap_memory, DataRAM_14, array</column>
<column name="DataRAM_14_q0">in, 32, ap_memory, DataRAM_14, array</column>
<column name="DataRAM_14_address1">out, 8, ap_memory, DataRAM_14, array</column>
<column name="DataRAM_14_ce1">out, 1, ap_memory, DataRAM_14, array</column>
<column name="DataRAM_14_we1">out, 1, ap_memory, DataRAM_14, array</column>
<column name="DataRAM_14_d1">out, 32, ap_memory, DataRAM_14, array</column>
<column name="DataRAM_14_q1">in, 32, ap_memory, DataRAM_14, array</column>
<column name="DataRAM_15_address0">out, 8, ap_memory, DataRAM_15, array</column>
<column name="DataRAM_15_ce0">out, 1, ap_memory, DataRAM_15, array</column>
<column name="DataRAM_15_we0">out, 1, ap_memory, DataRAM_15, array</column>
<column name="DataRAM_15_d0">out, 32, ap_memory, DataRAM_15, array</column>
<column name="DataRAM_15_q0">in, 32, ap_memory, DataRAM_15, array</column>
<column name="DataRAM_15_address1">out, 8, ap_memory, DataRAM_15, array</column>
<column name="DataRAM_15_ce1">out, 1, ap_memory, DataRAM_15, array</column>
<column name="DataRAM_15_we1">out, 1, ap_memory, DataRAM_15, array</column>
<column name="DataRAM_15_d1">out, 32, ap_memory, DataRAM_15, array</column>
<column name="DataRAM_15_q1">in, 32, ap_memory, DataRAM_15, array</column>
<column name="DataRAM_16_address0">out, 8, ap_memory, DataRAM_16, array</column>
<column name="DataRAM_16_ce0">out, 1, ap_memory, DataRAM_16, array</column>
<column name="DataRAM_16_we0">out, 1, ap_memory, DataRAM_16, array</column>
<column name="DataRAM_16_d0">out, 32, ap_memory, DataRAM_16, array</column>
<column name="DataRAM_16_q0">in, 32, ap_memory, DataRAM_16, array</column>
<column name="DataRAM_16_address1">out, 8, ap_memory, DataRAM_16, array</column>
<column name="DataRAM_16_ce1">out, 1, ap_memory, DataRAM_16, array</column>
<column name="DataRAM_16_we1">out, 1, ap_memory, DataRAM_16, array</column>
<column name="DataRAM_16_d1">out, 32, ap_memory, DataRAM_16, array</column>
<column name="DataRAM_16_q1">in, 32, ap_memory, DataRAM_16, array</column>
<column name="DataRAM_17_address0">out, 8, ap_memory, DataRAM_17, array</column>
<column name="DataRAM_17_ce0">out, 1, ap_memory, DataRAM_17, array</column>
<column name="DataRAM_17_we0">out, 1, ap_memory, DataRAM_17, array</column>
<column name="DataRAM_17_d0">out, 32, ap_memory, DataRAM_17, array</column>
<column name="DataRAM_17_q0">in, 32, ap_memory, DataRAM_17, array</column>
<column name="DataRAM_17_address1">out, 8, ap_memory, DataRAM_17, array</column>
<column name="DataRAM_17_ce1">out, 1, ap_memory, DataRAM_17, array</column>
<column name="DataRAM_17_we1">out, 1, ap_memory, DataRAM_17, array</column>
<column name="DataRAM_17_d1">out, 32, ap_memory, DataRAM_17, array</column>
<column name="DataRAM_17_q1">in, 32, ap_memory, DataRAM_17, array</column>
<column name="DataRAM_18_address0">out, 8, ap_memory, DataRAM_18, array</column>
<column name="DataRAM_18_ce0">out, 1, ap_memory, DataRAM_18, array</column>
<column name="DataRAM_18_we0">out, 1, ap_memory, DataRAM_18, array</column>
<column name="DataRAM_18_d0">out, 32, ap_memory, DataRAM_18, array</column>
<column name="DataRAM_18_q0">in, 32, ap_memory, DataRAM_18, array</column>
<column name="DataRAM_18_address1">out, 8, ap_memory, DataRAM_18, array</column>
<column name="DataRAM_18_ce1">out, 1, ap_memory, DataRAM_18, array</column>
<column name="DataRAM_18_we1">out, 1, ap_memory, DataRAM_18, array</column>
<column name="DataRAM_18_d1">out, 32, ap_memory, DataRAM_18, array</column>
<column name="DataRAM_18_q1">in, 32, ap_memory, DataRAM_18, array</column>
<column name="DataRAM_19_address0">out, 8, ap_memory, DataRAM_19, array</column>
<column name="DataRAM_19_ce0">out, 1, ap_memory, DataRAM_19, array</column>
<column name="DataRAM_19_we0">out, 1, ap_memory, DataRAM_19, array</column>
<column name="DataRAM_19_d0">out, 32, ap_memory, DataRAM_19, array</column>
<column name="DataRAM_19_q0">in, 32, ap_memory, DataRAM_19, array</column>
<column name="DataRAM_19_address1">out, 8, ap_memory, DataRAM_19, array</column>
<column name="DataRAM_19_ce1">out, 1, ap_memory, DataRAM_19, array</column>
<column name="DataRAM_19_we1">out, 1, ap_memory, DataRAM_19, array</column>
<column name="DataRAM_19_d1">out, 32, ap_memory, DataRAM_19, array</column>
<column name="DataRAM_19_q1">in, 32, ap_memory, DataRAM_19, array</column>
<column name="DataRAM_20_address0">out, 8, ap_memory, DataRAM_20, array</column>
<column name="DataRAM_20_ce0">out, 1, ap_memory, DataRAM_20, array</column>
<column name="DataRAM_20_we0">out, 1, ap_memory, DataRAM_20, array</column>
<column name="DataRAM_20_d0">out, 32, ap_memory, DataRAM_20, array</column>
<column name="DataRAM_20_q0">in, 32, ap_memory, DataRAM_20, array</column>
<column name="DataRAM_20_address1">out, 8, ap_memory, DataRAM_20, array</column>
<column name="DataRAM_20_ce1">out, 1, ap_memory, DataRAM_20, array</column>
<column name="DataRAM_20_we1">out, 1, ap_memory, DataRAM_20, array</column>
<column name="DataRAM_20_d1">out, 32, ap_memory, DataRAM_20, array</column>
<column name="DataRAM_20_q1">in, 32, ap_memory, DataRAM_20, array</column>
<column name="DataRAM_21_address0">out, 8, ap_memory, DataRAM_21, array</column>
<column name="DataRAM_21_ce0">out, 1, ap_memory, DataRAM_21, array</column>
<column name="DataRAM_21_we0">out, 1, ap_memory, DataRAM_21, array</column>
<column name="DataRAM_21_d0">out, 32, ap_memory, DataRAM_21, array</column>
<column name="DataRAM_21_q0">in, 32, ap_memory, DataRAM_21, array</column>
<column name="DataRAM_21_address1">out, 8, ap_memory, DataRAM_21, array</column>
<column name="DataRAM_21_ce1">out, 1, ap_memory, DataRAM_21, array</column>
<column name="DataRAM_21_we1">out, 1, ap_memory, DataRAM_21, array</column>
<column name="DataRAM_21_d1">out, 32, ap_memory, DataRAM_21, array</column>
<column name="DataRAM_21_q1">in, 32, ap_memory, DataRAM_21, array</column>
<column name="DataRAM_22_address0">out, 8, ap_memory, DataRAM_22, array</column>
<column name="DataRAM_22_ce0">out, 1, ap_memory, DataRAM_22, array</column>
<column name="DataRAM_22_we0">out, 1, ap_memory, DataRAM_22, array</column>
<column name="DataRAM_22_d0">out, 32, ap_memory, DataRAM_22, array</column>
<column name="DataRAM_22_q0">in, 32, ap_memory, DataRAM_22, array</column>
<column name="DataRAM_22_address1">out, 8, ap_memory, DataRAM_22, array</column>
<column name="DataRAM_22_ce1">out, 1, ap_memory, DataRAM_22, array</column>
<column name="DataRAM_22_we1">out, 1, ap_memory, DataRAM_22, array</column>
<column name="DataRAM_22_d1">out, 32, ap_memory, DataRAM_22, array</column>
<column name="DataRAM_22_q1">in, 32, ap_memory, DataRAM_22, array</column>
<column name="DataRAM_23_address0">out, 8, ap_memory, DataRAM_23, array</column>
<column name="DataRAM_23_ce0">out, 1, ap_memory, DataRAM_23, array</column>
<column name="DataRAM_23_we0">out, 1, ap_memory, DataRAM_23, array</column>
<column name="DataRAM_23_d0">out, 32, ap_memory, DataRAM_23, array</column>
<column name="DataRAM_23_q0">in, 32, ap_memory, DataRAM_23, array</column>
<column name="DataRAM_23_address1">out, 8, ap_memory, DataRAM_23, array</column>
<column name="DataRAM_23_ce1">out, 1, ap_memory, DataRAM_23, array</column>
<column name="DataRAM_23_we1">out, 1, ap_memory, DataRAM_23, array</column>
<column name="DataRAM_23_d1">out, 32, ap_memory, DataRAM_23, array</column>
<column name="DataRAM_23_q1">in, 32, ap_memory, DataRAM_23, array</column>
<column name="DataRAM_24_address0">out, 8, ap_memory, DataRAM_24, array</column>
<column name="DataRAM_24_ce0">out, 1, ap_memory, DataRAM_24, array</column>
<column name="DataRAM_24_we0">out, 1, ap_memory, DataRAM_24, array</column>
<column name="DataRAM_24_d0">out, 32, ap_memory, DataRAM_24, array</column>
<column name="DataRAM_24_q0">in, 32, ap_memory, DataRAM_24, array</column>
<column name="DataRAM_24_address1">out, 8, ap_memory, DataRAM_24, array</column>
<column name="DataRAM_24_ce1">out, 1, ap_memory, DataRAM_24, array</column>
<column name="DataRAM_24_we1">out, 1, ap_memory, DataRAM_24, array</column>
<column name="DataRAM_24_d1">out, 32, ap_memory, DataRAM_24, array</column>
<column name="DataRAM_24_q1">in, 32, ap_memory, DataRAM_24, array</column>
<column name="DataRAM_25_address0">out, 8, ap_memory, DataRAM_25, array</column>
<column name="DataRAM_25_ce0">out, 1, ap_memory, DataRAM_25, array</column>
<column name="DataRAM_25_we0">out, 1, ap_memory, DataRAM_25, array</column>
<column name="DataRAM_25_d0">out, 32, ap_memory, DataRAM_25, array</column>
<column name="DataRAM_25_q0">in, 32, ap_memory, DataRAM_25, array</column>
<column name="DataRAM_25_address1">out, 8, ap_memory, DataRAM_25, array</column>
<column name="DataRAM_25_ce1">out, 1, ap_memory, DataRAM_25, array</column>
<column name="DataRAM_25_we1">out, 1, ap_memory, DataRAM_25, array</column>
<column name="DataRAM_25_d1">out, 32, ap_memory, DataRAM_25, array</column>
<column name="DataRAM_25_q1">in, 32, ap_memory, DataRAM_25, array</column>
<column name="DataRAM_26_address0">out, 8, ap_memory, DataRAM_26, array</column>
<column name="DataRAM_26_ce0">out, 1, ap_memory, DataRAM_26, array</column>
<column name="DataRAM_26_we0">out, 1, ap_memory, DataRAM_26, array</column>
<column name="DataRAM_26_d0">out, 32, ap_memory, DataRAM_26, array</column>
<column name="DataRAM_26_q0">in, 32, ap_memory, DataRAM_26, array</column>
<column name="DataRAM_26_address1">out, 8, ap_memory, DataRAM_26, array</column>
<column name="DataRAM_26_ce1">out, 1, ap_memory, DataRAM_26, array</column>
<column name="DataRAM_26_we1">out, 1, ap_memory, DataRAM_26, array</column>
<column name="DataRAM_26_d1">out, 32, ap_memory, DataRAM_26, array</column>
<column name="DataRAM_26_q1">in, 32, ap_memory, DataRAM_26, array</column>
<column name="DataRAM_27_address0">out, 8, ap_memory, DataRAM_27, array</column>
<column name="DataRAM_27_ce0">out, 1, ap_memory, DataRAM_27, array</column>
<column name="DataRAM_27_we0">out, 1, ap_memory, DataRAM_27, array</column>
<column name="DataRAM_27_d0">out, 32, ap_memory, DataRAM_27, array</column>
<column name="DataRAM_27_q0">in, 32, ap_memory, DataRAM_27, array</column>
<column name="DataRAM_27_address1">out, 8, ap_memory, DataRAM_27, array</column>
<column name="DataRAM_27_ce1">out, 1, ap_memory, DataRAM_27, array</column>
<column name="DataRAM_27_we1">out, 1, ap_memory, DataRAM_27, array</column>
<column name="DataRAM_27_d1">out, 32, ap_memory, DataRAM_27, array</column>
<column name="DataRAM_27_q1">in, 32, ap_memory, DataRAM_27, array</column>
<column name="DataRAM_28_address0">out, 8, ap_memory, DataRAM_28, array</column>
<column name="DataRAM_28_ce0">out, 1, ap_memory, DataRAM_28, array</column>
<column name="DataRAM_28_we0">out, 1, ap_memory, DataRAM_28, array</column>
<column name="DataRAM_28_d0">out, 32, ap_memory, DataRAM_28, array</column>
<column name="DataRAM_28_q0">in, 32, ap_memory, DataRAM_28, array</column>
<column name="DataRAM_28_address1">out, 8, ap_memory, DataRAM_28, array</column>
<column name="DataRAM_28_ce1">out, 1, ap_memory, DataRAM_28, array</column>
<column name="DataRAM_28_we1">out, 1, ap_memory, DataRAM_28, array</column>
<column name="DataRAM_28_d1">out, 32, ap_memory, DataRAM_28, array</column>
<column name="DataRAM_28_q1">in, 32, ap_memory, DataRAM_28, array</column>
<column name="DataRAM_29_address0">out, 8, ap_memory, DataRAM_29, array</column>
<column name="DataRAM_29_ce0">out, 1, ap_memory, DataRAM_29, array</column>
<column name="DataRAM_29_we0">out, 1, ap_memory, DataRAM_29, array</column>
<column name="DataRAM_29_d0">out, 32, ap_memory, DataRAM_29, array</column>
<column name="DataRAM_29_q0">in, 32, ap_memory, DataRAM_29, array</column>
<column name="DataRAM_29_address1">out, 8, ap_memory, DataRAM_29, array</column>
<column name="DataRAM_29_ce1">out, 1, ap_memory, DataRAM_29, array</column>
<column name="DataRAM_29_we1">out, 1, ap_memory, DataRAM_29, array</column>
<column name="DataRAM_29_d1">out, 32, ap_memory, DataRAM_29, array</column>
<column name="DataRAM_29_q1">in, 32, ap_memory, DataRAM_29, array</column>
<column name="DataRAM_30_address0">out, 8, ap_memory, DataRAM_30, array</column>
<column name="DataRAM_30_ce0">out, 1, ap_memory, DataRAM_30, array</column>
<column name="DataRAM_30_we0">out, 1, ap_memory, DataRAM_30, array</column>
<column name="DataRAM_30_d0">out, 32, ap_memory, DataRAM_30, array</column>
<column name="DataRAM_30_q0">in, 32, ap_memory, DataRAM_30, array</column>
<column name="DataRAM_30_address1">out, 8, ap_memory, DataRAM_30, array</column>
<column name="DataRAM_30_ce1">out, 1, ap_memory, DataRAM_30, array</column>
<column name="DataRAM_30_we1">out, 1, ap_memory, DataRAM_30, array</column>
<column name="DataRAM_30_d1">out, 32, ap_memory, DataRAM_30, array</column>
<column name="DataRAM_30_q1">in, 32, ap_memory, DataRAM_30, array</column>
<column name="DataRAM_31_address0">out, 8, ap_memory, DataRAM_31, array</column>
<column name="DataRAM_31_ce0">out, 1, ap_memory, DataRAM_31, array</column>
<column name="DataRAM_31_we0">out, 1, ap_memory, DataRAM_31, array</column>
<column name="DataRAM_31_d0">out, 32, ap_memory, DataRAM_31, array</column>
<column name="DataRAM_31_q0">in, 32, ap_memory, DataRAM_31, array</column>
<column name="DataRAM_31_address1">out, 8, ap_memory, DataRAM_31, array</column>
<column name="DataRAM_31_ce1">out, 1, ap_memory, DataRAM_31, array</column>
<column name="DataRAM_31_we1">out, 1, ap_memory, DataRAM_31, array</column>
<column name="DataRAM_31_d1">out, 32, ap_memory, DataRAM_31, array</column>
<column name="DataRAM_31_q1">in, 32, ap_memory, DataRAM_31, array</column>
<column name="trunc_ln119_1">in, 12, ap_none, trunc_ln119_1, scalar</column>
<column name="trunc_ln14">in, 4, ap_none, trunc_ln14, scalar</column>
<column name="trunc_ln13">in, 11, ap_none, trunc_ln13, scalar</column>
<column name="NTTTWiddleRAM_address0">out, 7, ap_memory, NTTTWiddleRAM, array</column>
<column name="NTTTWiddleRAM_ce0">out, 1, ap_memory, NTTTWiddleRAM, array</column>
<column name="NTTTWiddleRAM_q0">in, 32, ap_memory, NTTTWiddleRAM, array</column>
<column name="NTTTWiddleRAM_1_address0">out, 7, ap_memory, NTTTWiddleRAM_1, array</column>
<column name="NTTTWiddleRAM_1_ce0">out, 1, ap_memory, NTTTWiddleRAM_1, array</column>
<column name="NTTTWiddleRAM_1_q0">in, 32, ap_memory, NTTTWiddleRAM_1, array</column>
<column name="NTTTWiddleRAM_2_address0">out, 7, ap_memory, NTTTWiddleRAM_2, array</column>
<column name="NTTTWiddleRAM_2_ce0">out, 1, ap_memory, NTTTWiddleRAM_2, array</column>
<column name="NTTTWiddleRAM_2_q0">in, 32, ap_memory, NTTTWiddleRAM_2, array</column>
<column name="NTTTWiddleRAM_3_address0">out, 7, ap_memory, NTTTWiddleRAM_3, array</column>
<column name="NTTTWiddleRAM_3_ce0">out, 1, ap_memory, NTTTWiddleRAM_3, array</column>
<column name="NTTTWiddleRAM_3_q0">in, 32, ap_memory, NTTTWiddleRAM_3, array</column>
<column name="NTTTWiddleRAM_4_address0">out, 7, ap_memory, NTTTWiddleRAM_4, array</column>
<column name="NTTTWiddleRAM_4_ce0">out, 1, ap_memory, NTTTWiddleRAM_4, array</column>
<column name="NTTTWiddleRAM_4_q0">in, 32, ap_memory, NTTTWiddleRAM_4, array</column>
<column name="NTTTWiddleRAM_5_address0">out, 7, ap_memory, NTTTWiddleRAM_5, array</column>
<column name="NTTTWiddleRAM_5_ce0">out, 1, ap_memory, NTTTWiddleRAM_5, array</column>
<column name="NTTTWiddleRAM_5_q0">in, 32, ap_memory, NTTTWiddleRAM_5, array</column>
<column name="NTTTWiddleRAM_6_address0">out, 7, ap_memory, NTTTWiddleRAM_6, array</column>
<column name="NTTTWiddleRAM_6_ce0">out, 1, ap_memory, NTTTWiddleRAM_6, array</column>
<column name="NTTTWiddleRAM_6_q0">in, 32, ap_memory, NTTTWiddleRAM_6, array</column>
<column name="NTTTWiddleRAM_7_address0">out, 7, ap_memory, NTTTWiddleRAM_7, array</column>
<column name="NTTTWiddleRAM_7_ce0">out, 1, ap_memory, NTTTWiddleRAM_7, array</column>
<column name="NTTTWiddleRAM_7_q0">in, 32, ap_memory, NTTTWiddleRAM_7, array</column>
<column name="NTTTWiddleRAM_8_address0">out, 7, ap_memory, NTTTWiddleRAM_8, array</column>
<column name="NTTTWiddleRAM_8_ce0">out, 1, ap_memory, NTTTWiddleRAM_8, array</column>
<column name="NTTTWiddleRAM_8_q0">in, 32, ap_memory, NTTTWiddleRAM_8, array</column>
<column name="NTTTWiddleRAM_9_address0">out, 7, ap_memory, NTTTWiddleRAM_9, array</column>
<column name="NTTTWiddleRAM_9_ce0">out, 1, ap_memory, NTTTWiddleRAM_9, array</column>
<column name="NTTTWiddleRAM_9_q0">in, 32, ap_memory, NTTTWiddleRAM_9, array</column>
<column name="NTTTWiddleRAM_10_address0">out, 7, ap_memory, NTTTWiddleRAM_10, array</column>
<column name="NTTTWiddleRAM_10_ce0">out, 1, ap_memory, NTTTWiddleRAM_10, array</column>
<column name="NTTTWiddleRAM_10_q0">in, 32, ap_memory, NTTTWiddleRAM_10, array</column>
<column name="NTTTWiddleRAM_11_address0">out, 7, ap_memory, NTTTWiddleRAM_11, array</column>
<column name="NTTTWiddleRAM_11_ce0">out, 1, ap_memory, NTTTWiddleRAM_11, array</column>
<column name="NTTTWiddleRAM_11_q0">in, 32, ap_memory, NTTTWiddleRAM_11, array</column>
<column name="NTTTWiddleRAM_12_address0">out, 7, ap_memory, NTTTWiddleRAM_12, array</column>
<column name="NTTTWiddleRAM_12_ce0">out, 1, ap_memory, NTTTWiddleRAM_12, array</column>
<column name="NTTTWiddleRAM_12_q0">in, 32, ap_memory, NTTTWiddleRAM_12, array</column>
<column name="NTTTWiddleRAM_13_address0">out, 7, ap_memory, NTTTWiddleRAM_13, array</column>
<column name="NTTTWiddleRAM_13_ce0">out, 1, ap_memory, NTTTWiddleRAM_13, array</column>
<column name="NTTTWiddleRAM_13_q0">in, 32, ap_memory, NTTTWiddleRAM_13, array</column>
<column name="NTTTWiddleRAM_14_address0">out, 7, ap_memory, NTTTWiddleRAM_14, array</column>
<column name="NTTTWiddleRAM_14_ce0">out, 1, ap_memory, NTTTWiddleRAM_14, array</column>
<column name="NTTTWiddleRAM_14_q0">in, 32, ap_memory, NTTTWiddleRAM_14, array</column>
<column name="NTTTWiddleRAM_15_address0">out, 7, ap_memory, NTTTWiddleRAM_15, array</column>
<column name="NTTTWiddleRAM_15_ce0">out, 1, ap_memory, NTTTWiddleRAM_15, array</column>
<column name="NTTTWiddleRAM_15_q0">in, 32, ap_memory, NTTTWiddleRAM_15, array</column>
<column name="trunc_ln">in, 2, ap_none, trunc_ln, scalar</column>
</table>
</item>
</section>
</profile>
