
<!doctype html>
<html lang="zh" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
      
      
      
        <link rel="prev" href="../RISC-V/RISC-V-pr/">
      
      
        <link rel="next" href="../../Web/">
      
      
      <link rel="icon" href="../../../assets/images/favicon.png">
      <meta name="generator" content="mkdocs-1.5.3, mkdocs-material-9.5.17">
    
    
      
        <title>Verilog - V1CeVersa's Notebook</title>
      
    
    
      <link rel="stylesheet" href="../../../assets/stylesheets/main.bcfcd587.min.css">
      
        
        <link rel="stylesheet" href="../../../assets/stylesheets/palette.06af60db.min.css">
      
      


    
    
      
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=LXGW+WenKai+Screen:300,300i,400,400i,700,700i%7C['Monaspace+Argon+Light',+'JetBrains+Mono',+'LXGW+WenKai+Screen']:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"LXGW WenKai Screen";--md-code-font:"['Monaspace Argon Light', 'JetBrains Mono', 'LXGW WenKai Screen']"}</style>
      
    
    
      <link rel="stylesheet" href="https://gcore.jsdelivr.net/npm/katex@0.15.1/dist/katex.min.css">
    
      <link rel="stylesheet" href="https://gcore.jsdelivr.net/npm/lxgw-wenkai-screen-webfont@1.1.0/style.css">
    
      <link rel="stylesheet" href="https://gcore.jsdelivr.net/npm/lxgw-wenkai-webfont@1.1.0/style.css">
    
      <link rel="stylesheet" href="../../../css/custom.css">
    
      <link rel="stylesheet" href="../../../css/card.css">
    
      <link rel="stylesheet" href="../../../css/tasklist.css">
    
      <link rel="stylesheet" href="../../../css/flink.css">
    
      <link rel="stylesheet" href="../../../css/more_changelog.css">
    
      <link rel="stylesheet" href="../../../css/neoteroi-mkdocs.css">
    
    <script>__md_scope=new URL("../../..",location),__md_hash=e=>[...e].reduce((e,_)=>(e<<5)-e+_.charCodeAt(0),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
    
  </head>
  
  
    
    
      
    
    
    
    
    <body dir="ltr" data-md-color-scheme="default" data-md-color-primary="brown" data-md-color-accent="brown">
  
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#verilog" class="md-skip">
          跳转至
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
    
      

<header class="md-header" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="页眉">
    <a href="../../.." title="V1CeVersa&#39;s Notebook" class="md-header__button md-logo" aria-label="V1CeVersa's Notebook" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M17 4v6l-2-2-2 2V4H9v16h10V4h-2M3 7V5h2V4a2 2 0 0 1 2-2h12c1.05 0 2 .95 2 2v16c0 1.05-.95 2-2 2H7c-1.05 0-2-.95-2-2v-1H3v-2h2v-4H3v-2h2V7H3m2-2v2h2V5H5m0 14h2v-2H5v2m0-6h2v-2H5v2Z"/></svg>

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3V6m0 5h18v2H3v-2m0 5h18v2H3v-2Z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            V1CeVersa's Notebook
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              Verilog
            
          </span>
        </div>
      </div>
    </div>
    
      
        <form class="md-header__option" data-md-component="palette">
  
    
    
    
    <input class="md-option" data-md-color-media="(prefers-color-scheme: light)" data-md-color-scheme="default" data-md-color-primary="brown" data-md-color-accent="brown"  aria-label="Switch to dark mode"  type="radio" name="__palette" id="__palette_0">
    
      <label class="md-header__button md-icon" title="Switch to dark mode" for="__palette_1" hidden>
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 7a5 5 0 0 1 5 5 5 5 0 0 1-5 5 5 5 0 0 1-5-5 5 5 0 0 1 5-5m0 2a3 3 0 0 0-3 3 3 3 0 0 0 3 3 3 3 0 0 0 3-3 3 3 0 0 0-3-3m0-7 2.39 3.42C13.65 5.15 12.84 5 12 5c-.84 0-1.65.15-2.39.42L12 2M3.34 7l4.16-.35A7.2 7.2 0 0 0 5.94 8.5c-.44.74-.69 1.5-.83 2.29L3.34 7m.02 10 1.76-3.77a7.131 7.131 0 0 0 2.38 4.14L3.36 17M20.65 7l-1.77 3.79a7.023 7.023 0 0 0-2.38-4.15l4.15.36m-.01 10-4.14.36c.59-.51 1.12-1.14 1.54-1.86.42-.73.69-1.5.83-2.29L20.64 17M12 22l-2.41-3.44c.74.27 1.55.44 2.41.44.82 0 1.63-.17 2.37-.44L12 22Z"/></svg>
      </label>
    
  
    
    
    
    <input class="md-option" data-md-color-media="(prefers-color-scheme: dark)" data-md-color-scheme="slate" data-md-color-primary="indigo" data-md-color-accent="indigo"  aria-label="Switch to light mode"  type="radio" name="__palette" id="__palette_1">
    
      <label class="md-header__button md-icon" title="Switch to light mode" for="__palette_0" hidden>
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="m17.75 4.09-2.53 1.94.91 3.06-2.63-1.81-2.63 1.81.91-3.06-2.53-1.94L12.44 4l1.06-3 1.06 3 3.19.09m3.5 6.91-1.64 1.25.59 1.98-1.7-1.17-1.7 1.17.59-1.98L15.75 11l2.06-.05L18.5 9l.69 1.95 2.06.05m-2.28 4.95c.83-.08 1.72 1.1 1.19 1.85-.32.45-.66.87-1.08 1.27C15.17 23 8.84 23 4.94 19.07c-3.91-3.9-3.91-10.24 0-14.14.4-.4.82-.76 1.27-1.08.75-.53 1.93.36 1.85 1.19-.27 2.86.69 5.83 2.89 8.02a9.96 9.96 0 0 0 8.02 2.89m-1.64 2.02a12.08 12.08 0 0 1-7.8-3.47c-2.17-2.19-3.33-5-3.49-7.82-2.81 3.14-2.7 7.96.31 10.98 3.02 3.01 7.84 3.12 10.98.31Z"/></svg>
      </label>
    
  
</form>
      
    
    
      <script>var media,input,key,value,palette=__md_get("__palette");if(palette&&palette.color){"(prefers-color-scheme)"===palette.color.media&&(media=matchMedia("(prefers-color-scheme: light)"),input=document.querySelector(media.matches?"[data-md-color-media='(prefers-color-scheme: light)']":"[data-md-color-media='(prefers-color-scheme: dark)']"),palette.color.media=input.getAttribute("data-md-color-media"),palette.color.scheme=input.getAttribute("data-md-color-scheme"),palette.color.primary=input.getAttribute("data-md-color-primary"),palette.color.accent=input.getAttribute("data-md-color-accent"));for([key,value]of Object.entries(palette.color))document.body.setAttribute("data-md-color-"+key,value)}</script>
    
    
    
      <label class="md-header__button md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="搜索" placeholder="搜索" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="查找">
        
          <a href="javascript:void(0)" class="md-search__icon md-icon" title="分享" aria-label="分享" data-clipboard data-clipboard-text="" data-md-component="search-share" tabindex="-1">
            
            <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M18 16.08c-.76 0-1.44.3-1.96.77L8.91 12.7c.05-.23.09-.46.09-.7 0-.24-.04-.47-.09-.7l7.05-4.11c.54.5 1.25.81 2.04.81a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3c0 .24.04.47.09.7L8.04 9.81C7.5 9.31 6.79 9 6 9a3 3 0 0 0-3 3 3 3 0 0 0 3 3c.79 0 1.5-.31 2.04-.81l7.12 4.15c-.05.21-.08.43-.08.66 0 1.61 1.31 2.91 2.92 2.91 1.61 0 2.92-1.3 2.92-2.91A2.92 2.92 0 0 0 18 16.08Z"/></svg>
          </a>
        
        <button type="reset" class="md-search__icon md-icon" title="清空当前内容" aria-label="清空当前内容" tabindex="-1">
          
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12 19 6.41Z"/></svg>
        </button>
      </nav>
      
        <div class="md-search__suggest" data-md-component="search-suggest"></div>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            正在初始化搜索引擎
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
  </nav>
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
          
            
<nav class="md-tabs" aria-label="标签" data-md-component="tabs">
  <div class="md-grid">
    <ul class="md-tabs__list">
      
        
  
  
  
    <li class="md-tabs__item">
      <a href="../../.." class="md-tabs__link">
        
  
    
  
  Home

      </a>
    </li>
  

      
        
  
  
    
  
  
    
    
      <li class="md-tabs__item md-tabs__item--active">
        <a href="../../" class="md-tabs__link">
          
  
    
  
  Computer Science

        </a>
      </li>
    
  

      
        
  
  
  
    
    
      <li class="md-tabs__item">
        <a href="../../../Math/" class="md-tabs__link">
          
  
    
  
  Math

        </a>
      </li>
    
  

      
        
  
  
  
    
    
      <li class="md-tabs__item">
        <a href="../../../Reading/" class="md-tabs__link">
          
  
    
  
  Reading

        </a>
      </li>
    
  

      
        
  
  
  
    
    
      <li class="md-tabs__item">
        <a href="../../../Varia/Learning%20Plan/" class="md-tabs__link">
          
  
    
  
  Varia

        </a>
      </li>
    
  

      
    </ul>
  </div>
</nav>
          
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    


  


<nav class="md-nav md-nav--primary md-nav--lifted" aria-label="导航栏" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href="../../.." title="V1CeVersa&#39;s Notebook" class="md-nav__button md-logo" aria-label="V1CeVersa's Notebook" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M17 4v6l-2-2-2 2V4H9v16h10V4h-2M3 7V5h2V4a2 2 0 0 1 2-2h12c1.05 0 2 .95 2 2v16c0 1.05-.95 2-2 2H7c-1.05 0-2-.95-2-2v-1H3v-2h2v-4H3v-2h2V7H3m2-2v2h2V5H5m0 14h2v-2H5v2m0-6h2v-2H5v2Z"/></svg>

    </a>
    V1CeVersa's Notebook
  </label>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../../.." class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Home
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
    
  
  
  
    
    
      
        
          
        
      
        
      
        
      
        
      
        
      
        
      
    
    
      
        
        
      
      
    
    
      
    
    <li class="md-nav__item md-nav__item--active md-nav__item--section md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_2" checked>
        
          
          
          <div class="md-nav__link md-nav__container">
            <a href="../../" class="md-nav__link ">
              
  
  <span class="md-ellipsis">
    Computer Science
  </span>
  

            </a>
            
              
              <label class="md-nav__link " for="__nav_2" id="__nav_2_label" tabindex="">
                <span class="md-nav__icon md-icon"></span>
              </label>
            
          </div>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_2_label" aria-expanded="true">
          <label class="md-nav__title" for="__nav_2">
            <span class="md-nav__icon md-icon"></span>
            Computer Science
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
            
              
                
  
  
  
  
    
    
      
        
          
        
      
        
      
        
      
        
      
        
      
        
      
        
      
        
      
    
    
      
      
    
    
      
        
        
      
    
    <li class="md-nav__item md-nav__item--pruned md-nav__item--nested">
      
        
  
  
    <a href="../../Programming%20Basis/" class="md-nav__link">
      
  
  <span class="md-ellipsis">
    Programing Basis
  </span>
  

      
        <span class="md-nav__icon md-icon"></span>
      
    </a>
  

      
    </li>
  

              
            
              
                
  
  
  
  
    
    
      
        
          
        
      
        
      
        
      
        
      
        
      
    
    
      
      
    
    
      
        
        
      
    
    <li class="md-nav__item md-nav__item--pruned md-nav__item--nested">
      
        
  
  
    <a href="../../Programming%20Language/" class="md-nav__link">
      
  
  <span class="md-ellipsis">
    Programing language
  </span>
  

      
        <span class="md-nav__icon md-icon"></span>
      
    </a>
  

      
    </li>
  

              
            
              
                
  
  
  
  
    
    
      
        
      
        
      
        
      
        
      
        
      
        
      
    
    
      
      
    
    
      
        
        
      
    
    <li class="md-nav__item md-nav__item--pruned md-nav__item--nested">
      
        
  
  
    <a href="../../Algorithm/Algorithms%20and%20Data%20Structure/" class="md-nav__link">
      
  
  <span class="md-ellipsis">
    Algorithm
  </span>
  

      
        <span class="md-nav__icon md-icon"></span>
      
    </a>
  

      
    </li>
  

              
            
              
                
  
  
    
  
  
  
    
    
      
        
          
        
      
        
      
        
      
        
      
        
      
    
    
      
      
    
    
      
    
    <li class="md-nav__item md-nav__item--active md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_2_5" checked>
        
          
          
          <div class="md-nav__link md-nav__container">
            <a href="../" class="md-nav__link ">
              
  
  <span class="md-ellipsis">
    System
  </span>
  

            </a>
            
              
              <label class="md-nav__link " for="__nav_2_5" id="__nav_2_5_label" tabindex="0">
                <span class="md-nav__icon md-icon"></span>
              </label>
            
          </div>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_2_5_label" aria-expanded="true">
          <label class="md-nav__title" for="__nav_2_5">
            <span class="md-nav__icon md-icon"></span>
            System
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
            
              
                
  
  
  
  
    
    
      
        
      
        
      
        
      
        
      
        
      
        
      
        
      
        
      
        
      
        
      
        
      
        
      
        
      
        
      
    
    
      
      
    
    
      
        
        
      
    
    <li class="md-nav__item md-nav__item--pruned md-nav__item--nested">
      
        
  
  
    <a href="../CSAPP/CSAPP/" class="md-nav__link">
      
  
  <span class="md-ellipsis">
    CSAPP
  </span>
  

      
        <span class="md-nav__icon md-icon"></span>
      
    </a>
  

      
    </li>
  

              
            
              
                
  
  
  
  
    
    
      
        
      
        
      
    
    
      
      
    
    
      
        
        
      
    
    <li class="md-nav__item md-nav__item--pruned md-nav__item--nested">
      
        
  
  
    <a href="../Lab%20Record/ZJU%20System%20I/" class="md-nav__link">
      
  
  <span class="md-ellipsis">
    Lab Record
  </span>
  

      
        <span class="md-nav__icon md-icon"></span>
      
    </a>
  

      
    </li>
  

              
            
              
                
  
  
  
  
    
    
      
        
      
        
      
        
      
    
    
      
      
    
    
      
        
        
      
    
    <li class="md-nav__item md-nav__item--pruned md-nav__item--nested">
      
        
  
  
    <a href="../RISC-V/RISC-V/" class="md-nav__link">
      
  
  <span class="md-ellipsis">
    RISC-V
  </span>
  

      
        <span class="md-nav__icon md-icon"></span>
      
    </a>
  

      
    </li>
  

              
            
              
                
  
  
    
  
  
  
    <li class="md-nav__item md-nav__item--active">
      
      <input class="md-nav__toggle md-toggle" type="checkbox" id="__toc">
      
      
        
      
      
        <label class="md-nav__link md-nav__link--active" for="__toc">
          
  
  <span class="md-ellipsis">
    Verilog
  </span>
  

          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <a href="./" class="md-nav__link md-nav__link--active">
        
  
  <span class="md-ellipsis">
    Verilog
  </span>
  

      </a>
      
        

<nav class="md-nav md-nav--secondary" aria-label="目录">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      目录
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#chapter-1-basic-knowledge" class="md-nav__link">
    <span class="md-ellipsis">
      Chapter 1 Basic Knowledge
    </span>
  </a>
  
    <nav class="md-nav" aria-label="Chapter 1 Basic Knowledge">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#11-fpga" class="md-nav__link">
    <span class="md-ellipsis">
      1.1 FPGA
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#12-verilog" class="md-nav__link">
    <span class="md-ellipsis">
      1.2 Verilog
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#13" class="md-nav__link">
    <span class="md-ellipsis">
      1.3 数字电路
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#chapter-2-basic-syntax" class="md-nav__link">
    <span class="md-ellipsis">
      Chapter 2 Basic Syntax
    </span>
  </a>
  
    <nav class="md-nav" aria-label="Chapter 2 Basic Syntax">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#21" class="md-nav__link">
    <span class="md-ellipsis">
      2.1 数值系统
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#22" class="md-nav__link">
    <span class="md-ellipsis">
      2.2 标识符与变量类型
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#23" class="md-nav__link">
    <span class="md-ellipsis">
      2.3 运算符
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#24" class="md-nav__link">
    <span class="md-ellipsis">
      2.4 模块：结构与例化
    </span>
  </a>
  
    <nav class="md-nav" aria-label="2.4 模块：结构与例化">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#241" class="md-nav__link">
    <span class="md-ellipsis">
      2.4.1 模块结构
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#25-verilog" class="md-nav__link">
    <span class="md-ellipsis">
      2.5 Verilog 语句
    </span>
  </a>
  
    <nav class="md-nav" aria-label="2.5 Verilog 语句">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#251-assign" class="md-nav__link">
    <span class="md-ellipsis">
      2.5.1 连续赋值 assign
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#252-alwaysinitial" class="md-nav__link">
    <span class="md-ellipsis">
      2.5.2 过程赋值 always/initial
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#253" class="md-nav__link">
    <span class="md-ellipsis">
      2.5.3 阻塞赋值与非阻塞赋值
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#254-generate" class="md-nav__link">
    <span class="md-ellipsis">
      2.5.4 generate 语句
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#26-verilog" class="md-nav__link">
    <span class="md-ellipsis">
      2.6 元件的 Verilog 实现
    </span>
  </a>
  
    <nav class="md-nav" aria-label="2.6 元件的 Verilog 实现">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#26x" class="md-nav__link">
    <span class="md-ellipsis">
      2.6.x 触发器
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#26x1" class="md-nav__link">
    <span class="md-ellipsis">
      2.6.x+1 使能寄存器
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#26x2" class="md-nav__link">
    <span class="md-ellipsis">
      2.6.x+2 寄存器的初始化
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#chapter-3-systemverilog" class="md-nav__link">
    <span class="md-ellipsis">
      Chapter 3 SystemVerilog 高级语法
    </span>
  </a>
  
    <nav class="md-nav" aria-label="Chapter 3 SystemVerilog 高级语法">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#31-logic-bit" class="md-nav__link">
    <span class="md-ellipsis">
      3.1 logic 与 bit
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#32-typedef" class="md-nav__link">
    <span class="md-ellipsis">
      3.2 typedef 语法
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#33-enum" class="md-nav__link">
    <span class="md-ellipsis">
      3.3 enum 枚举
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#34" class="md-nav__link">
    <span class="md-ellipsis">
      3.4 数组
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#35-queue" class="md-nav__link">
    <span class="md-ellipsis">
      3.5 queue 队列
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#36" class="md-nav__link">
    <span class="md-ellipsis">
      3.6 结构
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#37-package" class="md-nav__link">
    <span class="md-ellipsis">
      3.7 package 包
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#38-always_comb" class="md-nav__link">
    <span class="md-ellipsis">
      3.8 always_comb 扩展
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#chapter-4-systemverilog-c" class="md-nav__link">
    <span class="md-ellipsis">
      Chapter 4 SystemVerilog 与 C 的接口
    </span>
  </a>
  
</li>
      
    </ul>
  
</nav>
      
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
      
        
          
        
      
        
      
        
      
        
      
        
      
    
    
      
      
    
    
      
        
        
      
    
    <li class="md-nav__item md-nav__item--pruned md-nav__item--nested">
      
        
  
  
    <a href="../../Web/" class="md-nav__link">
      
  
  <span class="md-ellipsis">
    Web
  </span>
  

      
        <span class="md-nav__icon md-icon"></span>
      
    </a>
  

      
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
  
  
    
    
      
        
          
        
      
        
      
    
    
      
      
    
    
      
        
        
      
    
    <li class="md-nav__item md-nav__item--pruned md-nav__item--nested">
      
        
  
  
    <a href="../../../Math/" class="md-nav__link">
      
  
  <span class="md-ellipsis">
    Math
  </span>
  

      
        <span class="md-nav__icon md-icon"></span>
      
    </a>
  

      
    </li>
  

    
      
      
  
  
  
  
    
    
      
        
          
        
      
        
      
        
      
    
    
      
      
    
    
      
        
        
      
    
    <li class="md-nav__item md-nav__item--pruned md-nav__item--nested">
      
        
  
  
    <a href="../../../Reading/" class="md-nav__link">
      
  
  <span class="md-ellipsis">
    Reading
  </span>
  

      
        <span class="md-nav__icon md-icon"></span>
      
    </a>
  

      
    </li>
  

    
      
      
  
  
  
  
    
    
      
        
      
        
      
        
      
        
      
    
    
      
      
    
    
      
        
        
      
    
    <li class="md-nav__item md-nav__item--pruned md-nav__item--nested">
      
        
  
  
    <a href="../../../Varia/Learning%20Plan/" class="md-nav__link">
      
  
  <span class="md-ellipsis">
    Varia
  </span>
  

      
        <span class="md-nav__icon md-icon"></span>
      
    </a>
  

      
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
              
              <div class="md-sidebar md-sidebar--secondary" data-md-component="sidebar" data-md-type="toc" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

<nav class="md-nav md-nav--secondary" aria-label="目录">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      目录
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#chapter-1-basic-knowledge" class="md-nav__link">
    <span class="md-ellipsis">
      Chapter 1 Basic Knowledge
    </span>
  </a>
  
    <nav class="md-nav" aria-label="Chapter 1 Basic Knowledge">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#11-fpga" class="md-nav__link">
    <span class="md-ellipsis">
      1.1 FPGA
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#12-verilog" class="md-nav__link">
    <span class="md-ellipsis">
      1.2 Verilog
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#13" class="md-nav__link">
    <span class="md-ellipsis">
      1.3 数字电路
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#chapter-2-basic-syntax" class="md-nav__link">
    <span class="md-ellipsis">
      Chapter 2 Basic Syntax
    </span>
  </a>
  
    <nav class="md-nav" aria-label="Chapter 2 Basic Syntax">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#21" class="md-nav__link">
    <span class="md-ellipsis">
      2.1 数值系统
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#22" class="md-nav__link">
    <span class="md-ellipsis">
      2.2 标识符与变量类型
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#23" class="md-nav__link">
    <span class="md-ellipsis">
      2.3 运算符
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#24" class="md-nav__link">
    <span class="md-ellipsis">
      2.4 模块：结构与例化
    </span>
  </a>
  
    <nav class="md-nav" aria-label="2.4 模块：结构与例化">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#241" class="md-nav__link">
    <span class="md-ellipsis">
      2.4.1 模块结构
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#25-verilog" class="md-nav__link">
    <span class="md-ellipsis">
      2.5 Verilog 语句
    </span>
  </a>
  
    <nav class="md-nav" aria-label="2.5 Verilog 语句">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#251-assign" class="md-nav__link">
    <span class="md-ellipsis">
      2.5.1 连续赋值 assign
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#252-alwaysinitial" class="md-nav__link">
    <span class="md-ellipsis">
      2.5.2 过程赋值 always/initial
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#253" class="md-nav__link">
    <span class="md-ellipsis">
      2.5.3 阻塞赋值与非阻塞赋值
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#254-generate" class="md-nav__link">
    <span class="md-ellipsis">
      2.5.4 generate 语句
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#26-verilog" class="md-nav__link">
    <span class="md-ellipsis">
      2.6 元件的 Verilog 实现
    </span>
  </a>
  
    <nav class="md-nav" aria-label="2.6 元件的 Verilog 实现">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#26x" class="md-nav__link">
    <span class="md-ellipsis">
      2.6.x 触发器
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#26x1" class="md-nav__link">
    <span class="md-ellipsis">
      2.6.x+1 使能寄存器
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#26x2" class="md-nav__link">
    <span class="md-ellipsis">
      2.6.x+2 寄存器的初始化
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#chapter-3-systemverilog" class="md-nav__link">
    <span class="md-ellipsis">
      Chapter 3 SystemVerilog 高级语法
    </span>
  </a>
  
    <nav class="md-nav" aria-label="Chapter 3 SystemVerilog 高级语法">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#31-logic-bit" class="md-nav__link">
    <span class="md-ellipsis">
      3.1 logic 与 bit
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#32-typedef" class="md-nav__link">
    <span class="md-ellipsis">
      3.2 typedef 语法
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#33-enum" class="md-nav__link">
    <span class="md-ellipsis">
      3.3 enum 枚举
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#34" class="md-nav__link">
    <span class="md-ellipsis">
      3.4 数组
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#35-queue" class="md-nav__link">
    <span class="md-ellipsis">
      3.5 queue 队列
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#36" class="md-nav__link">
    <span class="md-ellipsis">
      3.6 结构
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#37-package" class="md-nav__link">
    <span class="md-ellipsis">
      3.7 package 包
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#38-always_comb" class="md-nav__link">
    <span class="md-ellipsis">
      3.8 always_comb 扩展
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#chapter-4-systemverilog-c" class="md-nav__link">
    <span class="md-ellipsis">
      Chapter 4 SystemVerilog 与 C 的接口
    </span>
  </a>
  
</li>
      
    </ul>
  
</nav>
                  </div>
                </div>
              </div>
            
          
          
            <div class="md-content" data-md-component="content">
              <article class="md-content__inner md-typeset">
                
                  


<h1 id="verilog">Verilog<a class="headerlink" href="#verilog" title="Permanent link">&para;</a></h1>
<div style="margin-top: -30px; font-size: 0.75em; opacity: 0.7;">
<p><span class="twemoji"><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 2A10 10 0 0 0 2 12a10 10 0 0 0 10 10 10 10 0 0 0 10-10h-2a8 8 0 0 1-8 8 8 8 0 0 1-8-8 8 8 0 0 1 8-8V2m6.78 1a.69.69 0 0 0-.48.2l-1.22 1.21 2.5 2.5L20.8 5.7c.26-.26.26-.7 0-.95L19.25 3.2c-.13-.13-.3-.2-.47-.2m-2.41 2.12L9 12.5V15h2.5l7.37-7.38-2.5-2.5Z"/></svg></span> 约 4239 个字 <span class="twemoji"><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.5.1 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M392.8 1.2c-17-4.9-34.7 5-39.6 22l-128 448c-4.9 17 5 34.7 22 39.6s34.7-5 39.6-22l128-448c4.9-17-5-34.7-22-39.6zm80.6 120.1c-12.5 12.5-12.5 32.8 0 45.3l89.3 89.4-89.4 89.4c-12.5 12.5-12.5 32.8 0 45.3s32.8 12.5 45.3 0l112-112c12.5-12.5 12.5-32.8 0-45.3l-112-112c-12.5-12.5-32.8-12.5-45.3 0zm-306.7 0c-12.5-12.5-32.8-12.5-45.3 0l-112 112c-12.5 12.5-12.5 32.8 0 45.3l112 112c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L77.3 256l89.4-89.4c12.5-12.5 12.5-32.8 0-45.3z"/></svg></span> 128 行代码 <span class="twemoji"><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 20c4.42 0 8-3.58 8-8s-3.58-8-8-8-8 3.58-8 8 3.58 8 8 8m0-18c5.5 0 10 4.5 10 10s-4.5 10-10 10C6.47 22 2 17.5 2 12S6.5 2 12 2m.5 11H11V7h1.5v4.26l3.7-2.13.75 1.3L12.5 13Z"/></svg></span> 预计阅读时间 16 分钟</p>
</div>
<h2 id="chapter-1-basic-knowledge">Chapter 1 Basic Knowledge<a class="headerlink" href="#chapter-1-basic-knowledge" title="Permanent link">&para;</a></h2>
<h3 id="11-fpga">1.1 FPGA<a class="headerlink" href="#11-fpga" title="Permanent link">&para;</a></h3>
<p><strong>FPGA/Field Programmable Gate Array/现场可编程门阵列</strong>：FPGA器属于专用集成电路/ASIC的一种半定制电路，是可以编程的逻辑列阵，可以按照设计人员的需求配置指定的电路结构，让客户不必依赖于芯片制造商设计和制造的专用集成电路就可以实现所需要的功能，同时实现非常高效的逻辑运算。其基本结构包括可编程输入输出单元，可配置逻辑块，数字时钟管理模块，嵌入式块RAM，布线资源，内嵌专用硬核，底层内嵌功能单元。</p>
<h3 id="12-verilog">1.2 Verilog<a class="headerlink" href="#12-verilog" title="Permanent link">&para;</a></h3>
<p>Verilog HDL是一种硬件描述语言，用于从算法级、门级到开关级的多种抽象设计层次的数字系统建模。Verilog HDL提供了编程语言接口，通过这个接口可以在模拟、验证期间从设计外部访问设计，包括模拟的具体控制和运行。</p>
<h3 id="13">1.3 数字电路<a class="headerlink" href="#13" title="Permanent link">&para;</a></h3>
<p>根据逻辑电路的不同特点，数字电路可以分为<strong>组合逻辑</strong>和<strong>时序逻辑</strong>。其中：</p>
<ul>
<li>组合逻辑的特点是在任意时刻，模块的<strong>输出仅仅取决于此时刻的输入</strong>，与电路原本的状态无关。电路逻辑中不牵涉边沿信号的处理，也没有记忆性。</li>
<li>时序逻辑的特点是在任意时刻，模块的输出不仅取决于此时刻的输入，而且<strong>还和电路原来的状态有关</strong>。电路里面有存储元件用于保存信息。<strong>一般仅当时钟的边沿到达时</strong>，电路内部存储的信息才有可能发生变化。</li>
</ul>
<h2 id="chapter-2-basic-syntax">Chapter 2 Basic Syntax<a class="headerlink" href="#chapter-2-basic-syntax" title="Permanent link">&para;</a></h2>
<h3 id="21">2.1 数值系统<a class="headerlink" href="#21" title="Permanent link">&para;</a></h3>
<p>Verilog 这种硬件描述语言都基于基本的硬件逻辑之上，因此 Verilog 具有一套独特的基于电平逻辑的数值系统，使用下面四种基本数值表示电平逻辑：</p>
<ul>
<li>0：表示低电平或者 False；</li>
<li>1：表示高电平或者 True；</li>
<li>X：表示电平未知，实际情况可能是高电平或者低电平，甚至都不是；</li>
<li>Z：表示高阻态，这种情况就是来源于信号没有驱动。</li>
</ul>
<p>我们还经常用到整数，可以<strong>简单使用十进制表示</strong>，也可以使用<strong>立即数</strong>表示，基于如下的基数规则表示:<code>&lt;bits&gt;'&lt;radix&gt;&lt;value&gt;</code>，其中 <code>&lt;bits&gt;</code> 表示二进制位宽，空缺不填就会根据后边的数值自动分配；<code>&lt;radix&gt;</code> 表示进制， <code>&lt;radix&gt;</code> 可以是 <code>b/o/d/h</code>，分别是二进制，八进制，十进制以及十六进制；<code>&lt;value&gt;</code> 表示数值，插入下划线 <code>_</code> 可以有效提升可读性。</p>
<h3 id="22">2.2 标识符与变量类型<a class="headerlink" href="#22" title="Permanent link">&para;</a></h3>
<p><strong><code>wire</code></strong>用于声明线网型数据。<code>wire</code> 本质上对应着一根没有任何其他逻辑的导线，仅仅将输入自身的信号原封不动地传递到输出端。该类型数据用来表示以 <code>assign</code> 语句内赋值的组合逻辑信号，其默认初始值是 Z（高阻态）。</p>
<p><code>wire</code> 是 Verilog 的<strong>默认数据类型</strong>。也就是说，对于没有显式声明类型的信号，Verilog 一律将其默认为 <code>wire</code> 类型。</p>
<p><code>wire</code> 的电器特性：</p>
<ul>
<li>wire必须被<strong>有且仅有</strong>一个<code>assign</code>输入；</li>
<li>wire可以有0个或者多个<code>assign</code>输出。</li>
</ul>
<p><strong><code>reg</code></strong>用于声明在 <code>always</code> 语句内部进行赋值操作的信号。一般而言，<code>reg</code> 型变量对应着一种存储单元，可以在赋值之间存储数据，其默认初始值是 X（未知状态）。为了避免可能的错误，凡是在 <code>always</code> 语句内部被赋值的信号，都应该被定义成 <code>reg</code> 类型。</p>
<p>如果 <code>always</code> 描述的是组合逻辑，那么 <code>reg</code> 就会综合成一根线，如果 <code>always</code> 描述的是时序逻辑，那么 <code>reg</code> 才会综合成一个寄存器/触发器。</p>
<h3 id="23">2.3 运算符<a class="headerlink" href="#23" title="Permanent link">&para;</a></h3>
<p>按位运算符：</p>
<ul>
<li><code>&amp;</code>：按位与；</li>
<li><code>|</code>：按位或；</li>
<li><code>^</code>：按位异或；</li>
<li><code>~</code>：按位取反；</li>
<li><code>~^</code> 或者 <code>^~</code>：按位同或；</li>
<li><strong>Note</strong>：如果运算符的两个操作数位宽不相等，则利用 0 向左扩展补充较短的操作数。</li>
</ul>
<p>算数运算符：</p>
<h3 id="24">2.4 模块：结构与例化<a class="headerlink" href="#24" title="Permanent link">&para;</a></h3>
<p>Verilog 的基本单元就是<strong>模块</strong>，模块是具有输入输出端口的逻辑块，可以代表一个物理器件，也可以代表一个复杂的逻辑系统，比如基础逻辑门器件或者通用的逻辑单元。一个数字电路系统一般由一个或者多个模块组成，模块化设计将总的逻辑功能分块实现，通过模块之间的互联关系实现所需要的整体系统需求。</p>
<h4 id="241">2.4.1 模块结构<a class="headerlink" href="#241" title="Permanent link">&para;</a></h4>
<p>所有模块以关键词 <code>module</code> 开始，以关键词 <code>endmodule</code> 结束，从 <code>module</code> 开始到第一个分号的部分是<strong>模块声明</strong>，类似于 C 中的函数声明，包括了模块名称、参数列表与输入输出口列表。模块内部可以包括内部变量声明、数据流赋值语句 <code>assign</code>、过程赋值语句 <code>always</code> 以及底层模块例化。</p>
<p><strong>端口</strong>是模块与外界交互的接口，对于外部环境来说，模块内部的信号与逻辑都是不可见的，端口的存在允许我们将端口视为一个黑盒，只需要正确链接端口并且了解模块作用，而不需要关心模块内部实现细节。端口的类型有三种：输入端口 <code>input</code>，输出端口 <code>output</code>，和双向端口 <code>inout</code>。端口会被默认声明为 <code>wire</code> 类型，如果声明为 <code>reg</code> 类型就不能省略对应的 <code>reg</code> 声明。</p>
<p>模块名与模块输入输出列表之间可以加入形如 <code>#(parameter 参数=默认值)</code> 的<strong>参数列表</strong>，参数可以有多个，拿逗号隔开，可以提供默认值也可以不提供默认值。</p>
<p>下面举个小小的例子，模块内部的内容就省略了吧：</p>
<div class="language-verilog highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-0-1">1</a></span>
<span class="normal"><a href="#__codelineno-0-2">2</a></span>
<span class="normal"><a href="#__codelineno-0-3">3</a></span>
<span class="normal"><a href="#__codelineno-0-4">4</a></span>
<span class="normal"><a href="#__codelineno-0-5">5</a></span>
<span class="normal"><a href="#__codelineno-0-6">6</a></span>
<span class="normal"><a href="#__codelineno-0-7">7</a></span>
<span class="normal"><a href="#__codelineno-0-8">8</a></span></pre></div></td><td class="code"><div><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1"></a><span class="k">module</span><span class="w"> </span><span class="n">example</span><span class="w"> </span><span class="p">#(</span>
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2"></a><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">LENGTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">32</span><span class="p">,</span>
</span><span id="__span-0-3"><a id="__codelineno-0-3" name="__codelineno-0-3"></a><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">TIMES</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">8</span>
</span><span id="__span-0-4"><a id="__codelineno-0-4" name="__codelineno-0-4"></a><span class="p">)(</span>
</span><span id="__span-0-5"><a id="__codelineno-0-5" name="__codelineno-0-5"></a><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">LENGTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">a</span><span class="p">,</span>
</span><span id="__span-0-6"><a id="__codelineno-0-6" name="__codelineno-0-6"></a><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">rs1</span><span class="p">,</span><span class="w"> </span><span class="n">rs2</span><span class="p">,</span>
</span><span id="__span-0-7"><a id="__codelineno-0-7" name="__codelineno-0-7"></a><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">LENGTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">s</span>
</span><span id="__span-0-8"><a id="__codelineno-0-8" name="__codelineno-0-8"></a><span class="p">);</span>
</span></code></pre></div></td></tr></table></div>
<h3 id="25-verilog">2.5 Verilog 语句<a class="headerlink" href="#25-verilog" title="Permanent link">&para;</a></h3>
<h4 id="251-assign">2.5.1 连续赋值 <code>assign</code><a class="headerlink" href="#251-assign" title="Permanent link">&para;</a></h4>
<h4 id="252-alwaysinitial">2.5.2 过程赋值 <code>always</code>/<code>initial</code><a class="headerlink" href="#252-alwaysinitial" title="Permanent link">&para;</a></h4>
<p>除了直接使用信号作为敏感变量，Verilog 还支持通过使用 <code>posedge</code> 和 <code>negedge</code> 关键字将电平变化作为敏感变量。其中 <code>posedge</code> 对应上升沿，<code>negedge</code> 对应下降沿。我们将电平从低电平变成高电平的时刻称为<strong>上升沿</strong>，从高电平变为低电平的时刻称为<strong>下降沿</strong>.</p>
<div class="language-Verilog highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-1-1">1</a></span>
<span class="normal"><a href="#__codelineno-1-2">2</a></span>
<span class="normal"><a href="#__codelineno-1-3">3</a></span>
<span class="normal"><a href="#__codelineno-1-4">4</a></span></pre></div></td><td class="code"><div><pre><span></span><code><span id="__span-1-1"><a id="__codelineno-1-1" name="__codelineno-1-1"></a><span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="c1">// 上升沿触发</span>
</span><span id="__span-1-2"><a id="__codelineno-1-2" name="__codelineno-1-2"></a><span class="k">always</span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="c1">// 下降沿触发</span>
</span><span id="__span-1-3"><a id="__codelineno-1-3" name="__codelineno-1-3"></a><span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">rstn</span><span class="p">)</span><span class="w"> </span><span class="c1">// 上升沿触发和下降沿复位</span>
</span><span id="__span-1-4"><a id="__codelineno-1-4" name="__codelineno-1-4"></a><span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">rstn</span><span class="p">)</span><span class="w"> </span><span class="c1">// 上升沿触发和上升沿复位</span>
</span></code></pre></div></td></tr></table></div>
<p>实际上 <code>reg</code> 的触发边沿和复位电平是由寄存器本身的电气特性决定的，比如 FPGA 的触发器一般是上升沿触发和高电平复位。但是我们可以通过给 <code>clk</code> 和 <code>rstn</code> 经过非门在连接到 <code>reg</code> 的方式实现所谓的下降沿触发和低电平复位（将非门和 <code>reg</code> 看成一个整体的话）。</p>
<p>这个地方幺蛾子比较多，下边是几个常见的问题：</p>
<div class="tabbed-set tabbed-alternate" data-tabs="1:4"><input checked="checked" id="__tabbed_1_1" name="__tabbed_1" type="radio" /><input id="__tabbed_1_2" name="__tabbed_1" type="radio" /><input id="__tabbed_1_3" name="__tabbed_1" type="radio" /><input id="__tabbed_1_4" name="__tabbed_1" type="radio" /><div class="tabbed-labels"><label for="__tabbed_1_1">多时钟触发</label><label for="__tabbed_1_2">多边沿触发</label><label for="__tabbed_1_3">多 <code>always</code> 块触发</label><label for="__tabbed_1_4">异步触发</label></div>
<div class="tabbed-content">
<div class="tabbed-block">
<p>核心原因：触发器只有一个时钟输入端口，综合的时候实际上并不能做到多时钟触发。
<div class="language-Verilog highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-2-1">1</a></span></pre></div></td><td class="code"><div><pre><span></span><code><span id="__span-2-1"><a id="__codelineno-2-1" name="__codelineno-2-1"></a><span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk1</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">clk2</span><span class="p">)</span><span class="w"> </span><span class="c1">// 上升沿触发</span>
</span></code></pre></div></td></tr></table></div></p>
<p>从语义上看这个 <code>always</code> 块既在 <code>clk1</code> 上升沿触发，又在 <code>clk2</code> 上升沿触发。当我们仿真的时候，可以实现这个逻辑功能，但是因为触发器只有一个时钟输入端口，所以综合的时候实际上并不能做到 <code>clk1</code>、<code>clk2</code> 同时作为时钟触发。</p>
</div>
<div class="tabbed-block">
<p>核心原因：不存在这样的触发器。
<div class="language-Verilog highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-3-1">1</a></span>
<span class="normal"><a href="#__codelineno-3-2">2</a></span></pre></div></td><td class="code"><div><pre><span></span><code><span id="__span-3-1"><a id="__codelineno-3-1" name="__codelineno-3-1"></a><span class="k">always</span><span class="p">@(</span><span class="n">clock</span><span class="p">)</span><span class="w">          </span><span class="c1">// 上升沿也触发、下降沿也触发，即时钟电平翻转就触发</span>
</span><span id="__span-3-2"><a id="__codelineno-3-2" name="__codelineno-3-2"></a><span class="k">always</span><span class="p">@(</span><span class="n">a</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="n">c</span><span class="p">)</span><span class="w">    </span><span class="c1">// a、b、c 电平反转就触发</span>
</span></code></pre></div></td></tr></table></div>
从语义上看只要 <code>clock</code>、<code>a</code>、<code>b</code>、<code>c</code> 数据变化就会引起 <code>always</code> 块触发。仿真可以接受这样的逻辑设计，但是因为不存在即上升沿触发又下降沿触发，所以实际上并不能综合得到这样的时序电路。</p>
<p><div class="language-Verilog highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-4-1">1</a></span>
<span class="normal"><a href="#__codelineno-4-2">2</a></span>
<span class="normal"><a href="#__codelineno-4-3">3</a></span>
<span class="normal"><a href="#__codelineno-4-4">4</a></span>
<span class="normal"><a href="#__codelineno-4-5">5</a></span></pre></div></td><td class="code"><div><pre><span></span><code><span id="__span-4-1"><a id="__codelineno-4-1" name="__codelineno-4-1"></a><span class="kt">reg</span><span class="w"> </span><span class="n">d</span><span class="p">;</span>
</span><span id="__span-4-2"><a id="__codelineno-4-2" name="__codelineno-4-2"></a><span class="k">always</span><span class="p">@(</span><span class="n">a</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="n">c</span><span class="p">)</span><span class="k">begin</span>
</span><span id="__span-4-3"><a id="__codelineno-4-3" name="__codelineno-4-3"></a><span class="w">    </span><span class="k">if</span><span class="p">(</span><span class="n">a</span><span class="p">)</span><span class="w"> </span><span class="n">d</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">c</span><span class="p">;</span>
</span><span id="__span-4-4"><a id="__codelineno-4-4" name="__codelineno-4-4"></a><span class="w">    </span><span class="k">else</span><span class="w"> </span><span class="n">d</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
</span><span id="__span-4-5"><a id="__codelineno-4-5" name="__codelineno-4-5"></a><span class="k">end</span>
</span></code></pre></div></td></tr></table></div>
虽然不能得到时序电路，但是可以综合得到组合电路。<code>d</code> 的结果依赖于 <code>a</code>、<code>b</code>、<code>c</code>，一但 <code>a</code>、<code>b</code>、<code>c</code> 的输入发生了变化，则 <code>d</code> 随着变化，这是符合组合电路的逻辑语义的。最后会得到 <code>b</code>、<code>c</code> 作为数据，<code>a</code> 作为选择子的二选一多路选择器。既然所有的信号只依赖于 <code>a</code>、<code>b</code>、<code>c</code>，所以简化成只要有信号的改变就触发 <code>always</code> 块。这就是我们的组合电路。</p>
<div class="language-verilog highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-5-1">1</a></span>
<span class="normal"><a href="#__codelineno-5-2">2</a></span>
<span class="normal"><a href="#__codelineno-5-3">3</a></span>
<span class="normal"><a href="#__codelineno-5-4">4</a></span>
<span class="normal"><a href="#__codelineno-5-5">5</a></span></pre></div></td><td class="code"><div><pre><span></span><code><span id="__span-5-1"><a id="__codelineno-5-1" name="__codelineno-5-1"></a><span class="kt">reg</span><span class="w"> </span><span class="n">d</span><span class="p">;</span>
</span><span id="__span-5-2"><a id="__codelineno-5-2" name="__codelineno-5-2"></a><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="o">*</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-5-3"><a id="__codelineno-5-3" name="__codelineno-5-3"></a><span class="w">    </span><span class="k">if</span><span class="p">(</span><span class="n">a</span><span class="p">)</span><span class="w"> </span><span class="n">d</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">c</span><span class="p">;</span>
</span><span id="__span-5-4"><a id="__codelineno-5-4" name="__codelineno-5-4"></a><span class="w">    </span><span class="k">else</span><span class="w"> </span><span class="n">d</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
</span><span id="__span-5-5"><a id="__codelineno-5-5" name="__codelineno-5-5"></a><span class="k">end</span>
</span></code></pre></div></td></tr></table></div>
</div>
<div class="tabbed-block">
<p>核心原因：一个触发器不能被两个时钟沿触发。
<div class="language-Verilog highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-6-1">1</a></span>
<span class="normal"><a href="#__codelineno-6-2">2</a></span>
<span class="normal"><a href="#__codelineno-6-3">3</a></span>
<span class="normal"><a href="#__codelineno-6-4">4</a></span>
<span class="normal"><a href="#__codelineno-6-5">5</a></span>
<span class="normal"><a href="#__codelineno-6-6">6</a></span></pre></div></td><td class="code"><div><pre><span></span><code><span id="__span-6-1"><a id="__codelineno-6-1" name="__codelineno-6-1"></a><span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="k">begin</span>
</span><span id="__span-6-2"><a id="__codelineno-6-2" name="__codelineno-6-2"></a><span class="w">    </span><span class="n">d</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
</span><span id="__span-6-3"><a id="__codelineno-6-3" name="__codelineno-6-3"></a><span class="k">end</span>
</span><span id="__span-6-4"><a id="__codelineno-6-4" name="__codelineno-6-4"></a><span class="k">always</span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="k">begin</span>
</span><span id="__span-6-5"><a id="__codelineno-6-5" name="__codelineno-6-5"></a><span class="w">    </span><span class="n">d</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
</span><span id="__span-6-6"><a id="__codelineno-6-6" name="__codelineno-6-6"></a><span class="k">end</span>
</span></code></pre></div></td></tr></table></div>
上升沿的时候 <code>d</code> 载入 <code>a</code> 的值，下降沿的时候 <code>d</code> 载入 <code>b</code> 的值。仿真允许 <code>reg</code> 在不同的 <code>always</code> 块被不同的时钟沿触发，但是在综合的时候一个 <code>reg</code> 不能被两个时钟沿触发。</p>
<p><div class="language-Verilog highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-7-1">1</a></span>
<span class="normal"><a href="#__codelineno-7-2">2</a></span>
<span class="normal"><a href="#__codelineno-7-3">3</a></span>
<span class="normal"><a href="#__codelineno-7-4">4</a></span>
<span class="normal"><a href="#__codelineno-7-5">5</a></span>
<span class="normal"><a href="#__codelineno-7-6">6</a></span></pre></div></td><td class="code"><div><pre><span></span><code><span id="__span-7-1"><a id="__codelineno-7-1" name="__codelineno-7-1"></a><span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="k">begin</span>
</span><span id="__span-7-2"><a id="__codelineno-7-2" name="__codelineno-7-2"></a><span class="w">    </span><span class="k">if</span><span class="p">(</span><span class="n">c</span><span class="p">)</span><span class="w"> </span><span class="n">d</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
</span><span id="__span-7-3"><a id="__codelineno-7-3" name="__codelineno-7-3"></a><span class="k">end</span>
</span><span id="__span-7-4"><a id="__codelineno-7-4" name="__codelineno-7-4"></a><span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="k">begin</span>
</span><span id="__span-7-5"><a id="__codelineno-7-5" name="__codelineno-7-5"></a><span class="w">    </span><span class="k">if</span><span class="p">(</span><span class="o">~</span><span class="n">c</span><span class="p">)</span><span class="w"> </span><span class="n">d</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
</span><span id="__span-7-6"><a id="__codelineno-7-6" name="__codelineno-7-6"></a><span class="k">end</span>
</span></code></pre></div></td></tr></table></div>
这个逻辑是连仿真也无法通过的，因为在同一时间 <code>d</code> 被两个过程同时仲裁，即使我们知道这两个过程并不冲突，但是也不可以被编译通过。类似于 <code>wire</code> 不能被两个输出同时输入，<code>reg</code> 也不能在两个 <code>always</code> 块内被赋值，这都会引起 multi-driven 错误。</p>
</div>
<div class="tabbed-block">
<p>核心问题：<strong>数据竞争</strong>，不同路径的电平传播速度有快慢，电平在传播期间电路本身就处在不稳定状态，很多中间态在逻辑粉丝上无法覆盖。</p>
<div class="language-Verilog highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-8-1">1</a></span>
<span class="normal"><a href="#__codelineno-8-2">2</a></span>
<span class="normal"><a href="#__codelineno-8-3">3</a></span>
<span class="normal"><a href="#__codelineno-8-4">4</a></span>
<span class="normal"><a href="#__codelineno-8-5">5</a></span>
<span class="normal"><a href="#__codelineno-8-6">6</a></span>
<span class="normal"><a href="#__codelineno-8-7">7</a></span>
<span class="normal"><a href="#__codelineno-8-8">8</a></span>
<span class="normal"><a href="#__codelineno-8-9">9</a></span></pre></div></td><td class="code"><div><pre><span></span><code><span id="__span-8-1"><a id="__codelineno-8-1" name="__codelineno-8-1"></a><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">d</span><span class="p">;</span>
</span><span id="__span-8-2"><a id="__codelineno-8-2" name="__codelineno-8-2"></a><span class="kt">wire</span><span class="w"> </span><span class="n">problem</span><span class="p">;</span>
</span><span id="__span-8-3"><a id="__codelineno-8-3" name="__codelineno-8-3"></a><span class="kt">reg</span><span class="w"> </span><span class="n">cond1</span><span class="p">;</span>
</span><span id="__span-8-4"><a id="__codelineno-8-4" name="__codelineno-8-4"></a><span class="kt">reg</span><span class="w"> </span><span class="n">cond2</span><span class="p">;</span>
</span><span id="__span-8-5"><a id="__codelineno-8-5" name="__codelineno-8-5"></a><span class="k">assign</span><span class="w"> </span><span class="n">problem</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">cond1</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">cond2</span><span class="p">;</span>
</span><span id="__span-8-6"><a id="__codelineno-8-6" name="__codelineno-8-6"></a>
</span><span id="__span-8-7"><a id="__codelineno-8-7" name="__codelineno-8-7"></a><span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">problem</span><span class="p">)</span><span class="k">begin</span>
</span><span id="__span-8-8"><a id="__codelineno-8-8" name="__codelineno-8-8"></a><span class="w">    </span><span class="n">d</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">d</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b1</span><span class="p">;</span>
</span><span id="__span-8-9"><a id="__codelineno-8-9" name="__codelineno-8-9"></a><span class="k">end</span>
</span></code></pre></div></td></tr></table></div>
<p>当 cond1 和 cond2 同时为 1，problem 变为 1 的时候触发 always 块。这在仿真的时候不容易发现问题，但是请考虑下面这个情形：</p>
<p><div class="language-Verilog highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-9-1">1</a></span>
<span class="normal"><a href="#__codelineno-9-2">2</a></span>
<span class="normal"><a href="#__codelineno-9-3">3</a></span>
<span class="normal"><a href="#__codelineno-9-4">4</a></span>
<span class="normal"><a href="#__codelineno-9-5">5</a></span></pre></div></td><td class="code"><div><pre><span></span><code><span id="__span-9-1"><a id="__codelineno-9-1" name="__codelineno-9-1"></a><span class="k">initial</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-9-2"><a id="__codelineno-9-2" name="__codelineno-9-2"></a><span class="w">    </span><span class="n">cond1</span><span class="o">=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span><span class="n">cond2</span><span class="o">=</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
</span><span id="__span-9-3"><a id="__codelineno-9-3" name="__codelineno-9-3"></a><span class="w">    </span><span class="p">#</span><span class="mh">5</span><span class="p">;</span>
</span><span id="__span-9-4"><a id="__codelineno-9-4" name="__codelineno-9-4"></a><span class="w">    </span><span class="n">cond1</span><span class="o">=</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span><span class="n">cond2</span><span class="o">=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
</span><span id="__span-9-5"><a id="__codelineno-9-5" name="__codelineno-9-5"></a><span class="k">end</span>
</span></code></pre></div></td></tr></table></div>
在仿真的时候会看到 <code>problem</code> 永远等于 <code>0</code>，<code>always</code> 块不会触发。但是真实的电路综合之后会因为时延造成问题。当 <code>cond1</code> 从 <code>0</code> 变为 <code>1</code> 的时候高电平需要一段时间在可以到的 <code>problem = cond1 &amp; cond2</code> 的与门；<code>cond2</code> 从 <code>1</code> 变为 <code>0</code>，低电平也需要一段时间到达与门。如果 <code>cond1</code> 的高电平在 <code>cond2</code> 的低电平之前先到达，则会短暂的出现与门的输入都是高电平，最后 <code>problem</code> 短暂出现高电平，进而 <code>always</code> 块被触发，寄存器被复制。</p>
<p>解决方法也很简单，转换为同步电路就好了，即在 <code>always</code> 块中使用 <code>posedge clk</code> 作为触发边沿。剩下的使用 <code>if</code> 语句来判断是否触发。</p>
</div>
</div>
</div>
<h4 id="253">2.5.3 阻塞赋值与非阻塞赋值<a class="headerlink" href="#253" title="Permanent link">&para;</a></h4>
<ul>
<li>阻塞赋值</li>
</ul>
<p>阻塞赋值是<strong>顺序执行</strong>的，即下一条语句执行前，当前语句一定会执行完毕。这与 C 语言的赋值思想是一致的。阻塞赋值语句使用等号 <code>=</code> 作为赋值符。</p>
<ul>
<li>非阻塞赋值</li>
</ul>
<p>非阻塞赋值属于<strong>并行执行</strong>语句，即下一条语句的执行和当前语句的执行是同时进行的，它不会阻塞位于同一个语句块中后面语句的执行，并且相互之间没有依赖关系。非阻塞赋值语句使用小于等于号 <code>&lt;=</code> 作为赋值符。</p>
<h4 id="254-generate">2.5.4 <code>generate</code> 语句<a class="headerlink" href="#254-generate" title="Permanent link">&para;</a></h4>
<p>为了提升代码变量的局部性（毕竟对于常用的迭代参数，最好是每一个 <code>generate</code> 块对应一个 <code>genvar</code> 变量），所以我们常用下面的语法：</p>
<div class="language-verilog highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-10-1">1</a></span>
<span class="normal"><a href="#__codelineno-10-2">2</a></span>
<span class="normal"><a href="#__codelineno-10-3">3</a></span>
<span class="normal"><a href="#__codelineno-10-4">4</a></span>
<span class="normal"><a href="#__codelineno-10-5">5</a></span>
<span class="normal"><a href="#__codelineno-10-6">6</a></span></pre></div></td><td class="code"><div><pre><span></span><code><span id="__span-10-1"><a id="__codelineno-10-1" name="__codelineno-10-1"></a><span class="k">generate</span>
</span><span id="__span-10-2"><a id="__codelineno-10-2" name="__codelineno-10-2"></a><span class="w">    </span><span class="k">genvar</span><span class="w"> </span><span class="n">i</span><span class="p">;</span>
</span><span id="__span-10-3"><a id="__codelineno-10-3" name="__codelineno-10-3"></a><span class="w">    </span><span class="k">for</span><span class="p">(</span><span class="n">i</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="o">&lt;</span><span class="n">iteration_times</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="o">=</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span><span class="k">begin</span>
</span><span id="__span-10-4"><a id="__codelineno-10-4" name="__codelineno-10-4"></a><span class="w">        </span><span class="c1">// do something</span>
</span><span id="__span-10-5"><a id="__codelineno-10-5" name="__codelineno-10-5"></a><span class="w">    </span><span class="k">end</span>
</span><span id="__span-10-6"><a id="__codelineno-10-6" name="__codelineno-10-6"></a><span class="k">endgenerate</span>
</span></code></pre></div></td></tr></table></div>
<p>在使用 <code>generate</code> 语句之后，Verilog 会在对应的模块内生成一个专用的命名空间 <code>genblk</code>，参数式编程下，相同的模块会对应不同的名字，比如 <code>genblk[i]:module_name</code>，这就不需要担心命名冲突的问题。</p>
<h3 id="26-verilog">2.6 元件的 Verilog 实现<a class="headerlink" href="#26-verilog" title="Permanent link">&para;</a></h3>
<h4 id="26x">2.6.x 触发器<a class="headerlink" href="#26x" title="Permanent link">&para;</a></h4>
<p>最简单的触发器塞了两个寄存器和一根输入的线，在时钟上升沿的时候，将输入的值非阻塞地赋给第一个寄存器，在时钟下降沿的时候，将第一个寄存器的值非阻塞地赋给第二个寄存器。</p>
<div class="language-verilog highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-11-1">1</a></span>
<span class="normal"><a href="#__codelineno-11-2">2</a></span>
<span class="normal"><a href="#__codelineno-11-3">3</a></span>
<span class="normal"><a href="#__codelineno-11-4">4</a></span>
<span class="normal"><a href="#__codelineno-11-5">5</a></span>
<span class="normal"><a href="#__codelineno-11-6">6</a></span>
<span class="normal"><a href="#__codelineno-11-7">7</a></span>
<span class="normal"><a href="#__codelineno-11-8">8</a></span>
<span class="normal"><a href="#__codelineno-11-9">9</a></span></pre></div></td><td class="code"><div><pre><span></span><code><span id="__span-11-1"><a id="__codelineno-11-1" name="__codelineno-11-1"></a><span class="kt">wire</span><span class="w"> </span><span class="n">data</span><span class="p">;</span>
</span><span id="__span-11-2"><a id="__codelineno-11-2" name="__codelineno-11-2"></a><span class="kt">reg</span><span class="w"> </span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
</span><span id="__span-11-3"><a id="__codelineno-11-3" name="__codelineno-11-3"></a><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-11-4"><a id="__codelineno-11-4" name="__codelineno-11-4"></a><span class="w">    </span><span class="n">a</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">data</span><span class="p">;</span>
</span><span id="__span-11-5"><a id="__codelineno-11-5" name="__codelineno-11-5"></a><span class="k">end</span>
</span><span id="__span-11-6"><a id="__codelineno-11-6" name="__codelineno-11-6"></a>
</span><span id="__span-11-7"><a id="__codelineno-11-7" name="__codelineno-11-7"></a><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-11-8"><a id="__codelineno-11-8" name="__codelineno-11-8"></a><span class="w">    </span><span class="n">b</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
</span><span id="__span-11-9"><a id="__codelineno-11-9" name="__codelineno-11-9"></a><span class="k">end</span>
</span></code></pre></div></td></tr></table></div>
<h4 id="26x1">2.6.x+1 使能寄存器<a class="headerlink" href="#26x1" title="Permanent link">&para;</a></h4>
<p>某些寄存器会有一个额外的<strong>使能引脚</strong>EN，只有当 <code>EN=1</code> 的时候，寄存器才会载入输入信号，相应的 Verilog 语法如下：</p>
<div class="language-verilog highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-12-1">1</a></span>
<span class="normal"><a href="#__codelineno-12-2">2</a></span>
<span class="normal"><a href="#__codelineno-12-3">3</a></span>
<span class="normal"><a href="#__codelineno-12-4">4</a></span>
<span class="normal"><a href="#__codelineno-12-5">5</a></span>
<span class="normal"><a href="#__codelineno-12-6">6</a></span></pre></div></td><td class="code"><div><pre><span></span><code><span id="__span-12-1"><a id="__codelineno-12-1" name="__codelineno-12-1"></a><span class="kt">reg</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
</span><span id="__span-12-2"><a id="__codelineno-12-2" name="__codelineno-12-2"></a><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-12-3"><a id="__codelineno-12-3" name="__codelineno-12-3"></a><span class="w">    </span><span class="k">if</span><span class="p">(</span><span class="n">EN</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-12-4"><a id="__codelineno-12-4" name="__codelineno-12-4"></a><span class="w">        </span><span class="n">a</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">data</span><span class="p">;</span>
</span><span id="__span-12-5"><a id="__codelineno-12-5" name="__codelineno-12-5"></a><span class="w">    </span><span class="k">end</span>
</span><span id="__span-12-6"><a id="__codelineno-12-6" name="__codelineno-12-6"></a><span class="k">end</span>
</span></code></pre></div></td></tr></table></div>
<div class="admonition info">
<p class="admonition-title">Info</p>
<p>我们之前将 <code>always@(*)</code> 的时候，<code>if</code> 是需要搭配 <code>else</code> 使用的，不然会导致环路错误，但是这里不需要，因为 <code>always@(*)</code> 综合得到的电路是用 <code>wire</code> 搭建的，它只是借用了 <code>reg</code> 的 <code>always</code> 块语法而已。但是 <code>always@(posedge clk)</code> 得到的电路使用真实的寄存器搭建的，是不会形成环路问题的。</p>
</div>
<h4 id="26x2">2.6.x+2 寄存器的初始化<a class="headerlink" href="#26x2" title="Permanent link">&para;</a></h4>
<div class="tabbed-set tabbed-alternate" data-tabs="2:3"><input checked="checked" id="__tabbed_2_1" name="__tabbed_2" type="radio" /><input id="__tabbed_2_2" name="__tabbed_2" type="radio" /><input id="__tabbed_2_3" name="__tabbed_2" type="radio" /><div class="tabbed-labels"><label for="__tabbed_2_1">异步初始化</label><label for="__tabbed_2_2">同步初始化</label><label for="__tabbed_2_3">FPGA 初始化</label></div>
<div class="tabbed-content">
<div class="tabbed-block">
<div class="language-verilog highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-13-1"> 1</a></span>
<span class="normal"><a href="#__codelineno-13-2"> 2</a></span>
<span class="normal"><a href="#__codelineno-13-3"> 3</a></span>
<span class="normal"><a href="#__codelineno-13-4"> 4</a></span>
<span class="normal"><a href="#__codelineno-13-5"> 5</a></span>
<span class="normal"><a href="#__codelineno-13-6"> 6</a></span>
<span class="normal"><a href="#__codelineno-13-7"> 7</a></span>
<span class="normal"><a href="#__codelineno-13-8"> 8</a></span>
<span class="normal"><a href="#__codelineno-13-9"> 9</a></span>
<span class="normal"><a href="#__codelineno-13-10">10</a></span>
<span class="normal"><a href="#__codelineno-13-11">11</a></span>
<span class="normal"><a href="#__codelineno-13-12">12</a></span>
<span class="normal"><a href="#__codelineno-13-13">13</a></span>
<span class="normal"><a href="#__codelineno-13-14">14</a></span>
<span class="normal"><a href="#__codelineno-13-15">15</a></span>
<span class="normal"><a href="#__codelineno-13-16">16</a></span>
<span class="normal"><a href="#__codelineno-13-17">17</a></span></pre></div></td><td class="code"><div><pre><span></span><code><span id="__span-13-1"><a id="__codelineno-13-1" name="__codelineno-13-1"></a><span class="kt">reg</span><span class="w"> </span><span class="n">a</span><span class="p">;</span><span class="w">  </span><span class="c1">//高电平异步复位寄存器</span>
</span><span id="__span-13-2"><a id="__codelineno-13-2" name="__codelineno-13-2"></a><span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">rst</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-13-3"><a id="__codelineno-13-3" name="__codelineno-13-3"></a><span class="w">    </span><span class="k">if</span><span class="p">(</span><span class="n">rst</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-13-4"><a id="__codelineno-13-4" name="__codelineno-13-4"></a><span class="w">        </span><span class="n">a</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">INTIAL_VALUE</span><span class="p">;</span>
</span><span id="__span-13-5"><a id="__codelineno-13-5" name="__codelineno-13-5"></a><span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="p">(</span><span class="n">wen</span><span class="p">)</span><span class="k">begin</span>
</span><span id="__span-13-6"><a id="__codelineno-13-6" name="__codelineno-13-6"></a><span class="w">        </span><span class="n">a</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">data</span><span class="p">;</span>
</span><span id="__span-13-7"><a id="__codelineno-13-7" name="__codelineno-13-7"></a><span class="w">    </span><span class="k">end</span>
</span><span id="__span-13-8"><a id="__codelineno-13-8" name="__codelineno-13-8"></a><span class="k">end</span>
</span><span id="__span-13-9"><a id="__codelineno-13-9" name="__codelineno-13-9"></a>
</span><span id="__span-13-10"><a id="__codelineno-13-10" name="__codelineno-13-10"></a><span class="kt">reg</span><span class="w"> </span><span class="n">b</span><span class="p">;</span><span class="w"> </span><span class="c1">//低电平异步复位寄存器</span>
</span><span id="__span-13-11"><a id="__codelineno-13-11" name="__codelineno-13-11"></a><span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">rstn</span><span class="p">)</span><span class="k">begin</span>
</span><span id="__span-13-12"><a id="__codelineno-13-12" name="__codelineno-13-12"></a><span class="w">    </span><span class="k">if</span><span class="p">(</span><span class="o">~</span><span class="n">rstn</span><span class="p">)</span><span class="k">begin</span>
</span><span id="__span-13-13"><a id="__codelineno-13-13" name="__codelineno-13-13"></a><span class="w">        </span><span class="n">b</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">INTIAL_VALUE</span><span class="p">;</span>
</span><span id="__span-13-14"><a id="__codelineno-13-14" name="__codelineno-13-14"></a><span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="p">(</span><span class="n">wen</span><span class="p">)</span><span class="k">begin</span>
</span><span id="__span-13-15"><a id="__codelineno-13-15" name="__codelineno-13-15"></a><span class="w">        </span><span class="n">b</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">data</span><span class="p">;</span>
</span><span id="__span-13-16"><a id="__codelineno-13-16" name="__codelineno-13-16"></a><span class="w">    </span><span class="k">end</span>
</span><span id="__span-13-17"><a id="__codelineno-13-17" name="__codelineno-13-17"></a><span class="k">end</span>
</span></code></pre></div></td></tr></table></div>
<p>这段代码对应的寄存器是异步复位寄存器，这类寄存器除了有时钟输入 <code>clk</code>、使能输入 <code>CE</code>、数据输入 <code>data</code> 之外，还会有一个额外的输入引脚 <code>rst/rstn</code>。这个引脚如果输入 <code>0</code> 则寄存器会被复位，则该寄存器是低电平异步复位，复位引脚标注为 <code>rstn</code>；这个引脚如果输入 <code>1</code> 则寄存器会被复位，则该寄存器是高电平异步复位，复位引脚标注为 <code>rst</code>。</p>
<p>由于复位操作不需要等待时钟信号为上升沿，只要有复位信号就可以立即复位，所以复位操作是异步的。</p>
</div>
<div class="tabbed-block">
<div class="language-verilog highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-14-1"> 1</a></span>
<span class="normal"><a href="#__codelineno-14-2"> 2</a></span>
<span class="normal"><a href="#__codelineno-14-3"> 3</a></span>
<span class="normal"><a href="#__codelineno-14-4"> 4</a></span>
<span class="normal"><a href="#__codelineno-14-5"> 5</a></span>
<span class="normal"><a href="#__codelineno-14-6"> 6</a></span>
<span class="normal"><a href="#__codelineno-14-7"> 7</a></span>
<span class="normal"><a href="#__codelineno-14-8"> 8</a></span>
<span class="normal"><a href="#__codelineno-14-9"> 9</a></span>
<span class="normal"><a href="#__codelineno-14-10">10</a></span>
<span class="normal"><a href="#__codelineno-14-11">11</a></span>
<span class="normal"><a href="#__codelineno-14-12">12</a></span>
<span class="normal"><a href="#__codelineno-14-13">13</a></span>
<span class="normal"><a href="#__codelineno-14-14">14</a></span>
<span class="normal"><a href="#__codelineno-14-15">15</a></span>
<span class="normal"><a href="#__codelineno-14-16">16</a></span>
<span class="normal"><a href="#__codelineno-14-17">17</a></span></pre></div></td><td class="code"><div><pre><span></span><code><span id="__span-14-1"><a id="__codelineno-14-1" name="__codelineno-14-1"></a><span class="kt">reg</span><span class="w"> </span><span class="n">a</span><span class="p">;</span><span class="c1">//高电平同步复位寄存器</span>
</span><span id="__span-14-2"><a id="__codelineno-14-2" name="__codelineno-14-2"></a><span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="k">begin</span>
</span><span id="__span-14-3"><a id="__codelineno-14-3" name="__codelineno-14-3"></a><span class="w">    </span><span class="k">if</span><span class="p">(</span><span class="n">rst</span><span class="p">)</span><span class="k">begin</span>
</span><span id="__span-14-4"><a id="__codelineno-14-4" name="__codelineno-14-4"></a><span class="w">        </span><span class="n">a</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">INTIAL_VALUE</span><span class="p">;</span>
</span><span id="__span-14-5"><a id="__codelineno-14-5" name="__codelineno-14-5"></a><span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="p">(</span><span class="n">wen</span><span class="p">)</span><span class="k">begin</span>
</span><span id="__span-14-6"><a id="__codelineno-14-6" name="__codelineno-14-6"></a><span class="w">        </span><span class="n">a</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">data</span><span class="p">;</span>
</span><span id="__span-14-7"><a id="__codelineno-14-7" name="__codelineno-14-7"></a><span class="w">    </span><span class="k">end</span>
</span><span id="__span-14-8"><a id="__codelineno-14-8" name="__codelineno-14-8"></a><span class="k">end</span>
</span><span id="__span-14-9"><a id="__codelineno-14-9" name="__codelineno-14-9"></a>
</span><span id="__span-14-10"><a id="__codelineno-14-10" name="__codelineno-14-10"></a><span class="kt">reg</span><span class="w"> </span><span class="n">a</span><span class="p">;</span><span class="c1">//低电平同步复位寄存器</span>
</span><span id="__span-14-11"><a id="__codelineno-14-11" name="__codelineno-14-11"></a><span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="k">begin</span>
</span><span id="__span-14-12"><a id="__codelineno-14-12" name="__codelineno-14-12"></a><span class="w">    </span><span class="k">if</span><span class="p">(</span><span class="o">~</span><span class="n">rstn</span><span class="p">)</span><span class="k">begin</span>
</span><span id="__span-14-13"><a id="__codelineno-14-13" name="__codelineno-14-13"></a><span class="w">        </span><span class="n">a</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">INTIAL_VALUE</span><span class="p">;</span>
</span><span id="__span-14-14"><a id="__codelineno-14-14" name="__codelineno-14-14"></a><span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="p">(</span><span class="n">wen</span><span class="p">)</span><span class="k">begin</span>
</span><span id="__span-14-15"><a id="__codelineno-14-15" name="__codelineno-14-15"></a><span class="w">        </span><span class="n">a</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">data</span><span class="p">;</span>
</span><span id="__span-14-16"><a id="__codelineno-14-16" name="__codelineno-14-16"></a><span class="w">    </span><span class="k">end</span>
</span><span id="__span-14-17"><a id="__codelineno-14-17" name="__codelineno-14-17"></a><span class="k">end</span>
</span></code></pre></div></td></tr></table></div>
<p>这段对应的是同步复位寄存器，对于高电平同步复位寄存器来说，没有显式的异步复位引脚，只有时钟信号 <code>clk</code>，复位信号 <code>rst</code> 会在时钟上升沿的时候生效，所以复位操作是同步的。</p>
<p>同步复位寄存器更像是一个带有多路选择器的使能寄存器，还是对于高电平同步复位寄存器来说，使能信号 <code>CE</code> 接的是 <code>rst | wen</code>，这样只有在复位信号 <code>rst</code> 为 <code>1</code> 或者写使能信号 <code>wen</code> 为 <code>1</code> 的时候，寄存器才会被写入。复位信号 <code>rst</code> 作为选择子对写入值进行选择，当 <code>rst</code> 为 <code>1</code> 的时候，选择初始值 <code>INTIAL_VALUE</code>，当 <code>rst</code> 为 <code>0</code> 的时候，选择输入数据 <code>data</code>。</p>
</div>
<div class="tabbed-block">
<p>FPGA 的复位信号 <code>rstn</code> 由 FPGA 芯片的 C12 引脚引入。当 vivado 将 bitstream 下载到 FPGA 板之后，<code>rstn</code> 信号会先保持一段时间的 <code>0</code>，使得所有的寄存器可以被充分初始化，然后 <code>rstn</code>信号变为 <code>1</code> 且一直保持不变，这样所有的寄存器就从初始化阶段进入工作阶段，开始载入数据。</p>
<p>FPGA 进入工作阶段后，我们也可以按开发板的 reset 按钮，让 <code>rstn</code> 再次输入 <code>0</code>，重新复位所有寄存器的值。</p>
<div class="language-Verilog highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-15-1">1</a></span></pre></div></td><td class="code"><div><pre><span></span><code><span id="__span-15-1"><a id="__codelineno-15-1" name="__codelineno-15-1"></a><span class="n">set_property</span><span class="w"> </span><span class="o">-</span><span class="n">dict</span><span class="w"> </span><span class="p">{</span><span class="n">PACKAGE_PIN</span><span class="w"> </span><span class="n">C12</span><span class="w"> </span><span class="n">IOSTANDARD</span><span class="w"> </span><span class="n">LVCMOS33</span><span class="p">}</span><span class="w"> </span><span class="p">[</span><span class="n">get_ports</span><span class="w"> </span><span class="n">rstn</span><span class="p">]</span>
</span></code></pre></div></td></tr></table></div>
<p>因为 FPGA 板的 <code>rstn</code> 在初始化阶段是低电平，所以该信号只能直接用于复位低电平复位寄存器。对于高电平复位的寄存器可以将 <code>rstn</code> 取反，然后用 <code>rst</code> 作为复位信号。
<div class="language-Verilog highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-16-1">1</a></span>
<span class="normal"><a href="#__codelineno-16-2">2</a></span></pre></div></td><td class="code"><div><pre><span></span><code><span id="__span-16-1"><a id="__codelineno-16-1" name="__codelineno-16-1"></a><span class="kt">wire</span><span class="w"> </span><span class="n">rst</span><span class="p">;</span>
</span><span id="__span-16-2"><a id="__codelineno-16-2" name="__codelineno-16-2"></a><span class="k">assign</span><span class="w"> </span><span class="n">rst</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">~</span><span class="n">rstn</span><span class="p">;</span>
</span></code></pre></div></td></tr></table></div></p>
</div>
</div>
</div>
<h2 id="chapter-3-systemverilog">Chapter 3 SystemVerilog 高级语法<a class="headerlink" href="#chapter-3-systemverilog" title="Permanent link">&para;</a></h2>
<h3 id="31-logic-bit">3.1 <code>logic</code> 与 <code>bit</code><a class="headerlink" href="#31-logic-bit" title="Permanent link">&para;</a></h3>
<p>除了熟悉的 0 与 1 之外，还拥有<strong>未知值/Unknown</strong> (x) 与<strong>高阻态/High-impedance</strong> (Z) 的值的类型叫做 <strong>4 状态类型/4-state types</strong>。注意到常用的 <code>reg</code> 只可以在像 <code>initial</code> 和 <code>always</code> 的过程赋值中被驱动，而 <code>wire</code> 只可以在连续赋值 <code>assign</code> 中被驱动，这就很不方便，所以 SystemVerilog 就引入了一种新的4状态类型 <code>logic</code>，它的默认值为 x，可以出现在过程赋值与连续赋值之中。</p>
<p>在一般的测试程序之中，我们并不需要未知值与高阻态值，所以衍生了只有 0 和 1 的 <strong>2 状态类型</strong>。使用 2 状态类型有很多好处，比如减少内存使用、提升模拟速度，因而在数字设计中很好用。当 4 状态类型转化为 2 状态类型的时候，未知值和高阻态都会被转换成 0。 SystemVerilog 引入的最重要的 2 状态类型就是 <code>bit</code>，表示单独 1 位的值（电平）。</p>
<h3 id="32-typedef">3.2 <code>typedef</code> 语法<a class="headerlink" href="#32-typedef" title="Permanent link">&para;</a></h3>
<h3 id="33-enum">3.3 <code>enum</code> 枚举<a class="headerlink" href="#33-enum" title="Permanent link">&para;</a></h3>
<p>直接上代码。</p>
<div class="language-verilog highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-17-1"> 1</a></span>
<span class="normal"><a href="#__codelineno-17-2"> 2</a></span>
<span class="normal"><a href="#__codelineno-17-3"> 3</a></span>
<span class="normal"><a href="#__codelineno-17-4"> 4</a></span>
<span class="normal"><a href="#__codelineno-17-5"> 5</a></span>
<span class="normal"><a href="#__codelineno-17-6"> 6</a></span>
<span class="normal"><a href="#__codelineno-17-7"> 7</a></span>
<span class="normal"><a href="#__codelineno-17-8"> 8</a></span>
<span class="normal"><a href="#__codelineno-17-9"> 9</a></span>
<span class="normal"><a href="#__codelineno-17-10">10</a></span>
<span class="normal"><a href="#__codelineno-17-11">11</a></span>
<span class="normal"><a href="#__codelineno-17-12">12</a></span>
<span class="normal"><a href="#__codelineno-17-13">13</a></span>
<span class="normal"><a href="#__codelineno-17-14">14</a></span>
<span class="normal"><a href="#__codelineno-17-15">15</a></span>
<span class="normal"><a href="#__codelineno-17-16">16</a></span>
<span class="normal"><a href="#__codelineno-17-17">17</a></span>
<span class="normal"><a href="#__codelineno-17-18">18</a></span>
<span class="normal"><a href="#__codelineno-17-19">19</a></span></pre></div></td><td class="code"><div><pre><span></span><code><span id="__span-17-1"><a id="__codelineno-17-1" name="__codelineno-17-1"></a><span class="k">typedef</span><span class="w"> </span><span class="k">enum</span><span class="w"> </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="p">{</span><span class="n">S0</span><span class="p">,</span><span class="w"> </span><span class="n">S1</span><span class="p">,</span><span class="w"> </span><span class="n">S2</span><span class="p">,</span><span class="w"> </span><span class="n">S3</span><span class="p">,</span><span class="w"> </span><span class="n">S4</span><span class="p">,</span><span class="w"> </span><span class="n">S5</span><span class="p">,</span><span class="w"> </span><span class="n">S6</span><span class="p">,</span><span class="w"> </span><span class="n">S7</span><span class="p">}</span><span class="w"> </span><span class="n">state_t</span><span class="p">;</span>
</span><span id="__span-17-2"><a id="__codelineno-17-2" name="__codelineno-17-2"></a>
</span><span id="__span-17-3"><a id="__codelineno-17-3" name="__codelineno-17-3"></a><span class="n">state_t</span><span class="w"> </span><span class="n">state</span><span class="p">;</span>
</span><span id="__span-17-4"><a id="__codelineno-17-4" name="__codelineno-17-4"></a><span class="k">always</span><span class="p">@(</span><span class="n">pposedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">rstn</span><span class="p">)</span><span class="k">begin</span>
</span><span id="__span-17-5"><a id="__codelineno-17-5" name="__codelineno-17-5"></a><span class="w">    </span><span class="k">if</span><span class="p">(</span><span class="o">~</span><span class="n">rstn</span><span class="p">)</span><span class="k">begin</span>
</span><span id="__span-17-6"><a id="__codelineno-17-6" name="__codelineno-17-6"></a><span class="w">        </span><span class="n">state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">S0</span><span class="p">;</span>
</span><span id="__span-17-7"><a id="__codelineno-17-7" name="__codelineno-17-7"></a><span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-17-8"><a id="__codelineno-17-8" name="__codelineno-17-8"></a><span class="w">        </span><span class="k">case</span><span class="p">(</span><span class="n">state</span><span class="p">)</span>
</span><span id="__span-17-9"><a id="__codelineno-17-9" name="__codelineno-17-9"></a><span class="w">            </span><span class="nl">S0:</span><span class="k">if</span><span class="p">(</span><span class="n">X</span><span class="p">)</span><span class="w"> </span><span class="n">state</span><span class="o">&lt;=</span><span class="n">S1</span><span class="p">;</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="n">state</span><span class="o">&lt;=</span><span class="n">S0</span><span class="p">;</span><span class="w"> </span>
</span><span id="__span-17-10"><a id="__codelineno-17-10" name="__codelineno-17-10"></a><span class="w">            </span><span class="nl">S1:</span><span class="k">if</span><span class="p">(</span><span class="n">X</span><span class="p">)</span><span class="w"> </span><span class="n">state</span><span class="o">&lt;=</span><span class="n">S2</span><span class="p">;</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="n">state</span><span class="o">&lt;=</span><span class="n">S0</span><span class="p">;</span>
</span><span id="__span-17-11"><a id="__codelineno-17-11" name="__codelineno-17-11"></a><span class="w">            </span><span class="nl">S2:</span><span class="k">if</span><span class="p">(</span><span class="n">X</span><span class="p">)</span><span class="w"> </span><span class="n">state</span><span class="o">&lt;=</span><span class="n">S3</span><span class="p">;</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="n">state</span><span class="o">&lt;=</span><span class="n">S0</span><span class="p">;</span>
</span><span id="__span-17-12"><a id="__codelineno-17-12" name="__codelineno-17-12"></a><span class="w">            </span><span class="nl">S3:</span><span class="k">if</span><span class="p">(</span><span class="n">X</span><span class="p">)</span><span class="w"> </span><span class="n">state</span><span class="o">&lt;=</span><span class="n">S3</span><span class="p">;</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="n">state</span><span class="o">&lt;=</span><span class="n">S4</span><span class="p">;</span>
</span><span id="__span-17-13"><a id="__codelineno-17-13" name="__codelineno-17-13"></a><span class="w">            </span><span class="nl">S4:</span><span class="k">if</span><span class="p">(</span><span class="n">X</span><span class="p">)</span><span class="w"> </span><span class="n">state</span><span class="o">&lt;=</span><span class="n">S1</span><span class="p">;</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="n">state</span><span class="o">&lt;=</span><span class="n">S5</span><span class="p">;</span>
</span><span id="__span-17-14"><a id="__codelineno-17-14" name="__codelineno-17-14"></a><span class="w">            </span><span class="nl">S5:</span><span class="k">if</span><span class="p">(</span><span class="n">X</span><span class="p">)</span><span class="w"> </span><span class="n">state</span><span class="o">&lt;=</span><span class="n">S6</span><span class="p">;</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="n">state</span><span class="o">&lt;=</span><span class="n">S0</span><span class="p">;</span>
</span><span id="__span-17-15"><a id="__codelineno-17-15" name="__codelineno-17-15"></a><span class="w">            </span><span class="nl">S6:</span><span class="k">if</span><span class="p">(</span><span class="n">X</span><span class="p">)</span><span class="w"> </span><span class="n">state</span><span class="o">&lt;=</span><span class="n">S2</span><span class="p">;</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="n">state</span><span class="o">&lt;=</span><span class="n">S7</span><span class="p">;</span>
</span><span id="__span-17-16"><a id="__codelineno-17-16" name="__codelineno-17-16"></a><span class="w">            </span><span class="nl">S7:</span><span class="k">if</span><span class="p">(</span><span class="n">X</span><span class="p">)</span><span class="w"> </span><span class="n">state</span><span class="o">&lt;=</span><span class="n">S1</span><span class="p">;</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="n">state</span><span class="o">&lt;=</span><span class="n">S0</span><span class="p">;</span>
</span><span id="__span-17-17"><a id="__codelineno-17-17" name="__codelineno-17-17"></a><span class="w">        </span><span class="k">endcase</span>
</span><span id="__span-17-18"><a id="__codelineno-17-18" name="__codelineno-17-18"></a><span class="w">    </span><span class="k">end</span>
</span><span id="__span-17-19"><a id="__codelineno-17-19" name="__codelineno-17-19"></a><span class="k">end</span>
</span></code></pre></div></td></tr></table></div>
<p>需要逐句逐字分析的只有不几行：</p>
<ul>
<li><code>enum</code> 定义了一个枚举类型，<code>logic [2:0]</code> 表示这个枚举类型是一个3位的逻辑类型，所有的枚举变量和长度都是3位数据。</li>
<li><code>{S0, S1, S2, S3, S4, S5, S6, S7}</code> 一次性定义了枚举常量，从左到右依次是 0-7 的逻辑常量，这就避免了显示提供立即数的麻烦。</li>
<li><code>typedef</code> 和 <code>state_t</code> 是类型定义，将这个枚举变量定义为 <code>state_t</code> 类型，使用 <code>state_t</code> 类型的变量 <code>state</code> 代替了原来的 <code>logic [2:0]</code> 类型，就不用费尽心思保持位宽相同了。</li>
<li>对于定义的枚举变量 <code>state</code>，其可以存储定义的枚举类型的任意一个值。</li>
</ul>
<h3 id="34">3.4 数组<a class="headerlink" href="#34" title="Permanent link">&para;</a></h3>
<h3 id="35-queue">3.5 <code>queue</code> 队列<a class="headerlink" href="#35-queue" title="Permanent link">&para;</a></h3>
<details class="info">
<summary>ZJU System 1</summary>
<p><code>queue</code> 语法仅用于仿真，不要用它实现电路，但是作为基本数据结构辅助还是很好的，</p>
</details>
<h3 id="36">3.6 结构<a class="headerlink" href="#36" title="Permanent link">&para;</a></h3>
<h3 id="37-package">3.7 <code>package</code> 包<a class="headerlink" href="#37-package" title="Permanent link">&para;</a></h3>
<h3 id="38-always_comb">3.8 <code>always_comb</code> 扩展<a class="headerlink" href="#38-always_comb" title="Permanent link">&para;</a></h3>
<h2 id="chapter-4-systemverilog-c">Chapter 4 SystemVerilog 与 C 的接口<a class="headerlink" href="#chapter-4-systemverilog-c" title="Permanent link">&para;</a></h2>












                
              </article>
            </div>
          
          
<script>var target=document.getElementById(location.hash.slice(1));target&&target.name&&(target.checked=target.name.startsWith("__tabbed_"))</script>
        </div>
        
          <button type="button" class="md-top md-icon" data-md-component="top" hidden>
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M13 20h-2V8l-5.5 5.5-1.42-1.42L12 4.16l7.92 7.92-1.42 1.42L13 8v12Z"/></svg>
  回到页面顶部
</button>
        
      </main>
      
        <footer class="md-footer">
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
    <div class="md-copyright__highlight">
      Copyright &copy; 2024 V1CeVersa
    </div>
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
        <div class="md-social">
  
    
    
    
    
      
      
    
    <a href="https://github.com/V1CeVersaa" target="_blank" rel="noopener" title="github.com" class="md-social__link">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 496 512"><!--! Font Awesome Free 6.5.1 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M165.9 397.4c0 2-2.3 3.6-5.2 3.6-3.3.3-5.6-1.3-5.6-3.6 0-2 2.3-3.6 5.2-3.6 3-.3 5.6 1.3 5.6 3.6zm-31.1-4.5c-.7 2 1.3 4.3 4.3 4.9 2.6 1 5.6 0 6.2-2s-1.3-4.3-4.3-5.2c-2.6-.7-5.5.3-6.2 2.3zm44.2-1.7c-2.9.7-4.9 2.6-4.6 4.9.3 2 2.9 3.3 5.9 2.6 2.9-.7 4.9-2.6 4.6-4.6-.3-1.9-3-3.2-5.9-2.9zM244.8 8C106.1 8 0 113.3 0 252c0 110.9 69.8 205.8 169.5 239.2 12.8 2.3 17.3-5.6 17.3-12.1 0-6.2-.3-40.4-.3-61.4 0 0-70 15-84.7-29.8 0 0-11.4-29.1-27.8-36.6 0 0-22.9-15.7 1.6-15.4 0 0 24.9 2 38.6 25.8 21.9 38.6 58.6 27.5 72.9 20.9 2.3-16 8.8-27.1 16-33.7-55.9-6.2-112.3-14.3-112.3-110.5 0-27.5 7.6-41.3 23.6-58.9-2.6-6.5-11.1-33.3 2.6-67.9 20.9-6.5 69 27 69 27 20-5.6 41.5-8.5 62.8-8.5s42.8 2.9 62.8 8.5c0 0 48.1-33.6 69-27 13.7 34.7 5.2 61.4 2.6 67.9 16 17.7 25.8 31.5 25.8 58.9 0 96.5-58.9 104.2-114.8 110.5 9.2 7.9 17 22.9 17 46.4 0 33.7-.3 75.4-.3 83.6 0 6.5 4.6 14.4 17.3 12.1C428.2 457.8 496 362.9 496 252 496 113.3 383.5 8 244.8 8zM97.2 352.9c-1.3 1-1 3.3.7 5.2 1.6 1.6 3.9 2.3 5.2 1 1.3-1 1-3.3-.7-5.2-1.6-1.6-3.9-2.3-5.2-1zm-10.8-8.1c-.7 1.3.3 2.9 2.3 3.9 1.6 1 3.6.7 4.3-.7.7-1.3-.3-2.9-2.3-3.9-2-.6-3.6-.3-4.3.7zm32.4 35.6c-1.6 1.3-1 4.3 1.3 6.2 2.3 2.3 5.2 2.6 6.5 1 1.3-1.3.7-4.3-1.3-6.2-2.2-2.3-5.2-2.6-6.5-1zm-11.4-14.7c-1.6 1-1.6 3.6 0 5.9 1.6 2.3 4.3 3.3 5.6 2.3 1.6-1.3 1.6-3.9 0-6.2-1.4-2.3-4-3.3-5.6-2z"/></svg>
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    
    <script id="__config" type="application/json">{"base": "../../..", "features": ["content.code.annotate", "content.action.edit", "toc.follow", "navigation.tracking", "navigation.tabs", "navigation.prune", "navigation.indexes", "navigation.top", "search.share", "search.highlight", "search.suggest"], "search": "../../../assets/javascripts/workers/search.b8dbb3d2.min.js", "translations": {"clipboard.copied": "\u5df2\u590d\u5236", "clipboard.copy": "\u590d\u5236", "search.result.more.one": "\u5728\u8be5\u9875\u4e0a\u8fd8\u6709 1 \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.more.other": "\u5728\u8be5\u9875\u4e0a\u8fd8\u6709 # \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.none": "\u6ca1\u6709\u627e\u5230\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.one": "\u627e\u5230 1 \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.other": "# \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.placeholder": "\u952e\u5165\u4ee5\u5f00\u59cb\u641c\u7d22", "search.result.term.missing": "\u7f3a\u5c11", "select.version": "\u9009\u62e9\u5f53\u524d\u7248\u672c"}}</script>
    
    
      <script src="../../../assets/javascripts/bundle.1e8ae164.min.js"></script>
      
        <script src="https://polyfill.io/v3/polyfill.min.js?features=es6"></script>
      
        <script src="https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-chtml.js"></script>
      
        <script src="https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js"></script>
      
        <script src="https://gcore.jsdelivr.net/npm/katex@0.15.1/dist/katex.min.js"></script>
      
        <script src="../../../Javascripts/mathjax.js"></script>
      
        <script src="../../../Javascripts/katex.js"></script>
      
        <script src="https://unpkg.com/tablesort@5.3.0/dist/tablesort.min.js"></script>
      
        <script src="../../../Javascripts/tablesort.js"></script>
      
    
  </body>
</html>