// Generated by PeakRDL-regblock - A free and open-source SystemVerilog generator
//  https://github.com/SystemRDL/PeakRDL-regblock

module uart_16550_regs (
        input wire clk,
        input wire rst,

        input wire s_cpuif_req,
        input wire s_cpuif_req_is_wr,
        input wire [5:0] s_cpuif_addr,
        input wire [31:0] s_cpuif_wr_data,
        input wire [31:0] s_cpuif_wr_biten,
        output wire s_cpuif_req_stall_wr,
        output wire s_cpuif_req_stall_rd,
        output wire s_cpuif_rd_ack,
        output wire s_cpuif_rd_err,
        output wire [31:0] s_cpuif_rd_data,
        output wire s_cpuif_wr_ack,
        output wire s_cpuif_wr_err,

        input uart_16550_regs_pkg::uart_16550_regs__in_t hwif_in,
        output uart_16550_regs_pkg::uart_16550_regs__out_t hwif_out
    );

    //--------------------------------------------------------------------------
    // CPU Bus interface logic
    //--------------------------------------------------------------------------
    logic cpuif_req;
    logic cpuif_req_is_wr;
    logic [5:0] cpuif_addr;
    logic [31:0] cpuif_wr_data;
    logic [31:0] cpuif_wr_biten;
    logic cpuif_req_stall_wr;
    logic cpuif_req_stall_rd;

    logic cpuif_rd_ack;
    logic cpuif_rd_err;
    logic [31:0] cpuif_rd_data;

    logic cpuif_wr_ack;
    logic cpuif_wr_err;

    assign cpuif_req = s_cpuif_req;
    assign cpuif_req_is_wr = s_cpuif_req_is_wr;
    assign cpuif_addr = s_cpuif_addr;
    assign cpuif_wr_data = s_cpuif_wr_data;
    assign cpuif_wr_biten = s_cpuif_wr_biten;
    assign s_cpuif_req_stall_wr = cpuif_req_stall_wr;
    assign s_cpuif_req_stall_rd = cpuif_req_stall_rd;
    assign s_cpuif_rd_ack = cpuif_rd_ack;
    assign s_cpuif_rd_err = cpuif_rd_err;
    assign s_cpuif_rd_data = cpuif_rd_data;
    assign s_cpuif_wr_ack = cpuif_wr_ack;
    assign s_cpuif_wr_err = cpuif_wr_err;

    logic cpuif_req_masked;

    // Read & write latencies are balanced. Stalls not required
    assign cpuif_req_stall_rd = '0;
    assign cpuif_req_stall_wr = '0;
    assign cpuif_req_masked = cpuif_req
                            & !(!cpuif_req_is_wr & cpuif_req_stall_rd)
                            & !(cpuif_req_is_wr & cpuif_req_stall_wr);

    //--------------------------------------------------------------------------
    // Address Decode
    //--------------------------------------------------------------------------
    typedef struct {
        logic UART_DATA;
        logic UART_IER;
        logic UART_IIR;
        logic UART_FCR;
        logic UART_LCR;
        logic UART_MCR;
        logic UART_LSR;
        logic UART_MSR;
        logic UART_SCR;
        logic UART_DLL;
        logic UART_DLM;
    } decoded_reg_strb_t;
    decoded_reg_strb_t decoded_reg_strb;
    logic decoded_req;
    logic decoded_req_is_wr;
    logic [31:0] decoded_wr_data;
    logic [31:0] decoded_wr_biten;

    always_comb begin
        decoded_reg_strb.UART_DATA = cpuif_req_masked & (cpuif_addr == 6'h0);
        decoded_reg_strb.UART_IER = cpuif_req_masked & (cpuif_addr == 6'h4);
        decoded_reg_strb.UART_IIR = cpuif_req_masked & (cpuif_addr == 6'h8);
        decoded_reg_strb.UART_FCR = cpuif_req_masked & (cpuif_addr == 6'hc);
        decoded_reg_strb.UART_LCR = cpuif_req_masked & (cpuif_addr == 6'h10);
        decoded_reg_strb.UART_MCR = cpuif_req_masked & (cpuif_addr == 6'h14);
        decoded_reg_strb.UART_LSR = cpuif_req_masked & (cpuif_addr == 6'h18);
        decoded_reg_strb.UART_MSR = cpuif_req_masked & (cpuif_addr == 6'h1c);
        decoded_reg_strb.UART_SCR = cpuif_req_masked & (cpuif_addr == 6'h20);
        decoded_reg_strb.UART_DLL = cpuif_req_masked & (cpuif_addr == 6'h24);
        decoded_reg_strb.UART_DLM = cpuif_req_masked & (cpuif_addr == 6'h28);
    end

    // Pass down signals to next stage
    assign decoded_req = cpuif_req_masked;
    assign decoded_req_is_wr = cpuif_req_is_wr;
    assign decoded_wr_data = cpuif_wr_data;
    assign decoded_wr_biten = cpuif_wr_biten;

    //--------------------------------------------------------------------------
    // Field logic
    //--------------------------------------------------------------------------
    typedef struct {
        struct {
            struct {
                logic [7:0] next;
                logic load_next;
            } tx_data;
        } UART_DATA;
        struct {
            struct {
                logic next;
                logic load_next;
            } rx_data_avail_ie;
            struct {
                logic next;
                logic load_next;
            } tx_empty_ie;
            struct {
                logic next;
                logic load_next;
            } rx_line_status_ie;
            struct {
                logic next;
                logic load_next;
            } modem_status_ie;
        } UART_IER;
        struct {
            struct {
                logic next;
                logic load_next;
            } fifo_enable;
            struct {
                logic next;
                logic load_next;
            } rx_fifo_reset;
            struct {
                logic next;
                logic load_next;
            } tx_fifo_reset;
            struct {
                logic next;
                logic load_next;
            } dma_mode;
            struct {
                logic [1:0] next;
                logic load_next;
            } rx_trigger;
        } UART_FCR;
        struct {
            struct {
                logic [1:0] next;
                logic load_next;
            } word_length;
            struct {
                logic next;
                logic load_next;
            } stop_bits;
            struct {
                logic next;
                logic load_next;
            } parity_enable;
            struct {
                logic next;
                logic load_next;
            } even_parity;
            struct {
                logic next;
                logic load_next;
            } stick_parity;
            struct {
                logic next;
                logic load_next;
            } set_break;
            struct {
                logic next;
                logic load_next;
            } dlab;
        } UART_LCR;
        struct {
            struct {
                logic next;
                logic load_next;
            } dtr;
            struct {
                logic next;
                logic load_next;
            } rts;
            struct {
                logic next;
                logic load_next;
            } out1;
            struct {
                logic next;
                logic load_next;
            } out2;
            struct {
                logic next;
                logic load_next;
            } loopback;
        } UART_MCR;
        struct {
            struct {
                logic next;
                logic load_next;
            } overrun_error;
            struct {
                logic next;
                logic load_next;
            } parity_error;
            struct {
                logic next;
                logic load_next;
            } framing_error;
            struct {
                logic next;
                logic load_next;
            } break_interrupt;
        } UART_LSR;
        struct {
            struct {
                logic next;
                logic load_next;
            } delta_cts;
            struct {
                logic next;
                logic load_next;
            } delta_dsr;
            struct {
                logic next;
                logic load_next;
            } trailing_ri;
            struct {
                logic next;
                logic load_next;
            } delta_dcd;
        } UART_MSR;
        struct {
            struct {
                logic [7:0] next;
                logic load_next;
            } scratch;
        } UART_SCR;
        struct {
            struct {
                logic [7:0] next;
                logic load_next;
            } dll;
        } UART_DLL;
        struct {
            struct {
                logic [7:0] next;
                logic load_next;
            } dlm;
        } UART_DLM;
    } field_combo_t;
    field_combo_t field_combo;

    typedef struct {
        struct {
            struct {
                logic [7:0] value;
            } tx_data;
        } UART_DATA;
        struct {
            struct {
                logic value;
            } rx_data_avail_ie;
            struct {
                logic value;
            } tx_empty_ie;
            struct {
                logic value;
            } rx_line_status_ie;
            struct {
                logic value;
            } modem_status_ie;
        } UART_IER;
        struct {
            struct {
                logic value;
            } fifo_enable;
            struct {
                logic value;
            } rx_fifo_reset;
            struct {
                logic value;
            } tx_fifo_reset;
            struct {
                logic value;
            } dma_mode;
            struct {
                logic [1:0] value;
            } rx_trigger;
        } UART_FCR;
        struct {
            struct {
                logic [1:0] value;
            } word_length;
            struct {
                logic value;
            } stop_bits;
            struct {
                logic value;
            } parity_enable;
            struct {
                logic value;
            } even_parity;
            struct {
                logic value;
            } stick_parity;
            struct {
                logic value;
            } set_break;
            struct {
                logic value;
            } dlab;
        } UART_LCR;
        struct {
            struct {
                logic value;
            } dtr;
            struct {
                logic value;
            } rts;
            struct {
                logic value;
            } out1;
            struct {
                logic value;
            } out2;
            struct {
                logic value;
            } loopback;
        } UART_MCR;
        struct {
            struct {
                logic value;
            } overrun_error;
            struct {
                logic value;
            } parity_error;
            struct {
                logic value;
            } framing_error;
            struct {
                logic value;
            } break_interrupt;
        } UART_LSR;
        struct {
            struct {
                logic value;
            } delta_cts;
            struct {
                logic value;
            } delta_dsr;
            struct {
                logic value;
            } trailing_ri;
            struct {
                logic value;
            } delta_dcd;
        } UART_MSR;
        struct {
            struct {
                logic [7:0] value;
            } scratch;
        } UART_SCR;
        struct {
            struct {
                logic [7:0] value;
            } dll;
        } UART_DLL;
        struct {
            struct {
                logic [7:0] value;
            } dlm;
        } UART_DLM;
    } field_storage_t;
    field_storage_t field_storage;

    // Field: uart_16550_regs.UART_DATA.tx_data
    always_comb begin
        automatic logic [7:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.UART_DATA.tx_data.value;
        load_next_c = '0;
        if(decoded_reg_strb.UART_DATA && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.UART_DATA.tx_data.value & ~decoded_wr_biten[7:0]) | (decoded_wr_data[7:0] & decoded_wr_biten[7:0]);
            load_next_c = '1;
        end
        field_combo.UART_DATA.tx_data.next = next_c;
        field_combo.UART_DATA.tx_data.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.UART_DATA.tx_data.value <= 8'h0;
        end else begin
            if(field_combo.UART_DATA.tx_data.load_next) begin
                field_storage.UART_DATA.tx_data.value <= field_combo.UART_DATA.tx_data.next;
            end
        end
    end
    assign hwif_out.UART_DATA.tx_data.value = field_storage.UART_DATA.tx_data.value;
    // Field: uart_16550_regs.UART_IER.rx_data_avail_ie
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.UART_IER.rx_data_avail_ie.value;
        load_next_c = '0;
        if(decoded_reg_strb.UART_IER && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.UART_IER.rx_data_avail_ie.value & ~decoded_wr_biten[0:0]) | (decoded_wr_data[0:0] & decoded_wr_biten[0:0]);
            load_next_c = '1;
        end
        field_combo.UART_IER.rx_data_avail_ie.next = next_c;
        field_combo.UART_IER.rx_data_avail_ie.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.UART_IER.rx_data_avail_ie.value <= 1'h0;
        end else begin
            if(field_combo.UART_IER.rx_data_avail_ie.load_next) begin
                field_storage.UART_IER.rx_data_avail_ie.value <= field_combo.UART_IER.rx_data_avail_ie.next;
            end
        end
    end
    assign hwif_out.UART_IER.rx_data_avail_ie.value = field_storage.UART_IER.rx_data_avail_ie.value;
    // Field: uart_16550_regs.UART_IER.tx_empty_ie
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.UART_IER.tx_empty_ie.value;
        load_next_c = '0;
        if(decoded_reg_strb.UART_IER && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.UART_IER.tx_empty_ie.value & ~decoded_wr_biten[1:1]) | (decoded_wr_data[1:1] & decoded_wr_biten[1:1]);
            load_next_c = '1;
        end
        field_combo.UART_IER.tx_empty_ie.next = next_c;
        field_combo.UART_IER.tx_empty_ie.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.UART_IER.tx_empty_ie.value <= 1'h0;
        end else begin
            if(field_combo.UART_IER.tx_empty_ie.load_next) begin
                field_storage.UART_IER.tx_empty_ie.value <= field_combo.UART_IER.tx_empty_ie.next;
            end
        end
    end
    assign hwif_out.UART_IER.tx_empty_ie.value = field_storage.UART_IER.tx_empty_ie.value;
    // Field: uart_16550_regs.UART_IER.rx_line_status_ie
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.UART_IER.rx_line_status_ie.value;
        load_next_c = '0;
        if(decoded_reg_strb.UART_IER && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.UART_IER.rx_line_status_ie.value & ~decoded_wr_biten[2:2]) | (decoded_wr_data[2:2] & decoded_wr_biten[2:2]);
            load_next_c = '1;
        end
        field_combo.UART_IER.rx_line_status_ie.next = next_c;
        field_combo.UART_IER.rx_line_status_ie.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.UART_IER.rx_line_status_ie.value <= 1'h0;
        end else begin
            if(field_combo.UART_IER.rx_line_status_ie.load_next) begin
                field_storage.UART_IER.rx_line_status_ie.value <= field_combo.UART_IER.rx_line_status_ie.next;
            end
        end
    end
    assign hwif_out.UART_IER.rx_line_status_ie.value = field_storage.UART_IER.rx_line_status_ie.value;
    // Field: uart_16550_regs.UART_IER.modem_status_ie
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.UART_IER.modem_status_ie.value;
        load_next_c = '0;
        if(decoded_reg_strb.UART_IER && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.UART_IER.modem_status_ie.value & ~decoded_wr_biten[3:3]) | (decoded_wr_data[3:3] & decoded_wr_biten[3:3]);
            load_next_c = '1;
        end
        field_combo.UART_IER.modem_status_ie.next = next_c;
        field_combo.UART_IER.modem_status_ie.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.UART_IER.modem_status_ie.value <= 1'h0;
        end else begin
            if(field_combo.UART_IER.modem_status_ie.load_next) begin
                field_storage.UART_IER.modem_status_ie.value <= field_combo.UART_IER.modem_status_ie.next;
            end
        end
    end
    assign hwif_out.UART_IER.modem_status_ie.value = field_storage.UART_IER.modem_status_ie.value;
    // Field: uart_16550_regs.UART_FCR.fifo_enable
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.UART_FCR.fifo_enable.value;
        load_next_c = '0;
        if(decoded_reg_strb.UART_FCR && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.UART_FCR.fifo_enable.value & ~decoded_wr_biten[0:0]) | (decoded_wr_data[0:0] & decoded_wr_biten[0:0]);
            load_next_c = '1;
        end
        field_combo.UART_FCR.fifo_enable.next = next_c;
        field_combo.UART_FCR.fifo_enable.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.UART_FCR.fifo_enable.value <= 1'h0;
        end else begin
            if(field_combo.UART_FCR.fifo_enable.load_next) begin
                field_storage.UART_FCR.fifo_enable.value <= field_combo.UART_FCR.fifo_enable.next;
            end
        end
    end
    assign hwif_out.UART_FCR.fifo_enable.value = field_storage.UART_FCR.fifo_enable.value;
    // Field: uart_16550_regs.UART_FCR.rx_fifo_reset
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.UART_FCR.rx_fifo_reset.value;
        load_next_c = '0;
        if(decoded_reg_strb.UART_FCR && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.UART_FCR.rx_fifo_reset.value & ~decoded_wr_biten[1:1]) | (decoded_wr_data[1:1] & decoded_wr_biten[1:1]);
            load_next_c = '1;
        end else begin // singlepulse clears back to 0
            next_c = '0;
            load_next_c = '1;
        end
        field_combo.UART_FCR.rx_fifo_reset.next = next_c;
        field_combo.UART_FCR.rx_fifo_reset.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.UART_FCR.rx_fifo_reset.value <= 1'h0;
        end else begin
            if(field_combo.UART_FCR.rx_fifo_reset.load_next) begin
                field_storage.UART_FCR.rx_fifo_reset.value <= field_combo.UART_FCR.rx_fifo_reset.next;
            end
        end
    end
    assign hwif_out.UART_FCR.rx_fifo_reset.value = field_storage.UART_FCR.rx_fifo_reset.value;
    // Field: uart_16550_regs.UART_FCR.tx_fifo_reset
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.UART_FCR.tx_fifo_reset.value;
        load_next_c = '0;
        if(decoded_reg_strb.UART_FCR && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.UART_FCR.tx_fifo_reset.value & ~decoded_wr_biten[2:2]) | (decoded_wr_data[2:2] & decoded_wr_biten[2:2]);
            load_next_c = '1;
        end else begin // singlepulse clears back to 0
            next_c = '0;
            load_next_c = '1;
        end
        field_combo.UART_FCR.tx_fifo_reset.next = next_c;
        field_combo.UART_FCR.tx_fifo_reset.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.UART_FCR.tx_fifo_reset.value <= 1'h0;
        end else begin
            if(field_combo.UART_FCR.tx_fifo_reset.load_next) begin
                field_storage.UART_FCR.tx_fifo_reset.value <= field_combo.UART_FCR.tx_fifo_reset.next;
            end
        end
    end
    assign hwif_out.UART_FCR.tx_fifo_reset.value = field_storage.UART_FCR.tx_fifo_reset.value;
    // Field: uart_16550_regs.UART_FCR.dma_mode
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.UART_FCR.dma_mode.value;
        load_next_c = '0;
        if(decoded_reg_strb.UART_FCR && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.UART_FCR.dma_mode.value & ~decoded_wr_biten[3:3]) | (decoded_wr_data[3:3] & decoded_wr_biten[3:3]);
            load_next_c = '1;
        end
        field_combo.UART_FCR.dma_mode.next = next_c;
        field_combo.UART_FCR.dma_mode.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.UART_FCR.dma_mode.value <= 1'h0;
        end else begin
            if(field_combo.UART_FCR.dma_mode.load_next) begin
                field_storage.UART_FCR.dma_mode.value <= field_combo.UART_FCR.dma_mode.next;
            end
        end
    end
    assign hwif_out.UART_FCR.dma_mode.value = field_storage.UART_FCR.dma_mode.value;
    // Field: uart_16550_regs.UART_FCR.rx_trigger
    always_comb begin
        automatic logic [1:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.UART_FCR.rx_trigger.value;
        load_next_c = '0;
        if(decoded_reg_strb.UART_FCR && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.UART_FCR.rx_trigger.value & ~decoded_wr_biten[7:6]) | (decoded_wr_data[7:6] & decoded_wr_biten[7:6]);
            load_next_c = '1;
        end
        field_combo.UART_FCR.rx_trigger.next = next_c;
        field_combo.UART_FCR.rx_trigger.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.UART_FCR.rx_trigger.value <= 2'h0;
        end else begin
            if(field_combo.UART_FCR.rx_trigger.load_next) begin
                field_storage.UART_FCR.rx_trigger.value <= field_combo.UART_FCR.rx_trigger.next;
            end
        end
    end
    assign hwif_out.UART_FCR.rx_trigger.value = field_storage.UART_FCR.rx_trigger.value;
    // Field: uart_16550_regs.UART_LCR.word_length
    always_comb begin
        automatic logic [1:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.UART_LCR.word_length.value;
        load_next_c = '0;
        if(decoded_reg_strb.UART_LCR && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.UART_LCR.word_length.value & ~decoded_wr_biten[1:0]) | (decoded_wr_data[1:0] & decoded_wr_biten[1:0]);
            load_next_c = '1;
        end
        field_combo.UART_LCR.word_length.next = next_c;
        field_combo.UART_LCR.word_length.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.UART_LCR.word_length.value <= 2'h3;
        end else begin
            if(field_combo.UART_LCR.word_length.load_next) begin
                field_storage.UART_LCR.word_length.value <= field_combo.UART_LCR.word_length.next;
            end
        end
    end
    assign hwif_out.UART_LCR.word_length.value = field_storage.UART_LCR.word_length.value;
    // Field: uart_16550_regs.UART_LCR.stop_bits
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.UART_LCR.stop_bits.value;
        load_next_c = '0;
        if(decoded_reg_strb.UART_LCR && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.UART_LCR.stop_bits.value & ~decoded_wr_biten[2:2]) | (decoded_wr_data[2:2] & decoded_wr_biten[2:2]);
            load_next_c = '1;
        end
        field_combo.UART_LCR.stop_bits.next = next_c;
        field_combo.UART_LCR.stop_bits.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.UART_LCR.stop_bits.value <= 1'h0;
        end else begin
            if(field_combo.UART_LCR.stop_bits.load_next) begin
                field_storage.UART_LCR.stop_bits.value <= field_combo.UART_LCR.stop_bits.next;
            end
        end
    end
    assign hwif_out.UART_LCR.stop_bits.value = field_storage.UART_LCR.stop_bits.value;
    // Field: uart_16550_regs.UART_LCR.parity_enable
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.UART_LCR.parity_enable.value;
        load_next_c = '0;
        if(decoded_reg_strb.UART_LCR && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.UART_LCR.parity_enable.value & ~decoded_wr_biten[3:3]) | (decoded_wr_data[3:3] & decoded_wr_biten[3:3]);
            load_next_c = '1;
        end
        field_combo.UART_LCR.parity_enable.next = next_c;
        field_combo.UART_LCR.parity_enable.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.UART_LCR.parity_enable.value <= 1'h0;
        end else begin
            if(field_combo.UART_LCR.parity_enable.load_next) begin
                field_storage.UART_LCR.parity_enable.value <= field_combo.UART_LCR.parity_enable.next;
            end
        end
    end
    assign hwif_out.UART_LCR.parity_enable.value = field_storage.UART_LCR.parity_enable.value;
    // Field: uart_16550_regs.UART_LCR.even_parity
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.UART_LCR.even_parity.value;
        load_next_c = '0;
        if(decoded_reg_strb.UART_LCR && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.UART_LCR.even_parity.value & ~decoded_wr_biten[4:4]) | (decoded_wr_data[4:4] & decoded_wr_biten[4:4]);
            load_next_c = '1;
        end
        field_combo.UART_LCR.even_parity.next = next_c;
        field_combo.UART_LCR.even_parity.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.UART_LCR.even_parity.value <= 1'h0;
        end else begin
            if(field_combo.UART_LCR.even_parity.load_next) begin
                field_storage.UART_LCR.even_parity.value <= field_combo.UART_LCR.even_parity.next;
            end
        end
    end
    assign hwif_out.UART_LCR.even_parity.value = field_storage.UART_LCR.even_parity.value;
    // Field: uart_16550_regs.UART_LCR.stick_parity
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.UART_LCR.stick_parity.value;
        load_next_c = '0;
        if(decoded_reg_strb.UART_LCR && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.UART_LCR.stick_parity.value & ~decoded_wr_biten[5:5]) | (decoded_wr_data[5:5] & decoded_wr_biten[5:5]);
            load_next_c = '1;
        end
        field_combo.UART_LCR.stick_parity.next = next_c;
        field_combo.UART_LCR.stick_parity.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.UART_LCR.stick_parity.value <= 1'h0;
        end else begin
            if(field_combo.UART_LCR.stick_parity.load_next) begin
                field_storage.UART_LCR.stick_parity.value <= field_combo.UART_LCR.stick_parity.next;
            end
        end
    end
    assign hwif_out.UART_LCR.stick_parity.value = field_storage.UART_LCR.stick_parity.value;
    // Field: uart_16550_regs.UART_LCR.set_break
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.UART_LCR.set_break.value;
        load_next_c = '0;
        if(decoded_reg_strb.UART_LCR && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.UART_LCR.set_break.value & ~decoded_wr_biten[6:6]) | (decoded_wr_data[6:6] & decoded_wr_biten[6:6]);
            load_next_c = '1;
        end
        field_combo.UART_LCR.set_break.next = next_c;
        field_combo.UART_LCR.set_break.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.UART_LCR.set_break.value <= 1'h0;
        end else begin
            if(field_combo.UART_LCR.set_break.load_next) begin
                field_storage.UART_LCR.set_break.value <= field_combo.UART_LCR.set_break.next;
            end
        end
    end
    assign hwif_out.UART_LCR.set_break.value = field_storage.UART_LCR.set_break.value;
    // Field: uart_16550_regs.UART_LCR.dlab
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.UART_LCR.dlab.value;
        load_next_c = '0;
        if(decoded_reg_strb.UART_LCR && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.UART_LCR.dlab.value & ~decoded_wr_biten[7:7]) | (decoded_wr_data[7:7] & decoded_wr_biten[7:7]);
            load_next_c = '1;
        end
        field_combo.UART_LCR.dlab.next = next_c;
        field_combo.UART_LCR.dlab.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.UART_LCR.dlab.value <= 1'h0;
        end else begin
            if(field_combo.UART_LCR.dlab.load_next) begin
                field_storage.UART_LCR.dlab.value <= field_combo.UART_LCR.dlab.next;
            end
        end
    end
    assign hwif_out.UART_LCR.dlab.value = field_storage.UART_LCR.dlab.value;
    // Field: uart_16550_regs.UART_MCR.dtr
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.UART_MCR.dtr.value;
        load_next_c = '0;
        if(decoded_reg_strb.UART_MCR && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.UART_MCR.dtr.value & ~decoded_wr_biten[0:0]) | (decoded_wr_data[0:0] & decoded_wr_biten[0:0]);
            load_next_c = '1;
        end
        field_combo.UART_MCR.dtr.next = next_c;
        field_combo.UART_MCR.dtr.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.UART_MCR.dtr.value <= 1'h0;
        end else begin
            if(field_combo.UART_MCR.dtr.load_next) begin
                field_storage.UART_MCR.dtr.value <= field_combo.UART_MCR.dtr.next;
            end
        end
    end
    assign hwif_out.UART_MCR.dtr.value = field_storage.UART_MCR.dtr.value;
    // Field: uart_16550_regs.UART_MCR.rts
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.UART_MCR.rts.value;
        load_next_c = '0;
        if(decoded_reg_strb.UART_MCR && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.UART_MCR.rts.value & ~decoded_wr_biten[1:1]) | (decoded_wr_data[1:1] & decoded_wr_biten[1:1]);
            load_next_c = '1;
        end
        field_combo.UART_MCR.rts.next = next_c;
        field_combo.UART_MCR.rts.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.UART_MCR.rts.value <= 1'h0;
        end else begin
            if(field_combo.UART_MCR.rts.load_next) begin
                field_storage.UART_MCR.rts.value <= field_combo.UART_MCR.rts.next;
            end
        end
    end
    assign hwif_out.UART_MCR.rts.value = field_storage.UART_MCR.rts.value;
    // Field: uart_16550_regs.UART_MCR.out1
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.UART_MCR.out1.value;
        load_next_c = '0;
        if(decoded_reg_strb.UART_MCR && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.UART_MCR.out1.value & ~decoded_wr_biten[2:2]) | (decoded_wr_data[2:2] & decoded_wr_biten[2:2]);
            load_next_c = '1;
        end
        field_combo.UART_MCR.out1.next = next_c;
        field_combo.UART_MCR.out1.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.UART_MCR.out1.value <= 1'h0;
        end else begin
            if(field_combo.UART_MCR.out1.load_next) begin
                field_storage.UART_MCR.out1.value <= field_combo.UART_MCR.out1.next;
            end
        end
    end
    assign hwif_out.UART_MCR.out1.value = field_storage.UART_MCR.out1.value;
    // Field: uart_16550_regs.UART_MCR.out2
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.UART_MCR.out2.value;
        load_next_c = '0;
        if(decoded_reg_strb.UART_MCR && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.UART_MCR.out2.value & ~decoded_wr_biten[3:3]) | (decoded_wr_data[3:3] & decoded_wr_biten[3:3]);
            load_next_c = '1;
        end
        field_combo.UART_MCR.out2.next = next_c;
        field_combo.UART_MCR.out2.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.UART_MCR.out2.value <= 1'h0;
        end else begin
            if(field_combo.UART_MCR.out2.load_next) begin
                field_storage.UART_MCR.out2.value <= field_combo.UART_MCR.out2.next;
            end
        end
    end
    assign hwif_out.UART_MCR.out2.value = field_storage.UART_MCR.out2.value;
    // Field: uart_16550_regs.UART_MCR.loopback
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.UART_MCR.loopback.value;
        load_next_c = '0;
        if(decoded_reg_strb.UART_MCR && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.UART_MCR.loopback.value & ~decoded_wr_biten[4:4]) | (decoded_wr_data[4:4] & decoded_wr_biten[4:4]);
            load_next_c = '1;
        end
        field_combo.UART_MCR.loopback.next = next_c;
        field_combo.UART_MCR.loopback.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.UART_MCR.loopback.value <= 1'h0;
        end else begin
            if(field_combo.UART_MCR.loopback.load_next) begin
                field_storage.UART_MCR.loopback.value <= field_combo.UART_MCR.loopback.next;
            end
        end
    end
    assign hwif_out.UART_MCR.loopback.value = field_storage.UART_MCR.loopback.value;
    // Field: uart_16550_regs.UART_LSR.overrun_error
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.UART_LSR.overrun_error.value;
        load_next_c = '0;
        if(decoded_reg_strb.UART_LSR && decoded_req_is_wr) begin // SW write 1 clear
            next_c = field_storage.UART_LSR.overrun_error.value & ~(decoded_wr_data[1:1] & decoded_wr_biten[1:1]);
            load_next_c = '1;
        end else if(hwif_in.UART_LSR.overrun_error.hwset) begin // HW Set
            next_c = '1;
            load_next_c = '1;
        end else begin // HW Write
            next_c = hwif_in.UART_LSR.overrun_error.next;
            load_next_c = '1;
        end
        field_combo.UART_LSR.overrun_error.next = next_c;
        field_combo.UART_LSR.overrun_error.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.UART_LSR.overrun_error.value <= 1'h0;
        end else begin
            if(field_combo.UART_LSR.overrun_error.load_next) begin
                field_storage.UART_LSR.overrun_error.value <= field_combo.UART_LSR.overrun_error.next;
            end
        end
    end
    // Field: uart_16550_regs.UART_LSR.parity_error
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.UART_LSR.parity_error.value;
        load_next_c = '0;
        if(decoded_reg_strb.UART_LSR && decoded_req_is_wr) begin // SW write 1 clear
            next_c = field_storage.UART_LSR.parity_error.value & ~(decoded_wr_data[2:2] & decoded_wr_biten[2:2]);
            load_next_c = '1;
        end else if(hwif_in.UART_LSR.parity_error.hwset) begin // HW Set
            next_c = '1;
            load_next_c = '1;
        end else begin // HW Write
            next_c = hwif_in.UART_LSR.parity_error.next;
            load_next_c = '1;
        end
        field_combo.UART_LSR.parity_error.next = next_c;
        field_combo.UART_LSR.parity_error.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.UART_LSR.parity_error.value <= 1'h0;
        end else begin
            if(field_combo.UART_LSR.parity_error.load_next) begin
                field_storage.UART_LSR.parity_error.value <= field_combo.UART_LSR.parity_error.next;
            end
        end
    end
    // Field: uart_16550_regs.UART_LSR.framing_error
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.UART_LSR.framing_error.value;
        load_next_c = '0;
        if(decoded_reg_strb.UART_LSR && decoded_req_is_wr) begin // SW write 1 clear
            next_c = field_storage.UART_LSR.framing_error.value & ~(decoded_wr_data[3:3] & decoded_wr_biten[3:3]);
            load_next_c = '1;
        end else if(hwif_in.UART_LSR.framing_error.hwset) begin // HW Set
            next_c = '1;
            load_next_c = '1;
        end else begin // HW Write
            next_c = hwif_in.UART_LSR.framing_error.next;
            load_next_c = '1;
        end
        field_combo.UART_LSR.framing_error.next = next_c;
        field_combo.UART_LSR.framing_error.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.UART_LSR.framing_error.value <= 1'h0;
        end else begin
            if(field_combo.UART_LSR.framing_error.load_next) begin
                field_storage.UART_LSR.framing_error.value <= field_combo.UART_LSR.framing_error.next;
            end
        end
    end
    // Field: uart_16550_regs.UART_LSR.break_interrupt
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.UART_LSR.break_interrupt.value;
        load_next_c = '0;
        if(decoded_reg_strb.UART_LSR && decoded_req_is_wr) begin // SW write 1 clear
            next_c = field_storage.UART_LSR.break_interrupt.value & ~(decoded_wr_data[4:4] & decoded_wr_biten[4:4]);
            load_next_c = '1;
        end else if(hwif_in.UART_LSR.break_interrupt.hwset) begin // HW Set
            next_c = '1;
            load_next_c = '1;
        end else begin // HW Write
            next_c = hwif_in.UART_LSR.break_interrupt.next;
            load_next_c = '1;
        end
        field_combo.UART_LSR.break_interrupt.next = next_c;
        field_combo.UART_LSR.break_interrupt.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.UART_LSR.break_interrupt.value <= 1'h0;
        end else begin
            if(field_combo.UART_LSR.break_interrupt.load_next) begin
                field_storage.UART_LSR.break_interrupt.value <= field_combo.UART_LSR.break_interrupt.next;
            end
        end
    end
    // Field: uart_16550_regs.UART_MSR.delta_cts
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.UART_MSR.delta_cts.value;
        load_next_c = '0;
        if(decoded_reg_strb.UART_MSR && decoded_req_is_wr) begin // SW write 1 clear
            next_c = field_storage.UART_MSR.delta_cts.value & ~(decoded_wr_data[0:0] & decoded_wr_biten[0:0]);
            load_next_c = '1;
        end else if(hwif_in.UART_MSR.delta_cts.hwset) begin // HW Set
            next_c = '1;
            load_next_c = '1;
        end else begin // HW Write
            next_c = hwif_in.UART_MSR.delta_cts.next;
            load_next_c = '1;
        end
        field_combo.UART_MSR.delta_cts.next = next_c;
        field_combo.UART_MSR.delta_cts.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.UART_MSR.delta_cts.value <= 1'h0;
        end else begin
            if(field_combo.UART_MSR.delta_cts.load_next) begin
                field_storage.UART_MSR.delta_cts.value <= field_combo.UART_MSR.delta_cts.next;
            end
        end
    end
    // Field: uart_16550_regs.UART_MSR.delta_dsr
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.UART_MSR.delta_dsr.value;
        load_next_c = '0;
        if(decoded_reg_strb.UART_MSR && decoded_req_is_wr) begin // SW write 1 clear
            next_c = field_storage.UART_MSR.delta_dsr.value & ~(decoded_wr_data[1:1] & decoded_wr_biten[1:1]);
            load_next_c = '1;
        end else if(hwif_in.UART_MSR.delta_dsr.hwset) begin // HW Set
            next_c = '1;
            load_next_c = '1;
        end else begin // HW Write
            next_c = hwif_in.UART_MSR.delta_dsr.next;
            load_next_c = '1;
        end
        field_combo.UART_MSR.delta_dsr.next = next_c;
        field_combo.UART_MSR.delta_dsr.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.UART_MSR.delta_dsr.value <= 1'h0;
        end else begin
            if(field_combo.UART_MSR.delta_dsr.load_next) begin
                field_storage.UART_MSR.delta_dsr.value <= field_combo.UART_MSR.delta_dsr.next;
            end
        end
    end
    // Field: uart_16550_regs.UART_MSR.trailing_ri
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.UART_MSR.trailing_ri.value;
        load_next_c = '0;
        if(decoded_reg_strb.UART_MSR && decoded_req_is_wr) begin // SW write 1 clear
            next_c = field_storage.UART_MSR.trailing_ri.value & ~(decoded_wr_data[2:2] & decoded_wr_biten[2:2]);
            load_next_c = '1;
        end else if(hwif_in.UART_MSR.trailing_ri.hwset) begin // HW Set
            next_c = '1;
            load_next_c = '1;
        end else begin // HW Write
            next_c = hwif_in.UART_MSR.trailing_ri.next;
            load_next_c = '1;
        end
        field_combo.UART_MSR.trailing_ri.next = next_c;
        field_combo.UART_MSR.trailing_ri.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.UART_MSR.trailing_ri.value <= 1'h0;
        end else begin
            if(field_combo.UART_MSR.trailing_ri.load_next) begin
                field_storage.UART_MSR.trailing_ri.value <= field_combo.UART_MSR.trailing_ri.next;
            end
        end
    end
    // Field: uart_16550_regs.UART_MSR.delta_dcd
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.UART_MSR.delta_dcd.value;
        load_next_c = '0;
        if(decoded_reg_strb.UART_MSR && decoded_req_is_wr) begin // SW write 1 clear
            next_c = field_storage.UART_MSR.delta_dcd.value & ~(decoded_wr_data[3:3] & decoded_wr_biten[3:3]);
            load_next_c = '1;
        end else if(hwif_in.UART_MSR.delta_dcd.hwset) begin // HW Set
            next_c = '1;
            load_next_c = '1;
        end else begin // HW Write
            next_c = hwif_in.UART_MSR.delta_dcd.next;
            load_next_c = '1;
        end
        field_combo.UART_MSR.delta_dcd.next = next_c;
        field_combo.UART_MSR.delta_dcd.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.UART_MSR.delta_dcd.value <= 1'h0;
        end else begin
            if(field_combo.UART_MSR.delta_dcd.load_next) begin
                field_storage.UART_MSR.delta_dcd.value <= field_combo.UART_MSR.delta_dcd.next;
            end
        end
    end
    // Field: uart_16550_regs.UART_SCR.scratch
    always_comb begin
        automatic logic [7:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.UART_SCR.scratch.value;
        load_next_c = '0;
        if(decoded_reg_strb.UART_SCR && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.UART_SCR.scratch.value & ~decoded_wr_biten[7:0]) | (decoded_wr_data[7:0] & decoded_wr_biten[7:0]);
            load_next_c = '1;
        end
        field_combo.UART_SCR.scratch.next = next_c;
        field_combo.UART_SCR.scratch.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.UART_SCR.scratch.value <= 8'h0;
        end else begin
            if(field_combo.UART_SCR.scratch.load_next) begin
                field_storage.UART_SCR.scratch.value <= field_combo.UART_SCR.scratch.next;
            end
        end
    end
    assign hwif_out.UART_SCR.scratch.value = field_storage.UART_SCR.scratch.value;
    // Field: uart_16550_regs.UART_DLL.dll
    always_comb begin
        automatic logic [7:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.UART_DLL.dll.value;
        load_next_c = '0;
        if(decoded_reg_strb.UART_DLL && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.UART_DLL.dll.value & ~decoded_wr_biten[7:0]) | (decoded_wr_data[7:0] & decoded_wr_biten[7:0]);
            load_next_c = '1;
        end
        field_combo.UART_DLL.dll.next = next_c;
        field_combo.UART_DLL.dll.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.UART_DLL.dll.value <= 8'h1;
        end else begin
            if(field_combo.UART_DLL.dll.load_next) begin
                field_storage.UART_DLL.dll.value <= field_combo.UART_DLL.dll.next;
            end
        end
    end
    assign hwif_out.UART_DLL.dll.value = field_storage.UART_DLL.dll.value;
    // Field: uart_16550_regs.UART_DLM.dlm
    always_comb begin
        automatic logic [7:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.UART_DLM.dlm.value;
        load_next_c = '0;
        if(decoded_reg_strb.UART_DLM && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.UART_DLM.dlm.value & ~decoded_wr_biten[7:0]) | (decoded_wr_data[7:0] & decoded_wr_biten[7:0]);
            load_next_c = '1;
        end
        field_combo.UART_DLM.dlm.next = next_c;
        field_combo.UART_DLM.dlm.load_next = load_next_c;
    end
    always_ff @(posedge clk) begin
        if(rst) begin
            field_storage.UART_DLM.dlm.value <= 8'h0;
        end else begin
            if(field_combo.UART_DLM.dlm.load_next) begin
                field_storage.UART_DLM.dlm.value <= field_combo.UART_DLM.dlm.next;
            end
        end
    end
    assign hwif_out.UART_DLM.dlm.value = field_storage.UART_DLM.dlm.value;

    //--------------------------------------------------------------------------
    // Write response
    //--------------------------------------------------------------------------
    assign cpuif_wr_ack = decoded_req & decoded_req_is_wr;
    // Writes are always granted with no error response
    assign cpuif_wr_err = '0;

    //--------------------------------------------------------------------------
    // Readback
    //--------------------------------------------------------------------------

    logic readback_err;
    logic readback_done;
    logic [31:0] readback_data;

    // Assign readback values to a flattened array
    logic [31:0] readback_array[11];
    assign readback_array[0][7:0] = (decoded_reg_strb.UART_DATA && !decoded_req_is_wr) ? field_storage.UART_DATA.tx_data.value : '0;
    assign readback_array[0][15:8] = (decoded_reg_strb.UART_DATA && !decoded_req_is_wr) ? hwif_in.UART_DATA.rx_data.next : '0;
    assign readback_array[0][31:16] = (decoded_reg_strb.UART_DATA && !decoded_req_is_wr) ? 16'h0 : '0;
    assign readback_array[1][0:0] = (decoded_reg_strb.UART_IER && !decoded_req_is_wr) ? field_storage.UART_IER.rx_data_avail_ie.value : '0;
    assign readback_array[1][1:1] = (decoded_reg_strb.UART_IER && !decoded_req_is_wr) ? field_storage.UART_IER.tx_empty_ie.value : '0;
    assign readback_array[1][2:2] = (decoded_reg_strb.UART_IER && !decoded_req_is_wr) ? field_storage.UART_IER.rx_line_status_ie.value : '0;
    assign readback_array[1][3:3] = (decoded_reg_strb.UART_IER && !decoded_req_is_wr) ? field_storage.UART_IER.modem_status_ie.value : '0;
    assign readback_array[1][31:4] = (decoded_reg_strb.UART_IER && !decoded_req_is_wr) ? 28'h0 : '0;
    assign readback_array[2][0:0] = (decoded_reg_strb.UART_IIR && !decoded_req_is_wr) ? hwif_in.UART_IIR.int_not_pending.next : '0;
    assign readback_array[2][2:1] = (decoded_reg_strb.UART_IIR && !decoded_req_is_wr) ? hwif_in.UART_IIR.int_id.next : '0;
    assign readback_array[2][3:3] = (decoded_reg_strb.UART_IIR && !decoded_req_is_wr) ? hwif_in.UART_IIR.timeout_pending.next : '0;
    assign readback_array[2][5:4] = (decoded_reg_strb.UART_IIR && !decoded_req_is_wr) ? 2'h0 : '0;
    assign readback_array[2][7:6] = (decoded_reg_strb.UART_IIR && !decoded_req_is_wr) ? hwif_in.UART_IIR.fifo_status.next : '0;
    assign readback_array[2][31:8] = (decoded_reg_strb.UART_IIR && !decoded_req_is_wr) ? 24'h0 : '0;
    assign readback_array[3][0:0] = (decoded_reg_strb.UART_FCR && !decoded_req_is_wr) ? field_storage.UART_FCR.fifo_enable.value : '0;
    assign readback_array[3][1:1] = (decoded_reg_strb.UART_FCR && !decoded_req_is_wr) ? field_storage.UART_FCR.rx_fifo_reset.value : '0;
    assign readback_array[3][2:2] = (decoded_reg_strb.UART_FCR && !decoded_req_is_wr) ? field_storage.UART_FCR.tx_fifo_reset.value : '0;
    assign readback_array[3][3:3] = (decoded_reg_strb.UART_FCR && !decoded_req_is_wr) ? field_storage.UART_FCR.dma_mode.value : '0;
    assign readback_array[3][5:4] = (decoded_reg_strb.UART_FCR && !decoded_req_is_wr) ? 2'h0 : '0;
    assign readback_array[3][7:6] = (decoded_reg_strb.UART_FCR && !decoded_req_is_wr) ? field_storage.UART_FCR.rx_trigger.value : '0;
    assign readback_array[3][31:8] = (decoded_reg_strb.UART_FCR && !decoded_req_is_wr) ? 24'h0 : '0;
    assign readback_array[4][1:0] = (decoded_reg_strb.UART_LCR && !decoded_req_is_wr) ? field_storage.UART_LCR.word_length.value : '0;
    assign readback_array[4][2:2] = (decoded_reg_strb.UART_LCR && !decoded_req_is_wr) ? field_storage.UART_LCR.stop_bits.value : '0;
    assign readback_array[4][3:3] = (decoded_reg_strb.UART_LCR && !decoded_req_is_wr) ? field_storage.UART_LCR.parity_enable.value : '0;
    assign readback_array[4][4:4] = (decoded_reg_strb.UART_LCR && !decoded_req_is_wr) ? field_storage.UART_LCR.even_parity.value : '0;
    assign readback_array[4][5:5] = (decoded_reg_strb.UART_LCR && !decoded_req_is_wr) ? field_storage.UART_LCR.stick_parity.value : '0;
    assign readback_array[4][6:6] = (decoded_reg_strb.UART_LCR && !decoded_req_is_wr) ? field_storage.UART_LCR.set_break.value : '0;
    assign readback_array[4][7:7] = (decoded_reg_strb.UART_LCR && !decoded_req_is_wr) ? field_storage.UART_LCR.dlab.value : '0;
    assign readback_array[4][31:8] = (decoded_reg_strb.UART_LCR && !decoded_req_is_wr) ? 24'h0 : '0;
    assign readback_array[5][0:0] = (decoded_reg_strb.UART_MCR && !decoded_req_is_wr) ? field_storage.UART_MCR.dtr.value : '0;
    assign readback_array[5][1:1] = (decoded_reg_strb.UART_MCR && !decoded_req_is_wr) ? field_storage.UART_MCR.rts.value : '0;
    assign readback_array[5][2:2] = (decoded_reg_strb.UART_MCR && !decoded_req_is_wr) ? field_storage.UART_MCR.out1.value : '0;
    assign readback_array[5][3:3] = (decoded_reg_strb.UART_MCR && !decoded_req_is_wr) ? field_storage.UART_MCR.out2.value : '0;
    assign readback_array[5][4:4] = (decoded_reg_strb.UART_MCR && !decoded_req_is_wr) ? field_storage.UART_MCR.loopback.value : '0;
    assign readback_array[5][31:5] = (decoded_reg_strb.UART_MCR && !decoded_req_is_wr) ? 27'h0 : '0;
    assign readback_array[6][0:0] = (decoded_reg_strb.UART_LSR && !decoded_req_is_wr) ? hwif_in.UART_LSR.data_ready.next : '0;
    assign readback_array[6][1:1] = (decoded_reg_strb.UART_LSR && !decoded_req_is_wr) ? field_storage.UART_LSR.overrun_error.value : '0;
    assign readback_array[6][2:2] = (decoded_reg_strb.UART_LSR && !decoded_req_is_wr) ? field_storage.UART_LSR.parity_error.value : '0;
    assign readback_array[6][3:3] = (decoded_reg_strb.UART_LSR && !decoded_req_is_wr) ? field_storage.UART_LSR.framing_error.value : '0;
    assign readback_array[6][4:4] = (decoded_reg_strb.UART_LSR && !decoded_req_is_wr) ? field_storage.UART_LSR.break_interrupt.value : '0;
    assign readback_array[6][5:5] = (decoded_reg_strb.UART_LSR && !decoded_req_is_wr) ? hwif_in.UART_LSR.tx_holding_empty.next : '0;
    assign readback_array[6][6:6] = (decoded_reg_strb.UART_LSR && !decoded_req_is_wr) ? hwif_in.UART_LSR.tx_empty.next : '0;
    assign readback_array[6][7:7] = (decoded_reg_strb.UART_LSR && !decoded_req_is_wr) ? hwif_in.UART_LSR.rx_fifo_error.next : '0;
    assign readback_array[6][31:8] = (decoded_reg_strb.UART_LSR && !decoded_req_is_wr) ? 24'h0 : '0;
    assign readback_array[7][0:0] = (decoded_reg_strb.UART_MSR && !decoded_req_is_wr) ? field_storage.UART_MSR.delta_cts.value : '0;
    assign readback_array[7][1:1] = (decoded_reg_strb.UART_MSR && !decoded_req_is_wr) ? field_storage.UART_MSR.delta_dsr.value : '0;
    assign readback_array[7][2:2] = (decoded_reg_strb.UART_MSR && !decoded_req_is_wr) ? field_storage.UART_MSR.trailing_ri.value : '0;
    assign readback_array[7][3:3] = (decoded_reg_strb.UART_MSR && !decoded_req_is_wr) ? field_storage.UART_MSR.delta_dcd.value : '0;
    assign readback_array[7][4:4] = (decoded_reg_strb.UART_MSR && !decoded_req_is_wr) ? hwif_in.UART_MSR.cts.next : '0;
    assign readback_array[7][5:5] = (decoded_reg_strb.UART_MSR && !decoded_req_is_wr) ? hwif_in.UART_MSR.dsr.next : '0;
    assign readback_array[7][6:6] = (decoded_reg_strb.UART_MSR && !decoded_req_is_wr) ? hwif_in.UART_MSR.ri.next : '0;
    assign readback_array[7][7:7] = (decoded_reg_strb.UART_MSR && !decoded_req_is_wr) ? hwif_in.UART_MSR.dcd.next : '0;
    assign readback_array[7][31:8] = (decoded_reg_strb.UART_MSR && !decoded_req_is_wr) ? 24'h0 : '0;
    assign readback_array[8][7:0] = (decoded_reg_strb.UART_SCR && !decoded_req_is_wr) ? field_storage.UART_SCR.scratch.value : '0;
    assign readback_array[8][31:8] = (decoded_reg_strb.UART_SCR && !decoded_req_is_wr) ? 24'h0 : '0;
    assign readback_array[9][7:0] = (decoded_reg_strb.UART_DLL && !decoded_req_is_wr) ? field_storage.UART_DLL.dll.value : '0;
    assign readback_array[9][31:8] = (decoded_reg_strb.UART_DLL && !decoded_req_is_wr) ? 24'h0 : '0;
    assign readback_array[10][7:0] = (decoded_reg_strb.UART_DLM && !decoded_req_is_wr) ? field_storage.UART_DLM.dlm.value : '0;
    assign readback_array[10][31:8] = (decoded_reg_strb.UART_DLM && !decoded_req_is_wr) ? 24'h0 : '0;

    // Reduce the array
    always_comb begin
        automatic logic [31:0] readback_data_var;
        readback_done = decoded_req & ~decoded_req_is_wr;
        readback_err = '0;
        readback_data_var = '0;
        for(int i=0; i<11; i++) readback_data_var |= readback_array[i];
        readback_data = readback_data_var;
    end

    assign cpuif_rd_ack = readback_done;
    assign cpuif_rd_data = readback_data;
    assign cpuif_rd_err = readback_err;
endmodule
