#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* EN_A */
#define EN_A__0__MASK 0x20u
#define EN_A__0__PC CYREG_PRT12_PC5
#define EN_A__0__PORT 12u
#define EN_A__0__SHIFT 5
#define EN_A__AG CYREG_PRT12_AG
#define EN_A__BIE CYREG_PRT12_BIE
#define EN_A__BIT_MASK CYREG_PRT12_BIT_MASK
#define EN_A__BYP CYREG_PRT12_BYP
#define EN_A__DM0 CYREG_PRT12_DM0
#define EN_A__DM1 CYREG_PRT12_DM1
#define EN_A__DM2 CYREG_PRT12_DM2
#define EN_A__DR CYREG_PRT12_DR
#define EN_A__INP_DIS CYREG_PRT12_INP_DIS
#define EN_A__MASK 0x20u
#define EN_A__PORT 12u
#define EN_A__PRT CYREG_PRT12_PRT
#define EN_A__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define EN_A__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define EN_A__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define EN_A__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define EN_A__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define EN_A__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define EN_A__PS CYREG_PRT12_PS
#define EN_A__SHIFT 5
#define EN_A__SIO_CFG CYREG_PRT12_SIO_CFG
#define EN_A__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define EN_A__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define EN_A__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define EN_A__SLW CYREG_PRT12_SLW

/* EN_A_PWM_PWMUDB */
#define EN_A_PWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define EN_A_PWM_PWMUDB_genblk8_stsreg__0__POS 0
#define EN_A_PWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define EN_A_PWM_PWMUDB_genblk8_stsreg__2__POS 2
#define EN_A_PWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define EN_A_PWM_PWMUDB_genblk8_stsreg__3__POS 3
#define EN_A_PWM_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define EN_A_PWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB15_MSK
#define EN_A_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define EN_A_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define EN_A_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define EN_A_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB15_ST_CTL
#define EN_A_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB15_ST_CTL
#define EN_A_PWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB15_ST
#define EN_A_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define EN_A_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define EN_A_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define EN_A_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define EN_A_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define EN_A_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define EN_A_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define EN_A_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define EN_A_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB14_A0
#define EN_A_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB14_A1
#define EN_A_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define EN_A_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB14_D0
#define EN_A_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB14_D1
#define EN_A_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define EN_A_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define EN_A_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB14_F0
#define EN_A_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB14_F1
#define EN_A_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define EN_A_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB15_A0
#define EN_A_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB15_A1
#define EN_A_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define EN_A_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB15_D0
#define EN_A_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB15_D1
#define EN_A_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define EN_A_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define EN_A_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB15_F0
#define EN_A_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB15_F1
#define EN_A_PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define EN_A_PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL

/* EN_B */
#define EN_B__0__MASK 0x10u
#define EN_B__0__PC CYREG_PRT6_PC4
#define EN_B__0__PORT 6u
#define EN_B__0__SHIFT 4
#define EN_B__AG CYREG_PRT6_AG
#define EN_B__AMUX CYREG_PRT6_AMUX
#define EN_B__BIE CYREG_PRT6_BIE
#define EN_B__BIT_MASK CYREG_PRT6_BIT_MASK
#define EN_B__BYP CYREG_PRT6_BYP
#define EN_B__CTL CYREG_PRT6_CTL
#define EN_B__DM0 CYREG_PRT6_DM0
#define EN_B__DM1 CYREG_PRT6_DM1
#define EN_B__DM2 CYREG_PRT6_DM2
#define EN_B__DR CYREG_PRT6_DR
#define EN_B__INP_DIS CYREG_PRT6_INP_DIS
#define EN_B__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define EN_B__LCD_EN CYREG_PRT6_LCD_EN
#define EN_B__MASK 0x10u
#define EN_B__PORT 6u
#define EN_B__PRT CYREG_PRT6_PRT
#define EN_B__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define EN_B__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define EN_B__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define EN_B__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define EN_B__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define EN_B__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define EN_B__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define EN_B__PS CYREG_PRT6_PS
#define EN_B__SHIFT 4
#define EN_B__SLW CYREG_PRT6_SLW

/* EN_B_PWM_PWMUDB */
#define EN_B_PWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define EN_B_PWM_PWMUDB_genblk8_stsreg__0__POS 0
#define EN_B_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define EN_B_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define EN_B_PWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define EN_B_PWM_PWMUDB_genblk8_stsreg__2__POS 2
#define EN_B_PWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define EN_B_PWM_PWMUDB_genblk8_stsreg__3__POS 3
#define EN_B_PWM_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define EN_B_PWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB13_MSK
#define EN_B_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define EN_B_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define EN_B_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define EN_B_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define EN_B_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define EN_B_PWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB13_ST
#define EN_B_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define EN_B_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define EN_B_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define EN_B_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define EN_B_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define EN_B_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define EN_B_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define EN_B_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define EN_B_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB12_A0
#define EN_B_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB12_A1
#define EN_B_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define EN_B_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB12_D0
#define EN_B_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB12_D1
#define EN_B_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define EN_B_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define EN_B_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB12_F0
#define EN_B_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB12_F1
#define EN_B_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define EN_B_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define EN_B_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define EN_B_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define EN_B_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define EN_B_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define EN_B_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define EN_B_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define EN_B_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB13_A0
#define EN_B_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB13_A1
#define EN_B_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define EN_B_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB13_D0
#define EN_B_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB13_D1
#define EN_B_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define EN_B_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define EN_B_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB13_F0
#define EN_B_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB13_F1
#define EN_B_PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define EN_B_PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL

/* IN_1 */
#define IN_1__0__MASK 0x10u
#define IN_1__0__PC CYREG_PRT12_PC4
#define IN_1__0__PORT 12u
#define IN_1__0__SHIFT 4
#define IN_1__AG CYREG_PRT12_AG
#define IN_1__BIE CYREG_PRT12_BIE
#define IN_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define IN_1__BYP CYREG_PRT12_BYP
#define IN_1__DM0 CYREG_PRT12_DM0
#define IN_1__DM1 CYREG_PRT12_DM1
#define IN_1__DM2 CYREG_PRT12_DM2
#define IN_1__DR CYREG_PRT12_DR
#define IN_1__INP_DIS CYREG_PRT12_INP_DIS
#define IN_1__MASK 0x10u
#define IN_1__PORT 12u
#define IN_1__PRT CYREG_PRT12_PRT
#define IN_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define IN_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define IN_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define IN_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define IN_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define IN_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define IN_1__PS CYREG_PRT12_PS
#define IN_1__SHIFT 4
#define IN_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define IN_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define IN_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define IN_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define IN_1__SLW CYREG_PRT12_SLW

/* IN_2 */
#define IN_2__0__MASK 0x20u
#define IN_2__0__PC CYREG_PRT6_PC5
#define IN_2__0__PORT 6u
#define IN_2__0__SHIFT 5
#define IN_2__AG CYREG_PRT6_AG
#define IN_2__AMUX CYREG_PRT6_AMUX
#define IN_2__BIE CYREG_PRT6_BIE
#define IN_2__BIT_MASK CYREG_PRT6_BIT_MASK
#define IN_2__BYP CYREG_PRT6_BYP
#define IN_2__CTL CYREG_PRT6_CTL
#define IN_2__DM0 CYREG_PRT6_DM0
#define IN_2__DM1 CYREG_PRT6_DM1
#define IN_2__DM2 CYREG_PRT6_DM2
#define IN_2__DR CYREG_PRT6_DR
#define IN_2__INP_DIS CYREG_PRT6_INP_DIS
#define IN_2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define IN_2__LCD_EN CYREG_PRT6_LCD_EN
#define IN_2__MASK 0x20u
#define IN_2__PORT 6u
#define IN_2__PRT CYREG_PRT6_PRT
#define IN_2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define IN_2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define IN_2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define IN_2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define IN_2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define IN_2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define IN_2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define IN_2__PS CYREG_PRT6_PS
#define IN_2__SHIFT 5
#define IN_2__SLW CYREG_PRT6_SLW

/* IN_3 */
#define IN_3__0__MASK 0x40u
#define IN_3__0__PC CYREG_PRT6_PC6
#define IN_3__0__PORT 6u
#define IN_3__0__SHIFT 6
#define IN_3__AG CYREG_PRT6_AG
#define IN_3__AMUX CYREG_PRT6_AMUX
#define IN_3__BIE CYREG_PRT6_BIE
#define IN_3__BIT_MASK CYREG_PRT6_BIT_MASK
#define IN_3__BYP CYREG_PRT6_BYP
#define IN_3__CTL CYREG_PRT6_CTL
#define IN_3__DM0 CYREG_PRT6_DM0
#define IN_3__DM1 CYREG_PRT6_DM1
#define IN_3__DM2 CYREG_PRT6_DM2
#define IN_3__DR CYREG_PRT6_DR
#define IN_3__INP_DIS CYREG_PRT6_INP_DIS
#define IN_3__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define IN_3__LCD_EN CYREG_PRT6_LCD_EN
#define IN_3__MASK 0x40u
#define IN_3__PORT 6u
#define IN_3__PRT CYREG_PRT6_PRT
#define IN_3__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define IN_3__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define IN_3__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define IN_3__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define IN_3__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define IN_3__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define IN_3__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define IN_3__PS CYREG_PRT6_PS
#define IN_3__SHIFT 6
#define IN_3__SLW CYREG_PRT6_SLW

/* IN_4 */
#define IN_4__0__MASK 0x80u
#define IN_4__0__PC CYREG_PRT6_PC7
#define IN_4__0__PORT 6u
#define IN_4__0__SHIFT 7
#define IN_4__AG CYREG_PRT6_AG
#define IN_4__AMUX CYREG_PRT6_AMUX
#define IN_4__BIE CYREG_PRT6_BIE
#define IN_4__BIT_MASK CYREG_PRT6_BIT_MASK
#define IN_4__BYP CYREG_PRT6_BYP
#define IN_4__CTL CYREG_PRT6_CTL
#define IN_4__DM0 CYREG_PRT6_DM0
#define IN_4__DM1 CYREG_PRT6_DM1
#define IN_4__DM2 CYREG_PRT6_DM2
#define IN_4__DR CYREG_PRT6_DR
#define IN_4__INP_DIS CYREG_PRT6_INP_DIS
#define IN_4__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define IN_4__LCD_EN CYREG_PRT6_LCD_EN
#define IN_4__MASK 0x80u
#define IN_4__PORT 6u
#define IN_4__PRT CYREG_PRT6_PRT
#define IN_4__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define IN_4__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define IN_4__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define IN_4__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define IN_4__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define IN_4__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define IN_4__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define IN_4__PS CYREG_PRT6_PS
#define IN_4__SHIFT 7
#define IN_4__SLW CYREG_PRT6_SLW

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x00u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x01u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x01u

/* Motor_A */
#define Motor_A_Sync_ctrl_reg__0__MASK 0x01u
#define Motor_A_Sync_ctrl_reg__0__POS 0
#define Motor_A_Sync_ctrl_reg__1__MASK 0x02u
#define Motor_A_Sync_ctrl_reg__1__POS 1
#define Motor_A_Sync_ctrl_reg__2__MASK 0x04u
#define Motor_A_Sync_ctrl_reg__2__POS 2
#define Motor_A_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define Motor_A_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB15_CTL
#define Motor_A_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define Motor_A_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB15_CTL
#define Motor_A_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define Motor_A_Sync_ctrl_reg__MASK 0x07u
#define Motor_A_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define Motor_A_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define Motor_A_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB15_MSK

/* Motor_B */
#define Motor_B_Sync_ctrl_reg__0__MASK 0x01u
#define Motor_B_Sync_ctrl_reg__0__POS 0
#define Motor_B_Sync_ctrl_reg__1__MASK 0x02u
#define Motor_B_Sync_ctrl_reg__1__POS 1
#define Motor_B_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Motor_B_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define Motor_B_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define Motor_B_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define Motor_B_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define Motor_B_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define Motor_B_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define Motor_B_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define Motor_B_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define Motor_B_Sync_ctrl_reg__2__MASK 0x04u
#define Motor_B_Sync_ctrl_reg__2__POS 2
#define Motor_B_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Motor_B_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB13_CTL
#define Motor_B_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define Motor_B_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB13_CTL
#define Motor_B_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define Motor_B_Sync_ctrl_reg__MASK 0x07u
#define Motor_B_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Motor_B_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Motor_B_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB13_MSK

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Test"
#define CY_VERSION "PSoC Creator  3.2"
#define CYDEV_CHIP_DIE_GEN4 2u
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 12u
#define CYDEV_CHIP_DIE_PSOC4A 5u
#define CYDEV_CHIP_DIE_PSOC5LP 11u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E160069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 5u
#define CYDEV_CHIP_MEMBER_4C 9u
#define CYDEV_CHIP_MEMBER_4D 3u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 6u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4L 8u
#define CYDEV_CHIP_MEMBER_4M 7u
#define CYDEV_CHIP_MEMBER_5A 11u
#define CYDEV_CHIP_MEMBER_5B 10u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_GEN4_ES 17u
#define CYDEV_CHIP_REV_GEN4_ES2 33u
#define CYDEV_CHIP_REV_GEN4_PRODUCTION 17u
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
