// Seed: 3694070375
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout tri1 id_2;
  output uwire id_1;
  assign id_2 = -1;
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_11 = 32'd72,
    parameter id_4  = 32'd72,
    parameter id_7  = 32'd50
) (
    input wand id_0,
    input tri0 id_1,
    input wire id_2,
    output supply0 id_3,
    input wand _id_4,
    input tri0 id_5,
    input tri0 id_6,
    input supply1 _id_7
);
  parameter integer id_9 = -1;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9
  );
  assign modCall_1.id_2 = 0;
  logic id_10;
  wire _id_11;
  integer [id_4 : (  id_7  )] id_12 = 1;
  assign id_12 = -1;
  assign id_10[id_11] = id_10;
  wire id_13;
  logic [-1 : ~  -1] id_14, id_15;
endmodule
