// Seed: 1070091205
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output id_3,
    output id_4
);
  assign id_4 = id_1;
endmodule
