Server Netscape Commerce Date Tuesday Nov GMT Last modified Thursday Jun GMT Content length Content type text html COMPUTER ARCHITECTURE GROUP Stephen Ward Professor Computer Science and EngineeringAnant Agarwal Jamieson Career DevelopmentAssociate Professor Computer Science Among the Computer Architecture group research project called NuMesh which effectively combines Tinkertoy modularity with supercomputer performance NuMesh describes packaging and interconnect technology that supports high bandwidth systolic communications novel four neighbor nearest neighbor lattice NuMesh modules simply plug together rather than being connected printed circuit traces backplane buses NuMesh explores engineering discipline which physical location components are accounted for explicitly rather than being abstracted out the logical model Simple engineering models are provided via software tools instead hardware generality much RISC maintains its programming model through compilation rather than through processor complexity Modularity the communications substrate provides regularity the compilation target and allows iteration single communication building block replace variety hoc communication paths Gill Pratt Assistant Professor Computer Science and EngineeringDavid Kranz Research Associate The cost performance advantages this approach stem from three factors First physical component placement optimized part the logical design Secondly the underlying communication technology can designed for performance rather than interconnect flexibility And thirdly interconnection relies mass produced modules not configuration specific wiring NuMesh research embraces several technologies including architecture the communications substrate clocking and communication technologies compilers and programming models and representative applications Our initial focus has been the important class algorithms whose static communication patterns can precompiled into system independent but carefully choreographed finite state machine descriptions also are exploring the extension NuMesh more general communication support dynamic routing for example another front the Alewife project was created design scalable cache coherent shared memory multiprocessor this program several thousand VLSI processors each associated with portion shared memory are interconnected via multistage network Unlike conventional shared memory machines this multiprocessor exploits locality referencing the hardware and software levels maximize available memory bandwidth new distributed directory ensures coherence the high speed caches each processor uses store both private and shared data thus further utilizing locality Research focuses data collection methods analytical and simulation techniques for evaluating large scale parallel computers and designing and building new interconnection networks and processor cache memory systems important goal couple the design algorithms for compilers and operating systems their goal resultant impact multiprocessor performance Address traces obtained using various data collection techniques help evaluate architectural choices This insight turn feeds back software development major part the project investigates hardware technologies and packaging for future high density low latency interconnections 