m255
K3
13
cModel Technology
dC:\modeltech64_10.1c\examples
vencoder
VG9`NHlUWMRjmcQf2Lz8bd1
r1
31
Ilh78DN?lNWm@OKPSR?U1=1
Z0 dD:\Electrical_course\T6\FPGA\Project\phase4\verilog\transmitter
w1625122466
8D:/Electrical_course/T6/FPGA/Project/phase4/verilog/transmitter/encoder.v
FD:/Electrical_course/T6/FPGA/Project/phase4/verilog/transmitter/encoder.v
L0 22
Z1 OL;L;10.1c;51
Z2 o-work work -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
!s85 0
!s100 VL1fR^EbR7CGQkJ7Gb6nR2
!s90 -reportprogress|300|-work|work|-vopt|D:/Electrical_course/T6/FPGA/Project/phase4/verilog/transmitter/encoder.v|
!s108 1625129342.171000
!s107 D:/Electrical_course/T6/FPGA/Project/phase4/verilog/transmitter/encoder.v|
!i10b 1
vinterleaver
VoFSNn3OSEZ7hYz5Y`lS`U3
r1
!s85 0
31
IS:>36fAN_Z5GcC<e<;OmB1
Z3 dD:\Electrical_course\T6\FPGA\Project\phase4\verilog\transmitter
w1625124361
8D:/Electrical_course/T6/FPGA/Project/phase4/verilog/transmitter/interleaver.v
FD:/Electrical_course/T6/FPGA/Project/phase4/verilog/transmitter/interleaver.v
L0 1
R1
R2
!s100 X[Z?@F>U]fLV>Q:Ymi1;90
!s90 -reportprogress|300|-work|work|-vopt|D:/Electrical_course/T6/FPGA/Project/phase4/verilog/transmitter/interleaver.v|
!s108 1625129342.278000
!s107 D:/Electrical_course/T6/FPGA/Project/phase4/verilog/transmitter/interleaver.v|
!i10b 1
vscrambler
V?Wn3Yj3YDC2<3GZIFTE=W1
r1
31
IK4bKhz:838zmB?OW@AUWe0
R3
w1622869331
8D:/Electrical_course/T6/FPGA/Project/phase4/verilog/transmitter/scrambler.v
FD:/Electrical_course/T6/FPGA/Project/phase4/verilog/transmitter/scrambler.v
L0 21
R1
R2
!s85 0
!s100 G:?IL2khd7GjnR_^DWdf22
!s90 -reportprogress|300|-work|work|-vopt|D:/Electrical_course/T6/FPGA/Project/phase4/verilog/transmitter/scrambler.v|
!s108 1625129342.434000
!s107 D:/Electrical_course/T6/FPGA/Project/phase4/verilog/transmitter/scrambler.v|
!i10b 1
vtransmitter
VaU45CT2zi@Q60?B2:;]^@1
r1
31
I:K3dWZ9EUgjXfdI_iPOEl1
R3
w1625129337
8D:/Electrical_course/T6/FPGA/Project/phase4/verilog/transmitter/transmitter.v
FD:/Electrical_course/T6/FPGA/Project/phase4/verilog/transmitter/transmitter.v
L0 21
R1
R2
!s85 0
!s90 -reportprogress|300|-work|work|-vopt|D:/Electrical_course/T6/FPGA/Project/phase4/verilog/transmitter/transmitter.v|
!s100 ^=ec<f=7`Z>gSS7EKkX0d0
!s108 1625129342.663000
!s107 D:/Electrical_course/T6/FPGA/Project/phase4/verilog/transmitter/transmitter.v|
!i10b 1
vtransmitter_tb
VGE`j:[00jL:Z<_H]8^?HD3
r1
31
I8dJSPf;A4B^oO?Gfn84>73
R3
w1625128354
8D:/Electrical_course/T6/FPGA/Project/phase4/verilog/transmitter/transmitter_tb.v
FD:/Electrical_course/T6/FPGA/Project/phase4/verilog/transmitter/transmitter_tb.v
L0 2
R1
R2
!s85 0
!s100 MjE=3K9j2b<<k[PGIDZ4W0
!s90 -reportprogress|300|-work|work|-vopt|D:/Electrical_course/T6/FPGA/Project/phase4/verilog/transmitter/transmitter_tb.v|
!i10b 1
!s108 1625129342.830000
!s107 D:/Electrical_course/T6/FPGA/Project/phase4/verilog/transmitter/transmitter_tb.v|
