{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618932048862 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618932048863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 20 12:20:48 2021 " "Processing started: Tue Apr 20 12:20:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618932048863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618932048863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ej6 -c ej6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ej6 -c ej6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618932048863 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618932049119 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618932049119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ej6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ej6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ej6-a " "Found design unit 1: ej6-a" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618932062816 ""} { "Info" "ISGN_ENTITY_NAME" "1 ej6 " "Found entity 1: ej6" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618932062816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618932062816 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ej6 " "Elaborating entity \"ej6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618932062886 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "qa ej6.vhd(10) " "VHDL Signal Declaration warning at ej6.vhd(10): used implicit default value for signal \"qa\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1618932062887 "|ej6"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "qb ej6.vhd(11) " "VHDL Signal Declaration warning at ej6.vhd(11): used implicit default value for signal \"qb\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1618932062887 "|ej6"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "qc ej6.vhd(12) " "VHDL Signal Declaration warning at ej6.vhd(12): used implicit default value for signal \"qc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1618932062887 "|ej6"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "qd ej6.vhd(13) " "VHDL Signal Declaration warning at ej6.vhd(13): used implicit default value for signal \"qd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1618932062888 "|ej6"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "qe ej6.vhd(14) " "VHDL Signal Declaration warning at ej6.vhd(14): used implicit default value for signal \"qe\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1618932062888 "|ej6"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "qf ej6.vhd(15) " "VHDL Signal Declaration warning at ej6.vhd(15): used implicit default value for signal \"qf\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1618932062888 "|ej6"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "qg ej6.vhd(16) " "VHDL Signal Declaration warning at ej6.vhd(16): used implicit default value for signal \"qg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1618932062888 "|ej6"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "qh ej6.vhd(17) " "VHDL Signal Declaration warning at ej6.vhd(17): used implicit default value for signal \"qh\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1618932062888 "|ej6"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "qi ej6.vhd(18) " "VHDL Signal Declaration warning at ej6.vhd(18): used implicit default value for signal \"qi\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1618932062888 "|ej6"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "qj ej6.vhd(19) " "VHDL Signal Declaration warning at ej6.vhd(19): used implicit default value for signal \"qj\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1618932062888 "|ej6"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "qk ej6.vhd(20) " "VHDL Signal Declaration warning at ej6.vhd(20): used implicit default value for signal \"qk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1618932062888 "|ej6"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ql ej6.vhd(21) " "VHDL Signal Declaration warning at ej6.vhd(21): used implicit default value for signal \"ql\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1618932062888 "|ej6"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "qm ej6.vhd(22) " "VHDL Signal Declaration warning at ej6.vhd(22): used implicit default value for signal \"qm\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1618932062889 "|ej6"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "qa\[0\] GND " "Pin \"qa\[0\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qa[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qa\[1\] GND " "Pin \"qa\[1\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qa[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qa\[2\] GND " "Pin \"qa\[2\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qa[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qa\[3\] GND " "Pin \"qa\[3\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qa[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qa\[4\] GND " "Pin \"qa\[4\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qa[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qa\[5\] GND " "Pin \"qa\[5\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qa[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qa\[6\] GND " "Pin \"qa\[6\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qa[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qa\[7\] GND " "Pin \"qa\[7\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qa[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qb\[0\] GND " "Pin \"qb\[0\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qb[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qb\[1\] GND " "Pin \"qb\[1\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qb[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qb\[2\] GND " "Pin \"qb\[2\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qb[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qb\[3\] GND " "Pin \"qb\[3\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qb[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qb\[4\] GND " "Pin \"qb\[4\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qb[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qb\[5\] GND " "Pin \"qb\[5\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qb[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qb\[6\] GND " "Pin \"qb\[6\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qb[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qb\[7\] GND " "Pin \"qb\[7\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qb[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qc\[0\] GND " "Pin \"qc\[0\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qc\[1\] GND " "Pin \"qc\[1\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qc[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qc\[2\] GND " "Pin \"qc\[2\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qc[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qc\[3\] GND " "Pin \"qc\[3\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qc[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qc\[4\] GND " "Pin \"qc\[4\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qc[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qc\[5\] GND " "Pin \"qc\[5\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qc[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qc\[6\] GND " "Pin \"qc\[6\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qc[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qc\[7\] GND " "Pin \"qc\[7\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qc[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qd\[0\] GND " "Pin \"qd\[0\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qd[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qd\[1\] GND " "Pin \"qd\[1\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qd[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qd\[2\] GND " "Pin \"qd\[2\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qd[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qd\[3\] GND " "Pin \"qd\[3\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qd[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qd\[4\] GND " "Pin \"qd\[4\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qd[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qd\[5\] GND " "Pin \"qd\[5\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qd[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qd\[6\] GND " "Pin \"qd\[6\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qd[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qd\[7\] GND " "Pin \"qd\[7\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qd[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qe\[0\] GND " "Pin \"qe\[0\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qe[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qe\[1\] GND " "Pin \"qe\[1\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qe[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qe\[2\] GND " "Pin \"qe\[2\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qe[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qe\[3\] GND " "Pin \"qe\[3\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qe[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qe\[4\] GND " "Pin \"qe\[4\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qe[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qe\[5\] GND " "Pin \"qe\[5\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qe[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qe\[6\] GND " "Pin \"qe\[6\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qe[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qe\[7\] GND " "Pin \"qe\[7\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qe[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qf\[0\] GND " "Pin \"qf\[0\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qf[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qf\[1\] GND " "Pin \"qf\[1\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qf[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qf\[2\] GND " "Pin \"qf\[2\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qf[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qf\[3\] GND " "Pin \"qf\[3\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qf[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qf\[4\] GND " "Pin \"qf\[4\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qf[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qf\[5\] GND " "Pin \"qf\[5\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qf[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qf\[6\] GND " "Pin \"qf\[6\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qf[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qf\[7\] GND " "Pin \"qf\[7\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qf[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qg\[0\] GND " "Pin \"qg\[0\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qg\[1\] GND " "Pin \"qg\[1\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qg\[2\] GND " "Pin \"qg\[2\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qg\[3\] GND " "Pin \"qg\[3\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qg\[4\] GND " "Pin \"qg\[4\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qg\[5\] GND " "Pin \"qg\[5\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qg\[6\] GND " "Pin \"qg\[6\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qg\[7\] GND " "Pin \"qg\[7\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qh\[0\] GND " "Pin \"qh\[0\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qh[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qh\[1\] GND " "Pin \"qh\[1\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qh[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qh\[2\] GND " "Pin \"qh\[2\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qh[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qh\[3\] GND " "Pin \"qh\[3\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qh[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qh\[4\] GND " "Pin \"qh\[4\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qh[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qh\[5\] GND " "Pin \"qh\[5\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qh[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qh\[6\] GND " "Pin \"qh\[6\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qh[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qh\[7\] GND " "Pin \"qh\[7\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qh[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qi\[0\] GND " "Pin \"qi\[0\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qi[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qi\[1\] GND " "Pin \"qi\[1\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qi[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qi\[2\] GND " "Pin \"qi\[2\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qi[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qi\[3\] GND " "Pin \"qi\[3\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qi[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qi\[4\] GND " "Pin \"qi\[4\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qi[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qi\[5\] GND " "Pin \"qi\[5\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qi[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qi\[6\] GND " "Pin \"qi\[6\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qi[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qi\[7\] GND " "Pin \"qi\[7\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qi[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qj\[0\] GND " "Pin \"qj\[0\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qj[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qj\[1\] GND " "Pin \"qj\[1\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qj[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qj\[2\] GND " "Pin \"qj\[2\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qj[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qj\[3\] GND " "Pin \"qj\[3\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qj[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qj\[4\] GND " "Pin \"qj\[4\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qj[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qj\[5\] GND " "Pin \"qj\[5\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qj[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qj\[6\] GND " "Pin \"qj\[6\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qj[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qj\[7\] GND " "Pin \"qj\[7\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qj[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qk\[0\] GND " "Pin \"qk\[0\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qk[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qk\[1\] GND " "Pin \"qk\[1\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qk[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qk\[2\] GND " "Pin \"qk\[2\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qk[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qk\[3\] GND " "Pin \"qk\[3\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qk[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qk\[4\] GND " "Pin \"qk\[4\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qk[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qk\[5\] GND " "Pin \"qk\[5\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qk[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qk\[6\] GND " "Pin \"qk\[6\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qk[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qk\[7\] GND " "Pin \"qk\[7\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qk[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ql\[0\] GND " "Pin \"ql\[0\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|ql[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ql\[1\] GND " "Pin \"ql\[1\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|ql[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ql\[2\] GND " "Pin \"ql\[2\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|ql[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ql\[3\] GND " "Pin \"ql\[3\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|ql[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ql\[4\] GND " "Pin \"ql\[4\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|ql[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ql\[5\] GND " "Pin \"ql\[5\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|ql[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ql\[6\] GND " "Pin \"ql\[6\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|ql[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ql\[7\] GND " "Pin \"ql\[7\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|ql[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qm\[0\] GND " "Pin \"qm\[0\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qm\[1\] GND " "Pin \"qm\[1\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qm\[2\] GND " "Pin \"qm\[2\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qm[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qm\[3\] GND " "Pin \"qm\[3\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qm[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qm\[4\] GND " "Pin \"qm\[4\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qm[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qm\[5\] GND " "Pin \"qm\[5\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qm[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qm\[6\] GND " "Pin \"qm\[6\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qm[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "qm\[7\] GND " "Pin \"qm\[7\]\" is stuck at GND" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618932063604 "|ej6|qm[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1618932063604 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1618932063761 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1618932064473 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618932064473 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[0\] " "No output dependent on input pin \"d\[0\]\"" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618932064522 "|ej6|d[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[1\] " "No output dependent on input pin \"d\[1\]\"" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618932064522 "|ej6|d[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[2\] " "No output dependent on input pin \"d\[2\]\"" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618932064522 "|ej6|d[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[3\] " "No output dependent on input pin \"d\[3\]\"" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618932064522 "|ej6|d[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[4\] " "No output dependent on input pin \"d\[4\]\"" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618932064522 "|ej6|d[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[5\] " "No output dependent on input pin \"d\[5\]\"" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618932064522 "|ej6|d[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[6\] " "No output dependent on input pin \"d\[6\]\"" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618932064522 "|ej6|d[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[7\] " "No output dependent on input pin \"d\[7\]\"" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618932064522 "|ej6|d[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clear " "No output dependent on input pin \"clear\"" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618932064522 "|ej6|clear"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ld " "No output dependent on input pin \"ld\"" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618932064522 "|ej6|ld"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable " "No output dependent on input pin \"enable\"" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618932064522 "|ej6|enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "up_down " "No output dependent on input pin \"up_down\"" {  } { { "ej6.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej6/ej6.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618932064522 "|ej6|up_down"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1618932064522 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "139 " "Implemented 139 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618932064523 ""} { "Info" "ICUT_CUT_TM_OPINS" "112 " "Implemented 112 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618932064523 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618932064523 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618932064523 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 132 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 132 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "421 " "Peak virtual memory: 421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618932064542 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 20 12:21:04 2021 " "Processing ended: Tue Apr 20 12:21:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618932064542 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618932064542 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618932064542 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618932064542 ""}
