<stg><name>conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23</name>


<trans_list>

<trans id="123" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %block_in_w_k = alloca i32 1

]]></Node>
<StgValue><ssdm name="block_in_w_k"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %block_in_h_k = alloca i32 1

]]></Node>
<StgValue><ssdm name="block_in_h_k"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten165 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten165"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %block_in_ch_k = alloca i32 1

]]></Node>
<StgValue><ssdm name="block_in_ch_k"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten178 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten178"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i16 0, i16 %indvar_flatten178

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:6 %store_ln164 = store i7 0, i7 %block_in_ch_k

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i10 0, i10 %indvar_flatten165

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:8 %store_ln166 = store i5 0, i5 %block_in_h_k

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:9 %store_ln168 = store i5 0, i5 %block_in_w_k

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.inc221

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc221:0 %indvar_flatten165_load = load i10 %indvar_flatten165

]]></Node>
<StgValue><ssdm name="indvar_flatten165_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc221:1 %indvar_flatten178_load = load i16 %indvar_flatten178

]]></Node>
<StgValue><ssdm name="indvar_flatten178_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc221:2 %icmp_ln164 = icmp_eq  i16 %indvar_flatten178_load, i16 33856

]]></Node>
<StgValue><ssdm name="icmp_ln164"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc221:3 %add_ln164_1 = add i16 %indvar_flatten178_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln164_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc221:4 %br_ln164 = br i1 %icmp_ln164, void %for.inc227, void %VITIS_LOOP_175_25.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc227:0 %block_in_w_k_load = load i5 %block_in_w_k

]]></Node>
<StgValue><ssdm name="block_in_w_k_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc227:1 %block_in_h_k_load = load i5 %block_in_h_k

]]></Node>
<StgValue><ssdm name="block_in_h_k_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc227:6 %icmp_ln166 = icmp_eq  i10 %indvar_flatten165_load, i10 529

]]></Node>
<StgValue><ssdm name="icmp_ln166"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc227:7 %select_ln164 = select i1 %icmp_ln166, i5 0, i5 %block_in_h_k_load

]]></Node>
<StgValue><ssdm name="select_ln164"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc227:8 %xor_ln164 = xor i1 %icmp_ln166, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln164"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc227:9 %icmp_ln168 = icmp_eq  i5 %block_in_w_k_load, i5 23

]]></Node>
<StgValue><ssdm name="icmp_ln168"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc227:10 %and_ln164 = and i1 %icmp_ln168, i1 %xor_ln164

]]></Node>
<StgValue><ssdm name="and_ln164"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc227:13 %add_ln166 = add i5 %select_ln164, i5 1

]]></Node>
<StgValue><ssdm name="add_ln166"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc227:14 %empty = or i1 %and_ln164, i1 %icmp_ln166

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc227:15 %block_in_w_k_mid2 = select i1 %empty, i5 0, i5 %block_in_w_k_load

]]></Node>
<StgValue><ssdm name="block_in_w_k_mid2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc227:16 %select_ln166 = select i1 %and_ln164, i5 %add_ln166, i5 %select_ln164

]]></Node>
<StgValue><ssdm name="select_ln166"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="5">
<![CDATA[
for.inc227:18 %zext_ln166 = zext i5 %select_ln166

]]></Node>
<StgValue><ssdm name="zext_ln166"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc227:19 %mul_ln166 = mul i11 %zext_ln166, i11 43

]]></Node>
<StgValue><ssdm name="mul_ln166"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="4" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc227:20 %tmp = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul_ln166, i32 7, i32 10

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="9" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc227:24 %urem_ln166 = urem i5 %select_ln166, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln166"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="5">
<![CDATA[
for.inc227:27 %zext_ln168 = zext i5 %block_in_w_k_mid2

]]></Node>
<StgValue><ssdm name="zext_ln168"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc227:28 %mul_ln168 = mul i11 %zext_ln168, i11 43

]]></Node>
<StgValue><ssdm name="mul_ln168"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="4" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc227:29 %tmp_4 = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul_ln168, i32 7, i32 10

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="9" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc227:42 %urem_ln168 = urem i5 %block_in_w_k_mid2, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln168"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayidx2208.exit:0 %add_ln168 = add i5 %block_in_w_k_mid2, i5 1

]]></Node>
<StgValue><ssdm name="add_ln168"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx2208.exit:1 %add_ln166_1 = add i10 %indvar_flatten165_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln166_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayidx2208.exit:2 %select_ln166_1 = select i1 %icmp_ln166, i10 1, i10 %add_ln166_1

]]></Node>
<StgValue><ssdm name="select_ln166_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx2208.exit:3 %store_ln164 = store i16 %add_ln164_1, i16 %indvar_flatten178

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx2208.exit:5 %store_ln166 = store i10 %select_ln166_1, i10 %indvar_flatten165

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx2208.exit:6 %store_ln166 = store i5 %select_ln166, i5 %block_in_h_k

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx2208.exit:7 %store_ln168 = store i5 %add_ln168, i5 %block_in_w_k

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="54" st_id="3" stage="8" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc227:24 %urem_ln166 = urem i5 %select_ln166, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln166"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="8" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc227:42 %urem_ln168 = urem i5 %block_in_w_k_mid2, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln168"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="56" st_id="4" stage="7" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc227:24 %urem_ln166 = urem i5 %select_ln166, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln166"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="7" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc227:42 %urem_ln168 = urem i5 %block_in_w_k_mid2, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln168"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="58" st_id="5" stage="6" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc227:24 %urem_ln166 = urem i5 %select_ln166, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln166"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="6" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc227:42 %urem_ln168 = urem i5 %block_in_w_k_mid2, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln168"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="60" st_id="6" stage="5" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc227:24 %urem_ln166 = urem i5 %select_ln166, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln166"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="5" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc227:42 %urem_ln168 = urem i5 %block_in_w_k_mid2, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln168"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="62" st_id="7" stage="4" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc227:24 %urem_ln166 = urem i5 %select_ln166, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln166"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="4" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc227:42 %urem_ln168 = urem i5 %block_in_w_k_mid2, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln168"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="64" st_id="8" stage="3" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc227:24 %urem_ln166 = urem i5 %select_ln166, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln166"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="3" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc227:42 %urem_ln168 = urem i5 %block_in_w_k_mid2, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln168"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="66" st_id="9" stage="2" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc227:24 %urem_ln166 = urem i5 %select_ln166, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln166"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="2" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc227:42 %urem_ln168 = urem i5 %block_in_w_k_mid2, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln168"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0">
<![CDATA[
VITIS_LOOP_175_25.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="68" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc227:2 %block_in_ch_k_load = load i7 %block_in_ch_k

]]></Node>
<StgValue><ssdm name="block_in_ch_k_load"/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc227:3 %add_ln164 = add i7 %block_in_ch_k_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln164"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc227:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc227:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 33856, i64 33856, i64 33856

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc227:11 %select_ln164_1 = select i1 %icmp_ln166, i7 %add_ln164, i7 %block_in_ch_k_load

]]></Node>
<StgValue><ssdm name="select_ln164_1"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="7">
<![CDATA[
for.inc227:12 %trunc_ln166 = trunc i7 %select_ln164_1

]]></Node>
<StgValue><ssdm name="trunc_ln166"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
for.inc227:17 %tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln166, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="4">
<![CDATA[
for.inc227:21 %zext_ln170 = zext i4 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln170"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc227:22 %add_ln170 = add i9 %tmp_s, i9 %zext_ln170

]]></Node>
<StgValue><ssdm name="add_ln170"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
for.inc227:23 %tmp_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln170, i3 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc227:24 %urem_ln166 = urem i5 %select_ln166, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln166"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="2">
<![CDATA[
for.inc227:25 %trunc_ln166_1 = trunc i2 %urem_ln166

]]></Node>
<StgValue><ssdm name="trunc_ln166_1"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc227:26 %specpipeline_ln168 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln168"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="4">
<![CDATA[
for.inc227:30 %zext_ln170_1 = zext i4 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln170_1"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc227:31 %add_ln170_1 = add i12 %tmp_3, i12 %zext_ln170_1

]]></Node>
<StgValue><ssdm name="add_ln170_1"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="12">
<![CDATA[
for.inc227:32 %zext_ln170_2 = zext i12 %add_ln170_1

]]></Node>
<StgValue><ssdm name="zext_ln170_2"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc227:33 %localIn_addr = getelementptr i32 %localIn, i64 0, i64 %zext_ln170_2

]]></Node>
<StgValue><ssdm name="localIn_addr"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc227:34 %localIn_1_addr = getelementptr i32 %localIn_1, i64 0, i64 %zext_ln170_2

]]></Node>
<StgValue><ssdm name="localIn_1_addr"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc227:35 %localIn_2_addr = getelementptr i32 %localIn_2, i64 0, i64 %zext_ln170_2

]]></Node>
<StgValue><ssdm name="localIn_2_addr"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc227:36 %localIn_3_addr = getelementptr i32 %localIn_3, i64 0, i64 %zext_ln170_2

]]></Node>
<StgValue><ssdm name="localIn_3_addr"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc227:37 %localIn_4_addr = getelementptr i32 %localIn_4, i64 0, i64 %zext_ln170_2

]]></Node>
<StgValue><ssdm name="localIn_4_addr"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc227:38 %localIn_5_addr = getelementptr i32 %localIn_5, i64 0, i64 %zext_ln170_2

]]></Node>
<StgValue><ssdm name="localIn_5_addr"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc227:39 %localIn_6_addr = getelementptr i32 %localIn_6, i64 0, i64 %zext_ln170_2

]]></Node>
<StgValue><ssdm name="localIn_6_addr"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc227:40 %localIn_7_addr = getelementptr i32 %localIn_7, i64 0, i64 %zext_ln170_2

]]></Node>
<StgValue><ssdm name="localIn_7_addr"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc227:41 %localIn_8_addr = getelementptr i32 %localIn_8, i64 0, i64 %zext_ln170_2

]]></Node>
<StgValue><ssdm name="localIn_8_addr"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="9">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc227:42 %urem_ln168 = urem i5 %block_in_w_k_mid2, i5 3

]]></Node>
<StgValue><ssdm name="urem_ln168"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="2">
<![CDATA[
for.inc227:43 %trunc_ln168 = trunc i2 %urem_ln168

]]></Node>
<StgValue><ssdm name="trunc_ln168"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.inc227:44 %switch_ln170 = switch i2 %trunc_ln166_1, void %arrayidx2208.case.2, i2 0, void %arrayidx2208.case.0, i2 1, void %arrayidx2208.case.1

]]></Node>
<StgValue><ssdm name="switch_ln170"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln166_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx2208.case.1:0 %switch_ln170 = switch i2 %trunc_ln168, void %arrayidx2208.case.246, i2 0, void %arrayidx2208.case.044, i2 1, void %arrayidx2208.case.145

]]></Node>
<StgValue><ssdm name="switch_ln170"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln166_1" val="1"/>
<literal name="trunc_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2208.case.145:0 %store_ln170 = store i32 0, i12 %localIn_4_addr

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln166_1" val="1"/>
<literal name="trunc_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2208.case.145:1 %br_ln170 = br void %arrayidx2208.exit43

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln166_1" val="1"/>
<literal name="trunc_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2208.case.044:0 %store_ln170 = store i32 0, i12 %localIn_3_addr

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln166_1" val="1"/>
<literal name="trunc_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2208.case.044:1 %br_ln170 = br void %arrayidx2208.exit43

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln166_1" val="1"/>
<literal name="trunc_ln168" val="!0"/>
<literal name="trunc_ln168" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2208.case.246:0 %store_ln170 = store i32 0, i12 %localIn_5_addr

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln166_1" val="1"/>
<literal name="trunc_ln168" val="!0"/>
<literal name="trunc_ln168" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2208.case.246:1 %br_ln170 = br void %arrayidx2208.exit43

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln166_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2208.exit43:0 %br_ln170 = br void %arrayidx2208.exit

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln166_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx2208.case.0:0 %switch_ln170 = switch i2 %trunc_ln168, void %arrayidx2208.case.241, i2 0, void %arrayidx2208.case.039, i2 1, void %arrayidx2208.case.140

]]></Node>
<StgValue><ssdm name="switch_ln170"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln166_1" val="0"/>
<literal name="trunc_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2208.case.140:0 %store_ln170 = store i32 0, i12 %localIn_1_addr

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln166_1" val="0"/>
<literal name="trunc_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2208.case.140:1 %br_ln170 = br void %arrayidx2208.exit38

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln166_1" val="0"/>
<literal name="trunc_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2208.case.039:0 %store_ln170 = store i32 0, i12 %localIn_addr

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln166_1" val="0"/>
<literal name="trunc_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2208.case.039:1 %br_ln170 = br void %arrayidx2208.exit38

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln166_1" val="0"/>
<literal name="trunc_ln168" val="!0"/>
<literal name="trunc_ln168" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2208.case.241:0 %store_ln170 = store i32 0, i12 %localIn_2_addr

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln166_1" val="0"/>
<literal name="trunc_ln168" val="!0"/>
<literal name="trunc_ln168" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2208.case.241:1 %br_ln170 = br void %arrayidx2208.exit38

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln166_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2208.exit38:0 %br_ln170 = br void %arrayidx2208.exit

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln166_1" val="!0"/>
<literal name="trunc_ln166_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx2208.case.2:0 %switch_ln170 = switch i2 %trunc_ln168, void %arrayidx2208.case.251, i2 0, void %arrayidx2208.case.049, i2 1, void %arrayidx2208.case.150

]]></Node>
<StgValue><ssdm name="switch_ln170"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln166_1" val="!0"/>
<literal name="trunc_ln166_1" val="!1"/>
<literal name="trunc_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2208.case.150:0 %store_ln170 = store i32 0, i12 %localIn_7_addr

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln166_1" val="!0"/>
<literal name="trunc_ln166_1" val="!1"/>
<literal name="trunc_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2208.case.150:1 %br_ln170 = br void %arrayidx2208.exit48

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln166_1" val="!0"/>
<literal name="trunc_ln166_1" val="!1"/>
<literal name="trunc_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2208.case.049:0 %store_ln170 = store i32 0, i12 %localIn_6_addr

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln166_1" val="!0"/>
<literal name="trunc_ln166_1" val="!1"/>
<literal name="trunc_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2208.case.049:1 %br_ln170 = br void %arrayidx2208.exit48

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln166_1" val="!0"/>
<literal name="trunc_ln166_1" val="!1"/>
<literal name="trunc_ln168" val="!0"/>
<literal name="trunc_ln168" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx2208.case.251:0 %store_ln170 = store i32 0, i12 %localIn_8_addr

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln166_1" val="!0"/>
<literal name="trunc_ln166_1" val="!1"/>
<literal name="trunc_ln168" val="!0"/>
<literal name="trunc_ln168" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2208.case.251:1 %br_ln170 = br void %arrayidx2208.exit48

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln166_1" val="!0"/>
<literal name="trunc_ln166_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2208.exit48:0 %br_ln170 = br void %arrayidx2208.exit

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx2208.exit:4 %store_ln164 = store i7 %select_ln164_1, i7 %block_in_ch_k

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2208.exit:8 %br_ln168 = br void %for.inc221

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
