{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619194083107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619194083113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 23 17:08:03 2021 " "Processing started: Fri Apr 23 17:08:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619194083113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619194083113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AND2Demo -c AND2Gate " "Command: quartus_map --read_settings_files=on --write_settings_files=off AND2Demo -c AND2Gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619194083113 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619194083596 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619194083596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and2gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and2gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND2Gate-Behavorial " "Found design unit 1: AND2Gate-Behavorial" {  } { { "AND2Gate.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/AND2/AND2Gate.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619194093082 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND2Gate " "Found entity 1: AND2Gate" {  } { { "AND2Gate.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/AND2/AND2Gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619194093082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619194093082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file notgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOTGate-Behavorial " "Found design unit 1: NOTGate-Behavorial" {  } { { "NOTGate.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/AND2/NOTGate.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619194093086 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOTGate " "Found entity 1: NOTGate" {  } { { "NOTGate.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/AND2/NOTGate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619194093086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619194093086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nandgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nandgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NANDGate-Structural " "Found design unit 1: NANDGate-Structural" {  } { { "NANDGate.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/AND2/NANDGate.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619194093090 ""} { "Info" "ISGN_ENTITY_NAME" "1 NANDGate " "Found entity 1: NANDGate" {  } { { "NANDGate.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/AND2/NANDGate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619194093090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619194093090 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "in0 NANDGate.vhd(15) " "VHDL Association List error at NANDGate.vhd(15): formal \"in0\" does not exist" {  } { { "NANDGate.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/AND2/NANDGate.vhd" 15 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1619194093091 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "inPort0 NANDGate.vhd(14) " "VHDL error at NANDGate.vhd(14): formal port or parameter \"inPort0\" must have actual or default value" {  } { { "NANDGate.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/AND2/NANDGate.vhd" 14 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1619194093091 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "inPort0 AND2Gate.vhd(5) " "HDL error at AND2Gate.vhd(5): see declaration for object \"inPort0\"" {  } { { "AND2Gate.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/AND2/AND2Gate.vhd" 5 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619194093091 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "inPort1 NANDGate.vhd(14) " "VHDL error at NANDGate.vhd(14): formal port or parameter \"inPort1\" must have actual or default value" {  } { { "NANDGate.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/AND2/NANDGate.vhd" 14 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1619194093091 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "inPort1 AND2Gate.vhd(6) " "HDL error at AND2Gate.vhd(6): see declaration for object \"inPort1\"" {  } { { "AND2Gate.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/AND2/AND2Gate.vhd" 6 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619194093091 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619194093197 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 23 17:08:13 2021 " "Processing ended: Fri Apr 23 17:08:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619194093197 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619194093197 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619194093197 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619194093197 ""}
