{"Source Block": ["hdl/library/common/ad_dds.v@71:85@HdlStmProcess", "  wire    [15:0]  dds_data_0_s;\n  wire    [15:0]  dds_data_1_s;\n\n  // dds channel output\n\n  always @(posedge clk) begin\n    dds_data_int <= dds_data_0_s + dds_data_1_s;\n    dds_data[15:15] <= dds_data_int[15] ^ dds_format;\n    dds_data[14: 0] <= dds_data_int[14:0];\n  end\n\n  // dds-1\n\n  ad_dds_1 i_dds_1_0 (\n    .clk (clk),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[80, "  always @(posedge clk) begin\n"], [80, "    dds_scale_0_r <= dds_scale_0;\n"], [80, "    dds_scale_1_r <= dds_scale_1;\n"], [80, "  end\n"]]}}