// Seed: 135557338
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  supply0 id_7 = 1'b0;
  uwire   id_8 = 1;
  specify
    (id_9 => id_10) = (id_3  : 1  : id_6 < id_3, id_9  : 1  : 1);
    (id_11 => id_12) = (1'b0, id_1 & 1  : 1'b0 : 1);
    (id_13 => id_14) = 1;
    (posedge id_15 => (id_16 +: 1)) = (1, 1'h0);
    (id_17 => id_18) = 1;
  endspecify
endmodule
module module_1 (
    output wand  id_0,
    input  wire  id_1,
    input  tri0  id_2,
    input  tri0  id_3,
    input  uwire id_4,
    input  tri   id_5,
    output tri0  id_6,
    input  tri1  id_7,
    input  wand  id_8,
    input  tri   id_9,
    output tri0  id_10,
    input  wire  id_11,
    output wand  id_12,
    input  wire  id_13,
    input  tri0  id_14,
    output tri0  id_15,
    input  wire  id_16,
    output uwire id_17,
    output tri0  id_18,
    output tri1  id_19,
    input  tri0  id_20,
    input  uwire id_21,
    output wire  id_22,
    output uwire id_23,
    output uwire id_24
);
  wire id_26;
  assign id_19 = id_11;
  id_27(
      .id_0(id_5), .id_1(1), .id_2(1'b0), .id_3(id_3), .id_4((id_14)), .id_5(1'b0), .id_6(id_9)
  ); module_0(
      id_26, id_26, id_26, id_26, id_26, id_26
  );
  assign id_23#(
      .id_7(1'h0),
      .id_3(1 - 1)
  ) = 1;
endmodule
