{
  "Top": "conv_layer2",
  "RtlTop": "conv_layer2",
  "RtlPrefix": "",
  "RtlSubPrefix": "conv_layer2_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in_stream": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<float, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "in_stream_V",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_stream": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<float, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_stream_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top conv_layer2 -name conv_layer2"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "conv_layer2"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "18887"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "conv_layer2",
    "Version": "1.0",
    "DisplayName": "Conv_layer2",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_conv_layer2_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/conv_layer2.cpp"],
    "Vhdl": [
      "impl\/vhdl\/conv_layer2_convolution.vhd",
      "impl\/vhdl\/conv_layer2_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/conv_layer2_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/conv_layer2_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/conv_layer2_regslice_both.vhd",
      "impl\/vhdl\/conv_layer2.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/conv_layer2_convolution.v",
      "impl\/verilog\/conv_layer2_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/conv_layer2_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/conv_layer2_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/conv_layer2_regslice_both.v",
      "impl\/verilog\/conv_layer2.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/conv_layer2_ap_fadd_2_full_dsp_32_ip.tcl",
      "impl\/misc\/conv_layer2_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/conv_layer2_ap_fmul_1_max_dsp_32_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/conv_layer2.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["E:\/CMC\/CNN\/VitisHLS\/conv_layer2\/conv_layer2\/solution1\/.debug\/conv_layer2.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "conv_layer2_ap_fadd_2_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name conv_layer2_ap_fadd_2_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "conv_layer2_ap_fcmp_0_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name conv_layer2_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "conv_layer2_ap_fmul_1_max_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name conv_layer2_ap_fmul_1_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "in_stream_V:out_stream_V",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "in_stream_V": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "in_stream_V_",
      "ports": [
        "in_stream_V_TDATA",
        "in_stream_V_TREADY",
        "in_stream_V_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "in_stream"
        }]
    },
    "out_stream_V": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "out_stream_V_",
      "ports": [
        "out_stream_V_TDATA",
        "out_stream_V_TREADY",
        "out_stream_V_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "out_stream"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "in_stream_V_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "in_stream_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_V_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "out_stream_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_V_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "conv_layer2",
      "Instances": [{
          "ModuleName": "convolution",
          "InstanceName": "grp_convolution_fu_24"
        }]
    },
    "Info": {
      "convolution": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_layer2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "convolution": {
        "Latency": {
          "LatencyBest": "18884",
          "LatencyAvg": "39359",
          "LatencyWorst": "59717",
          "PipelineIIMin": "18884",
          "PipelineIIMax": "59717",
          "PipelineII": "18884 ~ 59717",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.705"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_52_1",
            "TripCount": "117",
            "Latency": "117",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "conv_init_buffer",
            "TripCount": "117",
            "LatencyMin": "234",
            "LatencyMax": "41067",
            "Latency": "234 ~ 41067",
            "PipelineII": "",
            "PipelineDepthMin": "2",
            "PipelineDepthMax": "351",
            "PipelineDepth": "2 ~ 351",
            "Loops": [{
                "Name": "VITIS_LOOP_77_1",
                "TripCount": "116",
                "Latency": "348",
                "PipelineII": "3",
                "PipelineDepth": "4"
              }]
          },
          {
            "Name": "conv_layer1_label_stride_conv_layer1_label9",
            "TripCount": "576",
            "Latency": "18528",
            "PipelineII": "32",
            "PipelineDepth": "129"
          }
        ],
        "Area": {
          "DSP": "31",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "37160",
          "AVAIL_FF": "460800",
          "UTIL_FF": "8",
          "LUT": "20127",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "8",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv_layer2": {
        "Latency": {
          "LatencyBest": "18887",
          "LatencyAvg": "39362",
          "LatencyWorst": "59720",
          "PipelineIIMin": "18888",
          "PipelineIIMax": "59721",
          "PipelineII": "18888 ~ 59721",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.705"
        },
        "Area": {
          "DSP": "31",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "37165",
          "AVAIL_FF": "460800",
          "UTIL_FF": "8",
          "LUT": "20164",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "8",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-08-10 16:02:42 +0700",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
