{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542575772619 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542575772627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 18 16:16:12 2018 " "Processing started: Sun Nov 18 16:16:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542575772627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542575772627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542575772627 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542575773098 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542575773098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542575782894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542575782894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542575782898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542575782898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542575782903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542575782903 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "test.v(459) " "Verilog HDL information at test.v(459): always construct contains both blocking and non-blocking assignments" {  } { { "test.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 459 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1542575782908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 6 6 " "Found 6 design units, including 6 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542575782910 ""} { "Info" "ISGN_ENTITY_NAME" "2 positionControl " "Found entity 2: positionControl" {  } { { "test.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542575782910 ""} { "Info" "ISGN_ENTITY_NAME" "3 positionDatapath " "Found entity 3: positionDatapath" {  } { { "test.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 266 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542575782910 ""} { "Info" "ISGN_ENTITY_NAME" "4 legalControl " "Found entity 4: legalControl" {  } { { "test.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542575782910 ""} { "Info" "ISGN_ENTITY_NAME" "5 rateDivider8Hz " "Found entity 5: rateDivider8Hz" {  } { { "test.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 503 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542575782910 ""} { "Info" "ISGN_ENTITY_NAME" "6 delay2ClockCycles " "Found entity 6: delay2ClockCycles" {  } { { "test.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542575782910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542575782910 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542575782937 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last_data_received test.v(40) " "Verilog HDL or VHDL warning at test.v(40): object \"last_data_received\" assigned a value but never read" {  } { { "test.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542575782938 "|test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "go test.v(120) " "Verilog HDL or VHDL warning at test.v(120): object \"go\" assigned a value but never read" {  } { { "test.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542575782938 "|test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 test.v(123) " "Verilog HDL assignment warning at test.v(123): truncated value with size 32 to match size of target (1)" {  } { { "test.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542575782939 "|test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 test.v(32) " "Output port \"HEX0\" at test.v(32) has no driver" {  } { { "test.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542575782939 "|test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 test.v(32) " "Output port \"HEX1\" at test.v(32) has no driver" {  } { { "test.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542575782939 "|test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 test.v(32) " "Output port \"HEX2\" at test.v(32) has no driver" {  } { { "test.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542575782940 "|test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 test.v(32) " "Output port \"HEX3\" at test.v(32) has no driver" {  } { { "test.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542575782940 "|test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 test.v(32) " "Output port \"HEX4\" at test.v(32) has no driver" {  } { { "test.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542575782940 "|test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 test.v(32) " "Output port \"HEX5\" at test.v(32) has no driver" {  } { { "test.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542575782940 "|test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR test.v(33) " "Output port \"LEDR\" at test.v(33) has no driver" {  } { { "test.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542575782940 "|test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Controller:PS2\"" {  } { { "test.v" "PS2" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542575782964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_Controller.v" "PS2_Data_In" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/PS2_Controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542575782985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_Controller.v" "PS2_Command_Out" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/PS2_Controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542575783005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "positionControl positionControl:POSCTRL " "Elaborating entity \"positionControl\" for hierarchy \"positionControl:POSCTRL\"" {  } { { "test.v" "POSCTRL" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542575783036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "positionDatapath positionDatapath:POSDATA " "Elaborating entity \"positionDatapath\" for hierarchy \"positionDatapath:POSDATA\"" {  } { { "test.v" "POSDATA" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542575783056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay2ClockCycles delay2ClockCycles:DELAY " "Elaborating entity \"delay2ClockCycles\" for hierarchy \"delay2ClockCycles:DELAY\"" {  } { { "test.v" "DELAY" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542575783076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "legalControl legalControl:LEGALCTRL " "Elaborating entity \"legalControl\" for hierarchy \"legalControl:LEGALCTRL\"" {  } { { "test.v" "LEGALCTRL" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542575783091 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX0 0 " "Ignored assignment(s) for \"HEX0\[0\]\" because \"HEX0\" is not a bus or array" {  } { { "test.v" "HEX0" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783639 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX0 1 " "Ignored assignment(s) for \"HEX0\[1\]\" because \"HEX0\" is not a bus or array" {  } { { "test.v" "HEX0" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783639 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX0 2 " "Ignored assignment(s) for \"HEX0\[2\]\" because \"HEX0\" is not a bus or array" {  } { { "test.v" "HEX0" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783639 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX0 3 " "Ignored assignment(s) for \"HEX0\[3\]\" because \"HEX0\" is not a bus or array" {  } { { "test.v" "HEX0" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783639 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX0 4 " "Ignored assignment(s) for \"HEX0\[4\]\" because \"HEX0\" is not a bus or array" {  } { { "test.v" "HEX0" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783639 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX0 5 " "Ignored assignment(s) for \"HEX0\[5\]\" because \"HEX0\" is not a bus or array" {  } { { "test.v" "HEX0" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783639 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX0 6 " "Ignored assignment(s) for \"HEX0\[6\]\" because \"HEX0\" is not a bus or array" {  } { { "test.v" "HEX0" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783639 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX1 0 " "Ignored assignment(s) for \"HEX1\[0\]\" because \"HEX1\" is not a bus or array" {  } { { "test.v" "HEX1" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783639 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX1 1 " "Ignored assignment(s) for \"HEX1\[1\]\" because \"HEX1\" is not a bus or array" {  } { { "test.v" "HEX1" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783639 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX1 2 " "Ignored assignment(s) for \"HEX1\[2\]\" because \"HEX1\" is not a bus or array" {  } { { "test.v" "HEX1" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783639 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX1 3 " "Ignored assignment(s) for \"HEX1\[3\]\" because \"HEX1\" is not a bus or array" {  } { { "test.v" "HEX1" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783639 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX1 4 " "Ignored assignment(s) for \"HEX1\[4\]\" because \"HEX1\" is not a bus or array" {  } { { "test.v" "HEX1" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783639 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX1 5 " "Ignored assignment(s) for \"HEX1\[5\]\" because \"HEX1\" is not a bus or array" {  } { { "test.v" "HEX1" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783639 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX1 6 " "Ignored assignment(s) for \"HEX1\[6\]\" because \"HEX1\" is not a bus or array" {  } { { "test.v" "HEX1" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783639 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX2 0 " "Ignored assignment(s) for \"HEX2\[0\]\" because \"HEX2\" is not a bus or array" {  } { { "test.v" "HEX2" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783640 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX2 1 " "Ignored assignment(s) for \"HEX2\[1\]\" because \"HEX2\" is not a bus or array" {  } { { "test.v" "HEX2" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783640 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX2 2 " "Ignored assignment(s) for \"HEX2\[2\]\" because \"HEX2\" is not a bus or array" {  } { { "test.v" "HEX2" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783640 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX2 3 " "Ignored assignment(s) for \"HEX2\[3\]\" because \"HEX2\" is not a bus or array" {  } { { "test.v" "HEX2" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783640 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX2 4 " "Ignored assignment(s) for \"HEX2\[4\]\" because \"HEX2\" is not a bus or array" {  } { { "test.v" "HEX2" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783640 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX2 5 " "Ignored assignment(s) for \"HEX2\[5\]\" because \"HEX2\" is not a bus or array" {  } { { "test.v" "HEX2" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783640 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX2 6 " "Ignored assignment(s) for \"HEX2\[6\]\" because \"HEX2\" is not a bus or array" {  } { { "test.v" "HEX2" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783640 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX3 0 " "Ignored assignment(s) for \"HEX3\[0\]\" because \"HEX3\" is not a bus or array" {  } { { "test.v" "HEX3" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783640 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX3 1 " "Ignored assignment(s) for \"HEX3\[1\]\" because \"HEX3\" is not a bus or array" {  } { { "test.v" "HEX3" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783640 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX3 2 " "Ignored assignment(s) for \"HEX3\[2\]\" because \"HEX3\" is not a bus or array" {  } { { "test.v" "HEX3" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783640 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX3 3 " "Ignored assignment(s) for \"HEX3\[3\]\" because \"HEX3\" is not a bus or array" {  } { { "test.v" "HEX3" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783640 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX3 4 " "Ignored assignment(s) for \"HEX3\[4\]\" because \"HEX3\" is not a bus or array" {  } { { "test.v" "HEX3" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783640 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX3 5 " "Ignored assignment(s) for \"HEX3\[5\]\" because \"HEX3\" is not a bus or array" {  } { { "test.v" "HEX3" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783640 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX3 6 " "Ignored assignment(s) for \"HEX3\[6\]\" because \"HEX3\" is not a bus or array" {  } { { "test.v" "HEX3" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783640 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX4 0 " "Ignored assignment(s) for \"HEX4\[0\]\" because \"HEX4\" is not a bus or array" {  } { { "test.v" "HEX4" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783640 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX4 1 " "Ignored assignment(s) for \"HEX4\[1\]\" because \"HEX4\" is not a bus or array" {  } { { "test.v" "HEX4" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783640 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX4 2 " "Ignored assignment(s) for \"HEX4\[2\]\" because \"HEX4\" is not a bus or array" {  } { { "test.v" "HEX4" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783641 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX4 3 " "Ignored assignment(s) for \"HEX4\[3\]\" because \"HEX4\" is not a bus or array" {  } { { "test.v" "HEX4" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783641 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX4 4 " "Ignored assignment(s) for \"HEX4\[4\]\" because \"HEX4\" is not a bus or array" {  } { { "test.v" "HEX4" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783641 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX4 5 " "Ignored assignment(s) for \"HEX4\[5\]\" because \"HEX4\" is not a bus or array" {  } { { "test.v" "HEX4" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783641 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX4 6 " "Ignored assignment(s) for \"HEX4\[6\]\" because \"HEX4\" is not a bus or array" {  } { { "test.v" "HEX4" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783641 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX5 0 " "Ignored assignment(s) for \"HEX5\[0\]\" because \"HEX5\" is not a bus or array" {  } { { "test.v" "HEX5" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783641 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX5 1 " "Ignored assignment(s) for \"HEX5\[1\]\" because \"HEX5\" is not a bus or array" {  } { { "test.v" "HEX5" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783641 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX5 2 " "Ignored assignment(s) for \"HEX5\[2\]\" because \"HEX5\" is not a bus or array" {  } { { "test.v" "HEX5" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783641 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX5 3 " "Ignored assignment(s) for \"HEX5\[3\]\" because \"HEX5\" is not a bus or array" {  } { { "test.v" "HEX5" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783641 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX5 4 " "Ignored assignment(s) for \"HEX5\[4\]\" because \"HEX5\" is not a bus or array" {  } { { "test.v" "HEX5" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783641 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX5 5 " "Ignored assignment(s) for \"HEX5\[5\]\" because \"HEX5\" is not a bus or array" {  } { { "test.v" "HEX5" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783641 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "HEX5 6 " "Ignored assignment(s) for \"HEX5\[6\]\" because \"HEX5\" is not a bus or array" {  } { { "test.v" "HEX5" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783641 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 0 " "Ignored assignment(s) for \"LEDR\[0\]\" because \"LEDR\" is not a bus or array" {  } { { "test.v" "LEDR" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 33 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783641 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 1 " "Ignored assignment(s) for \"LEDR\[1\]\" because \"LEDR\" is not a bus or array" {  } { { "test.v" "LEDR" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 33 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783641 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 2 " "Ignored assignment(s) for \"LEDR\[2\]\" because \"LEDR\" is not a bus or array" {  } { { "test.v" "LEDR" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 33 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783641 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 3 " "Ignored assignment(s) for \"LEDR\[3\]\" because \"LEDR\" is not a bus or array" {  } { { "test.v" "LEDR" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 33 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783641 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 4 " "Ignored assignment(s) for \"LEDR\[4\]\" because \"LEDR\" is not a bus or array" {  } { { "test.v" "LEDR" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 33 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783641 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 5 " "Ignored assignment(s) for \"LEDR\[5\]\" because \"LEDR\" is not a bus or array" {  } { { "test.v" "LEDR" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 33 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783641 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 6 " "Ignored assignment(s) for \"LEDR\[6\]\" because \"LEDR\" is not a bus or array" {  } { { "test.v" "LEDR" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 33 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783641 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 7 " "Ignored assignment(s) for \"LEDR\[7\]\" because \"LEDR\" is not a bus or array" {  } { { "test.v" "LEDR" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 33 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783641 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 8 " "Ignored assignment(s) for \"LEDR\[8\]\" because \"LEDR\" is not a bus or array" {  } { { "test.v" "LEDR" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 33 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783642 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 9 " "Ignored assignment(s) for \"LEDR\[9\]\" because \"LEDR\" is not a bus or array" {  } { { "test.v" "LEDR" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 33 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542575783642 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1542575783661 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0 GND " "Pin \"HEX0\" is stuck at GND" {  } { { "test.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542575783699 "|test|HEX0"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1 GND " "Pin \"HEX1\" is stuck at GND" {  } { { "test.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542575783699 "|test|HEX1"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2 GND " "Pin \"HEX2\" is stuck at GND" {  } { { "test.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542575783699 "|test|HEX2"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3 GND " "Pin \"HEX3\" is stuck at GND" {  } { { "test.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542575783699 "|test|HEX3"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4 GND " "Pin \"HEX4\" is stuck at GND" {  } { { "test.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542575783699 "|test|HEX4"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5 GND " "Pin \"HEX5\" is stuck at GND" {  } { { "test.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542575783699 "|test|HEX5"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR GND " "Pin \"LEDR\" is stuck at GND" {  } { { "test.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542575783699 "|test|LEDR"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1542575783699 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542575783780 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "99 " "99 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542575783974 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/output_files/test.map.smsg " "Generated suppressed messages file C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/output_files/test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542575784019 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542575784332 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542575784332 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "test.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542575784424 "|test|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "test.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542575784424 "|test|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "test.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testProject/test.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542575784424 "|test|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1542575784424 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "101 " "Implemented 101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542575784426 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542575784426 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1542575784426 ""} { "Info" "ICUT_CUT_TM_LCELLS" "87 " "Implemented 87 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542575784426 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542575784426 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542575784486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 18 16:16:24 2018 " "Processing ended: Sun Nov 18 16:16:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542575784486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542575784486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542575784486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542575784486 ""}
