<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<part_info part_name="xczu28dr-ffvg1517-2-e">
<pins>
  
  <pin index="0" name ="uart2_PL_TX"   iostandard="LVCMOS18" loc="AU15"/>
  <pin index="1" name ="uart2_PL_RX"   iostandard="LVCMOS18" loc="AT15"/>
  
  <pin index="2" name ="IIC0_SCL_MAIN" iostandard="LVCMOS18" loc="AT16"/>
  <pin index="3" name ="IIC0_SDA_MAIN" iostandard="LVCMOS18" loc="AW16"/>
  
  <pin index="4" name ="IIC1_SCL_MAIN" iostandard="LVCMOS18" loc="AV16"/>
  <pin index="5" name ="IIC1_SDA_MAIN" iostandard="LVCMOS18" loc="AV13"/>
  
  <pin index="6 " name ="c0_ddr4_act_n"  loc="A19" />
  <pin index="7 " name ="c0_ddr4_adr0"   loc="D18"  />
  <pin index="8 " name ="c0_ddr4_adr1"   loc="E19"  />
  <pin index="9 " name ="c0_ddr4_adr2"   loc="E17"  />
  <pin index="10" name ="c0_ddr4_adr3"   loc="E18"  />
  <pin index="11" name ="c0_ddr4_adr4"   loc="E16"  />
  <pin index="12" name ="c0_ddr4_adr5"   loc="F16"  />
  <pin index="13" name ="c0_ddr4_adr6"   loc="F19"  />
  <pin index="14" name ="c0_ddr4_adr7"   loc="G19"  />
  <pin index="15" name ="c0_ddr4_adr8"   loc="F15"  />
  <pin index="16" name ="c0_ddr4_adr9"   loc="G15"  />
  <pin index="17" name ="c0_ddr4_adr10"  loc="G18" />
  <pin index="18" name ="c0_ddr4_adr11"  loc="H18" />
  <pin index="19" name ="c0_ddr4_adr12"  loc="K17" />
  <pin index="20" name ="c0_ddr4_adr13"  loc="L17" />
  <pin index="21" name ="c0_ddr4_adr14"  loc="B17" />
  <pin index="22" name ="c0_ddr4_adr15"  loc="D15" />
  <pin index="23" name ="c0_ddr4_adr16"  loc="C18" />
  
  <pin index="24" name ="c0_ddr4_ba0"    loc="K18" />
  <pin index="25" name ="c0_ddr4_ba1"    loc="K19" />
  <pin index="26" name ="c0_ddr4_bg"     loc="C16" />
  <pin index="27" name ="c0_ddr4_ck_c"   loc="F17" />
  <pin index="28" name ="c0_ddr4_ck_t"   loc="G17" />
  <pin index="29" name ="c0_ddr4_cke"    loc="A16" />
  <pin index="30" name ="c0_ddr4_cs_n"   loc="D16" />

  <pin index="31" name ="c0_ddr4_dm_dbi_n0" loc="G13" />
  <pin index="32" name ="c0_ddr4_dm_dbi_n1" loc="C12" />
  <pin index="33" name ="c0_ddr4_dm_dbi_n2" loc="K13" />
  <pin index="34" name ="c0_ddr4_dm_dbi_n3" loc="J8"  />
  <pin index="35" name ="c0_ddr4_dm_dbi_n4" loc="C23" />
  <pin index="36" name ="c0_ddr4_dm_dbi_n5" loc="F21" />
  <pin index="37" name ="c0_ddr4_dm_dbi_n6" loc="J23" />
  <pin index="38" name ="c0_ddr4_dm_dbi_n7" loc="N20" />
 
  <pin index="39" name ="c0_ddr4_dq0"  loc="D14" />
  <pin index="40" name ="c0_ddr4_dq1"  loc="E11" />
  <pin index="41" name ="c0_ddr4_dq2"  loc="F14" />
  <pin index="42" name ="c0_ddr4_dq3"  loc="F12" />
  <pin index="43" name ="c0_ddr4_dq4"  loc="E14" />
  <pin index="44" name ="c0_ddr4_dq5"  loc="H12" />
  <pin index="45" name ="c0_ddr4_dq6"  loc="G14" />
  <pin index="46" name ="c0_ddr4_dq7"  loc="H13" />
  <pin index="47" name ="c0_ddr4_dq8"  loc="B13" />
  <pin index="48" name ="c0_ddr4_dq9"  loc="A15" />
  <pin index="49" name ="c0_ddr4_dq10" loc="A12" />
  <pin index="50" name ="c0_ddr4_dq11" loc="A14" />
  <pin index="51" name ="c0_ddr4_dq12" loc="D13" />
  <pin index="52" name ="c0_ddr4_dq13" loc="B14" />
  <pin index="53" name ="c0_ddr4_dq14" loc="A11" />
  <pin index="54" name ="c0_ddr4_dq15" loc="C13" />
  <pin index="55" name ="c0_ddr4_dq16" loc="K11" />
  <pin index="56" name ="c0_ddr4_dq17" loc="J11" />
  <pin index="57" name ="c0_ddr4_dq18" loc="H10" />
  <pin index="58" name ="c0_ddr4_dq19" loc="F11" />
  <pin index="59" name ="c0_ddr4_dq20" loc="K10" />
  <pin index="60" name ="c0_ddr4_dq21" loc="F10" />
  <pin index="61" name ="c0_ddr4_dq22" loc="J10" />
  <pin index="62" name ="c0_ddr4_dq23" loc="H11" />
  <pin index="63" name ="c0_ddr4_dq24" loc="G9"  />
  <pin index="64" name ="c0_ddr4_dq25" loc="G7"  />
  <pin index="65" name ="c0_ddr4_dq26" loc="F9"  />
  <pin index="66" name ="c0_ddr4_dq27" loc="G6"  />
  <pin index="67" name ="c0_ddr4_dq28" loc="H6"  />
  <pin index="68" name ="c0_ddr4_dq29" loc="H7"  />
  <pin index="69" name ="c0_ddr4_dq30" loc="J9"  />
  <pin index="70" name ="c0_ddr4_dq31" loc="K9"  />  
  <pin index="71" name ="c0_ddr4_dq32" loc="C22" />
  <pin index="72" name ="c0_ddr4_dq33" loc="A20" />
  <pin index="73" name ="c0_ddr4_dq34" loc="A21" />
  <pin index="74" name ="c0_ddr4_dq35" loc="C21" />
  <pin index="75" name ="c0_ddr4_dq36" loc="A24" />
  <pin index="76" name ="c0_ddr4_dq37" loc="B20" />
  <pin index="77" name ="c0_ddr4_dq38" loc="B24" />
  <pin index="78" name ="c0_ddr4_dq39" loc="C20" />
  <pin index="79" name ="c0_ddr4_dq40" loc="E24" />
  <pin index="80" name ="c0_ddr4_dq41" loc="E22" />
  <pin index="81" name ="c0_ddr4_dq42" loc="E23" />
  <pin index="82" name ="c0_ddr4_dq43" loc="G20" />
  <pin index="83" name ="c0_ddr4_dq44" loc="F24" />
  <pin index="84" name ="c0_ddr4_dq45" loc="E21" />
  <pin index="85" name ="c0_ddr4_dq46" loc="F20" />
  <pin index="86" name ="c0_ddr4_dq47" loc="D21" />
  <pin index="87" name ="c0_ddr4_dq48" loc="H23" />
  <pin index="88" name ="c0_ddr4_dq49" loc="G23" />
  <pin index="89" name ="c0_ddr4_dq50" loc="K24" />
  <pin index="90" name ="c0_ddr4_dq51" loc="G22" />
  <pin index="91" name ="c0_ddr4_dq52"  loc="J21" />
  <pin index="92" name ="c0_ddr4_dq53"  loc="H22" />
  <pin index="93" name ="c0_ddr4_dq54"  loc="L24" />
  <pin index="94" name ="c0_ddr4_dq55"  loc="H21" />
  <pin index="95" name ="c0_ddr4_dq56"  loc="L23" />
  <pin index="96" name ="c0_ddr4_dq57"  loc="L20" />
  <pin index="97" name ="c0_ddr4_dq58"  loc="L22" />
  <pin index="98" name ="c0_ddr4_dq59"  loc="L21" />
  <pin index="99" name ="c0_ddr4_dq60"  loc="M20" />
  <pin index="100" name ="c0_ddr4_dq61" loc="L19" />
  <pin index="101" name ="c0_ddr4_dq62" loc="M19" />
  <pin index="102" name ="c0_ddr4_dq63" loc="N19" />
  
  <pin index="103" name ="c0_ddr4_dqs0_c" loc="E12" />
  <pin index="104" name ="c0_ddr4_dqs0_t" loc="E13" />
  <pin index="105" name ="c0_ddr4_dqs1_c" loc="B15" />
  <pin index="106" name ="c0_ddr4_dqs1_t" loc="C15" />
  <pin index="107" name ="c0_ddr4_dqs2_c" loc="J13" />
  <pin index="108" name ="c0_ddr4_dqs2_t" loc="J14" />
  <pin index="109" name ="c0_ddr4_dqs3_c" loc="G8"  />
  <pin index="110" name ="c0_ddr4_dqs3_t" loc="H8"  /> 
  <pin index="111" name ="c0_ddr4_dqs4_c" loc="A22" />
  <pin index="112" name ="c0_ddr4_dqs4_t" loc="B22" />  
  <pin index="113" name ="c0_ddr4_dqs5_c" loc="D24" />
  <pin index="114" name ="c0_ddr4_dqs5_t" loc="D23" />
  <pin index="115" name ="c0_ddr4_dqs6_c" loc="H20" />
  <pin index="116" name ="c0_ddr4_dqs6_t" loc="J20" />
  <pin index="117" name ="c0_ddr4_dqs7_c" loc="K22" />
  <pin index="118" name ="c0_ddr4_dqs7_t" loc="K21" />
  <pin index="119" name ="c0_ddr4_odt"    loc="B19" />
  <pin index="120" name ="c0_ddr4_reset_n" iostandard="LVCMOS12" loc="A17" drive="8"/>
  <pin index="121" name ="c0_ddr4_parity" loc="D19" />
  
  
  <pin index="130" name ="GPIO_DIP_SW0" iostandard="LVCMOS18" loc="AF16"/>
  <pin index="131" name ="GPIO_DIP_SW1" iostandard="LVCMOS18" loc="AF17"/>
  <pin index="132" name ="GPIO_DIP_SW2" iostandard="LVCMOS18" loc="AH15"/>
  <pin index="133" name ="GPIO_DIP_SW3" iostandard="LVCMOS18" loc="AH16"/>
  <pin index="134" name ="GPIO_DIP_SW4" iostandard="LVCMOS18" loc="AH17"/>
  <pin index="135" name ="GPIO_DIP_SW5" iostandard="LVCMOS18" loc="AG17"/>
  <pin index="136" name ="GPIO_DIP_SW6" iostandard="LVCMOS18" loc="AJ15"/>
  <pin index="137" name ="GPIO_DIP_SW7" iostandard="LVCMOS18" loc="AJ16"/>
  
  <pin index="140" name ="GPIO_LED_0_LS" iostandard="LVCMOS18" loc="AR13"/>
  <pin index="141" name ="GPIO_LED_1_LS" iostandard="LVCMOS18" loc="AP13"/>
  <pin index="142" name ="GPIO_LED_2_LS" iostandard="LVCMOS18" loc="AR16"/>
  <pin index="143" name ="GPIO_LED_3_LS" iostandard="LVCMOS18" loc="AP16"/> 
  <pin index="144" name ="GPIO_LED_4_LS" iostandard="LVCMOS18" loc="AP15"/>
  <pin index="145" name ="GPIO_LED_5_LS" iostandard="LVCMOS18" loc="AN16"/>
  <pin index="146" name ="GPIO_LED_6_LS" iostandard="LVCMOS18" loc="AN17"/>
  <pin index="147" name ="GPIO_LED_7_LS" iostandard="LVCMOS18" loc="AV15"/> 
  
  <pin index="150" name ="GPIO_SW_C" iostandard="LVCMOS18" loc="AW5"/>		
  <pin index="151" name ="GPIO_SW_W" iostandard="LVCMOS18" loc="AW6"/>
  <pin index="152" name ="GPIO_SW_S" iostandard="LVCMOS18" loc="E8"/>
  <pin index="153" name ="GPIO_SW_E" iostandard="LVCMOS18" loc="AW4"/>
  <pin index="154" name ="GPIO_SW_N" iostandard="LVCMOS18" loc="AW3"/>


  <pin index="160" name ="CPU_RESET" iostandard="LVCMOS18" loc="AF15"/>	
  
  <pin index="161" name ="user_si570_sysclk_p" iostandard="DIFF_SSTL12" loc="J19"/>
  <pin index="162" name ="user_si570_sysclk_n" iostandard="DIFF_SSTL12" loc="J18"/>  
  
  <pin index="163" name ="clk_125_p" iostandard="LVDS" loc="AL17"/>
  <pin index="164" name ="clk_125_n" iostandard="LVDS" loc="AM17"/>
  
  <pin index="165" name ="clk_100_p" iostandard="LVDS" loc="AM15"/>
  <pin index="166" name ="clk_100_n" iostandard="LVDS" loc="AN15"/>
  
  <pin index="167" name ="user_mgt_si570_p" loc="V31"/>
  <pin index="168" name ="user_mgt_si570_n" loc="V32"/>  
 
</pins>
</part_info>
