// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "09/11/2025 23:32:43"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module main (
	clk,
	reset_button,
	hsync,
	vsync,
	red,
	green,
	blue,
	sync,
	clk_out,
	blank);
input 	clk;
input 	reset_button;
output 	hsync;
output 	vsync;
output 	[7:0] red;
output 	[7:0] green;
output 	[7:0] blue;
output 	sync;
output 	clk_out;
output 	blank;

// Design Ports Information
// hsync	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vsync	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sync	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_out	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blank	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_button	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk_div_inst|nclk~0_combout ;
wire \clk_div_inst|nclk~q ;
wire \vga_inst|Add0~1_sumout ;
wire \vga_inst|Equal0~0_combout ;
wire \vga_inst|Equal3~0_combout ;
wire \reset_button~input_o ;
wire \reset_sync~feeder_combout ;
wire \reset_sync~q ;
wire \vga_inst|h_state.H_PULSE_STATE~q ;
wire \vga_inst|Equal0~1_combout ;
wire \vga_inst|h_state~17_combout ;
wire \vga_inst|h_state~18_combout ;
wire \vga_inst|h_state.H_BACK_STATE~q ;
wire \vga_inst|Equal0~2_combout ;
wire \vga_inst|Equal1~1_combout ;
wire \vga_inst|Equal0~3_combout ;
wire \vga_inst|h_state~20_combout ;
wire \vga_inst|h_state.H_ACTIVE_STATE~q ;
wire \vga_inst|h_state~21_combout ;
wire \vga_inst|h_state.H_FRONT_STATE~DUPLICATE_q ;
wire \vga_inst|h_counter[9]~1_combout ;
wire \vga_inst|h_counter[9]~2_combout ;
wire \vga_inst|Add0~2 ;
wire \vga_inst|Add0~9_sumout ;
wire \vga_inst|h_counter[1]~feeder_combout ;
wire \vga_inst|h_counter[1]~DUPLICATE_q ;
wire \vga_inst|Add0~10 ;
wire \vga_inst|Add0~13_sumout ;
wire \vga_inst|h_counter[2]~feeder_combout ;
wire \vga_inst|Add0~14 ;
wire \vga_inst|Add0~17_sumout ;
wire \vga_inst|h_counter[3]~feeder_combout ;
wire \vga_inst|h_counter[3]~DUPLICATE_q ;
wire \vga_inst|Add0~18 ;
wire \vga_inst|Add0~33_sumout ;
wire \vga_inst|Add0~34 ;
wire \vga_inst|Add0~5_sumout ;
wire \vga_inst|Add0~6 ;
wire \vga_inst|Add0~37_sumout ;
wire \vga_inst|Add0~38 ;
wire \vga_inst|Add0~21_sumout ;
wire \vga_inst|h_counter[7]~DUPLICATE_q ;
wire \vga_inst|Add0~22 ;
wire \vga_inst|Add0~25_sumout ;
wire \vga_inst|Add0~26 ;
wire \vga_inst|Add0~29_sumout ;
wire \vga_inst|Equal1~0_combout ;
wire \vga_inst|Equal1~2_combout ;
wire \vga_inst|Equal2~0_combout ;
wire \vga_inst|h_state~19_combout ;
wire \vga_inst|h_state.H_PULSE_STATE~DUPLICATE_q ;
wire \vga_inst|h_state.H_FRONT_STATE~q ;
wire \vga_inst|hysnc_reg~0_combout ;
wire \vga_inst|hysnc_reg~q ;
wire \vga_inst|line_done~DUPLICATE_q ;
wire \vga_inst|line_done~0_combout ;
wire \vga_inst|line_done~q ;
wire \vga_inst|Add1~33_sumout ;
wire \vga_inst|v_state.V_BACK_STATE~q ;
wire \vga_inst|Add1~34 ;
wire \vga_inst|Add1~13_sumout ;
wire \vga_inst|v_counter[1]~4_combout ;
wire \vga_inst|Add1~14 ;
wire \vga_inst|Add1~17_sumout ;
wire \vga_inst|Add1~18 ;
wire \vga_inst|Add1~1_sumout ;
wire \vga_inst|v_counter[5]~DUPLICATE_q ;
wire \vga_inst|Add1~2 ;
wire \vga_inst|Add1~21_sumout ;
wire \vga_inst|v_counter[4]~DUPLICATE_q ;
wire \vga_inst|Add1~22 ;
wire \vga_inst|Add1~37_sumout ;
wire \vga_inst|Add1~38 ;
wire \vga_inst|Add1~25_sumout ;
wire \vga_inst|Add1~26 ;
wire \vga_inst|Add1~5_sumout ;
wire \vga_inst|Add1~6 ;
wire \vga_inst|Add1~9_sumout ;
wire \color_in[6]~0_combout ;
wire \vga_inst|Add1~10 ;
wire \vga_inst|Add1~29_sumout ;
wire \vga_inst|Equal6~0_combout ;
wire \vga_inst|Equal7~0_combout ;
wire \vga_inst|Equal5~1_combout ;
wire \vga_inst|Equal5~2_combout ;
wire \vga_inst|Equal5~0_combout ;
wire \vga_inst|v_counter[1]~2_combout ;
wire \vga_inst|v_counter[1]~3_combout ;
wire \vga_inst|v_counter[1]~1_combout ;
wire \vga_inst|Equal5~3_combout ;
wire \vga_inst|v_state~19_combout ;
wire \vga_inst|v_state.V_ACTIVE_STATE~q ;
wire \vga_inst|Equal6~1_combout ;
wire \vga_inst|v_state~20_combout ;
wire \vga_inst|v_state.V_FRONT_STATE~q ;
wire \vga_inst|v_state~18_combout ;
wire \vga_inst|v_state.V_PULSE_STATE~q ;
wire \vga_inst|Equal8~0_combout ;
wire \vga_inst|v_state~17_combout ;
wire \vga_inst|v_state.V_BACK_STATE~DUPLICATE_q ;
wire \vga_inst|vsync_reg~0_combout ;
wire \vga_inst|vsync_reg~q ;
wire \ram_access_inst|Add0~37_sumout ;
wire \ram_access_inst|Equal0~1_combout ;
wire \ram_access_inst|Add0~2 ;
wire \ram_access_inst|Add0~21_sumout ;
wire \ram_access_inst|Add0~22 ;
wire \ram_access_inst|Add0~25_sumout ;
wire \ram_access_inst|rom_addr[10]~DUPLICATE_q ;
wire \ram_access_inst|Add0~26 ;
wire \ram_access_inst|Add0~29_sumout ;
wire \ram_access_inst|Add0~30 ;
wire \ram_access_inst|Add0~33_sumout ;
wire \ram_access_inst|rom_addr[12]~DUPLICATE_q ;
wire \ram_access_inst|Add0~34 ;
wire \ram_access_inst|Add0~9_sumout ;
wire \ram_access_inst|Add0~10 ;
wire \ram_access_inst|Add0~13_sumout ;
wire \ram_access_inst|rom_addr[14]~DUPLICATE_q ;
wire \ram_access_inst|Add0~14 ;
wire \ram_access_inst|Add0~17_sumout ;
wire \ram_access_inst|Add0~18 ;
wire \ram_access_inst|Add0~5_sumout ;
wire \ram_access_inst|rom_addr[16]~DUPLICATE_q ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode448w[3]~0_combout ;
wire \ram_access_inst|Equal0~0_combout ;
wire \ram_access_inst|rom_addr[9]~0_combout ;
wire \ram_access_inst|Add0~38 ;
wire \ram_access_inst|Add0~41_sumout ;
wire \ram_access_inst|Add0~42 ;
wire \ram_access_inst|Add0~45_sumout ;
wire \ram_access_inst|Add0~46 ;
wire \ram_access_inst|Add0~49_sumout ;
wire \ram_access_inst|rom_addr[3]~DUPLICATE_q ;
wire \ram_access_inst|Add0~50 ;
wire \ram_access_inst|Add0~53_sumout ;
wire \ram_access_inst|rom_addr[4]~DUPLICATE_q ;
wire \ram_access_inst|Add0~54 ;
wire \ram_access_inst|Add0~57_sumout ;
wire \ram_access_inst|Add0~58 ;
wire \ram_access_inst|Add0~61_sumout ;
wire \ram_access_inst|Add0~62 ;
wire \ram_access_inst|Add0~65_sumout ;
wire \ram_access_inst|Add0~66 ;
wire \ram_access_inst|Add0~1_sumout ;
wire \ram_access_inst|ram_wren~0_combout ;
wire \ram_access_inst|copying~feeder_combout ;
wire \ram_access_inst|copying~q ;
wire \vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q ;
wire \Add0~18 ;
wire \Add0~22 ;
wire \Add0~26 ;
wire \Add0~30 ;
wire \Add0~6 ;
wire \Add0~10 ;
wire \Add0~14 ;
wire \Add0~1_sumout ;
wire \Add0~13_sumout ;
wire \vga_inst|h_counter[8]~DUPLICATE_q ;
wire \Add2~1_combout ;
wire \Add0~9_sumout ;
wire \Add0~5_sumout ;
wire \Add0~29_sumout ;
wire \Add0~25_sumout ;
wire \Add0~21_sumout ;
wire \Add0~17_sumout ;
wire \Add2~2_combout ;
wire \Add2~0_combout ;
wire \vga_inst|next_y[2]~0_combout ;
wire \Add3~54_cout ;
wire \Add3~50_cout ;
wire \Add3~46_cout ;
wire \Add3~26 ;
wire \Add3~30 ;
wire \Add3~34 ;
wire \Add3~38 ;
wire \Add3~42 ;
wire \Add3~14 ;
wire \Add3~18 ;
wire \Add3~22 ;
wire \Add3~10 ;
wire \Add3~5_sumout ;
wire \Add3~9_sumout ;
wire \Add3~21_sumout ;
wire \Add3~17_sumout ;
wire \Add3~13_sumout ;
wire \Add3~41_sumout ;
wire \Add3~37_sumout ;
wire \Add3~33_sumout ;
wire \Add3~29_sumout ;
wire \Add3~25_sumout ;
wire \Add1~26 ;
wire \Add1~30 ;
wire \Add1~34 ;
wire \Add1~38 ;
wire \Add1~42 ;
wire \Add1~46 ;
wire \Add1~50 ;
wire \Add1~14 ;
wire \Add1~18 ;
wire \Add1~22 ;
wire \Add1~10 ;
wire \Add1~5_sumout ;
wire \color_in[6]~14_combout ;
wire \ram_access_inst|init_done~q ;
wire \ram_access_inst|init_done~0_combout ;
wire \ram_access_inst|init_done~DUPLICATE_q ;
wire \color_in[6]~15_combout ;
wire \color_in[6]~16_combout ;
wire \color_in[6]~17_combout ;
wire \ram_access_inst|ram_addr~1_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[4]~feeder_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[4]~feeder_combout ;
wire \Add3~6 ;
wire \Add3~1_sumout ;
wire \Add1~6 ;
wire \Add1~1_sumout ;
wire \ram_access_inst|ram_addr~0_combout ;
wire \ram_access_inst|ram_addr[18]~DUPLICATE_q ;
wire \ram_access_inst|ram_addr[15]~feeder_combout ;
wire \Add1~21_sumout ;
wire \ram_access_inst|ram_addr[14]~feeder_combout ;
wire \Add1~17_sumout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ;
wire \ram_access_inst|ram_wren~q ;
wire \ram_access_inst|ram_addr[16]~feeder_combout ;
wire \Add1~9_sumout ;
wire \ram_access_inst|ram_addr[16]~DUPLICATE_q ;
wire \ram_access_inst|ram_addr[13]~feeder_combout ;
wire \Add1~13_sumout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2068w[3]~0_combout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0_combout ;
wire \ram_access_inst|rom_addr[5]~DUPLICATE_q ;
wire \ram_access_inst|rom_addr[6]~DUPLICATE_q ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0_combout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0_combout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \ram_access_inst|ram_data~1_combout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \ram_access_inst|ram_data~0_combout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0_combout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0_combout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0_combout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0_combout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \ram_access_inst|ram_data~2_combout ;
wire \ram_access_inst|ram_data~3_combout ;
wire \ram_access_inst|ram_data[6]~4_combout ;
wire \ram_access_inst|ram_addr[0]~feeder_combout ;
wire \color_in[6]~116_combout ;
wire \ram_address~0_combout ;
wire \ram_access_inst|ram_addr[1]~feeder_combout ;
wire \ram_address~1_combout ;
wire \ram_access_inst|ram_addr[2]~feeder_combout ;
wire \ram_address~2_combout ;
wire \ram_access_inst|ram_addr[3]~feeder_combout ;
wire \ram_address~3_combout ;
wire \ram_access_inst|ram_addr[3]~DUPLICATE_q ;
wire \ram_access_inst|ram_addr[4]~feeder_combout ;
wire \ram_address~4_combout ;
wire \ram_access_inst|ram_addr[5]~feeder_combout ;
wire \vga_inst|next_x[5]~0_combout ;
wire \ram_access_inst|ram_addr[6]~feeder_combout ;
wire \Add1~25_sumout ;
wire \ram_access_inst|ram_addr[7]~feeder_combout ;
wire \Add1~29_sumout ;
wire \ram_access_inst|ram_addr[8]~feeder_combout ;
wire \Add1~33_sumout ;
wire \ram_access_inst|ram_addr[9]~feeder_combout ;
wire \Add1~37_sumout ;
wire \ram_access_inst|ram_addr[10]~feeder_combout ;
wire \Add1~41_sumout ;
wire \ram_access_inst|ram_addr[11]~feeder_combout ;
wire \Add1~45_sumout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a73 ;
wire \ram_access_inst|ram_data~5_combout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \ram_access_inst|ram_data~7_combout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \ram_access_inst|ram_data~6_combout ;
wire \ram_access_inst|ram_data~8_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a296~portadataout ;
wire \color_in~2_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3061w[3]~0_combout ;
wire \ram_access_inst|ram_addr[12]~feeder_combout ;
wire \Add1~49_sumout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a256~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2904w[3]~0_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a280~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2894w[3]~0_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a272~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3166w[3]~0_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a264~portadataout ;
wire \color_in~1_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2058w[3]~0_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a288~portadataout ;
wire \color_in~117_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a160~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a192~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a128~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a224~portadataout ;
wire \color_in~8_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a200~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a168~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a136~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a232~portadataout ;
wire \color_in~9_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a208~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a144~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2078w[3]~0_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a240~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a176~portadataout ;
wire \color_in~10_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2088w[3]~0_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a184~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a248~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a216~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a152~portadataout ;
wire \color_in~11_combout ;
wire \color_in~12_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \color_in~6_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \color_in~5_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \color_in~3_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \color_in~4_combout ;
wire \color_in~7_combout ;
wire \color_in~13_combout ;
wire \vga_inst|red_reg~0_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a289~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a297 ;
wire \color_in~18_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a281~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a265~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a273~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a257~portadataout ;
wire \color_in~19_combout ;
wire \color_in~20_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a241~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a249~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a233~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a225~portadataout ;
wire \color_in~29_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a137~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a129~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a153~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a145~portadataout ;
wire \color_in~26_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a169~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a177~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a161~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a185~portadataout ;
wire \color_in~27_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a217~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a193~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a209~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a201~portadataout ;
wire \color_in~28_combout ;
wire \color_in~30_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \color_in~21_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \color_in~23_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \color_in~22_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \color_in~24_combout ;
wire \color_in~25_combout ;
wire \color_in~31_combout ;
wire \vga_inst|red_reg~1_combout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \ram_access_inst|ram_data~9_combout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \ram_access_inst|ram_data~11_combout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \ram_access_inst|ram_data~10_combout ;
wire \ram_access_inst|ram_data~12_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a282~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a274~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a266~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a258~portadataout ;
wire \color_in~33_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a290~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \ram_access_inst|ram_data~14_combout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \ram_access_inst|ram_data~15_combout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a75 ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \ram_access_inst|ram_data~13_combout ;
wire \ram_access_inst|ram_data~16_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a298~portadataout ;
wire \color_in~32_combout ;
wire \color_in~34_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \color_in~38_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \color_in~37_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \color_in~35_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \color_in~36_combout ;
wire \color_in~39_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a186~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a162~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a178~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a170~portadataout ;
wire \color_in~41_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a234~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a250~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a242~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a226~portadataout ;
wire \color_in~43_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a194~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a202~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a218~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a210~portadataout ;
wire \color_in~42_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a154~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a146~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a130~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a138~portadataout ;
wire \color_in~40_combout ;
wire \color_in~44_combout ;
wire \color_in~45_combout ;
wire \vga_inst|red_reg~2_combout ;
wire \vga_inst|red_reg[2]~feeder_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a299 ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a291~portadataout ;
wire \color_in~46_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a259~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a283~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a267~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a275~portadataout ;
wire \color_in~47_combout ;
wire \color_in~48_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \color_in~52_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \color_in~51_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \color_in~49_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \color_in~50_combout ;
wire \color_in~53_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a251~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a243~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a235~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a227~portadataout ;
wire \color_in~57_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a139~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a155~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a131~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a147~portadataout ;
wire \color_in~54_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a203~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a211~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a219~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a195~portadataout ;
wire \color_in~56_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a163~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a171~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a187~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a179~portadataout ;
wire \color_in~55_combout ;
wire \color_in~58_combout ;
wire \color_in~59_combout ;
wire \vga_inst|red_reg~3_combout ;
wire \vga_inst|red_reg[3]~feeder_combout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \ram_access_inst|ram_data~19_combout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \ram_access_inst|ram_data~18_combout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \ram_access_inst|ram_data~17_combout ;
wire \ram_access_inst|ram_data~20_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a212~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a196~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a220~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a204~portadataout ;
wire \color_in~70_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a228~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a252~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a244~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a236~portadataout ;
wire \color_in~71_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a188~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a172~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a164~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a180~portadataout ;
wire \color_in~69_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a148~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a132~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a140~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a156~portadataout ;
wire \color_in~68_combout ;
wire \color_in~72_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a284~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a276~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a260~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a268~portadataout ;
wire \color_in~61_combout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a77 ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \ram_access_inst|ram_data~21_combout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \ram_access_inst|ram_data~22_combout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \ram_access_inst|ram_data~23_combout ;
wire \ram_access_inst|ram_data~24_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a300~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a292~portadataout ;
wire \color_in~60_combout ;
wire \color_in~62_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \color_in~66_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \color_in~63_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \color_in~64_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \color_in~65_combout ;
wire \color_in~67_combout ;
wire \color_in~73_combout ;
wire \vga_inst|red_reg~4_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \color_in~77_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \color_in~79_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \color_in~80_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \color_in~78_combout ;
wire \color_in~81_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a277~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a285~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a269~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a261~portadataout ;
wire \color_in~75_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a301 ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a293~portadataout ;
wire \color_in~74_combout ;
wire \color_in~76_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a221~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a197~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a213~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a205~portadataout ;
wire \color_in~84_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a181~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a165~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a189~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a173~portadataout ;
wire \color_in~83_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a237~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a245~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a229~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a253~portadataout ;
wire \color_in~85_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a149~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a141~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a157~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a133~portadataout ;
wire \color_in~82_combout ;
wire \color_in~86_combout ;
wire \color_in~87_combout ;
wire \vga_inst|red_reg~5_combout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \ram_access_inst|ram_data~27_combout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \ram_access_inst|ram_data~26_combout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \ram_access_inst|ram_data~25_combout ;
wire \ram_access_inst|ram_data~28_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a262~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a286~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a278~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a270~portadataout ;
wire \color_in~89_combout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a79 ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \ram_access_inst|ram_data~29_combout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \ram_access_inst|ram_data~30_combout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \ram_access_inst|ram_data~31_combout ;
wire \ram_access_inst|ram_data~32_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a302~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a294~portadataout ;
wire \color_in~88_combout ;
wire \color_in~90_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \color_in~93_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \color_in~94_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \color_in~92_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \color_in~91_combout ;
wire \color_in~95_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a166~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a174~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a182~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a190~portadataout ;
wire \color_in~97_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a222~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a206~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a198~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a214~portadataout ;
wire \color_in~98_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a246~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a230~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a254~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a238~portadataout ;
wire \color_in~99_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a158~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a142~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a150~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a134~portadataout ;
wire \color_in~96_combout ;
wire \color_in~100_combout ;
wire \color_in~101_combout ;
wire \vga_inst|red_reg~6_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a191~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a167~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a175~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a183~portadataout ;
wire \color_in~111_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a255~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a239~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a247~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a231~portadataout ;
wire \color_in~113_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a215~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a199~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a207~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a223~portadataout ;
wire \color_in~112_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a135~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a143~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a151~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a159~portadataout ;
wire \color_in~110_combout ;
wire \color_in~114_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a295~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a303 ;
wire \color_in~102_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a271~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a287~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a263~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a279~portadataout ;
wire \color_in~103_combout ;
wire \color_in~104_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \color_in~108_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \color_in~105_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \color_in~107_combout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \color_in~106_combout ;
wire \color_in~109_combout ;
wire \color_in~115_combout ;
wire \vga_inst|red_reg~7_combout ;
wire \vga_inst|green_reg[5]~feeder_combout ;
wire \vga_inst|green_reg[6]~feeder_combout ;
wire \vga_inst|blue_reg[2]~feeder_combout ;
wire \vga_inst|blue_reg[4]~feeder_combout ;
wire \vga_inst|blue_reg[7]~feeder_combout ;
wire \vga_inst|blank~combout ;
wire [7:0] color_in;
wire [9:0] \vga_inst|h_counter ;
wire [9:0] \vga_inst|v_counter ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2839w ;
wire [18:0] \ram_access_inst|ram_addr ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2849w ;
wire [7:0] \ram_access_inst|ram_data ;
wire [7:0] \vga_inst|red_reg ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2873w ;
wire [16:0] \ram_access_inst|rom_addr ;
wire [18:0] ram_address;
wire [7:0] \vga_inst|green_reg ;
wire [7:0] \vga_inst|blue_reg ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2162w ;
wire [5:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3061w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2152w ;
wire [5:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2441w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3206w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2431w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2297w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3196w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2411w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3176w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2421w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3186w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2390w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2245w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3155w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2401w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3166w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2914w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2011w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2772w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2967w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2058w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2819w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3008w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2111w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2924w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2028w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2789w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2068w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2829w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2122w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2884w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2934w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2038w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2799w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2078w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2132w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2894w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2172w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2944w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2048w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2809w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2088w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2142w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2904w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2182w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3102w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2204w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2338w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2215w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2978w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2255w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3018w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2308w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3072w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2348w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3112w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2225w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2988w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2265w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3028w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2318w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3082w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2358w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3122w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2235w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2998w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2275w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3038w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2328w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3092w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2368w ;
wire [3:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3132w ;
wire [3:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a ;
wire [3:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode437w ;
wire [3:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode350w ;

wire [1:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a280_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a281_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ;
wire [1:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a282_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a275_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a283_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a267_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ;
wire [1:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a284_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a260_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a277_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a285_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a261_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a269_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ;
wire [1:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a286_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a262_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a279_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a287_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a263_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a271_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ;
wire [1:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [1:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [1:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [1:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a296~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus [0];
assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a297  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus [1];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a288~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a272~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a280~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a280_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a256~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a264~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a128~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a160~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a192~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a224~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a136~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a168~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a200~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a232~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a144~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a176~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a208~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a240~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a152~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a184~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a216~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a248~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a289~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a273~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a281~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a281_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a257~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a265~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a129~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a137~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a145~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a153~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a161~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a169~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a177~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a185~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a193~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a201~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a209~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a217~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a225~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a233~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a241~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a249~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a298~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus [0];
assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a299  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus [1];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a290~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a274~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a282~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a282_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a258~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a266~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a130~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a138~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a146~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a154~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a162~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a170~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a178~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a186~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a194~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a202~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a210~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a218~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a226~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a234~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a242~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a250~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a291~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a275~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a275_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a283~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a283_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a259~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a267~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a267_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a131~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a139~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a147~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a155~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a163~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a171~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a179~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a187~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a195~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a203~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a211~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a219~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a227~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a235~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a243~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a251~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a300~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus [0];
assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a301  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus [1];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a292~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a276~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a284~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a284_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a260~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a260_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a268~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a132~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a140~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a148~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a156~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a164~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a172~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a180~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a188~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a196~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a204~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a212~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a220~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a228~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a236~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a244~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a252~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a293~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a277~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a277_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a285~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a285_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a261~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a261_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a269~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a269_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a133~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a141~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a149~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a157~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a165~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a173~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a181~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a189~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a197~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a205~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a213~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a221~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a229~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a237~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a245~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a253~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a302~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus [0];
assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a303  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus [1];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a294~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a278~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a286~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a286_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a262~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a262_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a270~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a134~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a142~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a150~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a158~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a166~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a174~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a182~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a190~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a198~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a206~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a214~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a222~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a230~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a238~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a246~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a254~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a295~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a279~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a279_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a287~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a287_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a263~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a263_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a271~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a271_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a135~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a143~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a151~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a159~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a167~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a175~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a183~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a191~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a199~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a207~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a215~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a223~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a231~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a239~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a247~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a255~portadataout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];
assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a73  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [1];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];
assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a75  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [1];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];
assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a77  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [1];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];
assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a79  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [1];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \hsync~output (
	.i(\vga_inst|hysnc_reg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hsync),
	.obar());
// synopsys translate_off
defparam \hsync~output .bus_hold = "false";
defparam \hsync~output .open_drain_output = "false";
defparam \hsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \vsync~output (
	.i(\vga_inst|vsync_reg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vsync),
	.obar());
// synopsys translate_off
defparam \vsync~output .bus_hold = "false";
defparam \vsync~output .open_drain_output = "false";
defparam \vsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \red[0]~output (
	.i(\vga_inst|red_reg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[0]),
	.obar());
// synopsys translate_off
defparam \red[0]~output .bus_hold = "false";
defparam \red[0]~output .open_drain_output = "false";
defparam \red[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \red[1]~output (
	.i(\vga_inst|red_reg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[1]),
	.obar());
// synopsys translate_off
defparam \red[1]~output .bus_hold = "false";
defparam \red[1]~output .open_drain_output = "false";
defparam \red[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \red[2]~output (
	.i(\vga_inst|red_reg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[2]),
	.obar());
// synopsys translate_off
defparam \red[2]~output .bus_hold = "false";
defparam \red[2]~output .open_drain_output = "false";
defparam \red[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \red[3]~output (
	.i(\vga_inst|red_reg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[3]),
	.obar());
// synopsys translate_off
defparam \red[3]~output .bus_hold = "false";
defparam \red[3]~output .open_drain_output = "false";
defparam \red[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \red[4]~output (
	.i(\vga_inst|red_reg [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[4]),
	.obar());
// synopsys translate_off
defparam \red[4]~output .bus_hold = "false";
defparam \red[4]~output .open_drain_output = "false";
defparam \red[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \red[5]~output (
	.i(\vga_inst|red_reg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[5]),
	.obar());
// synopsys translate_off
defparam \red[5]~output .bus_hold = "false";
defparam \red[5]~output .open_drain_output = "false";
defparam \red[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \red[6]~output (
	.i(\vga_inst|red_reg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[6]),
	.obar());
// synopsys translate_off
defparam \red[6]~output .bus_hold = "false";
defparam \red[6]~output .open_drain_output = "false";
defparam \red[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \red[7]~output (
	.i(\vga_inst|red_reg [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[7]),
	.obar());
// synopsys translate_off
defparam \red[7]~output .bus_hold = "false";
defparam \red[7]~output .open_drain_output = "false";
defparam \red[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \green[0]~output (
	.i(\vga_inst|green_reg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[0]),
	.obar());
// synopsys translate_off
defparam \green[0]~output .bus_hold = "false";
defparam \green[0]~output .open_drain_output = "false";
defparam \green[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \green[1]~output (
	.i(\vga_inst|green_reg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[1]),
	.obar());
// synopsys translate_off
defparam \green[1]~output .bus_hold = "false";
defparam \green[1]~output .open_drain_output = "false";
defparam \green[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \green[2]~output (
	.i(\vga_inst|green_reg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[2]),
	.obar());
// synopsys translate_off
defparam \green[2]~output .bus_hold = "false";
defparam \green[2]~output .open_drain_output = "false";
defparam \green[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \green[3]~output (
	.i(\vga_inst|green_reg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[3]),
	.obar());
// synopsys translate_off
defparam \green[3]~output .bus_hold = "false";
defparam \green[3]~output .open_drain_output = "false";
defparam \green[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \green[4]~output (
	.i(\vga_inst|green_reg [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[4]),
	.obar());
// synopsys translate_off
defparam \green[4]~output .bus_hold = "false";
defparam \green[4]~output .open_drain_output = "false";
defparam \green[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \green[5]~output (
	.i(\vga_inst|green_reg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[5]),
	.obar());
// synopsys translate_off
defparam \green[5]~output .bus_hold = "false";
defparam \green[5]~output .open_drain_output = "false";
defparam \green[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \green[6]~output (
	.i(\vga_inst|green_reg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[6]),
	.obar());
// synopsys translate_off
defparam \green[6]~output .bus_hold = "false";
defparam \green[6]~output .open_drain_output = "false";
defparam \green[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \green[7]~output (
	.i(\vga_inst|green_reg [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[7]),
	.obar());
// synopsys translate_off
defparam \green[7]~output .bus_hold = "false";
defparam \green[7]~output .open_drain_output = "false";
defparam \green[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \blue[0]~output (
	.i(\vga_inst|blue_reg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[0]),
	.obar());
// synopsys translate_off
defparam \blue[0]~output .bus_hold = "false";
defparam \blue[0]~output .open_drain_output = "false";
defparam \blue[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \blue[1]~output (
	.i(\vga_inst|blue_reg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[1]),
	.obar());
// synopsys translate_off
defparam \blue[1]~output .bus_hold = "false";
defparam \blue[1]~output .open_drain_output = "false";
defparam \blue[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \blue[2]~output (
	.i(\vga_inst|blue_reg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[2]),
	.obar());
// synopsys translate_off
defparam \blue[2]~output .bus_hold = "false";
defparam \blue[2]~output .open_drain_output = "false";
defparam \blue[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \blue[3]~output (
	.i(\vga_inst|blue_reg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[3]),
	.obar());
// synopsys translate_off
defparam \blue[3]~output .bus_hold = "false";
defparam \blue[3]~output .open_drain_output = "false";
defparam \blue[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \blue[4]~output (
	.i(\vga_inst|blue_reg [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[4]),
	.obar());
// synopsys translate_off
defparam \blue[4]~output .bus_hold = "false";
defparam \blue[4]~output .open_drain_output = "false";
defparam \blue[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \blue[5]~output (
	.i(\vga_inst|blue_reg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[5]),
	.obar());
// synopsys translate_off
defparam \blue[5]~output .bus_hold = "false";
defparam \blue[5]~output .open_drain_output = "false";
defparam \blue[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \blue[6]~output (
	.i(\vga_inst|blue_reg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[6]),
	.obar());
// synopsys translate_off
defparam \blue[6]~output .bus_hold = "false";
defparam \blue[6]~output .open_drain_output = "false";
defparam \blue[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \blue[7]~output (
	.i(\vga_inst|blue_reg [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[7]),
	.obar());
// synopsys translate_off
defparam \blue[7]~output .bus_hold = "false";
defparam \blue[7]~output .open_drain_output = "false";
defparam \blue[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \sync~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sync),
	.obar());
// synopsys translate_off
defparam \sync~output .bus_hold = "false";
defparam \sync~output .open_drain_output = "false";
defparam \sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \clk_out~output (
	.i(!\clk_div_inst|nclk~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk_out),
	.obar());
// synopsys translate_off
defparam \clk_out~output .bus_hold = "false";
defparam \clk_out~output .open_drain_output = "false";
defparam \clk_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \blank~output (
	.i(\vga_inst|blank~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blank),
	.obar());
// synopsys translate_off
defparam \blank~output .bus_hold = "false";
defparam \blank~output .open_drain_output = "false";
defparam \blank~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N33
cyclonev_lcell_comb \clk_div_inst|nclk~0 (
// Equation(s):
// \clk_div_inst|nclk~0_combout  = !\clk_div_inst|nclk~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_div_inst|nclk~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_div_inst|nclk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_div_inst|nclk~0 .extended_lut = "off";
defparam \clk_div_inst|nclk~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \clk_div_inst|nclk~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y30_N5
dffeas \clk_div_inst|nclk (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\clk_div_inst|nclk~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div_inst|nclk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div_inst|nclk .is_wysiwyg = "true";
defparam \clk_div_inst|nclk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N0
cyclonev_lcell_comb \vga_inst|Add0~1 (
// Equation(s):
// \vga_inst|Add0~1_sumout  = SUM(( \vga_inst|h_counter [0] ) + ( VCC ) + ( !VCC ))
// \vga_inst|Add0~2  = CARRY(( \vga_inst|h_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|h_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~1_sumout ),
	.cout(\vga_inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~1 .extended_lut = "off";
defparam \vga_inst|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \vga_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N48
cyclonev_lcell_comb \vga_inst|Equal0~0 (
// Equation(s):
// \vga_inst|Equal0~0_combout  = ( !\vga_inst|h_counter [8] & ( !\vga_inst|h_counter[7]~DUPLICATE_q  & ( (\vga_inst|h_counter[3]~DUPLICATE_q  & (\vga_inst|h_counter [2] & \vga_inst|h_counter[1]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\vga_inst|h_counter[3]~DUPLICATE_q ),
	.datac(!\vga_inst|h_counter [2]),
	.datad(!\vga_inst|h_counter[1]~DUPLICATE_q ),
	.datae(!\vga_inst|h_counter [8]),
	.dataf(!\vga_inst|h_counter[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Equal0~0 .extended_lut = "off";
defparam \vga_inst|Equal0~0 .lut_mask = 64'h0003000000000000;
defparam \vga_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N39
cyclonev_lcell_comb \vga_inst|Equal3~0 (
// Equation(s):
// \vga_inst|Equal3~0_combout  = ( \vga_inst|Equal0~0_combout  & ( (\vga_inst|Equal1~0_combout  & (\vga_inst|h_counter [0] & \vga_inst|h_counter [5])) ) )

	.dataa(!\vga_inst|Equal1~0_combout ),
	.datab(!\vga_inst|h_counter [0]),
	.datac(!\vga_inst|h_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Equal3~0 .extended_lut = "off";
defparam \vga_inst|Equal3~0 .lut_mask = 64'h0000000001010101;
defparam \vga_inst|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \reset_button~input (
	.i(reset_button),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset_button~input_o ));
// synopsys translate_off
defparam \reset_button~input .bus_hold = "false";
defparam \reset_button~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N51
cyclonev_lcell_comb \reset_sync~feeder (
// Equation(s):
// \reset_sync~feeder_combout  = ( \reset_button~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset_button~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reset_sync~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reset_sync~feeder .extended_lut = "off";
defparam \reset_sync~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reset_sync~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y28_N53
dffeas reset_sync(
	.clk(\clk_div_inst|nclk~q ),
	.d(\reset_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam reset_sync.is_wysiwyg = "true";
defparam reset_sync.power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N44
dffeas \vga_inst|h_state.H_PULSE_STATE (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|h_state~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_state.H_PULSE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_state.H_PULSE_STATE .is_wysiwyg = "true";
defparam \vga_inst|h_state.H_PULSE_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N45
cyclonev_lcell_comb \vga_inst|Equal0~1 (
// Equation(s):
// \vga_inst|Equal0~1_combout  = ( \vga_inst|h_counter [4] & ( \vga_inst|h_counter [6] & ( \vga_inst|h_counter [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|h_counter [0]),
	.datae(!\vga_inst|h_counter [4]),
	.dataf(!\vga_inst|h_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Equal0~1 .extended_lut = "off";
defparam \vga_inst|Equal0~1 .lut_mask = 64'h00000000000000FF;
defparam \vga_inst|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N51
cyclonev_lcell_comb \vga_inst|h_state~17 (
// Equation(s):
// \vga_inst|h_state~17_combout  = ( \vga_inst|Equal0~0_combout  & ( (!\vga_inst|h_counter [5] & (!\vga_inst|h_counter [9] & (\vga_inst|h_state.H_PULSE_STATE~q  & \vga_inst|Equal0~1_combout ))) ) )

	.dataa(!\vga_inst|h_counter [5]),
	.datab(!\vga_inst|h_counter [9]),
	.datac(!\vga_inst|h_state.H_PULSE_STATE~q ),
	.datad(!\vga_inst|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|h_state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|h_state~17 .extended_lut = "off";
defparam \vga_inst|h_state~17 .lut_mask = 64'h0000000000080008;
defparam \vga_inst|h_state~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N27
cyclonev_lcell_comb \vga_inst|h_state~18 (
// Equation(s):
// \vga_inst|h_state~18_combout  = ( \vga_inst|h_state~17_combout  & ( (!\vga_inst|h_state.H_BACK_STATE~q ) # (!\vga_inst|Equal3~0_combout ) ) ) # ( !\vga_inst|h_state~17_combout  & ( (\vga_inst|h_state.H_BACK_STATE~q  & !\vga_inst|Equal3~0_combout ) ) )

	.dataa(!\vga_inst|h_state.H_BACK_STATE~q ),
	.datab(gnd),
	.datac(!\vga_inst|Equal3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|h_state~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|h_state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|h_state~18 .extended_lut = "off";
defparam \vga_inst|h_state~18 .lut_mask = 64'h50505050FAFAFAFA;
defparam \vga_inst|h_state~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y32_N50
dffeas \vga_inst|h_state.H_BACK_STATE (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|h_state~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_state.H_BACK_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_state.H_BACK_STATE .is_wysiwyg = "true";
defparam \vga_inst|h_state.H_BACK_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N54
cyclonev_lcell_comb \vga_inst|Equal0~2 (
// Equation(s):
// \vga_inst|Equal0~2_combout  = ( \vga_inst|h_counter [5] & ( \vga_inst|h_counter [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|h_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|h_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Equal0~2 .extended_lut = "off";
defparam \vga_inst|Equal0~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \vga_inst|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N48
cyclonev_lcell_comb \vga_inst|Equal1~1 (
// Equation(s):
// \vga_inst|Equal1~1_combout  = ( \vga_inst|h_counter [0] & ( !\vga_inst|h_counter [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|h_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|h_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Equal1~1 .extended_lut = "off";
defparam \vga_inst|Equal1~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \vga_inst|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N6
cyclonev_lcell_comb \vga_inst|Equal0~3 (
// Equation(s):
// \vga_inst|Equal0~3_combout  = ( \vga_inst|Equal0~0_combout  & ( (\vga_inst|Equal0~2_combout  & \vga_inst|Equal0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|Equal0~2_combout ),
	.datad(!\vga_inst|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Equal0~3 .extended_lut = "off";
defparam \vga_inst|Equal0~3 .lut_mask = 64'h00000000000F000F;
defparam \vga_inst|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N45
cyclonev_lcell_comb \vga_inst|h_state~20 (
// Equation(s):
// \vga_inst|h_state~20_combout  = ( !\vga_inst|Equal3~0_combout  & ( \vga_inst|h_state.H_BACK_STATE~q  & ( !\reset_sync~q  ) ) ) # ( \vga_inst|Equal3~0_combout  & ( !\vga_inst|h_state.H_BACK_STATE~q  & ( (!\reset_sync~q  & ((\vga_inst|Equal0~3_combout ) # 
// (\vga_inst|h_state.H_ACTIVE_STATE~q ))) ) ) ) # ( !\vga_inst|Equal3~0_combout  & ( !\vga_inst|h_state.H_BACK_STATE~q  & ( (!\reset_sync~q  & ((\vga_inst|Equal0~3_combout ) # (\vga_inst|h_state.H_ACTIVE_STATE~q ))) ) ) )

	.dataa(!\reset_sync~q ),
	.datab(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datac(!\vga_inst|Equal0~3_combout ),
	.datad(gnd),
	.datae(!\vga_inst|Equal3~0_combout ),
	.dataf(!\vga_inst|h_state.H_BACK_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|h_state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|h_state~20 .extended_lut = "off";
defparam \vga_inst|h_state~20 .lut_mask = 64'h2A2A2A2AAAAA0000;
defparam \vga_inst|h_state~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y39_N59
dffeas \vga_inst|h_state.H_ACTIVE_STATE (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|h_state~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_state.H_ACTIVE_STATE .is_wysiwyg = "true";
defparam \vga_inst|h_state.H_ACTIVE_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N3
cyclonev_lcell_comb \vga_inst|h_state~21 (
// Equation(s):
// \vga_inst|h_state~21_combout  = ( \vga_inst|h_state.H_ACTIVE_STATE~q  & ( (!\vga_inst|Equal1~2_combout  & \vga_inst|h_state.H_FRONT_STATE~DUPLICATE_q ) ) ) # ( !\vga_inst|h_state.H_ACTIVE_STATE~q  & ( ((!\vga_inst|Equal1~2_combout  & 
// \vga_inst|h_state.H_FRONT_STATE~DUPLICATE_q )) # (\vga_inst|Equal0~3_combout ) ) )

	.dataa(!\vga_inst|Equal1~2_combout ),
	.datab(!\vga_inst|h_state.H_FRONT_STATE~DUPLICATE_q ),
	.datac(!\vga_inst|Equal0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|h_state~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|h_state~21 .extended_lut = "off";
defparam \vga_inst|h_state~21 .lut_mask = 64'h2F2F2F2F22222222;
defparam \vga_inst|h_state~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y32_N14
dffeas \vga_inst|h_state.H_FRONT_STATE~DUPLICATE (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|h_state~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_state.H_FRONT_STATE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_state.H_FRONT_STATE~DUPLICATE .is_wysiwyg = "true";
defparam \vga_inst|h_state.H_FRONT_STATE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N15
cyclonev_lcell_comb \vga_inst|h_counter[9]~1 (
// Equation(s):
// \vga_inst|h_counter[9]~1_combout  = ( \vga_inst|Equal0~1_combout  & ( \vga_inst|h_state.H_FRONT_STATE~DUPLICATE_q  & ( (\vga_inst|Equal1~1_combout  & (\vga_inst|Equal0~0_combout  & \vga_inst|Equal1~0_combout )) ) ) ) # ( !\vga_inst|Equal0~1_combout  & ( 
// \vga_inst|h_state.H_FRONT_STATE~DUPLICATE_q  & ( (\vga_inst|Equal1~1_combout  & (\vga_inst|Equal0~0_combout  & \vga_inst|Equal1~0_combout )) ) ) ) # ( \vga_inst|Equal0~1_combout  & ( !\vga_inst|h_state.H_FRONT_STATE~DUPLICATE_q  & ( 
// (\vga_inst|Equal0~2_combout  & \vga_inst|Equal0~0_combout ) ) ) )

	.dataa(!\vga_inst|Equal0~2_combout ),
	.datab(!\vga_inst|Equal1~1_combout ),
	.datac(!\vga_inst|Equal0~0_combout ),
	.datad(!\vga_inst|Equal1~0_combout ),
	.datae(!\vga_inst|Equal0~1_combout ),
	.dataf(!\vga_inst|h_state.H_FRONT_STATE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|h_counter[9]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|h_counter[9]~1 .extended_lut = "off";
defparam \vga_inst|h_counter[9]~1 .lut_mask = 64'h0000050500030003;
defparam \vga_inst|h_counter[9]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N33
cyclonev_lcell_comb \vga_inst|h_counter[9]~2 (
// Equation(s):
// \vga_inst|h_counter[9]~2_combout  = ( \reset_sync~q  & ( \vga_inst|h_state.H_PULSE_STATE~DUPLICATE_q  ) ) # ( !\reset_sync~q  & ( \vga_inst|h_state.H_PULSE_STATE~DUPLICATE_q  & ( (!\vga_inst|h_state.H_BACK_STATE~q  & ((\vga_inst|h_state~17_combout ))) # 
// (\vga_inst|h_state.H_BACK_STATE~q  & (\vga_inst|Equal3~0_combout )) ) ) ) # ( \reset_sync~q  & ( !\vga_inst|h_state.H_PULSE_STATE~DUPLICATE_q  ) ) # ( !\reset_sync~q  & ( !\vga_inst|h_state.H_PULSE_STATE~DUPLICATE_q  & ( (!\vga_inst|h_state.H_BACK_STATE~q 
//  & (((\vga_inst|h_state~17_combout )) # (\vga_inst|h_counter[9]~1_combout ))) # (\vga_inst|h_state.H_BACK_STATE~q  & (((\vga_inst|Equal3~0_combout )))) ) ) )

	.dataa(!\vga_inst|h_state.H_BACK_STATE~q ),
	.datab(!\vga_inst|h_counter[9]~1_combout ),
	.datac(!\vga_inst|Equal3~0_combout ),
	.datad(!\vga_inst|h_state~17_combout ),
	.datae(!\reset_sync~q ),
	.dataf(!\vga_inst|h_state.H_PULSE_STATE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|h_counter[9]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|h_counter[9]~2 .extended_lut = "off";
defparam \vga_inst|h_counter[9]~2 .lut_mask = 64'h27AFFFFF05AFFFFF;
defparam \vga_inst|h_counter[9]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y35_N35
dffeas \vga_inst|h_counter[0] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|h_counter[9]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_counter[0] .is_wysiwyg = "true";
defparam \vga_inst|h_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N3
cyclonev_lcell_comb \vga_inst|Add0~9 (
// Equation(s):
// \vga_inst|Add0~9_sumout  = SUM(( \vga_inst|h_counter[1]~DUPLICATE_q  ) + ( GND ) + ( \vga_inst|Add0~2  ))
// \vga_inst|Add0~10  = CARRY(( \vga_inst|h_counter[1]~DUPLICATE_q  ) + ( GND ) + ( \vga_inst|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|h_counter[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~9_sumout ),
	.cout(\vga_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~9 .extended_lut = "off";
defparam \vga_inst|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N39
cyclonev_lcell_comb \vga_inst|h_counter[1]~feeder (
// Equation(s):
// \vga_inst|h_counter[1]~feeder_combout  = \vga_inst|Add0~9_sumout 

	.dataa(!\vga_inst|Add0~9_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|h_counter[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|h_counter[1]~feeder .extended_lut = "off";
defparam \vga_inst|h_counter[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \vga_inst|h_counter[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y35_N41
dffeas \vga_inst|h_counter[1]~DUPLICATE (
	.clk(!\clk_div_inst|nclk~q ),
	.d(\vga_inst|h_counter[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|h_counter[9]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_inst|h_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N6
cyclonev_lcell_comb \vga_inst|Add0~13 (
// Equation(s):
// \vga_inst|Add0~13_sumout  = SUM(( \vga_inst|h_counter [2] ) + ( GND ) + ( \vga_inst|Add0~10  ))
// \vga_inst|Add0~14  = CARRY(( \vga_inst|h_counter [2] ) + ( GND ) + ( \vga_inst|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|h_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~13_sumout ),
	.cout(\vga_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~13 .extended_lut = "off";
defparam \vga_inst|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N36
cyclonev_lcell_comb \vga_inst|h_counter[2]~feeder (
// Equation(s):
// \vga_inst|h_counter[2]~feeder_combout  = \vga_inst|Add0~13_sumout 

	.dataa(gnd),
	.datab(!\vga_inst|Add0~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|h_counter[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|h_counter[2]~feeder .extended_lut = "off";
defparam \vga_inst|h_counter[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \vga_inst|h_counter[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y35_N38
dffeas \vga_inst|h_counter[2] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(\vga_inst|h_counter[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|h_counter[9]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_counter[2] .is_wysiwyg = "true";
defparam \vga_inst|h_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N9
cyclonev_lcell_comb \vga_inst|Add0~17 (
// Equation(s):
// \vga_inst|Add0~17_sumout  = SUM(( \vga_inst|h_counter[3]~DUPLICATE_q  ) + ( GND ) + ( \vga_inst|Add0~14  ))
// \vga_inst|Add0~18  = CARRY(( \vga_inst|h_counter[3]~DUPLICATE_q  ) + ( GND ) + ( \vga_inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|h_counter[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~17_sumout ),
	.cout(\vga_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~17 .extended_lut = "off";
defparam \vga_inst|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N30
cyclonev_lcell_comb \vga_inst|h_counter[3]~feeder (
// Equation(s):
// \vga_inst|h_counter[3]~feeder_combout  = \vga_inst|Add0~17_sumout 

	.dataa(gnd),
	.datab(!\vga_inst|Add0~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|h_counter[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|h_counter[3]~feeder .extended_lut = "off";
defparam \vga_inst|h_counter[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \vga_inst|h_counter[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y35_N32
dffeas \vga_inst|h_counter[3]~DUPLICATE (
	.clk(!\clk_div_inst|nclk~q ),
	.d(\vga_inst|h_counter[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|h_counter[9]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_counter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_counter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_inst|h_counter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N12
cyclonev_lcell_comb \vga_inst|Add0~33 (
// Equation(s):
// \vga_inst|Add0~33_sumout  = SUM(( \vga_inst|h_counter [4] ) + ( GND ) + ( \vga_inst|Add0~18  ))
// \vga_inst|Add0~34  = CARRY(( \vga_inst|h_counter [4] ) + ( GND ) + ( \vga_inst|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|h_counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~33_sumout ),
	.cout(\vga_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~33 .extended_lut = "off";
defparam \vga_inst|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y35_N56
dffeas \vga_inst|h_counter[4] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|h_counter[9]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_counter[4] .is_wysiwyg = "true";
defparam \vga_inst|h_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N15
cyclonev_lcell_comb \vga_inst|Add0~5 (
// Equation(s):
// \vga_inst|Add0~5_sumout  = SUM(( \vga_inst|h_counter [5] ) + ( GND ) + ( \vga_inst|Add0~34  ))
// \vga_inst|Add0~6  = CARRY(( \vga_inst|h_counter [5] ) + ( GND ) + ( \vga_inst|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|h_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~5_sumout ),
	.cout(\vga_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~5 .extended_lut = "off";
defparam \vga_inst|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y39_N2
dffeas \vga_inst|h_counter[5] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|h_counter[9]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_counter[5] .is_wysiwyg = "true";
defparam \vga_inst|h_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N18
cyclonev_lcell_comb \vga_inst|Add0~37 (
// Equation(s):
// \vga_inst|Add0~37_sumout  = SUM(( \vga_inst|h_counter [6] ) + ( GND ) + ( \vga_inst|Add0~6  ))
// \vga_inst|Add0~38  = CARRY(( \vga_inst|h_counter [6] ) + ( GND ) + ( \vga_inst|Add0~6  ))

	.dataa(gnd),
	.datab(!\vga_inst|h_counter [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~37_sumout ),
	.cout(\vga_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~37 .extended_lut = "off";
defparam \vga_inst|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y39_N53
dffeas \vga_inst|h_counter[6] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|h_counter[9]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_counter[6] .is_wysiwyg = "true";
defparam \vga_inst|h_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N21
cyclonev_lcell_comb \vga_inst|Add0~21 (
// Equation(s):
// \vga_inst|Add0~21_sumout  = SUM(( \vga_inst|h_counter[7]~DUPLICATE_q  ) + ( GND ) + ( \vga_inst|Add0~38  ))
// \vga_inst|Add0~22  = CARRY(( \vga_inst|h_counter[7]~DUPLICATE_q  ) + ( GND ) + ( \vga_inst|Add0~38  ))

	.dataa(!\vga_inst|h_counter[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~21_sumout ),
	.cout(\vga_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~21 .extended_lut = "off";
defparam \vga_inst|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y39_N50
dffeas \vga_inst|h_counter[7]~DUPLICATE (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|h_counter[9]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_counter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_counter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_inst|h_counter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N24
cyclonev_lcell_comb \vga_inst|Add0~25 (
// Equation(s):
// \vga_inst|Add0~25_sumout  = SUM(( \vga_inst|h_counter [8] ) + ( GND ) + ( \vga_inst|Add0~22  ))
// \vga_inst|Add0~26  = CARRY(( \vga_inst|h_counter [8] ) + ( GND ) + ( \vga_inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|h_counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~25_sumout ),
	.cout(\vga_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~25 .extended_lut = "off";
defparam \vga_inst|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y39_N56
dffeas \vga_inst|h_counter[8] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|h_counter[9]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_counter[8] .is_wysiwyg = "true";
defparam \vga_inst|h_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N27
cyclonev_lcell_comb \vga_inst|Add0~29 (
// Equation(s):
// \vga_inst|Add0~29_sumout  = SUM(( \vga_inst|h_counter [9] ) + ( GND ) + ( \vga_inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|h_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~29 .extended_lut = "off";
defparam \vga_inst|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y39_N5
dffeas \vga_inst|h_counter[9] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|h_counter[9]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_counter[9] .is_wysiwyg = "true";
defparam \vga_inst|h_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N57
cyclonev_lcell_comb \vga_inst|Equal1~0 (
// Equation(s):
// \vga_inst|Equal1~0_combout  = ( !\vga_inst|h_counter [4] & ( !\vga_inst|h_counter [6] & ( !\vga_inst|h_counter [9] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|h_counter [9]),
	.datad(gnd),
	.datae(!\vga_inst|h_counter [4]),
	.dataf(!\vga_inst|h_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Equal1~0 .extended_lut = "off";
defparam \vga_inst|Equal1~0 .lut_mask = 64'hF0F0000000000000;
defparam \vga_inst|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N24
cyclonev_lcell_comb \vga_inst|Equal1~2 (
// Equation(s):
// \vga_inst|Equal1~2_combout  = ( \vga_inst|Equal0~0_combout  & ( (\vga_inst|Equal1~0_combout  & \vga_inst|Equal1~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|Equal1~0_combout ),
	.datad(!\vga_inst|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Equal1~2 .extended_lut = "off";
defparam \vga_inst|Equal1~2 .lut_mask = 64'h00000000000F000F;
defparam \vga_inst|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N9
cyclonev_lcell_comb \vga_inst|Equal2~0 (
// Equation(s):
// \vga_inst|Equal2~0_combout  = ( \vga_inst|Equal0~0_combout  & ( (!\vga_inst|h_counter [9] & (!\vga_inst|h_counter [5] & \vga_inst|Equal0~1_combout )) ) )

	.dataa(!\vga_inst|h_counter [9]),
	.datab(gnd),
	.datac(!\vga_inst|h_counter [5]),
	.datad(!\vga_inst|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Equal2~0 .extended_lut = "off";
defparam \vga_inst|Equal2~0 .lut_mask = 64'h0000000000A000A0;
defparam \vga_inst|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N0
cyclonev_lcell_comb \vga_inst|h_state~19 (
// Equation(s):
// \vga_inst|h_state~19_combout  = ( \vga_inst|Equal2~0_combout  & ( (\vga_inst|Equal1~2_combout  & (\vga_inst|h_state.H_FRONT_STATE~DUPLICATE_q  & !\vga_inst|h_state.H_PULSE_STATE~DUPLICATE_q )) ) ) # ( !\vga_inst|Equal2~0_combout  & ( 
// ((\vga_inst|Equal1~2_combout  & \vga_inst|h_state.H_FRONT_STATE~DUPLICATE_q )) # (\vga_inst|h_state.H_PULSE_STATE~DUPLICATE_q ) ) )

	.dataa(!\vga_inst|Equal1~2_combout ),
	.datab(!\vga_inst|h_state.H_FRONT_STATE~DUPLICATE_q ),
	.datac(!\vga_inst|h_state.H_PULSE_STATE~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|h_state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|h_state~19 .extended_lut = "off";
defparam \vga_inst|h_state~19 .lut_mask = 64'h1F1F1F1F10101010;
defparam \vga_inst|h_state~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y32_N43
dffeas \vga_inst|h_state.H_PULSE_STATE~DUPLICATE (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|h_state~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_state.H_PULSE_STATE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_state.H_PULSE_STATE~DUPLICATE .is_wysiwyg = "true";
defparam \vga_inst|h_state.H_PULSE_STATE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N13
dffeas \vga_inst|h_state.H_FRONT_STATE (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|h_state~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_state.H_FRONT_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_state.H_FRONT_STATE .is_wysiwyg = "true";
defparam \vga_inst|h_state.H_FRONT_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N57
cyclonev_lcell_comb \vga_inst|hysnc_reg~0 (
// Equation(s):
// \vga_inst|hysnc_reg~0_combout  = ( \vga_inst|h_state.H_ACTIVE_STATE~q  & ( ((!\vga_inst|h_state.H_PULSE_STATE~DUPLICATE_q  & ((\vga_inst|h_state.H_FRONT_STATE~q ) # (\vga_inst|hysnc_reg~q )))) # (\vga_inst|h_state.H_BACK_STATE~q ) ) ) # ( 
// !\vga_inst|h_state.H_ACTIVE_STATE~q  & ( (!\vga_inst|h_state.H_PULSE_STATE~DUPLICATE_q ) # (\vga_inst|h_state.H_BACK_STATE~q ) ) )

	.dataa(!\vga_inst|hysnc_reg~q ),
	.datab(!\vga_inst|h_state.H_PULSE_STATE~DUPLICATE_q ),
	.datac(!\vga_inst|h_state.H_BACK_STATE~q ),
	.datad(!\vga_inst|h_state.H_FRONT_STATE~q ),
	.datae(gnd),
	.dataf(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|hysnc_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|hysnc_reg~0 .extended_lut = "off";
defparam \vga_inst|hysnc_reg~0 .lut_mask = 64'hCFCFCFCF4FCF4FCF;
defparam \vga_inst|hysnc_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y32_N41
dffeas \vga_inst|hysnc_reg (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|hysnc_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_sync~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|hysnc_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|hysnc_reg .is_wysiwyg = "true";
defparam \vga_inst|hysnc_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N19
dffeas \vga_inst|line_done~DUPLICATE (
	.clk(!\clk_div_inst|nclk~q ),
	.d(\vga_inst|line_done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|line_done~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|line_done~DUPLICATE .is_wysiwyg = "true";
defparam \vga_inst|line_done~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N18
cyclonev_lcell_comb \vga_inst|line_done~0 (
// Equation(s):
// \vga_inst|line_done~0_combout  = ( !\vga_inst|h_state.H_BACK_STATE~q  & ( (((\vga_inst|line_done~DUPLICATE_q  & ((\vga_inst|h_state.H_ACTIVE_STATE~q ))))) ) ) # ( \vga_inst|h_state.H_BACK_STATE~q  & ( (\vga_inst|Equal0~0_combout  & (!\vga_inst|h_counter 
// [0] & (\vga_inst|Equal1~0_combout  & (\vga_inst|h_counter [5])))) ) )

	.dataa(!\vga_inst|Equal0~0_combout ),
	.datab(!\vga_inst|h_counter [0]),
	.datac(!\vga_inst|Equal1~0_combout ),
	.datad(!\vga_inst|h_counter [5]),
	.datae(!\vga_inst|h_state.H_BACK_STATE~q ),
	.dataf(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datag(!\vga_inst|line_done~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|line_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|line_done~0 .extended_lut = "on";
defparam \vga_inst|line_done~0 .lut_mask = 64'h000000040F0F0004;
defparam \vga_inst|line_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y32_N20
dffeas \vga_inst|line_done (
	.clk(!\clk_div_inst|nclk~q ),
	.d(\vga_inst|line_done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|line_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|line_done .is_wysiwyg = "true";
defparam \vga_inst|line_done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y38_N0
cyclonev_lcell_comb \vga_inst|Add1~33 (
// Equation(s):
// \vga_inst|Add1~33_sumout  = SUM(( \vga_inst|v_counter [0] ) + ( VCC ) + ( !VCC ))
// \vga_inst|Add1~34  = CARRY(( \vga_inst|v_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vga_inst|v_counter [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~33_sumout ),
	.cout(\vga_inst|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~33 .extended_lut = "off";
defparam \vga_inst|Add1~33 .lut_mask = 64'h0000000000003333;
defparam \vga_inst|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y32_N52
dffeas \vga_inst|v_state.V_BACK_STATE (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|v_state~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_state.V_BACK_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_state.V_BACK_STATE .is_wysiwyg = "true";
defparam \vga_inst|v_state.V_BACK_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y38_N3
cyclonev_lcell_comb \vga_inst|Add1~13 (
// Equation(s):
// \vga_inst|Add1~13_sumout  = SUM(( \vga_inst|v_counter [1] ) + ( GND ) + ( \vga_inst|Add1~34  ))
// \vga_inst|Add1~14  = CARRY(( \vga_inst|v_counter [1] ) + ( GND ) + ( \vga_inst|Add1~34  ))

	.dataa(!\vga_inst|v_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~13_sumout ),
	.cout(\vga_inst|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~13 .extended_lut = "off";
defparam \vga_inst|Add1~13 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_inst|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N36
cyclonev_lcell_comb \vga_inst|v_counter[1]~4 (
// Equation(s):
// \vga_inst|v_counter[1]~4_combout  = (\reset_sync~q ) # (\vga_inst|line_done~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|line_done~DUPLICATE_q ),
	.datad(!\reset_sync~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|v_counter[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|v_counter[1]~4 .extended_lut = "off";
defparam \vga_inst|v_counter[1]~4 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \vga_inst|v_counter[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y38_N14
dffeas \vga_inst|v_counter[1] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|v_counter[1]~3_combout ),
	.sload(vcc),
	.ena(\vga_inst|v_counter[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_counter[1] .is_wysiwyg = "true";
defparam \vga_inst|v_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y38_N6
cyclonev_lcell_comb \vga_inst|Add1~17 (
// Equation(s):
// \vga_inst|Add1~17_sumout  = SUM(( \vga_inst|v_counter [2] ) + ( GND ) + ( \vga_inst|Add1~14  ))
// \vga_inst|Add1~18  = CARRY(( \vga_inst|v_counter [2] ) + ( GND ) + ( \vga_inst|Add1~14  ))

	.dataa(gnd),
	.datab(!\vga_inst|v_counter [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~17_sumout ),
	.cout(\vga_inst|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~17 .extended_lut = "off";
defparam \vga_inst|Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_inst|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y38_N29
dffeas \vga_inst|v_counter[2] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|v_counter[1]~3_combout ),
	.sload(vcc),
	.ena(\vga_inst|v_counter[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_counter[2] .is_wysiwyg = "true";
defparam \vga_inst|v_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y38_N9
cyclonev_lcell_comb \vga_inst|Add1~1 (
// Equation(s):
// \vga_inst|Add1~1_sumout  = SUM(( \vga_inst|v_counter [3] ) + ( GND ) + ( \vga_inst|Add1~18  ))
// \vga_inst|Add1~2  = CARRY(( \vga_inst|v_counter [3] ) + ( GND ) + ( \vga_inst|Add1~18  ))

	.dataa(!\vga_inst|v_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~1_sumout ),
	.cout(\vga_inst|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~1 .extended_lut = "off";
defparam \vga_inst|Add1~1 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_inst|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y38_N5
dffeas \vga_inst|v_counter[3] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|v_counter[1]~3_combout ),
	.sload(vcc),
	.ena(\vga_inst|v_counter[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_counter[3] .is_wysiwyg = "true";
defparam \vga_inst|v_counter[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y38_N26
dffeas \vga_inst|v_counter[5]~DUPLICATE (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|v_counter[1]~3_combout ),
	.sload(vcc),
	.ena(\vga_inst|v_counter[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_counter[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_counter[5]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_inst|v_counter[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y38_N12
cyclonev_lcell_comb \vga_inst|Add1~21 (
// Equation(s):
// \vga_inst|Add1~21_sumout  = SUM(( \vga_inst|v_counter[4]~DUPLICATE_q  ) + ( GND ) + ( \vga_inst|Add1~2  ))
// \vga_inst|Add1~22  = CARRY(( \vga_inst|v_counter[4]~DUPLICATE_q  ) + ( GND ) + ( \vga_inst|Add1~2  ))

	.dataa(gnd),
	.datab(!\vga_inst|v_counter[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~21_sumout ),
	.cout(\vga_inst|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~21 .extended_lut = "off";
defparam \vga_inst|Add1~21 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_inst|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y38_N55
dffeas \vga_inst|v_counter[4]~DUPLICATE (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|v_counter[1]~3_combout ),
	.sload(vcc),
	.ena(\vga_inst|v_counter[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_counter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_counter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_inst|v_counter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y38_N15
cyclonev_lcell_comb \vga_inst|Add1~37 (
// Equation(s):
// \vga_inst|Add1~37_sumout  = SUM(( \vga_inst|v_counter[5]~DUPLICATE_q  ) + ( GND ) + ( \vga_inst|Add1~22  ))
// \vga_inst|Add1~38  = CARRY(( \vga_inst|v_counter[5]~DUPLICATE_q  ) + ( GND ) + ( \vga_inst|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|v_counter[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~37_sumout ),
	.cout(\vga_inst|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~37 .extended_lut = "off";
defparam \vga_inst|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y38_N25
dffeas \vga_inst|v_counter[5] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|v_counter[1]~3_combout ),
	.sload(vcc),
	.ena(\vga_inst|v_counter[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_counter[5] .is_wysiwyg = "true";
defparam \vga_inst|v_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y38_N18
cyclonev_lcell_comb \vga_inst|Add1~25 (
// Equation(s):
// \vga_inst|Add1~25_sumout  = SUM(( \vga_inst|v_counter [6] ) + ( GND ) + ( \vga_inst|Add1~38  ))
// \vga_inst|Add1~26  = CARRY(( \vga_inst|v_counter [6] ) + ( GND ) + ( \vga_inst|Add1~38  ))

	.dataa(gnd),
	.datab(!\vga_inst|v_counter [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~25_sumout ),
	.cout(\vga_inst|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~25 .extended_lut = "off";
defparam \vga_inst|Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_inst|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y38_N11
dffeas \vga_inst|v_counter[6] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|v_counter[1]~3_combout ),
	.sload(vcc),
	.ena(\vga_inst|v_counter[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_counter[6] .is_wysiwyg = "true";
defparam \vga_inst|v_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y38_N21
cyclonev_lcell_comb \vga_inst|Add1~5 (
// Equation(s):
// \vga_inst|Add1~5_sumout  = SUM(( \vga_inst|v_counter [7] ) + ( GND ) + ( \vga_inst|Add1~26  ))
// \vga_inst|Add1~6  = CARRY(( \vga_inst|v_counter [7] ) + ( GND ) + ( \vga_inst|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|v_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~5_sumout ),
	.cout(\vga_inst|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~5 .extended_lut = "off";
defparam \vga_inst|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y38_N2
dffeas \vga_inst|v_counter[7] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|v_counter[1]~3_combout ),
	.sload(vcc),
	.ena(\vga_inst|v_counter[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_counter[7] .is_wysiwyg = "true";
defparam \vga_inst|v_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y38_N24
cyclonev_lcell_comb \vga_inst|Add1~9 (
// Equation(s):
// \vga_inst|Add1~9_sumout  = SUM(( \vga_inst|v_counter [8] ) + ( GND ) + ( \vga_inst|Add1~6  ))
// \vga_inst|Add1~10  = CARRY(( \vga_inst|v_counter [8] ) + ( GND ) + ( \vga_inst|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|v_counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~9_sumout ),
	.cout(\vga_inst|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~9 .extended_lut = "off";
defparam \vga_inst|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y38_N17
dffeas \vga_inst|v_counter[8] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|v_counter[1]~3_combout ),
	.sload(vcc),
	.ena(\vga_inst|v_counter[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_counter[8] .is_wysiwyg = "true";
defparam \vga_inst|v_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y38_N9
cyclonev_lcell_comb \color_in[6]~0 (
// Equation(s):
// \color_in[6]~0_combout  = ( !\vga_inst|v_counter [8] & ( !\vga_inst|v_counter [7] ) )

	.dataa(!\vga_inst|v_counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|v_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in[6]~0 .extended_lut = "off";
defparam \color_in[6]~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \color_in[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y38_N27
cyclonev_lcell_comb \vga_inst|Add1~29 (
// Equation(s):
// \vga_inst|Add1~29_sumout  = SUM(( \vga_inst|v_counter [9] ) + ( GND ) + ( \vga_inst|Add1~10  ))

	.dataa(!\vga_inst|v_counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~29 .extended_lut = "off";
defparam \vga_inst|Add1~29 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_inst|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y38_N8
dffeas \vga_inst|v_counter[9] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|v_counter[1]~3_combout ),
	.sload(vcc),
	.ena(\vga_inst|v_counter[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_counter[9] .is_wysiwyg = "true";
defparam \vga_inst|v_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y38_N3
cyclonev_lcell_comb \vga_inst|Equal6~0 (
// Equation(s):
// \vga_inst|Equal6~0_combout  = ( !\vga_inst|v_counter[4]~DUPLICATE_q  & ( !\vga_inst|v_counter [6] & ( (!\vga_inst|v_counter [1] & (!\vga_inst|v_counter [9] & !\vga_inst|v_counter [2])) ) ) )

	.dataa(gnd),
	.datab(!\vga_inst|v_counter [1]),
	.datac(!\vga_inst|v_counter [9]),
	.datad(!\vga_inst|v_counter [2]),
	.datae(!\vga_inst|v_counter[4]~DUPLICATE_q ),
	.dataf(!\vga_inst|v_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Equal6~0 .extended_lut = "off";
defparam \vga_inst|Equal6~0 .lut_mask = 64'hC000000000000000;
defparam \vga_inst|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N21
cyclonev_lcell_comb \vga_inst|Equal7~0 (
// Equation(s):
// \vga_inst|Equal7~0_combout  = ( \color_in[6]~0_combout  & ( \vga_inst|Equal6~0_combout  & ( (!\vga_inst|v_counter [3] & (!\vga_inst|v_counter [5] & \vga_inst|v_counter [0])) ) ) )

	.dataa(!\vga_inst|v_counter [3]),
	.datab(gnd),
	.datac(!\vga_inst|v_counter [5]),
	.datad(!\vga_inst|v_counter [0]),
	.datae(!\color_in[6]~0_combout ),
	.dataf(!\vga_inst|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Equal7~0 .extended_lut = "off";
defparam \vga_inst|Equal7~0 .lut_mask = 64'h00000000000000A0;
defparam \vga_inst|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y38_N15
cyclonev_lcell_comb \vga_inst|Equal5~1 (
// Equation(s):
// \vga_inst|Equal5~1_combout  = ( \vga_inst|v_counter [6] & ( \vga_inst|v_counter[4]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|v_counter[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|v_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Equal5~1 .extended_lut = "off";
defparam \vga_inst|Equal5~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \vga_inst|Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y38_N6
cyclonev_lcell_comb \vga_inst|Equal5~2 (
// Equation(s):
// \vga_inst|Equal5~2_combout  = ( \vga_inst|v_counter [1] & ( (\vga_inst|v_counter [7] & (\vga_inst|v_counter [8] & (\vga_inst|v_counter [2] & !\vga_inst|v_counter [9]))) ) )

	.dataa(!\vga_inst|v_counter [7]),
	.datab(!\vga_inst|v_counter [8]),
	.datac(!\vga_inst|v_counter [2]),
	.datad(!\vga_inst|v_counter [9]),
	.datae(gnd),
	.dataf(!\vga_inst|v_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|Equal5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Equal5~2 .extended_lut = "off";
defparam \vga_inst|Equal5~2 .lut_mask = 64'h0000000001000100;
defparam \vga_inst|Equal5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N6
cyclonev_lcell_comb \vga_inst|Equal5~0 (
// Equation(s):
// \vga_inst|Equal5~0_combout  = ( \vga_inst|v_counter [3] & ( \vga_inst|v_counter [0] & ( !\vga_inst|v_counter[5]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\vga_inst|v_counter[5]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga_inst|v_counter [3]),
	.dataf(!\vga_inst|v_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Equal5~0 .extended_lut = "off";
defparam \vga_inst|Equal5~0 .lut_mask = 64'h000000000000CCCC;
defparam \vga_inst|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N48
cyclonev_lcell_comb \vga_inst|v_counter[1]~2 (
// Equation(s):
// \vga_inst|v_counter[1]~2_combout  = ( \vga_inst|Equal5~2_combout  & ( \vga_inst|Equal5~0_combout  & ( (!\vga_inst|v_state.V_FRONT_STATE~q  & (\vga_inst|Equal5~1_combout )) # (\vga_inst|v_state.V_FRONT_STATE~q  & (((\color_in[6]~0_combout  & 
// \vga_inst|Equal6~0_combout )))) ) ) ) # ( !\vga_inst|Equal5~2_combout  & ( \vga_inst|Equal5~0_combout  & ( (\vga_inst|v_state.V_FRONT_STATE~q  & (\color_in[6]~0_combout  & \vga_inst|Equal6~0_combout )) ) ) )

	.dataa(!\vga_inst|v_state.V_FRONT_STATE~q ),
	.datab(!\vga_inst|Equal5~1_combout ),
	.datac(!\color_in[6]~0_combout ),
	.datad(!\vga_inst|Equal6~0_combout ),
	.datae(!\vga_inst|Equal5~2_combout ),
	.dataf(!\vga_inst|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|v_counter[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|v_counter[1]~2 .extended_lut = "off";
defparam \vga_inst|v_counter[1]~2 .lut_mask = 64'h0000000000052227;
defparam \vga_inst|v_counter[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N33
cyclonev_lcell_comb \vga_inst|v_counter[1]~3 (
// Equation(s):
// \vga_inst|v_counter[1]~3_combout  = ( \reset_sync~q  & ( \vga_inst|v_counter[1]~2_combout  ) ) # ( !\reset_sync~q  & ( \vga_inst|v_counter[1]~2_combout  & ( ((!\vga_inst|v_state.V_BACK_STATE~q  & ((!\vga_inst|v_state.V_PULSE_STATE~q ) # 
// (\vga_inst|Equal7~0_combout )))) # (\vga_inst|v_counter[1]~1_combout ) ) ) ) # ( \reset_sync~q  & ( !\vga_inst|v_counter[1]~2_combout  ) ) # ( !\reset_sync~q  & ( !\vga_inst|v_counter[1]~2_combout  & ( ((!\vga_inst|v_state.V_BACK_STATE~q  & 
// (\vga_inst|v_state.V_PULSE_STATE~q  & \vga_inst|Equal7~0_combout ))) # (\vga_inst|v_counter[1]~1_combout ) ) ) )

	.dataa(!\vga_inst|v_counter[1]~1_combout ),
	.datab(!\vga_inst|v_state.V_BACK_STATE~q ),
	.datac(!\vga_inst|v_state.V_PULSE_STATE~q ),
	.datad(!\vga_inst|Equal7~0_combout ),
	.datae(!\reset_sync~q ),
	.dataf(!\vga_inst|v_counter[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|v_counter[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|v_counter[1]~3 .extended_lut = "off";
defparam \vga_inst|v_counter[1]~3 .lut_mask = 64'h555DFFFFD5DDFFFF;
defparam \vga_inst|v_counter[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y38_N38
dffeas \vga_inst|v_counter[0] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|v_counter[1]~3_combout ),
	.sload(vcc),
	.ena(\vga_inst|v_counter[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_counter[0] .is_wysiwyg = "true";
defparam \vga_inst|v_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N36
cyclonev_lcell_comb \vga_inst|v_counter[1]~1 (
// Equation(s):
// \vga_inst|v_counter[1]~1_combout  = ( \color_in[6]~0_combout  & ( \vga_inst|Equal6~0_combout  & ( (!\vga_inst|v_counter [0] & (\vga_inst|v_counter [5] & (!\vga_inst|v_counter [3] & \vga_inst|v_state.V_BACK_STATE~q ))) ) ) )

	.dataa(!\vga_inst|v_counter [0]),
	.datab(!\vga_inst|v_counter [5]),
	.datac(!\vga_inst|v_counter [3]),
	.datad(!\vga_inst|v_state.V_BACK_STATE~q ),
	.datae(!\color_in[6]~0_combout ),
	.dataf(!\vga_inst|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|v_counter[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|v_counter[1]~1 .extended_lut = "off";
defparam \vga_inst|v_counter[1]~1 .lut_mask = 64'h0000000000000020;
defparam \vga_inst|v_counter[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N6
cyclonev_lcell_comb \vga_inst|Equal5~3 (
// Equation(s):
// \vga_inst|Equal5~3_combout  = ( \vga_inst|Equal5~0_combout  & ( (\vga_inst|Equal5~2_combout  & \vga_inst|Equal5~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|Equal5~2_combout ),
	.datad(!\vga_inst|Equal5~1_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|Equal5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Equal5~3 .extended_lut = "off";
defparam \vga_inst|Equal5~3 .lut_mask = 64'h00000000000F000F;
defparam \vga_inst|Equal5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N15
cyclonev_lcell_comb \vga_inst|v_state~19 (
// Equation(s):
// \vga_inst|v_state~19_combout  = ( !\reset_sync~q  & ( \vga_inst|Equal5~3_combout  & ( (!\vga_inst|line_done~q  & (((\vga_inst|v_state.V_ACTIVE_STATE~q )) # (\vga_inst|v_state.V_BACK_STATE~DUPLICATE_q ))) # (\vga_inst|line_done~q  & 
// (((!\vga_inst|v_counter[1]~1_combout )))) ) ) ) # ( !\reset_sync~q  & ( !\vga_inst|Equal5~3_combout  & ( (!\vga_inst|v_state.V_BACK_STATE~DUPLICATE_q  & (\vga_inst|v_state.V_ACTIVE_STATE~q  & ((!\vga_inst|line_done~q ) # (!\vga_inst|v_counter[1]~1_combout 
// )))) # (\vga_inst|v_state.V_BACK_STATE~DUPLICATE_q  & ((!\vga_inst|line_done~q ) # ((!\vga_inst|v_counter[1]~1_combout )))) ) ) )

	.dataa(!\vga_inst|v_state.V_BACK_STATE~DUPLICATE_q ),
	.datab(!\vga_inst|line_done~q ),
	.datac(!\vga_inst|v_state.V_ACTIVE_STATE~q ),
	.datad(!\vga_inst|v_counter[1]~1_combout ),
	.datae(!\reset_sync~q ),
	.dataf(!\vga_inst|Equal5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|v_state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|v_state~19 .extended_lut = "off";
defparam \vga_inst|v_state~19 .lut_mask = 64'h5F4C00007F4C0000;
defparam \vga_inst|v_state~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y38_N22
dffeas \vga_inst|v_state.V_ACTIVE_STATE (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|v_state~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_state.V_ACTIVE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_state.V_ACTIVE_STATE .is_wysiwyg = "true";
defparam \vga_inst|v_state.V_ACTIVE_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N57
cyclonev_lcell_comb \vga_inst|Equal6~1 (
// Equation(s):
// \vga_inst|Equal6~1_combout  = ( \vga_inst|Equal5~0_combout  & ( (\vga_inst|Equal6~0_combout  & \color_in[6]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|Equal6~0_combout ),
	.datad(!\color_in[6]~0_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Equal6~1 .extended_lut = "off";
defparam \vga_inst|Equal6~1 .lut_mask = 64'h00000000000F000F;
defparam \vga_inst|Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N9
cyclonev_lcell_comb \vga_inst|v_state~20 (
// Equation(s):
// \vga_inst|v_state~20_combout  = ( \vga_inst|Equal5~3_combout  & ( (!\vga_inst|line_done~q  & (\vga_inst|v_state.V_FRONT_STATE~q )) # (\vga_inst|line_done~q  & ((!\vga_inst|v_state.V_ACTIVE_STATE~q ) # ((\vga_inst|v_state.V_FRONT_STATE~q  & 
// !\vga_inst|Equal6~1_combout )))) ) ) # ( !\vga_inst|Equal5~3_combout  & ( (\vga_inst|v_state.V_FRONT_STATE~q  & ((!\vga_inst|line_done~q ) # (!\vga_inst|Equal6~1_combout ))) ) )

	.dataa(!\vga_inst|v_state.V_FRONT_STATE~q ),
	.datab(!\vga_inst|line_done~q ),
	.datac(!\vga_inst|v_state.V_ACTIVE_STATE~q ),
	.datad(!\vga_inst|Equal6~1_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|Equal5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|v_state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|v_state~20 .extended_lut = "off";
defparam \vga_inst|v_state~20 .lut_mask = 64'h5544554475747574;
defparam \vga_inst|v_state~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y32_N1
dffeas \vga_inst|v_state.V_FRONT_STATE (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|v_state~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_state.V_FRONT_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_state.V_FRONT_STATE .is_wysiwyg = "true";
defparam \vga_inst|v_state.V_FRONT_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N54
cyclonev_lcell_comb \vga_inst|v_state~18 (
// Equation(s):
// \vga_inst|v_state~18_combout  = ( \vga_inst|v_state.V_PULSE_STATE~q  & ( (!\vga_inst|line_done~q ) # (!\vga_inst|Equal7~0_combout ) ) ) # ( !\vga_inst|v_state.V_PULSE_STATE~q  & ( (\vga_inst|v_state.V_FRONT_STATE~q  & (\vga_inst|line_done~q  & 
// \vga_inst|Equal6~1_combout )) ) )

	.dataa(!\vga_inst|v_state.V_FRONT_STATE~q ),
	.datab(!\vga_inst|line_done~q ),
	.datac(!\vga_inst|Equal7~0_combout ),
	.datad(!\vga_inst|Equal6~1_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|v_state.V_PULSE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|v_state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|v_state~18 .extended_lut = "off";
defparam \vga_inst|v_state~18 .lut_mask = 64'h00110011FCFCFCFC;
defparam \vga_inst|v_state~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y32_N20
dffeas \vga_inst|v_state.V_PULSE_STATE (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|v_state~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_state.V_PULSE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_state.V_PULSE_STATE .is_wysiwyg = "true";
defparam \vga_inst|v_state.V_PULSE_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N3
cyclonev_lcell_comb \vga_inst|Equal8~0 (
// Equation(s):
// \vga_inst|Equal8~0_combout  = ( \color_in[6]~0_combout  & ( \vga_inst|Equal6~0_combout  & ( (!\vga_inst|v_counter [0] & (\vga_inst|v_counter [5] & !\vga_inst|v_counter [3])) ) ) )

	.dataa(!\vga_inst|v_counter [0]),
	.datab(!\vga_inst|v_counter [5]),
	.datac(gnd),
	.datad(!\vga_inst|v_counter [3]),
	.datae(!\color_in[6]~0_combout ),
	.dataf(!\vga_inst|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Equal8~0 .extended_lut = "off";
defparam \vga_inst|Equal8~0 .lut_mask = 64'h0000000000002200;
defparam \vga_inst|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N27
cyclonev_lcell_comb \vga_inst|v_state~17 (
// Equation(s):
// \vga_inst|v_state~17_combout  = ( \vga_inst|Equal8~0_combout  & ( \vga_inst|v_state.V_BACK_STATE~DUPLICATE_q  & ( !\vga_inst|line_done~q  ) ) ) # ( !\vga_inst|Equal8~0_combout  & ( \vga_inst|v_state.V_BACK_STATE~DUPLICATE_q  ) ) # ( 
// \vga_inst|Equal8~0_combout  & ( !\vga_inst|v_state.V_BACK_STATE~DUPLICATE_q  & ( (\vga_inst|v_state.V_PULSE_STATE~q  & (\vga_inst|line_done~q  & \vga_inst|Equal7~0_combout )) ) ) ) # ( !\vga_inst|Equal8~0_combout  & ( 
// !\vga_inst|v_state.V_BACK_STATE~DUPLICATE_q  & ( (\vga_inst|v_state.V_PULSE_STATE~q  & (\vga_inst|line_done~q  & \vga_inst|Equal7~0_combout )) ) ) )

	.dataa(!\vga_inst|v_state.V_PULSE_STATE~q ),
	.datab(gnd),
	.datac(!\vga_inst|line_done~q ),
	.datad(!\vga_inst|Equal7~0_combout ),
	.datae(!\vga_inst|Equal8~0_combout ),
	.dataf(!\vga_inst|v_state.V_BACK_STATE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|v_state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|v_state~17 .extended_lut = "off";
defparam \vga_inst|v_state~17 .lut_mask = 64'h00050005FFFFF0F0;
defparam \vga_inst|v_state~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y32_N53
dffeas \vga_inst|v_state.V_BACK_STATE~DUPLICATE (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|v_state~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_state.V_BACK_STATE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_state.V_BACK_STATE~DUPLICATE .is_wysiwyg = "true";
defparam \vga_inst|v_state.V_BACK_STATE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N42
cyclonev_lcell_comb \vga_inst|vsync_reg~0 (
// Equation(s):
// \vga_inst|vsync_reg~0_combout  = ( \vga_inst|vsync_reg~q  & ( \vga_inst|v_state.V_PULSE_STATE~q  & ( \vga_inst|v_state.V_BACK_STATE~DUPLICATE_q  ) ) ) # ( !\vga_inst|vsync_reg~q  & ( \vga_inst|v_state.V_PULSE_STATE~q  & ( 
// \vga_inst|v_state.V_BACK_STATE~DUPLICATE_q  ) ) ) # ( \vga_inst|vsync_reg~q  & ( !\vga_inst|v_state.V_PULSE_STATE~q  ) ) # ( !\vga_inst|vsync_reg~q  & ( !\vga_inst|v_state.V_PULSE_STATE~q  & ( ((!\vga_inst|v_state.V_ACTIVE_STATE~q ) # 
// (\vga_inst|v_state.V_FRONT_STATE~q )) # (\vga_inst|v_state.V_BACK_STATE~DUPLICATE_q ) ) ) )

	.dataa(!\vga_inst|v_state.V_BACK_STATE~DUPLICATE_q ),
	.datab(!\vga_inst|v_state.V_ACTIVE_STATE~q ),
	.datac(!\vga_inst|v_state.V_FRONT_STATE~q ),
	.datad(gnd),
	.datae(!\vga_inst|vsync_reg~q ),
	.dataf(!\vga_inst|v_state.V_PULSE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|vsync_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|vsync_reg~0 .extended_lut = "off";
defparam \vga_inst|vsync_reg~0 .lut_mask = 64'hDFDFFFFF55555555;
defparam \vga_inst|vsync_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y32_N46
dffeas \vga_inst|vsync_reg (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|vsync_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_sync~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|vsync_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|vsync_reg .is_wysiwyg = "true";
defparam \vga_inst|vsync_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N0
cyclonev_lcell_comb \ram_access_inst|Add0~37 (
// Equation(s):
// \ram_access_inst|Add0~37_sumout  = SUM(( \ram_access_inst|rom_addr [0] ) + ( VCC ) + ( !VCC ))
// \ram_access_inst|Add0~38  = CARRY(( \ram_access_inst|rom_addr [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\ram_access_inst|rom_addr [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ram_access_inst|Add0~37_sumout ),
	.cout(\ram_access_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|Add0~37 .extended_lut = "off";
defparam \ram_access_inst|Add0~37 .lut_mask = 64'h0000000000003333;
defparam \ram_access_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y37_N14
dffeas \ram_access_inst|rom_addr[4] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(gnd),
	.ena(\ram_access_inst|rom_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|rom_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|rom_addr[4] .is_wysiwyg = "true";
defparam \ram_access_inst|rom_addr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y37_N10
dffeas \ram_access_inst|rom_addr[3] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(gnd),
	.ena(\ram_access_inst|rom_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|rom_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|rom_addr[3] .is_wysiwyg = "true";
defparam \ram_access_inst|rom_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y37_N30
cyclonev_lcell_comb \ram_access_inst|Equal0~1 (
// Equation(s):
// \ram_access_inst|Equal0~1_combout  = ( \ram_access_inst|rom_addr [6] & ( \ram_access_inst|rom_addr [5] & ( (\ram_access_inst|rom_addr [2] & (\ram_access_inst|rom_addr [4] & (\ram_access_inst|rom_addr [7] & \ram_access_inst|rom_addr [3]))) ) ) )

	.dataa(!\ram_access_inst|rom_addr [2]),
	.datab(!\ram_access_inst|rom_addr [4]),
	.datac(!\ram_access_inst|rom_addr [7]),
	.datad(!\ram_access_inst|rom_addr [3]),
	.datae(!\ram_access_inst|rom_addr [6]),
	.dataf(!\ram_access_inst|rom_addr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|Equal0~1 .extended_lut = "off";
defparam \ram_access_inst|Equal0~1 .lut_mask = 64'h0000000000000001;
defparam \ram_access_inst|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y37_N43
dffeas \ram_access_inst|rom_addr[14] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(gnd),
	.ena(\ram_access_inst|rom_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|rom_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|rom_addr[14] .is_wysiwyg = "true";
defparam \ram_access_inst|rom_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N24
cyclonev_lcell_comb \ram_access_inst|Add0~1 (
// Equation(s):
// \ram_access_inst|Add0~1_sumout  = SUM(( \ram_access_inst|rom_addr [8] ) + ( GND ) + ( \ram_access_inst|Add0~66  ))
// \ram_access_inst|Add0~2  = CARRY(( \ram_access_inst|rom_addr [8] ) + ( GND ) + ( \ram_access_inst|Add0~66  ))

	.dataa(gnd),
	.datab(!\ram_access_inst|rom_addr [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram_access_inst|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram_access_inst|Add0~1_sumout ),
	.cout(\ram_access_inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|Add0~1 .extended_lut = "off";
defparam \ram_access_inst|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \ram_access_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N27
cyclonev_lcell_comb \ram_access_inst|Add0~21 (
// Equation(s):
// \ram_access_inst|Add0~21_sumout  = SUM(( \ram_access_inst|rom_addr [9] ) + ( GND ) + ( \ram_access_inst|Add0~2  ))
// \ram_access_inst|Add0~22  = CARRY(( \ram_access_inst|rom_addr [9] ) + ( GND ) + ( \ram_access_inst|Add0~2  ))

	.dataa(!\ram_access_inst|rom_addr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram_access_inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram_access_inst|Add0~21_sumout ),
	.cout(\ram_access_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|Add0~21 .extended_lut = "off";
defparam \ram_access_inst|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \ram_access_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y37_N29
dffeas \ram_access_inst|rom_addr[9] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(gnd),
	.ena(\ram_access_inst|rom_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|rom_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|rom_addr[9] .is_wysiwyg = "true";
defparam \ram_access_inst|rom_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N30
cyclonev_lcell_comb \ram_access_inst|Add0~25 (
// Equation(s):
// \ram_access_inst|Add0~25_sumout  = SUM(( \ram_access_inst|rom_addr[10]~DUPLICATE_q  ) + ( GND ) + ( \ram_access_inst|Add0~22  ))
// \ram_access_inst|Add0~26  = CARRY(( \ram_access_inst|rom_addr[10]~DUPLICATE_q  ) + ( GND ) + ( \ram_access_inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram_access_inst|rom_addr[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram_access_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram_access_inst|Add0~25_sumout ),
	.cout(\ram_access_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|Add0~25 .extended_lut = "off";
defparam \ram_access_inst|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ram_access_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y37_N32
dffeas \ram_access_inst|rom_addr[10]~DUPLICATE (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(gnd),
	.ena(\ram_access_inst|rom_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|rom_addr[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|rom_addr[10]~DUPLICATE .is_wysiwyg = "true";
defparam \ram_access_inst|rom_addr[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N33
cyclonev_lcell_comb \ram_access_inst|Add0~29 (
// Equation(s):
// \ram_access_inst|Add0~29_sumout  = SUM(( \ram_access_inst|rom_addr [11] ) + ( GND ) + ( \ram_access_inst|Add0~26  ))
// \ram_access_inst|Add0~30  = CARRY(( \ram_access_inst|rom_addr [11] ) + ( GND ) + ( \ram_access_inst|Add0~26  ))

	.dataa(gnd),
	.datab(!\ram_access_inst|rom_addr [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram_access_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram_access_inst|Add0~29_sumout ),
	.cout(\ram_access_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|Add0~29 .extended_lut = "off";
defparam \ram_access_inst|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \ram_access_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y37_N34
dffeas \ram_access_inst|rom_addr[11] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(gnd),
	.ena(\ram_access_inst|rom_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|rom_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|rom_addr[11] .is_wysiwyg = "true";
defparam \ram_access_inst|rom_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N36
cyclonev_lcell_comb \ram_access_inst|Add0~33 (
// Equation(s):
// \ram_access_inst|Add0~33_sumout  = SUM(( \ram_access_inst|rom_addr[12]~DUPLICATE_q  ) + ( GND ) + ( \ram_access_inst|Add0~30  ))
// \ram_access_inst|Add0~34  = CARRY(( \ram_access_inst|rom_addr[12]~DUPLICATE_q  ) + ( GND ) + ( \ram_access_inst|Add0~30  ))

	.dataa(gnd),
	.datab(!\ram_access_inst|rom_addr[12]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram_access_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram_access_inst|Add0~33_sumout ),
	.cout(\ram_access_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|Add0~33 .extended_lut = "off";
defparam \ram_access_inst|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \ram_access_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y37_N37
dffeas \ram_access_inst|rom_addr[12]~DUPLICATE (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(gnd),
	.ena(\ram_access_inst|rom_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|rom_addr[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|rom_addr[12]~DUPLICATE .is_wysiwyg = "true";
defparam \ram_access_inst|rom_addr[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N39
cyclonev_lcell_comb \ram_access_inst|Add0~9 (
// Equation(s):
// \ram_access_inst|Add0~9_sumout  = SUM(( \ram_access_inst|rom_addr [13] ) + ( GND ) + ( \ram_access_inst|Add0~34  ))
// \ram_access_inst|Add0~10  = CARRY(( \ram_access_inst|rom_addr [13] ) + ( GND ) + ( \ram_access_inst|Add0~34  ))

	.dataa(!\ram_access_inst|rom_addr [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram_access_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram_access_inst|Add0~9_sumout ),
	.cout(\ram_access_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|Add0~9 .extended_lut = "off";
defparam \ram_access_inst|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \ram_access_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y37_N40
dffeas \ram_access_inst|rom_addr[13] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(gnd),
	.ena(\ram_access_inst|rom_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|rom_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|rom_addr[13] .is_wysiwyg = "true";
defparam \ram_access_inst|rom_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N42
cyclonev_lcell_comb \ram_access_inst|Add0~13 (
// Equation(s):
// \ram_access_inst|Add0~13_sumout  = SUM(( \ram_access_inst|rom_addr [14] ) + ( GND ) + ( \ram_access_inst|Add0~10  ))
// \ram_access_inst|Add0~14  = CARRY(( \ram_access_inst|rom_addr [14] ) + ( GND ) + ( \ram_access_inst|Add0~10  ))

	.dataa(gnd),
	.datab(!\ram_access_inst|rom_addr [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram_access_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram_access_inst|Add0~13_sumout ),
	.cout(\ram_access_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|Add0~13 .extended_lut = "off";
defparam \ram_access_inst|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \ram_access_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y37_N44
dffeas \ram_access_inst|rom_addr[14]~DUPLICATE (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(gnd),
	.ena(\ram_access_inst|rom_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|rom_addr[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|rom_addr[14]~DUPLICATE .is_wysiwyg = "true";
defparam \ram_access_inst|rom_addr[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N45
cyclonev_lcell_comb \ram_access_inst|Add0~17 (
// Equation(s):
// \ram_access_inst|Add0~17_sumout  = SUM(( \ram_access_inst|rom_addr [15] ) + ( GND ) + ( \ram_access_inst|Add0~14  ))
// \ram_access_inst|Add0~18  = CARRY(( \ram_access_inst|rom_addr [15] ) + ( GND ) + ( \ram_access_inst|Add0~14  ))

	.dataa(!\ram_access_inst|rom_addr [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram_access_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram_access_inst|Add0~17_sumout ),
	.cout(\ram_access_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|Add0~17 .extended_lut = "off";
defparam \ram_access_inst|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \ram_access_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y37_N46
dffeas \ram_access_inst|rom_addr[15] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(gnd),
	.ena(\ram_access_inst|rom_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|rom_addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|rom_addr[15] .is_wysiwyg = "true";
defparam \ram_access_inst|rom_addr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y37_N49
dffeas \ram_access_inst|rom_addr[16] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(gnd),
	.ena(\ram_access_inst|rom_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|rom_addr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|rom_addr[16] .is_wysiwyg = "true";
defparam \ram_access_inst|rom_addr[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N48
cyclonev_lcell_comb \ram_access_inst|Add0~5 (
// Equation(s):
// \ram_access_inst|Add0~5_sumout  = SUM(( \ram_access_inst|rom_addr [16] ) + ( GND ) + ( \ram_access_inst|Add0~18  ))

	.dataa(gnd),
	.datab(!\ram_access_inst|rom_addr [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram_access_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram_access_inst|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|Add0~5 .extended_lut = "off";
defparam \ram_access_inst|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \ram_access_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y37_N50
dffeas \ram_access_inst|rom_addr[16]~DUPLICATE (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(gnd),
	.ena(\ram_access_inst|rom_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|rom_addr[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|rom_addr[16]~DUPLICATE .is_wysiwyg = "true";
defparam \ram_access_inst|rom_addr[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y42_N3
cyclonev_lcell_comb \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode448w[3]~0 (
// Equation(s):
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode448w[3]~0_combout  = ( \ram_access_inst|rom_addr[16]~DUPLICATE_q  & ( \ram_access_inst|rom_addr [13] & ( (!\ram_access_inst|rom_addr[14]~DUPLICATE_q  & 
// !\ram_access_inst|rom_addr [15]) ) ) )

	.dataa(gnd),
	.datab(!\ram_access_inst|rom_addr[14]~DUPLICATE_q ),
	.datac(!\ram_access_inst|rom_addr [15]),
	.datad(gnd),
	.datae(!\ram_access_inst|rom_addr[16]~DUPLICATE_q ),
	.dataf(!\ram_access_inst|rom_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode448w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode448w[3]~0 .extended_lut = "off";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode448w[3]~0 .lut_mask = 64'h000000000000C0C0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode448w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y37_N31
dffeas \ram_access_inst|rom_addr[10] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(gnd),
	.ena(\ram_access_inst|rom_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|rom_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|rom_addr[10] .is_wysiwyg = "true";
defparam \ram_access_inst|rom_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y37_N36
cyclonev_lcell_comb \ram_access_inst|Equal0~0 (
// Equation(s):
// \ram_access_inst|Equal0~0_combout  = ( !\ram_access_inst|rom_addr[12]~DUPLICATE_q  & ( \ram_access_inst|rom_addr [1] & ( (!\ram_access_inst|rom_addr [10] & (\ram_access_inst|rom_addr [11] & (\ram_access_inst|rom_addr [9] & \ram_access_inst|rom_addr [0]))) 
// ) ) )

	.dataa(!\ram_access_inst|rom_addr [10]),
	.datab(!\ram_access_inst|rom_addr [11]),
	.datac(!\ram_access_inst|rom_addr [9]),
	.datad(!\ram_access_inst|rom_addr [0]),
	.datae(!\ram_access_inst|rom_addr[12]~DUPLICATE_q ),
	.dataf(!\ram_access_inst|rom_addr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|Equal0~0 .extended_lut = "off";
defparam \ram_access_inst|Equal0~0 .lut_mask = 64'h0000000000020000;
defparam \ram_access_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y38_N0
cyclonev_lcell_comb \ram_access_inst|rom_addr[9]~0 (
// Equation(s):
// \ram_access_inst|rom_addr[9]~0_combout  = ( \ram_access_inst|Equal0~0_combout  & ( \reset_sync~q  ) ) # ( !\ram_access_inst|Equal0~0_combout  & ( \reset_sync~q  ) ) # ( \ram_access_inst|Equal0~0_combout  & ( !\reset_sync~q  & ( (\ram_access_inst|copying~q 
//  & ((!\ram_access_inst|rom_addr [8]) # ((!\ram_access_inst|Equal0~1_combout ) # (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode448w[3]~0_combout )))) ) ) ) # ( !\ram_access_inst|Equal0~0_combout  & ( !\reset_sync~q  & ( 
// \ram_access_inst|copying~q  ) ) )

	.dataa(!\ram_access_inst|rom_addr [8]),
	.datab(!\ram_access_inst|copying~q ),
	.datac(!\ram_access_inst|Equal0~1_combout ),
	.datad(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode448w[3]~0_combout ),
	.datae(!\ram_access_inst|Equal0~0_combout ),
	.dataf(!\reset_sync~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|rom_addr[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|rom_addr[9]~0 .extended_lut = "off";
defparam \ram_access_inst|rom_addr[9]~0 .lut_mask = 64'h33333332FFFFFFFF;
defparam \ram_access_inst|rom_addr[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y37_N1
dffeas \ram_access_inst|rom_addr[0] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(gnd),
	.ena(\ram_access_inst|rom_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|rom_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|rom_addr[0] .is_wysiwyg = "true";
defparam \ram_access_inst|rom_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N3
cyclonev_lcell_comb \ram_access_inst|Add0~41 (
// Equation(s):
// \ram_access_inst|Add0~41_sumout  = SUM(( \ram_access_inst|rom_addr [1] ) + ( GND ) + ( \ram_access_inst|Add0~38  ))
// \ram_access_inst|Add0~42  = CARRY(( \ram_access_inst|rom_addr [1] ) + ( GND ) + ( \ram_access_inst|Add0~38  ))

	.dataa(!\ram_access_inst|rom_addr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram_access_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram_access_inst|Add0~41_sumout ),
	.cout(\ram_access_inst|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|Add0~41 .extended_lut = "off";
defparam \ram_access_inst|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \ram_access_inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y37_N4
dffeas \ram_access_inst|rom_addr[1] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(gnd),
	.ena(\ram_access_inst|rom_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|rom_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|rom_addr[1] .is_wysiwyg = "true";
defparam \ram_access_inst|rom_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N6
cyclonev_lcell_comb \ram_access_inst|Add0~45 (
// Equation(s):
// \ram_access_inst|Add0~45_sumout  = SUM(( \ram_access_inst|rom_addr [2] ) + ( GND ) + ( \ram_access_inst|Add0~42  ))
// \ram_access_inst|Add0~46  = CARRY(( \ram_access_inst|rom_addr [2] ) + ( GND ) + ( \ram_access_inst|Add0~42  ))

	.dataa(gnd),
	.datab(!\ram_access_inst|rom_addr [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram_access_inst|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram_access_inst|Add0~45_sumout ),
	.cout(\ram_access_inst|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|Add0~45 .extended_lut = "off";
defparam \ram_access_inst|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \ram_access_inst|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y37_N7
dffeas \ram_access_inst|rom_addr[2] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(gnd),
	.ena(\ram_access_inst|rom_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|rom_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|rom_addr[2] .is_wysiwyg = "true";
defparam \ram_access_inst|rom_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N9
cyclonev_lcell_comb \ram_access_inst|Add0~49 (
// Equation(s):
// \ram_access_inst|Add0~49_sumout  = SUM(( \ram_access_inst|rom_addr[3]~DUPLICATE_q  ) + ( GND ) + ( \ram_access_inst|Add0~46  ))
// \ram_access_inst|Add0~50  = CARRY(( \ram_access_inst|rom_addr[3]~DUPLICATE_q  ) + ( GND ) + ( \ram_access_inst|Add0~46  ))

	.dataa(!\ram_access_inst|rom_addr[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram_access_inst|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram_access_inst|Add0~49_sumout ),
	.cout(\ram_access_inst|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|Add0~49 .extended_lut = "off";
defparam \ram_access_inst|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \ram_access_inst|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y37_N11
dffeas \ram_access_inst|rom_addr[3]~DUPLICATE (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(gnd),
	.ena(\ram_access_inst|rom_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|rom_addr[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|rom_addr[3]~DUPLICATE .is_wysiwyg = "true";
defparam \ram_access_inst|rom_addr[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N12
cyclonev_lcell_comb \ram_access_inst|Add0~53 (
// Equation(s):
// \ram_access_inst|Add0~53_sumout  = SUM(( \ram_access_inst|rom_addr[4]~DUPLICATE_q  ) + ( GND ) + ( \ram_access_inst|Add0~50  ))
// \ram_access_inst|Add0~54  = CARRY(( \ram_access_inst|rom_addr[4]~DUPLICATE_q  ) + ( GND ) + ( \ram_access_inst|Add0~50  ))

	.dataa(!\ram_access_inst|rom_addr[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram_access_inst|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram_access_inst|Add0~53_sumout ),
	.cout(\ram_access_inst|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|Add0~53 .extended_lut = "off";
defparam \ram_access_inst|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \ram_access_inst|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y37_N13
dffeas \ram_access_inst|rom_addr[4]~DUPLICATE (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(gnd),
	.ena(\ram_access_inst|rom_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|rom_addr[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|rom_addr[4]~DUPLICATE .is_wysiwyg = "true";
defparam \ram_access_inst|rom_addr[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N15
cyclonev_lcell_comb \ram_access_inst|Add0~57 (
// Equation(s):
// \ram_access_inst|Add0~57_sumout  = SUM(( \ram_access_inst|rom_addr [5] ) + ( GND ) + ( \ram_access_inst|Add0~54  ))
// \ram_access_inst|Add0~58  = CARRY(( \ram_access_inst|rom_addr [5] ) + ( GND ) + ( \ram_access_inst|Add0~54  ))

	.dataa(gnd),
	.datab(!\ram_access_inst|rom_addr [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram_access_inst|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram_access_inst|Add0~57_sumout ),
	.cout(\ram_access_inst|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|Add0~57 .extended_lut = "off";
defparam \ram_access_inst|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \ram_access_inst|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y37_N16
dffeas \ram_access_inst|rom_addr[5] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(gnd),
	.ena(\ram_access_inst|rom_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|rom_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|rom_addr[5] .is_wysiwyg = "true";
defparam \ram_access_inst|rom_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N18
cyclonev_lcell_comb \ram_access_inst|Add0~61 (
// Equation(s):
// \ram_access_inst|Add0~61_sumout  = SUM(( \ram_access_inst|rom_addr [6] ) + ( GND ) + ( \ram_access_inst|Add0~58  ))
// \ram_access_inst|Add0~62  = CARRY(( \ram_access_inst|rom_addr [6] ) + ( GND ) + ( \ram_access_inst|Add0~58  ))

	.dataa(!\ram_access_inst|rom_addr [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram_access_inst|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram_access_inst|Add0~61_sumout ),
	.cout(\ram_access_inst|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|Add0~61 .extended_lut = "off";
defparam \ram_access_inst|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \ram_access_inst|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y37_N20
dffeas \ram_access_inst|rom_addr[6] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(gnd),
	.ena(\ram_access_inst|rom_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|rom_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|rom_addr[6] .is_wysiwyg = "true";
defparam \ram_access_inst|rom_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N21
cyclonev_lcell_comb \ram_access_inst|Add0~65 (
// Equation(s):
// \ram_access_inst|Add0~65_sumout  = SUM(( \ram_access_inst|rom_addr [7] ) + ( GND ) + ( \ram_access_inst|Add0~62  ))
// \ram_access_inst|Add0~66  = CARRY(( \ram_access_inst|rom_addr [7] ) + ( GND ) + ( \ram_access_inst|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram_access_inst|rom_addr [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ram_access_inst|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ram_access_inst|Add0~65_sumout ),
	.cout(\ram_access_inst|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|Add0~65 .extended_lut = "off";
defparam \ram_access_inst|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ram_access_inst|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y37_N22
dffeas \ram_access_inst|rom_addr[7] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(gnd),
	.ena(\ram_access_inst|rom_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|rom_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|rom_addr[7] .is_wysiwyg = "true";
defparam \ram_access_inst|rom_addr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y37_N25
dffeas \ram_access_inst|rom_addr[8] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(gnd),
	.ena(\ram_access_inst|rom_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|rom_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|rom_addr[8] .is_wysiwyg = "true";
defparam \ram_access_inst|rom_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y38_N42
cyclonev_lcell_comb \ram_access_inst|ram_wren~0 (
// Equation(s):
// \ram_access_inst|ram_wren~0_combout  = ( \ram_access_inst|Equal0~0_combout  & ( \ram_access_inst|Equal0~1_combout  & ( (\ram_access_inst|copying~q  & ((!\ram_access_inst|rom_addr [8]) # 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode448w[3]~0_combout ))) ) ) ) # ( !\ram_access_inst|Equal0~0_combout  & ( \ram_access_inst|Equal0~1_combout  & ( \ram_access_inst|copying~q  ) ) ) # ( 
// \ram_access_inst|Equal0~0_combout  & ( !\ram_access_inst|Equal0~1_combout  & ( \ram_access_inst|copying~q  ) ) ) # ( !\ram_access_inst|Equal0~0_combout  & ( !\ram_access_inst|Equal0~1_combout  & ( \ram_access_inst|copying~q  ) ) )

	.dataa(!\ram_access_inst|rom_addr [8]),
	.datab(!\ram_access_inst|copying~q ),
	.datac(gnd),
	.datad(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode448w[3]~0_combout ),
	.datae(!\ram_access_inst|Equal0~0_combout ),
	.dataf(!\ram_access_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_wren~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_wren~0 .extended_lut = "off";
defparam \ram_access_inst|ram_wren~0 .lut_mask = 64'h3333333333333322;
defparam \ram_access_inst|ram_wren~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N12
cyclonev_lcell_comb \ram_access_inst|copying~feeder (
// Equation(s):
// \ram_access_inst|copying~feeder_combout  = ( \ram_access_inst|ram_wren~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_access_inst|ram_wren~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|copying~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|copying~feeder .extended_lut = "off";
defparam \ram_access_inst|copying~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram_access_inst|copying~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y31_N14
dffeas \ram_access_inst|copying (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|copying~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\reset_sync~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|copying~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|copying .is_wysiwyg = "true";
defparam \ram_access_inst|copying .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y38_N23
dffeas \vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|v_state~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE .is_wysiwyg = "true";
defparam \vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y38_N56
dffeas \vga_inst|v_counter[4] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|v_counter[1]~3_combout ),
	.sload(vcc),
	.ena(\vga_inst|v_counter[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_counter[4] .is_wysiwyg = "true";
defparam \vga_inst|v_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y38_N30
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_inst|v_counter [3]) ) + ( VCC ) + ( !VCC ))
// \Add0~18  = CARRY(( (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_inst|v_counter [3]) ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datad(!\vga_inst|v_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h00000000000000F0;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y38_N33
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( (!\vga_inst|v_state.V_ACTIVE_STATE~q  & \vga_inst|v_counter [4]) ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( (!\vga_inst|v_state.V_ACTIVE_STATE~q  & \vga_inst|v_counter [4]) ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|v_state.V_ACTIVE_STATE~q ),
	.datad(!\vga_inst|v_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF000000F0;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y38_N36
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_inst|v_counter[5]~DUPLICATE_q ) ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_inst|v_counter[5]~DUPLICATE_q ) ) + ( GND ) + ( \Add0~22  ))

	.dataa(!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vga_inst|v_counter[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00000A0A;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y38_N39
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_inst|v_counter [6]) ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_inst|v_counter [6]) ) + ( GND ) + ( \Add0~26  ))

	.dataa(!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vga_inst|v_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00000A0A;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y38_N42
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_inst|v_counter [7]) ) + ( VCC ) + ( \Add0~30  ))
// \Add0~6  = CARRY(( (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_inst|v_counter [7]) ) + ( VCC ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datad(!\vga_inst|v_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h00000000000000F0;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y38_N45
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_inst|v_counter [8]) ) + ( VCC ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_inst|v_counter [8]) ) + ( VCC ) + ( \Add0~6  ))

	.dataa(!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vga_inst|v_counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000000000000A0A;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y38_N48
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( (\vga_inst|v_counter [9] & !\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q ) ) + ( VCC ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( (\vga_inst|v_counter [9] & !\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q ) ) + ( VCC ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(!\vga_inst|v_counter [9]),
	.datac(!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000000000003030;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y38_N51
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y39_N55
dffeas \vga_inst|h_counter[8]~DUPLICATE (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|h_counter[9]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_counter[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_counter[8]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_inst|h_counter[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y39_N49
dffeas \vga_inst|h_counter[7] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|h_counter[9]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_counter[7] .is_wysiwyg = "true";
defparam \vga_inst|h_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y39_N57
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_combout  = ( !\vga_inst|h_state.H_ACTIVE_STATE~q  & ( \vga_inst|h_counter [5] & ( ((\vga_inst|h_counter [7]) # (\vga_inst|h_counter[8]~DUPLICATE_q )) # (\vga_inst|h_counter [9]) ) ) ) # ( !\vga_inst|h_state.H_ACTIVE_STATE~q  & ( 
// !\vga_inst|h_counter [5] & ( (((\vga_inst|h_counter [7] & \vga_inst|h_counter [6])) # (\vga_inst|h_counter[8]~DUPLICATE_q )) # (\vga_inst|h_counter [9]) ) ) )

	.dataa(!\vga_inst|h_counter [9]),
	.datab(!\vga_inst|h_counter[8]~DUPLICATE_q ),
	.datac(!\vga_inst|h_counter [7]),
	.datad(!\vga_inst|h_counter [6]),
	.datae(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.dataf(!\vga_inst|h_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h777F00007F7F0000;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y39_N51
cyclonev_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = ( \vga_inst|h_counter [6] & ( !\vga_inst|h_state.H_ACTIVE_STATE~q  & ( (\vga_inst|h_counter[8]~DUPLICATE_q ) # (\vga_inst|h_counter[7]~DUPLICATE_q ) ) ) ) # ( !\vga_inst|h_counter [6] & ( !\vga_inst|h_state.H_ACTIVE_STATE~q  & ( 
// ((\vga_inst|h_counter[7]~DUPLICATE_q  & \vga_inst|h_counter [5])) # (\vga_inst|h_counter[8]~DUPLICATE_q ) ) ) )

	.dataa(!\vga_inst|h_counter[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vga_inst|h_counter[8]~DUPLICATE_q ),
	.datad(!\vga_inst|h_counter [5]),
	.datae(!\vga_inst|h_counter [6]),
	.dataf(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~2 .extended_lut = "off";
defparam \Add2~2 .lut_mask = 64'h0F5F5F5F00000000;
defparam \Add2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y39_N0
cyclonev_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = ( !\vga_inst|h_state.H_ACTIVE_STATE~q  & ( (\vga_inst|h_counter [5]) # (\vga_inst|h_counter [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|h_counter [6]),
	.datad(!\vga_inst|h_counter [5]),
	.datae(gnd),
	.dataf(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~0 .extended_lut = "off";
defparam \Add2~0 .lut_mask = 64'h0FFF0FFF00000000;
defparam \Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y38_N18
cyclonev_lcell_comb \vga_inst|next_y[2]~0 (
// Equation(s):
// \vga_inst|next_y[2]~0_combout  = ( \vga_inst|v_counter [2] & ( !\vga_inst|v_state.V_ACTIVE_STATE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga_inst|v_counter [2]),
	.dataf(!\vga_inst|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|next_y[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|next_y[2]~0 .extended_lut = "off";
defparam \vga_inst|next_y[2]~0 .lut_mask = 64'h0000FFFF00000000;
defparam \vga_inst|next_y[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y39_N6
cyclonev_lcell_comb \Add3~54 (
// Equation(s):
// \Add3~54_cout  = CARRY(( GND ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add3~54_cout ),
	.shareout());
// synopsys translate_off
defparam \Add3~54 .extended_lut = "off";
defparam \Add3~54 .lut_mask = 64'h0000FFFF00000000;
defparam \Add3~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y39_N9
cyclonev_lcell_comb \Add3~50 (
// Equation(s):
// \Add3~50_cout  = CARRY(( (!\vga_inst|h_counter [6] $ (\vga_inst|h_counter [5])) # (\vga_inst|h_state.H_ACTIVE_STATE~q ) ) + ( GND ) + ( \Add3~54_cout  ))

	.dataa(!\vga_inst|h_counter [6]),
	.datab(!\vga_inst|h_counter [5]),
	.datac(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~54_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add3~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Add3~50 .extended_lut = "off";
defparam \Add3~50 .lut_mask = 64'h0000FFFF00009F9F;
defparam \Add3~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y39_N12
cyclonev_lcell_comb \Add3~46 (
// Equation(s):
// \Add3~46_cout  = CARRY(( !\Add2~0_combout  $ (((!\vga_inst|h_counter [7]) # (\vga_inst|h_state.H_ACTIVE_STATE~q ))) ) + ( GND ) + ( \Add3~50_cout  ))

	.dataa(!\Add2~0_combout ),
	.datab(gnd),
	.datac(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datad(!\vga_inst|h_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add3~46_cout ),
	.shareout());
// synopsys translate_off
defparam \Add3~46 .extended_lut = "off";
defparam \Add3~46 .lut_mask = 64'h0000FFFF000055A5;
defparam \Add3~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y39_N15
cyclonev_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( (!\vga_inst|h_counter[8]~DUPLICATE_q  $ (((\Add2~0_combout  & \vga_inst|h_counter [7])))) # (\vga_inst|h_state.H_ACTIVE_STATE~q ) ) + ( \vga_inst|next_y[2]~0_combout  ) + ( \Add3~46_cout  ))
// \Add3~26  = CARRY(( (!\vga_inst|h_counter[8]~DUPLICATE_q  $ (((\Add2~0_combout  & \vga_inst|h_counter [7])))) # (\vga_inst|h_state.H_ACTIVE_STATE~q ) ) + ( \vga_inst|next_y[2]~0_combout  ) + ( \Add3~46_cout  ))

	.dataa(!\Add2~0_combout ),
	.datab(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datac(!\vga_inst|h_counter[8]~DUPLICATE_q ),
	.datad(!\vga_inst|h_counter [7]),
	.datae(gnd),
	.dataf(!\vga_inst|next_y[2]~0_combout ),
	.datag(gnd),
	.cin(\Add3~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(\Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h0000FF000000F3B7;
defparam \Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y39_N18
cyclonev_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_sumout  = SUM(( !\Add2~2_combout  $ (((!\vga_inst|h_state.H_ACTIVE_STATE~q  & \vga_inst|h_counter [9]))) ) + ( (!\vga_inst|v_state.V_ACTIVE_STATE~q  & \vga_inst|v_counter [1]) ) + ( \Add3~26  ))
// \Add3~30  = CARRY(( !\Add2~2_combout  $ (((!\vga_inst|h_state.H_ACTIVE_STATE~q  & \vga_inst|h_counter [9]))) ) + ( (!\vga_inst|v_state.V_ACTIVE_STATE~q  & \vga_inst|v_counter [1]) ) + ( \Add3~26  ))

	.dataa(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datab(!\vga_inst|v_state.V_ACTIVE_STATE~q ),
	.datac(!\vga_inst|h_counter [9]),
	.datad(!\Add2~2_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|v_counter [1]),
	.datag(gnd),
	.cin(\Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~29_sumout ),
	.cout(\Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \Add3~29 .extended_lut = "off";
defparam \Add3~29 .lut_mask = 64'h0000FF330000F50A;
defparam \Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y39_N21
cyclonev_lcell_comb \Add3~33 (
// Equation(s):
// \Add3~33_sumout  = SUM(( !\Add2~1_combout  ) + ( (!\vga_inst|v_state.V_ACTIVE_STATE~q  & \vga_inst|v_counter [2]) ) + ( \Add3~30  ))
// \Add3~34  = CARRY(( !\Add2~1_combout  ) + ( (!\vga_inst|v_state.V_ACTIVE_STATE~q  & \vga_inst|v_counter [2]) ) + ( \Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|v_state.V_ACTIVE_STATE~q ),
	.datad(!\Add2~1_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|v_counter [2]),
	.datag(gnd),
	.cin(\Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~33_sumout ),
	.cout(\Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \Add3~33 .extended_lut = "off";
defparam \Add3~33 .lut_mask = 64'h0000FF0F0000FF00;
defparam \Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y39_N24
cyclonev_lcell_comb \Add3~37 (
// Equation(s):
// \Add3~37_sumout  = SUM(( !\Add2~1_combout  ) + ( \Add0~17_sumout  ) + ( \Add3~34  ))
// \Add3~38  = CARRY(( !\Add2~1_combout  ) + ( \Add0~17_sumout  ) + ( \Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~17_sumout ),
	.datad(!\Add2~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~37_sumout ),
	.cout(\Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \Add3~37 .extended_lut = "off";
defparam \Add3~37 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y39_N27
cyclonev_lcell_comb \Add3~41 (
// Equation(s):
// \Add3~41_sumout  = SUM(( !\Add2~1_combout  ) + ( \Add0~21_sumout  ) + ( \Add3~38  ))
// \Add3~42  = CARRY(( !\Add2~1_combout  ) + ( \Add0~21_sumout  ) + ( \Add3~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~21_sumout ),
	.datad(!\Add2~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~41_sumout ),
	.cout(\Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \Add3~41 .extended_lut = "off";
defparam \Add3~41 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y39_N30
cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( !\Add2~1_combout  ) + ( \Add0~25_sumout  ) + ( \Add3~42  ))
// \Add3~14  = CARRY(( !\Add2~1_combout  ) + ( \Add0~25_sumout  ) + ( \Add3~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~25_sumout ),
	.datad(!\Add2~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y39_N33
cyclonev_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( !\Add2~1_combout  ) + ( \Add0~29_sumout  ) + ( \Add3~14  ))
// \Add3~18  = CARRY(( !\Add2~1_combout  ) + ( \Add0~29_sumout  ) + ( \Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~29_sumout ),
	.datad(!\Add2~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y39_N36
cyclonev_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( !\Add2~1_combout  ) + ( \Add0~5_sumout  ) + ( \Add3~18  ))
// \Add3~22  = CARRY(( !\Add2~1_combout  ) + ( \Add0~5_sumout  ) + ( \Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~5_sumout ),
	.datad(!\Add2~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y39_N39
cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( !\Add2~1_combout  ) + ( \Add0~9_sumout  ) + ( \Add3~22  ))
// \Add3~10  = CARRY(( !\Add2~1_combout  ) + ( \Add0~9_sumout  ) + ( \Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~9_sumout ),
	.datad(!\Add2~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(\Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000F0F00000FF00;
defparam \Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y39_N42
cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( \Add0~13_sumout  ) + ( !\Add2~1_combout  ) + ( \Add3~10  ))
// \Add3~6  = CARRY(( \Add0~13_sumout  ) + ( !\Add2~1_combout  ) + ( \Add3~10  ))

	.dataa(gnd),
	.datab(!\Add0~13_sumout ),
	.datac(!\Add2~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(\Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h00000F0F00003333;
defparam \Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y39_N0
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( (!\vga_inst|h_counter [5] $ (\vga_inst|h_counter [6])) # (\vga_inst|h_state.H_ACTIVE_STATE~q ) ) + ( (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_inst|v_counter [0]) ) + ( !VCC ))
// \Add1~26  = CARRY(( (!\vga_inst|h_counter [5] $ (\vga_inst|h_counter [6])) # (\vga_inst|h_state.H_ACTIVE_STATE~q ) ) + ( (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_inst|v_counter [0]) ) + ( !VCC ))

	.dataa(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datab(!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datac(!\vga_inst|h_counter [5]),
	.datad(!\vga_inst|h_counter [6]),
	.datae(gnd),
	.dataf(!\vga_inst|v_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FF330000F55F;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y39_N3
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( !\Add2~0_combout  $ (((!\vga_inst|h_counter[7]~DUPLICATE_q ) # (\vga_inst|h_state.H_ACTIVE_STATE~q ))) ) + ( (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_inst|v_counter [1]) ) + ( \Add1~26  ))
// \Add1~30  = CARRY(( !\Add2~0_combout  $ (((!\vga_inst|h_counter[7]~DUPLICATE_q ) # (\vga_inst|h_state.H_ACTIVE_STATE~q ))) ) + ( (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_inst|v_counter [1]) ) + ( \Add1~26  ))

	.dataa(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datab(!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datac(!\vga_inst|h_counter[7]~DUPLICATE_q ),
	.datad(!\Add2~0_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|v_counter [1]),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000FF3300000AF5;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y39_N6
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_inst|v_counter [0]) ) + ( \Add3~25_sumout  ) + ( \Add1~30  ))
// \Add1~34  = CARRY(( (!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_inst|v_counter [0]) ) + ( \Add3~25_sumout  ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(!\vga_inst|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datac(!\vga_inst|v_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~25_sumout ),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000FF0000000C0C;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y39_N9
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( \Add0~17_sumout  ) + ( \Add3~29_sumout  ) + ( \Add1~34  ))
// \Add1~38  = CARRY(( \Add0~17_sumout  ) + ( \Add3~29_sumout  ) + ( \Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add3~29_sumout ),
	.datad(!\Add0~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y39_N12
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( \Add3~33_sumout  ) + ( \Add0~21_sumout  ) + ( \Add1~38  ))
// \Add1~42  = CARRY(( \Add3~33_sumout  ) + ( \Add0~21_sumout  ) + ( \Add1~38  ))

	.dataa(!\Add0~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add3~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y39_N15
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( \Add0~25_sumout  ) + ( \Add3~37_sumout  ) + ( \Add1~42  ))
// \Add1~46  = CARRY(( \Add0~25_sumout  ) + ( \Add3~37_sumout  ) + ( \Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add3~37_sumout ),
	.datad(!\Add0~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y39_N18
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( \Add3~41_sumout  ) + ( \Add0~29_sumout  ) + ( \Add1~46  ))
// \Add1~50  = CARRY(( \Add3~41_sumout  ) + ( \Add0~29_sumout  ) + ( \Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~29_sumout ),
	.datad(!\Add3~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y39_N21
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( \Add0~5_sumout  ) + ( \Add3~13_sumout  ) + ( \Add1~50  ))
// \Add1~14  = CARRY(( \Add0~5_sumout  ) + ( \Add3~13_sumout  ) + ( \Add1~50  ))

	.dataa(!\Add3~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add0~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y39_N24
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( \Add3~17_sumout  ) + ( \Add0~9_sumout  ) + ( \Add1~14  ))
// \Add1~18  = CARRY(( \Add3~17_sumout  ) + ( \Add0~9_sumout  ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(!\Add0~9_sumout ),
	.datac(gnd),
	.datad(!\Add3~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y39_N27
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( \Add0~13_sumout  ) + ( \Add3~21_sumout  ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( \Add0~13_sumout  ) + ( \Add3~21_sumout  ) + ( \Add1~18  ))

	.dataa(!\Add3~21_sumout ),
	.datab(gnd),
	.datac(!\Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y39_N30
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( \Add0~1_sumout  ) + ( \Add3~9_sumout  ) + ( \Add1~22  ))
// \Add1~10  = CARRY(( \Add0~1_sumout  ) + ( \Add3~9_sumout  ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add3~9_sumout ),
	.datad(!\Add0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y39_N33
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( \Add3~5_sumout  ) + ( \Add0~1_sumout  ) + ( \Add1~10  ))
// \Add1~6  = CARRY(( \Add3~5_sumout  ) + ( \Add0~1_sumout  ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~1_sumout ),
	.datad(!\Add3~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y38_N57
cyclonev_lcell_comb \color_in[6]~14 (
// Equation(s):
// \color_in[6]~14_combout  = ( \vga_inst|v_counter[4]~DUPLICATE_q  & ( \vga_inst|v_counter[5]~DUPLICATE_q  & ( (!\vga_inst|v_counter [7] & ((!\vga_inst|v_counter [8] & (\vga_inst|v_counter [6] & \vga_inst|v_counter [3])) # (\vga_inst|v_counter [8] & 
// (!\vga_inst|v_counter [6])))) # (\vga_inst|v_counter [7] & (!\vga_inst|v_counter [8])) ) ) ) # ( !\vga_inst|v_counter[4]~DUPLICATE_q  & ( \vga_inst|v_counter[5]~DUPLICATE_q  & ( (!\vga_inst|v_counter [7] & (\vga_inst|v_counter [8] & ((!\vga_inst|v_counter 
// [6]) # (!\vga_inst|v_counter [3])))) # (\vga_inst|v_counter [7] & (!\vga_inst|v_counter [8])) ) ) ) # ( \vga_inst|v_counter[4]~DUPLICATE_q  & ( !\vga_inst|v_counter[5]~DUPLICATE_q  & ( !\vga_inst|v_counter [7] $ (!\vga_inst|v_counter [8]) ) ) ) # ( 
// !\vga_inst|v_counter[4]~DUPLICATE_q  & ( !\vga_inst|v_counter[5]~DUPLICATE_q  & ( !\vga_inst|v_counter [7] $ (!\vga_inst|v_counter [8]) ) ) )

	.dataa(!\vga_inst|v_counter [7]),
	.datab(!\vga_inst|v_counter [8]),
	.datac(!\vga_inst|v_counter [6]),
	.datad(!\vga_inst|v_counter [3]),
	.datae(!\vga_inst|v_counter[4]~DUPLICATE_q ),
	.dataf(!\vga_inst|v_counter[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in[6]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in[6]~14 .extended_lut = "off";
defparam \color_in[6]~14 .lut_mask = 64'h666666666664646C;
defparam \color_in[6]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y38_N50
dffeas \ram_access_inst|init_done (
	.clk(\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\ram_access_inst|init_done~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|init_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|init_done .is_wysiwyg = "true";
defparam \ram_access_inst|init_done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y38_N54
cyclonev_lcell_comb \ram_access_inst|init_done~0 (
// Equation(s):
// \ram_access_inst|init_done~0_combout  = ( \ram_access_inst|copying~q  & ( \ram_access_inst|init_done~q  ) ) # ( !\ram_access_inst|copying~q  & ( \ram_access_inst|init_done~q  ) ) # ( \ram_access_inst|copying~q  & ( !\ram_access_inst|init_done~q  & ( 
// (\ram_access_inst|Equal0~1_combout  & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode448w[3]~0_combout  & (\ram_access_inst|rom_addr [8] & \ram_access_inst|Equal0~0_combout ))) ) ) )

	.dataa(!\ram_access_inst|Equal0~1_combout ),
	.datab(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode448w[3]~0_combout ),
	.datac(!\ram_access_inst|rom_addr [8]),
	.datad(!\ram_access_inst|Equal0~0_combout ),
	.datae(!\ram_access_inst|copying~q ),
	.dataf(!\ram_access_inst|init_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|init_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|init_done~0 .extended_lut = "off";
defparam \ram_access_inst|init_done~0 .lut_mask = 64'h00000001FFFFFFFF;
defparam \ram_access_inst|init_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y38_N49
dffeas \ram_access_inst|init_done~DUPLICATE (
	.clk(\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\ram_access_inst|init_done~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|init_done~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|init_done~DUPLICATE .is_wysiwyg = "true";
defparam \ram_access_inst|init_done~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y38_N12
cyclonev_lcell_comb \color_in[6]~15 (
// Equation(s):
// \color_in[6]~15_combout  = ( !\vga_inst|h_counter [9] & ( !\vga_inst|v_counter [9] ) )

	.dataa(gnd),
	.datab(!\vga_inst|v_counter [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|h_counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in[6]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in[6]~15 .extended_lut = "off";
defparam \color_in[6]~15 .lut_mask = 64'hCCCCCCCC00000000;
defparam \color_in[6]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y39_N3
cyclonev_lcell_comb \color_in[6]~16 (
// Equation(s):
// \color_in[6]~16_combout  = ( \vga_inst|h_counter [5] & ( (!\vga_inst|h_counter [7] & ((!\vga_inst|h_counter[8]~DUPLICATE_q ))) # (\vga_inst|h_counter [7] & (\vga_inst|h_counter [6] & \vga_inst|h_counter[8]~DUPLICATE_q )) ) ) # ( !\vga_inst|h_counter [5] & 
// ( (!\vga_inst|h_counter[8]~DUPLICATE_q  & ((!\vga_inst|h_counter [6]) # (!\vga_inst|h_counter [7]))) ) )

	.dataa(!\vga_inst|h_counter [6]),
	.datab(!\vga_inst|h_counter [7]),
	.datac(!\vga_inst|h_counter[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|h_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in[6]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in[6]~16 .extended_lut = "off";
defparam \color_in[6]~16 .lut_mask = 64'hE0E0E0E0C1C1C1C1;
defparam \color_in[6]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y38_N39
cyclonev_lcell_comb \color_in[6]~17 (
// Equation(s):
// \color_in[6]~17_combout  = ( \color_in[6]~15_combout  & ( \color_in[6]~16_combout  ) ) # ( !\color_in[6]~15_combout  & ( \color_in[6]~16_combout  ) ) # ( \color_in[6]~15_combout  & ( !\color_in[6]~16_combout  & ( ((!\color_in[6]~14_combout ) # 
// ((!\ram_access_inst|init_done~DUPLICATE_q ) # (\vga_inst|h_state.H_ACTIVE_STATE~q ))) # (\vga_inst|v_state.V_ACTIVE_STATE~q ) ) ) ) # ( !\color_in[6]~15_combout  & ( !\color_in[6]~16_combout  ) )

	.dataa(!\vga_inst|v_state.V_ACTIVE_STATE~q ),
	.datab(!\color_in[6]~14_combout ),
	.datac(!\ram_access_inst|init_done~DUPLICATE_q ),
	.datad(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datae(!\color_in[6]~15_combout ),
	.dataf(!\color_in[6]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in[6]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in[6]~17 .extended_lut = "off";
defparam \color_in[6]~17 .lut_mask = 64'hFFFFFDFFFFFFFFFF;
defparam \color_in[6]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y39_N34
dffeas \ram_address[17] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\color_in[6]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_address[17]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_address[17] .is_wysiwyg = "true";
defparam \ram_address[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N0
cyclonev_lcell_comb \ram_access_inst|ram_addr~1 (
// Equation(s):
// \ram_access_inst|ram_addr~1_combout  = ( !\reset_sync~q  & ( (!\ram_access_inst|copying~q  & ram_address[17]) ) )

	.dataa(!\ram_access_inst|copying~q ),
	.datab(gnd),
	.datac(!ram_address[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset_sync~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_addr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_addr~1 .extended_lut = "off";
defparam \ram_access_inst|ram_addr~1 .lut_mask = 64'h0A0A0A0A00000000;
defparam \ram_access_inst|ram_addr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y30_N1
dffeas \ram_access_inst|ram_addr[17] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|ram_addr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|ram_addr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|ram_addr[17] .is_wysiwyg = "true";
defparam \ram_access_inst|ram_addr[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N48
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[4]~feeder (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[4]~feeder_combout  = \ram_access_inst|ram_addr [17]

	.dataa(gnd),
	.datab(!\ram_access_inst|ram_addr [17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[4]~feeder .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y28_N49
dffeas \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[4] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[4] .is_wysiwyg = "true";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N12
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[4]~feeder (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[4]~feeder_combout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[4]~feeder .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y28_N13
dffeas \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[4] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[4] .is_wysiwyg = "true";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y39_N45
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( \Add0~1_sumout  ) + ( !\Add2~1_combout  ) + ( \Add3~6  ))

	.dataa(!\Add2~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h00005555000000FF;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y39_N36
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( \Add0~1_sumout  ) + ( \Add3~1_sumout  ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add3~1_sumout ),
	.datad(!\Add0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y39_N37
dffeas \ram_address[18] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\color_in[6]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_address[18]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_address[18] .is_wysiwyg = "true";
defparam \ram_address[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N27
cyclonev_lcell_comb \ram_access_inst|ram_addr~0 (
// Equation(s):
// \ram_access_inst|ram_addr~0_combout  = ( !\ram_access_inst|copying~q  & ( ram_address[18] & ( !\reset_sync~q  ) ) )

	.dataa(gnd),
	.datab(!\reset_sync~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ram_access_inst|copying~q ),
	.dataf(!ram_address[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_addr~0 .extended_lut = "off";
defparam \ram_access_inst|ram_addr~0 .lut_mask = 64'h00000000CCCC0000;
defparam \ram_access_inst|ram_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y28_N28
dffeas \ram_access_inst|ram_addr[18]~DUPLICATE (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|ram_addr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|ram_addr[18]~DUPLICATE .is_wysiwyg = "true";
defparam \ram_access_inst|ram_addr[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y26_N10
dffeas \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[5] (
	.clk(\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[5] .is_wysiwyg = "true";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y26_N22
dffeas \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[5] (
	.clk(\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[5] .is_wysiwyg = "true";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N57
cyclonev_lcell_comb \ram_access_inst|ram_addr[15]~feeder (
// Equation(s):
// \ram_access_inst|ram_addr[15]~feeder_combout  = \ram_access_inst|rom_addr [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram_access_inst|rom_addr [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_addr[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_addr[15]~feeder .extended_lut = "off";
defparam \ram_access_inst|ram_addr[15]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \ram_access_inst|ram_addr[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y39_N28
dffeas \ram_address[15] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\color_in[6]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_address[15]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_address[15] .is_wysiwyg = "true";
defparam \ram_address[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y30_N59
dffeas \ram_access_inst|ram_addr[15] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|ram_addr[15]~feeder_combout ),
	.asdata(ram_address[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(!\ram_access_inst|copying~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|ram_addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|ram_addr[15] .is_wysiwyg = "true";
defparam \ram_access_inst|ram_addr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y28_N4
dffeas \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\ram_access_inst|ram_addr [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y30_N55
dffeas \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N9
cyclonev_lcell_comb \ram_access_inst|ram_addr[14]~feeder (
// Equation(s):
// \ram_access_inst|ram_addr[14]~feeder_combout  = ( \ram_access_inst|rom_addr[14]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_access_inst|rom_addr[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_addr[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_addr[14]~feeder .extended_lut = "off";
defparam \ram_access_inst|ram_addr[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram_access_inst|ram_addr[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y39_N26
dffeas \ram_address[14] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\color_in[6]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_address[14]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_address[14] .is_wysiwyg = "true";
defparam \ram_address[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y28_N10
dffeas \ram_access_inst|ram_addr[14] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|ram_addr[14]~feeder_combout ),
	.asdata(ram_address[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(!\ram_access_inst|copying~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|ram_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|ram_addr[14] .is_wysiwyg = "true";
defparam \ram_access_inst|ram_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N54
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout  = \ram_access_inst|ram_addr [14]

	.dataa(gnd),
	.datab(!\ram_access_inst|ram_addr [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[1]~feeder .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y28_N55
dffeas \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N48
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y28_N49
dffeas \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE .is_wysiwyg = "true";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y38_N44
dffeas \ram_access_inst|ram_wren (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|ram_wren~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|ram_wren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|ram_wren .is_wysiwyg = "true";
defparam \ram_access_inst|ram_wren .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N12
cyclonev_lcell_comb \ram_access_inst|ram_addr[16]~feeder (
// Equation(s):
// \ram_access_inst|ram_addr[16]~feeder_combout  = ( \ram_access_inst|rom_addr[16]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_access_inst|rom_addr[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_addr[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_addr[16]~feeder .extended_lut = "off";
defparam \ram_access_inst|ram_addr[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram_access_inst|ram_addr[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y39_N31
dffeas \ram_address[16] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\color_in[6]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_address[16]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_address[16] .is_wysiwyg = "true";
defparam \ram_address[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y28_N13
dffeas \ram_access_inst|ram_addr[16]~DUPLICATE (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|ram_addr[16]~feeder_combout ),
	.asdata(ram_address[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(!\ram_access_inst|copying~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|ram_addr[16]~DUPLICATE .is_wysiwyg = "true";
defparam \ram_access_inst|ram_addr[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N24
cyclonev_lcell_comb \ram_access_inst|ram_addr[13]~feeder (
// Equation(s):
// \ram_access_inst|ram_addr[13]~feeder_combout  = ( \ram_access_inst|rom_addr [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_access_inst|rom_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_addr[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_addr[13]~feeder .extended_lut = "off";
defparam \ram_access_inst|ram_addr[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram_access_inst|ram_addr[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y39_N22
dffeas \ram_address[13] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\color_in[6]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_address[13]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_address[13] .is_wysiwyg = "true";
defparam \ram_address[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y30_N25
dffeas \ram_access_inst|ram_addr[13] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|ram_addr[13]~feeder_combout ),
	.asdata(ram_address[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(!\ram_access_inst|copying~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|ram_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|ram_addr[13] .is_wysiwyg = "true";
defparam \ram_access_inst|ram_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N39
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2068w[3]~0 (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2068w[3]~0_combout  = ( !\ram_access_inst|ram_addr [14] & ( (\ram_access_inst|ram_addr [15] & \ram_access_inst|ram_addr [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram_access_inst|ram_addr [15]),
	.datad(!\ram_access_inst|ram_addr [13]),
	.datae(gnd),
	.dataf(!\ram_access_inst|ram_addr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2068w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2068w[3]~0 .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2068w[3]~0 .lut_mask = 64'h000F000F00000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2068w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N57
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2441w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2441w [3] = ( \ram_access_inst|ram_addr[18]~DUPLICATE_q  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2068w[3]~0_combout  & ( 
// (\ram_access_inst|ram_wren~q  & (!\ram_access_inst|ram_addr [17] & !\ram_access_inst|ram_addr[16]~DUPLICATE_q )) ) ) )

	.dataa(!\ram_access_inst|ram_wren~q ),
	.datab(!\ram_access_inst|ram_addr [17]),
	.datac(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2068w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2441w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2441w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2441w[3] .lut_mask = 64'h0000000000004040;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2441w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N27
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3206w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3206w [3] = ( !\ram_access_inst|ram_addr [14] & ( \ram_access_inst|ram_addr[18]~DUPLICATE_q  & ( (!\ram_access_inst|ram_addr [17] & (\ram_access_inst|ram_addr [13] & 
// (\ram_access_inst|ram_addr [15] & !\ram_access_inst|ram_addr[16]~DUPLICATE_q ))) ) ) )

	.dataa(!\ram_access_inst|ram_addr [17]),
	.datab(!\ram_access_inst|ram_addr [13]),
	.datac(!\ram_access_inst|ram_addr [15]),
	.datad(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datae(!\ram_access_inst|ram_addr [14]),
	.dataf(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3206w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3206w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3206w[3] .lut_mask = 64'h0000000002000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3206w[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y30_N37
dffeas \ram_access_inst|inst_rom|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\ram_access_inst|rom_addr [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N33
cyclonev_lcell_comb \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder (
// Equation(s):
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout  = \ram_access_inst|inst_rom|altsyncram_component|auto_generated|address_reg_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder .extended_lut = "off";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y30_N34
dffeas \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y32_N25
dffeas \ram_access_inst|inst_rom|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\ram_access_inst|rom_addr[16]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y32_N13
dffeas \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a[3] (
	.clk(\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|address_reg_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a[3] .is_wysiwyg = "true";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y32_N40
dffeas \ram_access_inst|inst_rom|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\ram_access_inst|rom_addr[14]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y32_N31
dffeas \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y42_N39
cyclonev_lcell_comb \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0 (
// Equation(s):
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0_combout  = ( \ram_access_inst|rom_addr[14]~DUPLICATE_q  & ( !\ram_access_inst|rom_addr [13] & ( (!\ram_access_inst|rom_addr[16]~DUPLICATE_q  & 
// !\ram_access_inst|rom_addr [15]) ) ) )

	.dataa(gnd),
	.datab(!\ram_access_inst|rom_addr[16]~DUPLICATE_q ),
	.datac(!\ram_access_inst|rom_addr [15]),
	.datad(gnd),
	.datae(!\ram_access_inst|rom_addr[14]~DUPLICATE_q ),
	.dataf(!\ram_access_inst|rom_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0 .extended_lut = "off";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0 .lut_mask = 64'h0000C0C000000000;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y37_N17
dffeas \ram_access_inst|rom_addr[5]~DUPLICATE (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(gnd),
	.ena(\ram_access_inst|rom_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|rom_addr[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|rom_addr[5]~DUPLICATE .is_wysiwyg = "true";
defparam \ram_access_inst|rom_addr[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y37_N19
dffeas \ram_access_inst|rom_addr[6]~DUPLICATE (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(gnd),
	.ena(\ram_access_inst|rom_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|rom_addr[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|rom_addr[6]~DUPLICATE .is_wysiwyg = "true";
defparam \ram_access_inst|rom_addr[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y54_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "003F800FFE0003FFE077B7CF9E1E4800FFFFFFF800FFFC001FFFC0003F07F83EC0FFC3FFFFF807FF003F800FFE0007FFE0F4678545B9C0007FFFFFF000FFFC000FFFC0007F03F07CC01FFFFFFFF807FE003F800FFE000FFFE0FAF81CC174E000FFFFFFE000FFFC000FFFC0003FFFE07CE007FFFFFFF007FC003F800FFE000FFFF07F742DD6B9E000FFFFFFC001FFFC000FFFE0003FFC007CE003EFFFFFF007F8003F800FFE001FFFF0FCE5A7237CC1001EFFFFC001FFF8000BFFE0003FFC00FDF807FFFFFFE007F8003F800FFF003FFF90F0A54C4B7CE00086FFFFC007FFF80000FFF8F0FFFE01F8FC07FFFFFFC007F8003F000FFF003FFFF0ECD097D0A63000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "07FFFFC007FFF80000FFF8FFFFFE01F8FF03FFFFFFC00FF8007F000FFF007FFFC0AF646BD9F4180003FFFC0007FFFC0000FFFFFFFFFE01F8FF00FFFFFFC00FF800FF000FFF807FFFC181AACC23BC3F0003FFF80007FFFC0000FFFFFFFFFE03F0FF00FFFFFF001FF800FF001FFF807FFF41ADEF81CE103E0007FFF80003FFFC0000FFFEFFFFFC07F0FFC01FFFFF001FF801FF003FFF007FFFC1BBE3A3DDF0BC001FFFF80003FFFFC000FFFCFFFFFC07E03FE007FFFF003FF803FF00BFFE003FFFE754CF99815ABC001FFFF80001FFFFF800FFFC1FFFFC0FE01FE003FFFF003FF803FF80BFFC003FFFEBE0D9E4AC14B2001FFFF80100FFFFF800FFFC0FFFFD0FE0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "0FF8003FFC003FF80FFF003FFE001FFF015C5A0846DC98000FFFFC0003FF7FC001FFFF0FFFC00FF307F8001FF8007FF80FFF003FFC001FFF410E30A40BB4C4000FFFF80003FFFFC001FFFF1FFF801FC307FF000CF0007FF00FFC003FF8001FFFC096651693190A000FFFE00007FFFFC003FFFFFF03003E0707FF00000000FFF00FF8003FF8001FFFCC208C2C1F4C2B000FFE00000FFFFF8007FFFFF801007C0707FF00000000FFE01FF8003FF8001FFFEC7C50439AF720001FF000000FFFFF0007FFFFF01C003E0303FF80000001FFE01FF8003FF8000FFF6D80D57C36F2F9003F0000001FFFFF0007FFFFF03C007C0300FFC0000003FFC09FFC003FFC0007FF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "7F877A6BC1315218FF0000003FFFFC00033FFFE17C00F803007FE0000003FFC09FFE003FFE0003FFBF62900CC714303CFF0000003FFFFC00001FFFE3F000F00700FFC0000000FFC01FFF003FFF0006FF049D2964F54365FCFE00000187FFFC80058FFF60F004F80F007FE0000003FFC01FFF001FFF0006FF89BB049B5D9BFCFCFE0000000FFFF880018FFFFF0000F80F801FF8000007FFC00FFF000FFF0007FF0C13948405D0FBFEFE0000001FFFF82001CFFF7F0000F80FC00FFF000007FFC00FFE000FFF0003FF0689D8D1FA087EFFFC0000003FFFF83001CFFF7C018EF80FC007FF000003FFC007FE000FFFE001FF063F369A9CFB19FFFC000000FFFFFC70";
// synopsys translate_on

// Location: LABCELL_X42_Y42_N12
cyclonev_lcell_comb \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode350w[3] (
// Equation(s):
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode350w [3] = ( !\ram_access_inst|rom_addr [15] & ( !\ram_access_inst|rom_addr [13] & ( (!\ram_access_inst|rom_addr[16]~DUPLICATE_q  & !\ram_access_inst|rom_addr[14]~DUPLICATE_q 
// ) ) ) )

	.dataa(gnd),
	.datab(!\ram_access_inst|rom_addr[16]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\ram_access_inst|rom_addr[14]~DUPLICATE_q ),
	.datae(!\ram_access_inst|rom_addr [15]),
	.dataf(!\ram_access_inst|rom_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode350w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode350w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode350w[3] .lut_mask = 64'hCC00000000000000;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode350w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y53_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode350w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "F38FFFFC00000000000000FFFFF8C0000001C003FFC03FC7E03FFBCEF82481E083FFFF008C0FE0039B8BFFFE000800000000FFFF7FE0C000000333013EF81CE3C69FF1C37000C3800000C6F90003E20037BEFFFFF800000000FFFFFC00000000FFFFF0000FFF01F8C5FFF00300010700000007F80003E6003FBEFFFFFC000000FFFFFFFF00003C00FFFFF88003FF01F8C1FFE0000003FFFF000003FC000137E30F9FFFFFFEFF07E0FFFFFFC10000FFFFFFFFFCE000FF81F8E1FF001C8103FFFF000001FEF0211FE30399FFFFFFFF0FF0FFFFFF000002FFFFFFFFFFF000FFC1FCE1FF3C3F8107FFF0000001FFFEF01FF00101FFFFFFFF3FFCFFFFE003FF67FFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "FF00FFF000FF81FCE5FE7FFF0007FF008000001FFFF01BFF000007FFFFFFFFFFFFF00039FFE7FFFFFF00FFF8000FC01CE1F67FF8C107FFFFE300000FFFF801FFC0000001CFFFFFFFF8000083FFFDC3FFE0000FFE0000CC0FC1B63FFC8C07FFFFF700000FFF78001FC898000003FFFFFFE00000FFFFB90000000001FF00006F03C0E570FE2447FFFFFF80C007FFF8000FE7FF00000003F0000080FFFF8001E0000000003F60001F04C07C7BFE0C07FFFFFFE0F007FFFC0003FFFF00000003C0000000FFFF800000000000003FF8001F00C05C7FFE8C07FFFFFFFFFF010FFE00007FFF7F0000000000003FFFFE800000000000001FFC000E00E0CCFFDFFC063FFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "FFFFFF7003FF00000FFFFF000000000000FFFFF8000000000000000FFEE00670C0CCFFFFF8E103FFFFFFFFF800FFC3E003FFFFFFF00000FFFFFFF000001FF8FFFFFF00003FF806708058FFFF70E100FFFFFFFFFC007FFFF000FFCFFFFFE3E0FFFFE300003FFFFFFFFFFF800036FF07F80078F9CC3061000000FC0FFC003FFFFC000007FFFCFFFFFFFF000100FFFFFFFFFFFFF0001FFFC7FC00F8D0C02484000000F803FC001FFFFF000003FFFC3FFFFFFF000100FFFFFFFFFFFFFE000FFFCCF203F8F94607000000000000FF0000F8FF80030003FF7C00FC0000FFFEFF038003FF07C6F80FFFC0FC03F8F0CFC0000000000000FFF800003F7FE0008000010000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "000FFFFBE001880300017FF0001FF07F87F870FFC1000000000000FFFEF8001FFFFF00000000000000FFFF70000DA000000007E0000F38B0FFF830641C03C0030000000007FC000FFFFFFFFC030100003FF800701F0E771F000003E0000FFF97FFF830EBC70FFC0FFFFF000007FF8007FFFFFF7FFFFFFFFFFFE00027FF9FD7FFFF000038C00FFC87FFF8307383FFFF1FFFFF000003FFC00000FFFFFFFFFFFFFFFF00008FFCF177FFFF00039FE003F8CFFFF8387203FFFFFFFFFFFFF001FFFFF80000FFFFFEFFFFFFFF0F07780030981CFFFE03CEFF0000F6FFF81C301FFFFFFFFFFFFFF800F3FFFE000000000FF1FFC000FFF830000067E00003C3CCFFFCE002";
// synopsys translate_on

// Location: FF_X43_Y30_N22
dffeas \ram_access_inst|inst_rom|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\ram_access_inst|rom_addr [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y36_N37
dffeas \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y42_N42
cyclonev_lcell_comb \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0 (
// Equation(s):
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0_combout  = ( !\ram_access_inst|rom_addr[16]~DUPLICATE_q  & ( \ram_access_inst|rom_addr [13] & ( (!\ram_access_inst|rom_addr [15] & 
// \ram_access_inst|rom_addr[14]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\ram_access_inst|rom_addr [15]),
	.datac(gnd),
	.datad(!\ram_access_inst|rom_addr[14]~DUPLICATE_q ),
	.datae(!\ram_access_inst|rom_addr[16]~DUPLICATE_q ),
	.dataf(!\ram_access_inst|rom_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0 .extended_lut = "off";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0 .lut_mask = 64'h0000000000CC0000;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y56_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000003FFFFF00FE000FFFF1F3FE00F7C0000001FFC07E01FC01FF80000FFFFFC07806C6E4B6D040000000FFFFFE00FC000FFFF073FE00F3C0000000FFC0FF00FC00FFC0000FFFFFE07FC457BE0EED70000003FFFFF601FC003FFFC003FE0073F0000000FFC07F00FE007FC0000FFFFFF037E22257F959A000003FFFFFF60FFC003FFF8001FE0073F00000007F803F807E007FE0000FFFFFF00FC38F9DECA09000007FFFFFFC0FFC007FFF8001FE00F7F00000003F803F807F08FFF0000C0FFFF007EB156D2A08B00000FFFFF0000FF0007FFFC001EE00FCFE0000003F801F807F08FFF000000FFFF002185459509BA00001EFFFF00C3FF000FFFFC001EE01F";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "7E0000001FFF037E007D03FFFC00003FFF6CEEF115FECAFF3C01FFFFFF0000FE003FFFE0001FE03FCF0003001FFF007E007C03FFFC00003FFF73C83F2CFF9ED83C01FFFFFF0001FC0007FFC0001FF01F8F0003000FFF007E007C01FFFC00003FFFF7CBCAD49B46DA1801FFFFFF0003FC0083FE00001FF80FCFC000000FFF007E007E00FFFC00003FFFE99C8D8B8123350001FFFFFC0001FE0007FC00003FFC077FC0000007FF007E007E00FFFC00003FFFEB4459F181D6460001FFFFFC0001FE001FF800003FFC073FE0000007FF007E007F007FFC00003FFFC447A57681D4090001FFFFF800037E001FF800003FFE077FE0000003FF007E007F003FFC00003F";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "FFC65948BB81DAB60001FFFFF80007CC030FF800001FFF0FDFF0000003FFC07E007F003FFC00003FFFD16E4FF18397680001FFFFF0000FC00F06F800000FEF0F1EF8000007FFC07F007F803FF800001FFFC5CECA062A299CC380FFFF3D009F0000FFCC0000037E1A0FF8000007FF807F007F803FF800001FFFC28DBCA24858868100FFFF38001F0000FFC4000000FE1A07FC000007FF007E007F801FF800001FFF8296B07834A1330000FFFFF0003F80003FC000003FCC1A07FC00000FFF007E007F800FFC00003FFF03B476C3764BB40000FFFFE007FF801F1F8000003FFC1E06FE00000FFF00FE007F800FFC00003FFF016C7ECF1FC30A0001FFFFE01FFF80";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "3F1F80000011FE1E07FF00001FFE00FE007F8007FE00007FFE81949FB34C5ABB0003FFFFC0FFFF803F1F8000013BFE3E3FFF00001FFC01FC007F8007FF0000FFFE06A22E484E0AE00007FFF000FFFF813F1F80000303FC3E3FFF00001FFC03FC007F800FFF0000FFFC0913295E455FC3000FFFE001FFFF811F3FC0000300FC3E00FFF8017FFE03F8003F800FFE00003FFC2A9F8AB14C990000FFFFF880FFFF003DFF00000000F8BF00FFF0007FFC03FC003F800FFE00003FF809DA0E949E000007FFFFF880FFFF003CFF8000003FF83E00FFC100FFFC03FE003F800FFE00007FF02906697381C8001FFFFFF800FFF8003EFF8000007FF83EC0FFC301FFFC03FF";
// synopsys translate_on

// Location: LABCELL_X42_Y42_N33
cyclonev_lcell_comb \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0 (
// Equation(s):
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0_combout  = ( !\ram_access_inst|rom_addr[14]~DUPLICATE_q  & ( \ram_access_inst|rom_addr [13] & ( (!\ram_access_inst|rom_addr[16]~DUPLICATE_q  & 
// !\ram_access_inst|rom_addr [15]) ) ) )

	.dataa(gnd),
	.datab(!\ram_access_inst|rom_addr[16]~DUPLICATE_q ),
	.datac(!\ram_access_inst|rom_addr [15]),
	.datad(gnd),
	.datae(!\ram_access_inst|rom_addr[14]~DUPLICATE_q ),
	.dataf(!\ram_access_inst|rom_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0 .extended_lut = "off";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0 .lut_mask = 64'h00000000C0C00000;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y52_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "01CFFFF8F3CFF80FE007FF800003FFC007FF000FFFF000FF03D9E3B174DF6DFFFC000003FFFFFCF005CF7FF8F38FF80FE007FFC00003FFC003FF0007FFF0000F0061E79A9F2D08FFFC000007FFFF18F006CF3FFFF003980FE007FFC00003FFC003FF0003FFF0000F07D600B8478B89FFDC00000FFFFF00F00ECF1FFCFC09920FF001FFF00018FFE003FF0003FEF800372B0BEFFF2D6A0FFF00000007FFFF00F00E998FFF3E07D002F001FFF0003CFFE001FFC0013FF8009FA37722003A6B0FFF0000000FFFFE00F00E19CFFF3E07F002F001FFF000FFFFE000FFE0003FF80007F3F206019E011FFF0000003FFFF800F01E1FFFFF3E07F003F801FFF0007EFFF0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00FFFC003FF80007F96CD3035D291FFF000000FFFFF800F01C9FFFFF3E03F003FC01FFF00000FFF000FFFF00FFF80003DD589AFF1DD71FF0000000FFFCF800F83CF9FFFF3E037F03FC01FFF00000FFF8007FFF00FFFE00039EEE5D017A94FF00000001FFF8FC00C17868FFFF3E013F02FE01FFF00000FFF8800FFF800FFFFF001F49050755B5C000000001FFF87F0001F1E5CFF83E007FC2F601FFF00000FFF8C001FFC0C6FFFF001997350353470000000003FFFC3F0071B1E7CFF83E004FE2FF01FFF000007FFFC003F0603A3FFFFB0120F83FFFC30000840003FFFC3C0030E033C6C3DFC3FF85FE00FFF00000DFFFC000F871E33FFFFD007300FFFF000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "000303FFF8FE0000F03FC7C37F07FFE2FC00FFF800000EFF00000F3FC000FFFE003F0000E00000008E0F87FFF8EF0000007FC3FBBF07FF7BFC00FFE000000FFF00000F3FE0003FFFE09FE00000000007FF3FFFFFFFFE000000FFC1FCBC00FFC2F800FF0000070FFFF8000E1F7C0003FFF887F800FF00FFFFFFFFFFFFFFF0000FFFFFC0CCB8007FC2F803FE00000F667FFF00A41F7E0000FFFC003F00FFFFFFFF03FFFFFC0000000FFFFFE00F30007F63F807FE00000F703FFFC07407FFF8003FFE001FFFFFFFFFFF81FFFFE00000000FFFFFE01F2100FF63F80FFC003C0FF11FFF70D407FEF8001FFF000FFCFFFFFFFF3EFFFFE00000006FFFFFF01E0300FF46";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "F807F8CC1F7FF18FFFF8E007FFFE001FF3C1037FC3FCFFFFFC3FFC0000000107FFFFE09FC107FF04F807F80C3F7FF3C3FFFFE007FFFF001FF17E003F81F8FFFFF87FFF0000FFFF1FFFFC001FE0007F06F80FF80CFFFFFFC0FF3FE007FFFF0000F1FE000F00007FFFC7FE7F000FFFFF7FF000001FFC003FC7F00FF8DCFF9BE70007FFE007FFFFC000FF80FC2700073FFCFF000000FFFFFFE6C000001FFC001FCFF01FF9FEFF89C30003FFF003FFFFC0003F00FE7600070FF000000000FFFF3FC70000000FFC003FDFE01FF9FEFF01C30003FFF8003FFFC00073FFFFF8000303E000000000FFFFF30300000007FC003FCFE03FFBDEFC00030003FFFF001EFFE001";
// synopsys translate_on

// Location: LABCELL_X43_Y52_N48
cyclonev_lcell_comb \ram_access_inst|ram_data~1 (
// Equation(s):
// \ram_access_inst|ram_data~1_combout  = ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( 
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout )))) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout  & 
// ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout  & !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) ) ) ) # ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datac(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.dataf(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_data~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_data~1 .extended_lut = "off";
defparam \ram_access_inst|ram_data~1 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \ram_access_inst|ram_data~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y42_N18
cyclonev_lcell_comb \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode437w[3] (
// Equation(s):
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode437w [3] = ( \ram_access_inst|rom_addr[16]~DUPLICATE_q  & ( !\ram_access_inst|rom_addr [13] & ( (!\ram_access_inst|rom_addr [15] & !\ram_access_inst|rom_addr[14]~DUPLICATE_q 
// ) ) ) )

	.dataa(gnd),
	.datab(!\ram_access_inst|rom_addr [15]),
	.datac(gnd),
	.datad(!\ram_access_inst|rom_addr[14]~DUPLICATE_q ),
	.datae(!\ram_access_inst|rom_addr[16]~DUPLICATE_q ),
	.dataf(!\ram_access_inst|rom_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode437w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode437w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode437w[3] .lut_mask = 64'h0000CC0000000000;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode437w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y43_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode437w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a64 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "7CC3F870C0C57FCF3E80000000000000F0FE18FEFE760C18CFFF0C29DA0049F357FC70263D3747223FF3F183F3167032FFF0000000000000F019FE83E007052983F3FC575151F73CF009A195CC901FE20FDE1362339F0ECF03F00F0000000000E08E3EC30FC1FECCA58B7929000F2DE2BFFB61E91B317C1338871E123241F36FF3998BFF0000000000D8013300619DE3478B5EE072051D947F8C70FFE20DBF600C7BFDCEDD8E02BB0406D1FF00000000FFB41F84FF9839374506C69EBBFEE4A7DF010B0063194FC33B4D83FBBBEE859F03FF71FFFFC00000E72CD3C13CD9FE0774E4CF4F37BADB6A71CAB0CF7F03822B1BCFFFE477458ABCC3F1B1FFFFC00000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "F09446BB4B2D8D9BDA5AE7E75C122D9F175F52D9352F6B0DBFA929DE8533CC4B2033701F00E0000000F447BE28561C04B03205C272945F50B2A4A1C9406BA23363CC5758DE608449E2F71FFC00B7E000FC8F6FA140754A7B2E0D33221798843C4EDB93CB324748A4670315A62D1DFC283564C00F039838003F1E1FF0347FBE4EE481B2233F71305045B59CB5D11529C57C991FA21583BCFA9D448101C186180066873FF5210384A6A8388F5E41E58DDDFE444F388D7489C3A2547F7070AC0C3E00ABC00F330711FF7C964F53B2C29A2C4C26C29CEB586A3BD6C98A92CF12CE6B34540688DC353EF17395300F337E0B3F00E4EB361AD15C396B01AD5BE319F49E";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "5EAA1C663F630D39DBA545F46E7FA198EFBADE3F700E6D0F3B0D95AB60180B61AA78792C8AB3011E1668D233C91FA1EB80796D1A150A90793FA4860049E3520F5C9322299DD923738D3E04DC71E9505551896D891BF96BD638B24AEE37A85250C3E119FAF8F6BFE1E8A700764010FC155F213DE8F4E39AE507DE145EB55AF90A61492A363859D51E3038B03E03F776E90AEE2CB5A51C11137C89C34A369B6E68A38789553FBAC61CE937D8E8895B269FBC11C046007CA4C94B932356C2B3F4D88AB7B1E024FBCD297C9E6B913146441B2FFC14F07294893E3AC5EF6B038789FF9C27AF78FAB7FDDF4DC3E19D838B14C4B92B2DA99FD1EBF4C4CC1B667B310BCB";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "1563994730274ACA6AE4FA19E1655D7D3CC8240AAAF8AEC2E867FBF0A189694675536B61F9C5F0F31DD26577E6302F3B3AB863B6B63EC49A4B58D97E95A9DBE135AF5C2B66AA18D10B4D91A106DD5986C20AD61B6F7C2A0FEBFA2DC47AF9FDEE45B7FB82300F9BFCFF94A75547645A68C801ADE3E080840F27931AD8B07BC62576CD3C29DBBCC19D7E075953F522CA38829441DB5D348569933D4CE6CBF186BDB485E0A86CE8EFAACE8D71CC405B0C8CC4D8510790E0C94C0A9FBCD7F942A6EABD03FE60A1727986DCC8D0E2327646F27E997BE5344289D037F3D860CB6EA6B19D9D39BC9F0D678FE67CC366AE56B3EDAAD11411B2E1F2CE449F87FB228686F7";
// synopsys translate_on

// Location: M10K_X26_Y42_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,\ram_access_inst|rom_addr[5]~DUPLICATE_q ,
\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 12;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 2;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 4095;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 12;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 2;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "AAAAAAAAAAAAAAAAAAAAAAAB6AAAAFEA6AABAAAAABFFBAAEC3AAAAAAAA96AAA5AAAAAABF6AAAB969FAFFF9696AAA6E5BAEAAAAAA6AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABAAAAAAABFFAAAAAABEBEAFAAAAAAAB9BABAAAAAAAAFFFFFAAAAAEAFFF9BFEAAA6A9BAFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFAABFFAB0FFFFFEABFCFABFEFFFFFFEBAFFFAAAAAAFFFFEAAABEAAAFEAB139A95AAA6FEA6AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFEAF0FAB";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "FFAAFFFC00FFB3C3EF0303C3FFEBB0FCEAAAABFFFFFABEBE6FAFE6AE49AAAAA9AFAAAAAAFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFEAC03EAFFABAFF0400003C03F0303C33FEBC0ECFEAAABFFF003FFBEBFACE69D4ABEEAA9FEABFFA9FEAAFEAAAABFA6A9EAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEAAAAAAAAAAABFFFFC03FA00F0FFC040055404030013C03FFF00EFFEAAAAFFFC0FC3FEB0ECAAAC0AFF3AFEFEACFFEA3FFFFFFFAFFFA6B9FAABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFEAAAAAAAAAAFCF0F00FF0556B54559415A9545556A515800003FC";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "3EAAAAFFFFEAFFFEF0FFBFC30FFFFC00FFACC03F03F003FF03FFEAF9FABFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFAAFAAAAABC0F000031AAFF1EA95E956BE946FFFFEBED1500FC00FAAAABF0FE5BFFFF0FFB32703EAB155F3FFF003500000FF50FFEAF9FABFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA6A9AAF00FFF03FFFBFECB10155ABFFEC0E5C00FFBE55B128013A68D40E763AFA6FFF3FFAFC553FC03DA4400E8A40054F0016AA430FC053FFFFCD0FFFF0FFAAA5EAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5AEABBC0000F00F01053C056AAAFFFFEB5005AA5053AA002A0FAF696D93C5543ABFBC3FFF3F053AF0F1A45054C645";
// synopsys translate_on

// Location: MLABCELL_X25_Y40_N24
cyclonev_lcell_comb \ram_access_inst|ram_data~0 (
// Equation(s):
// \ram_access_inst|ram_data~0_combout  = ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) # ( 
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a64~portadataout  ) ) ) # ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a64~portadataout  ) ) )

	.dataa(gnd),
	.datab(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.dataf(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_data~0 .extended_lut = "off";
defparam \ram_access_inst|ram_data~0 .lut_mask = 64'h333333330000FFFF;
defparam \ram_access_inst|ram_data~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y42_N48
cyclonev_lcell_comb \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0 (
// Equation(s):
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0_combout  = ( \ram_access_inst|rom_addr [15] & ( !\ram_access_inst|rom_addr [13] & ( (!\ram_access_inst|rom_addr[16]~DUPLICATE_q  & 
// !\ram_access_inst|rom_addr[14]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\ram_access_inst|rom_addr[16]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\ram_access_inst|rom_addr[14]~DUPLICATE_q ),
	.datae(!\ram_access_inst|rom_addr [15]),
	.dataf(!\ram_access_inst|rom_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0 .extended_lut = "off";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0 .lut_mask = 64'h0000CC0000000000;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y55_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "BCDB7FC1FEF3E0C200F03FC0FFE000007E0F7F855ADFFFFFFFFFFF003FF81C00C1E0FFF00000FECC3EFEFFC1E7F8F079E0F81FC307FFC0800F07FCCD35FAF87FE7FFFF00FF01380F93C0FFC000003FCC3E7CFFC083FE1C3E783C00CF000FFFF303E0FCA66EDF000000000000FC07F03C3E00FF00000007EC33FFFFF803FF8E220E0FC0FFE0000FFFC0FFC7E846AC0300000003FF393C00F83E00FF000000007C01FE63F803FFC723E7C2C03FF800033FE0FF3C01FB0303FF00001FFF39F000F07E00F8000000007C01FC23F901FFE70338E0F38FFF00000FE03F3CDB6D690FFF0000FFFF01E007E07E00F0000000003C03FCB379E01FE0FD1C30FFE11FFFC0E0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "3F0F00B3CC8A7C01E7FFFFFF0FC77F80FE03F003FFFC003C02F29C79F00FF07C0F333EF800FFFF701F87FFDB9B58F000FFFFFF003FC7FC00FC07F007FFFF003C87DC38C3F802FC079FC0CFFF0000FFFF01E7FFF7381AC00000E0000FFF079031700FE01FFFFE00FC2FCEFC07FC01FE0787E0D800FE00033FE0F01FF1C5FE000000800FDF00079033701FC03FFFFF00FC7987FC0FFF000703F3C3AC00FF000000F81FC07A3B661FFFFF0EFF700007D83FF03E80FFFFFFC07CF9B7F9197F800703F9E089FCFFFFFE001C0FE09AD18C3FFFFF3FFE3000EFF83FC03C00FFFFFFE07EF9B7E7837FE00701FC9F0F1F0300FF000E0FE0095EB07FFFFFFFF0003FFFD83E";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "003C00FF1FFFE07EFD3307C0FFF007E03E8FC00FF8001EFFC707F946D2E2E1001FFFC0041FFF903E003C01FF1FFFE03EF90003CFC67903F03F0F5C07F8FFC00073F01FF1B0E79800018300070FFF003C003803FF3CFFE03F9901000FC4AF00F037C09D07E0FF7FFF331800917DE23E00C000000FFFFE003C01F007FFFC7FC03FFF00000FFC1FC1FC0EFEB803F90FFFFF9E0C0302A8BEBEFFFF000007FFF801F006E08FF8F01FE01EFF000007FE7FC1FF077C4307FC80FFFF9EF3FF02BA87BC3FFF800007FFF801F007E00FFCF03FE01EFF000007FEFFC1FF037DFBC7FE00FFFF83F81F42756E21FFFFC01F1FFF0003F01FE01FFE33FFE01EFC000003FFFFC1FF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "03837083FFFFFFFFC1F81F42911660FFFFFFFFFFF80007F03FC03FFF0FFFE01EF80000037FC3C0F707017800FFFFFFFFC4FF07E37D22F700FFFF780000000FF03FC07FFF0FFFE01EF00000007F80C0630F8EDF013FFFFF3FC400F8E34A48FE00FF380E0000003FF07F80FFE30FFFE01EF00000002F80CE610E7C3F803FFFFFFF8000FF9E14B91FFC0000C000001FFF87FF00FFC30FFFE01EF80000002FC0CE680E613FE03FFFFFF82000FF0CCB9009F800000000001FFF0FFE00FFC10FFFE01E7C0000003FF038E01F807FF800FFFFFFE0038FD02354D3010000000000FFF80FF000FFCF1F3FE01F7C0000003FF800E01FC03FF800FFFFFFF00704E437730A03";
// synopsys translate_on

// Location: LABCELL_X42_Y42_N9
cyclonev_lcell_comb \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0 (
// Equation(s):
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0_combout  = ( !\ram_access_inst|rom_addr[16]~DUPLICATE_q  & ( \ram_access_inst|rom_addr [13] & ( (\ram_access_inst|rom_addr[14]~DUPLICATE_q  & 
// \ram_access_inst|rom_addr [15]) ) ) )

	.dataa(gnd),
	.datab(!\ram_access_inst|rom_addr[14]~DUPLICATE_q ),
	.datac(!\ram_access_inst|rom_addr [15]),
	.datad(gnd),
	.datae(!\ram_access_inst|rom_addr[16]~DUPLICATE_q ),
	.dataf(!\ram_access_inst|rom_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0 .extended_lut = "off";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0 .lut_mask = 64'h0000000003030000;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y53_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "4634452A7E175F0BACF5A32CBE0CBEBFC8247038369936A556869F96F8946B24348240C760046B203084520E57FC19D7F4C5789DB1C1B61B23C0538F41F6AE129DC7A54BD9FAB97D0480BBC2194EAD8923FDA178C584C199A702E04B1F313D8D58B7E08493B4DDD182F5B2EF66D8947166886C7EEEF5635EA64C8F64518ACCBF11D8F5454BEB26EC03FEBC1D0B5B2292FCF518E92D9E09022890F83F3A266920FBA06B92437496412CDB8CB658E206597FA368E421AA7FDD7374CE015F2924007CF25952EB73DEC36694BA78823769A4CDB3A23C900BE88BD4DA260732671460982F7C54EA2F8E125687F6B839D11CDDAB2274B4327AC588159B1BA5672B3FEE";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "B38D09D5EF3297B1CF41291E3EE88C7C0F7412906B45C6DFD3ADF808D7801584C0CD384570653B84E3422A6C13201D5ADCC8E31B877CBFFFE2D043FC4CB37226B78F1FF98FAD599018E5EFF94781B21C7D7865427B53B37A7FFD829CB884A5CC1EBDFDA187FA68F75200685257C18D2133BACB2B135CD8E3C01ABEDC43A79A67137F3D08E506695DA0EFCA14A216287815DDBB198A7B116A3C9A3F08C2924470F64EAB2D167898FE2CD26BA44B1D9E9971A293AB16E34B4DCA295C506D9FCC5670B2DA20FECA3F1BE0ABBCE822F5FA7629F5FA995A42AFD337E3F2EDFC21AE824E4FE4F7948BF58247436CF72EDC5A5EC15CEEAFA826072788D8B3716650244D";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "A1AC88F3AF6B4C895020E046C601779611B05FB4FE0DC91463CF3A12AAC9C54E94876C0095589459EF66AFD32E1A4D1FA049578A84CD518AFED111624C58F6963FE47C55FC35CD9E51AFE3D3B1E449AE1C7CAA42D3FB032A918A1B9AAB2238BEC36D2491459C7F5FE3D69EF09DFD5BC16D88201D9F1CCF61A4F008784D2C1173B2BDDD7BB1AC10D9F16C70E882CBDEFD349DF5A606387AFCFB9B041568AD846D3A30633A62CB7F3A076A42DB5D35CA57C208454C04C41151A7D94A5A681F8EC3E1A7085AC2D80FA01013DB5F9EB259C9B89EA1BAC06C13A10BF71778F263D899D5E3A6BCB178AC4C850A6A1F292865538D90B65ADB96F76D8B8315364002735B";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "7B96D4FDA8792056F5C8304E8729DBB164BD01915DE3BD7CC68D2E9EF32D87AC3D1D26EFAFC131113AEEF7588FCC268B6BD6F21DA5BE03D2FCA3A73063B4E6327A55759C32CFC3C7D9462102CCBAA9A3BC92D414213CD633EFAA851286A82EB32679DFCB94D8C83B7450127062553D40602138E9FB6434C276D0CFD09D68D40BE4F15E58542BE2A00424A9B2AE58B1C3EB572F6C833971D10D2829CC29AC83A1D2C01AFBFE07F30523B2A34C381DF1C55211A3A462CCEA7D2D2D041B1536765FD821A1204836307153F546992684EE300A8048514B44FFF98D1095270818DA02E64684675267DA4891A489FA2EC1DF1C14E8263E82BBF1009FE43C264C6086A1";
// synopsys translate_on

// Location: LABCELL_X42_Y42_N27
cyclonev_lcell_comb \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0 (
// Equation(s):
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0_combout  = ( !\ram_access_inst|rom_addr[16]~DUPLICATE_q  & ( !\ram_access_inst|rom_addr [13] & ( (\ram_access_inst|rom_addr[14]~DUPLICATE_q  & 
// \ram_access_inst|rom_addr [15]) ) ) )

	.dataa(gnd),
	.datab(!\ram_access_inst|rom_addr[14]~DUPLICATE_q ),
	.datac(!\ram_access_inst|rom_addr [15]),
	.datad(gnd),
	.datae(!\ram_access_inst|rom_addr[16]~DUPLICATE_q ),
	.dataf(!\ram_access_inst|rom_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0 .extended_lut = "off";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0 .lut_mask = 64'h0303000000000000;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y54_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "A0D2A939C33CC02077DD09EDCE9E379A93C33FC468A023936651A0C78201B26E0D0DDBD2BED3BDED8870653399A60D81E1341D13D1627321F01AF28D9C4D2ECD8002CB4310448323A42B30B9FFA3255DFBB6E95E1817FD02A553ACAF886AE6A258877C2B977EB3E7743718E7040DF829DECB7215D03390C22527B4E22AFFFFBBAA31FC6AE02FBDF374DC953D18CFF6895C1FEBE973CB15C4A421402473FD2E63993C99720C3A7FBAE172A1DFC091B2C714CCF58821482B0C1A30CF1718191225A81075211B26F888631A671CAB840776F288D6C3916A5D4C7FC0A71CD73423CBF7415AAD704063F9171929A4644B313C22E466BBED67E102705450C6C227FDB8";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "6958DE49A9601F6158526F63B6BE69FCE700C3418331444598E29F43A685037137572CB46594A54D1A87EF90D17C130B40DFE45827AB79A5BBE34FF9DD409C71AF1D8C413AF10D66060657E14A3F7F5D918B7D851D257F77589B88F5FB9C55D9E8C7AF1E2A9CA359E5BDED87AFB40AC3776249ECEA4884E63DF6588A5D6B89C7A0AB6E8D018D8A7315CCB4EE088221B2FF48A8DBA9D23A335CE40D21039291777F4B62B97D992C053D4ABF36E755C3CBED07A46E7495D69AE516D09A1F81A2F367C0136893C3B70D9B824E199BC512F1DA3B05A82396F03BD413010A35434BB07875304160C0056BE9048E44FEE17319CFDC51283124ACF12F1DB8E989EDEFCD";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "1AAE7C16C7C238C464CA3F423FC0FC77E3210490B8EDEE57430A88CF74456AFDE14FC4F3ECBD67E71E606436E01CE0FC05051F410400E37023C8C798788E61D91F8658A002FB2B4D8DFD68A15FB1BC6F1F50ADCFDF3CF1EB9AF6678E01FC710FA39CD8C69BDDDD8F3D45E00B92A6B14DE049855D0DFD7F9886DBF39E2FF8197A43F63343F9F8C001D6A33B7716F3EFBED073C3CEF26BC1C21695FFF06E8930CF791CBE9FCF0F07B948F31F380CFC7F9F297B4BE618898986D6483352536E7BF307927EEB843201F0870FF8F83C0F23B97CB900C7E1C3FF2118F97C74E27CF4A097F91A1C2EF0F0FEF6522818D46A9A012BF1D87F0674F38F6706700F803FE07D";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "677CC0B0F7FF471FB5F47940FCFF13F084E514680AFA007F00871C7F3861E633F097E040FF808F01CFCC78E0030780240363469F0107F0F399D77592AB2A003FFFE0073F31A1E0CC1E783FBF3C3CF0011ECFFEF7FCF8FD202D7CB89EE10FEF81A72102737192FF0FFFF003C0F81E1F8307850FC081E7E33280FF780F0083FDD2567B87C0F00F0EDC26220C90B6EB000FFE0FFC8FE3FF183E078500C499FE3E819FF33C1FC70FC3C461875BFF3E00710421CAF61F0025008FE007381F07E618BE0076FF3B3C100EB260E100FF08383E3A315F0B0E7C07F10EEE627D58E892008FF003FE07F01E0079FF380F81FFE70F453F7CFF00F3E7C1E2C0805DC0BFE09BF1";
// synopsys translate_on

// Location: LABCELL_X42_Y42_N57
cyclonev_lcell_comb \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0 (
// Equation(s):
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0_combout  = ( !\ram_access_inst|rom_addr[16]~DUPLICATE_q  & ( \ram_access_inst|rom_addr [13] & ( (!\ram_access_inst|rom_addr[14]~DUPLICATE_q  & 
// \ram_access_inst|rom_addr [15]) ) ) )

	.dataa(gnd),
	.datab(!\ram_access_inst|rom_addr[14]~DUPLICATE_q ),
	.datac(!\ram_access_inst|rom_addr [15]),
	.datad(gnd),
	.datae(!\ram_access_inst|rom_addr[16]~DUPLICATE_q ),
	.dataf(!\ram_access_inst|rom_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0 .extended_lut = "off";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0 .lut_mask = 64'h000000000C0C0000;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y57_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "16CEB422F80000FF1FFC01FC03B607C30087E07E000081C03E0001F1F8207E134DB8540F8173CFFFCAB894382D6EFFF37F380100FF00387C0099C77C3C8021E0DC0001EC9FCF82FE1F0F01F81F9F00FFF8439FFD97733FE760C6E023FF0783F0FCFBFC7800FF001F01800003032069A1C7C3F83C1F80FF00073DAF7B9EFF00009FF00FC3C0783E0F0133FC303FFFFFC07EFFF813FC1F9C1E30F80F07C0FC00FFF884AD814B41FFFFE01FE0009F87C3F07E01F887F000007CFCFFFC73FE1ECFE98C1EC0781F00FF0007479B08CE4100001F3FC007F82D9E03FC3FE08FC000001FF8000FF83F0FCFE1CE0FE03C07E00FFF01E782561EB3FFFF3F7FC0043C79BC07";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "7C3000D887FFF00F700007F83FE3EEE0F3E1F078073807FFF8371B557ACEFFFFFFFF800C9970BC077C300FF01FFFFF0306FE01F81FE3E1361C1E3F0F033CC0001F3FEDA455740000009C00F006863C1FC1F91F6F70001FF08FFF001F060FF31E078707F0FCFFF00007866D70B10100000049FF00193960FF827C380FE00000FCFFFFFE0A0F03FF030380E3E00F10FEF2FE9A9ACEA8BAFFF8FFFFFC673BFFF870FF6ECC3FC3E3C69FE0FFFF0AC0FCFF81F1C0783EF0FC07E3FF0CA8083E5900FFFFF800FD03FE07F0FF0FC0FF86F37FCE8F00FFC3FCF81F8CF86C1FC3F907E00000E3D6E5087800000000FF1883F80FF9FCF007C03E0EBBF01F0000413FF80F8F";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "1C3F03F8DFE13C70003CFD9257720000071F0F6783F8077BF0F0070E7C043FF83FFF00603F06078F1F93001C20F00FCFFF1DEBA114DFFF0F7FFC0067FFF13F3383F0FC1FCC013FFCFEFFFF3E1F07C3CF1F81E00E203FE00001C284F8C65200FFE00000EFFFC3C0061FC1813F800181FCE300FF830703F0CF8F80F807200F7FDFF0E17DAE86F5FF0000FCFFFDE00708F8FF833FFF007084FFC0007FFDC0F8FC4FCF80FC03DF801FF0F0254ABE7B42FFF8FFFFE3F9C0FE18E0FE3E23E021F0007FC6003FE030F80F9ECF070F0012C000000E1FA3C31F34FF7F4FFFFF70C0F80F0138F8DD00F1F8FF1FC0003FE0387C0F93CF801FC01FE08000070F5E8B9B13001F";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "3BFFFFE003F81F03F0F8DC00F3FFFF1F83001C7F1C0F07C1E1F01FF8C2FFE1E0030060088BF80000803FFF001FE03F07C3F8DC01FFFFE00FE7F0001F07C787C4F01CBF3FE2FFFFFF01F07EFCCAE81800800FC000FF01F81F0FE30007FFFFF007F0F8000F03F0C07E3C0F933F21FFFFFF81FF1FF387753C0000038003000FE0F03E0F001FFFFFF801E3FC0007F91C603E0F01C37F80FFFFFE813FE75B1EF03C002000C007003F0380FC3C077FF3FFFF00E7FEFE03FC0F3F3E07E1E0FFE083FFFC451FF01F7E6D7E00700003FE03FC0700F8FC8FFF03E3FF0007FFFF03FC03DFBE03F3F0FFF000FFFC4D0F7029AB1F66807900FF3E07F80F01F8FC8BFF89C0FF00";
// synopsys translate_on

// Location: LABCELL_X43_Y52_N54
cyclonev_lcell_comb \ram_access_inst|ram_data~2 (
// Equation(s):
// \ram_access_inst|ram_data~2_combout  = ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32~portadataout ))) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) ) ) ) # ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32~portadataout ))) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56~portadataout  & \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( 
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32~portadataout  & 
// ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) ) ) ) # ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32~portadataout  & 
// ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56~portadataout  & \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) )

	.dataa(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datac(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datad(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.dataf(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_data~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_data~2 .extended_lut = "off";
defparam \ram_access_inst|ram_data~2 .lut_mask = 64'h2205770522AF77AF;
defparam \ram_access_inst|ram_data~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y36_N24
cyclonev_lcell_comb \ram_access_inst|ram_data~3 (
// Equation(s):
// \ram_access_inst|ram_data~3_combout  = ( \ram_access_inst|ram_data~2_combout  & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3] 
// & ((\ram_access_inst|ram_data~1_combout ) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) ) # ( !\ram_access_inst|ram_data~2_combout  & ( 
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & \ram_access_inst|ram_data~1_combout )) ) ) ) # ( \ram_access_inst|ram_data~2_combout  & ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|ram_data~1_combout )) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\ram_access_inst|ram_data~0_combout 
// ))))) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3])) ) ) ) # ( !\ram_access_inst|ram_data~2_combout  & ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|ram_data~1_combout )) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\ram_access_inst|ram_data~0_combout 
// ))))) ) ) )

	.dataa(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\ram_access_inst|ram_data~1_combout ),
	.datad(!\ram_access_inst|ram_data~0_combout ),
	.datae(!\ram_access_inst|ram_data~2_combout ),
	.dataf(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_data~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_data~3 .extended_lut = "off";
defparam \ram_access_inst|ram_data~3 .lut_mask = 64'h082A4C6E08084C4C;
defparam \ram_access_inst|ram_data~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y36_N9
cyclonev_lcell_comb \ram_access_inst|ram_data[6]~4 (
// Equation(s):
// \ram_access_inst|ram_data[6]~4_combout  = ( \reset_sync~q  ) # ( !\reset_sync~q  & ( !\ram_access_inst|copying~q  ) )

	.dataa(!\ram_access_inst|copying~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset_sync~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_data[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_data[6]~4 .extended_lut = "off";
defparam \ram_access_inst|ram_data[6]~4 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \ram_access_inst|ram_data[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y36_N26
dffeas \ram_access_inst|ram_data[0] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|ram_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_access_inst|ram_data[6]~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|ram_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|ram_data[0] .is_wysiwyg = "true";
defparam \ram_access_inst|ram_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y37_N12
cyclonev_lcell_comb \ram_access_inst|ram_addr[0]~feeder (
// Equation(s):
// \ram_access_inst|ram_addr[0]~feeder_combout  = \ram_access_inst|rom_addr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ram_access_inst|rom_addr [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_addr[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_addr[0]~feeder .extended_lut = "off";
defparam \ram_access_inst|ram_addr[0]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \ram_access_inst|ram_addr[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y36_N36
cyclonev_lcell_comb \color_in[6]~116 (
// Equation(s):
// \color_in[6]~116_combout  = ( !\vga_inst|v_counter [9] & ( !\vga_inst|h_counter [9] & ( \ram_access_inst|init_done~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram_access_inst|init_done~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\vga_inst|v_counter [9]),
	.dataf(!\vga_inst|h_counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in[6]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in[6]~116 .extended_lut = "off";
defparam \color_in[6]~116 .lut_mask = 64'h0F0F000000000000;
defparam \color_in[6]~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y34_N24
cyclonev_lcell_comb \ram_address~0 (
// Equation(s):
// \ram_address~0_combout  = ( \vga_inst|h_counter [0] & ( !\color_in[6]~16_combout  & ( (\color_in[6]~116_combout  & (!\vga_inst|h_state.H_ACTIVE_STATE~q  & (\color_in[6]~14_combout  & !\vga_inst|v_state.V_ACTIVE_STATE~q ))) ) ) )

	.dataa(!\color_in[6]~116_combout ),
	.datab(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datac(!\color_in[6]~14_combout ),
	.datad(!\vga_inst|v_state.V_ACTIVE_STATE~q ),
	.datae(!\vga_inst|h_counter [0]),
	.dataf(!\color_in[6]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_address~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_address~0 .extended_lut = "off";
defparam \ram_address~0 .lut_mask = 64'h0000040000000000;
defparam \ram_address~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y34_N25
dffeas \ram_address[0] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_address~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_address[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_address[0] .is_wysiwyg = "true";
defparam \ram_address[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y37_N14
dffeas \ram_access_inst|ram_addr[0] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|ram_addr[0]~feeder_combout ),
	.asdata(ram_address[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(!\ram_access_inst|copying~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|ram_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|ram_addr[0] .is_wysiwyg = "true";
defparam \ram_access_inst|ram_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y37_N45
cyclonev_lcell_comb \ram_access_inst|ram_addr[1]~feeder (
// Equation(s):
// \ram_access_inst|ram_addr[1]~feeder_combout  = ( \ram_access_inst|rom_addr [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_access_inst|rom_addr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_addr[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_addr[1]~feeder .extended_lut = "off";
defparam \ram_access_inst|ram_addr[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram_access_inst|ram_addr[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y35_N40
dffeas \vga_inst|h_counter[1] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(\vga_inst|h_counter[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|h_counter[9]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_counter[1] .is_wysiwyg = "true";
defparam \vga_inst|h_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y34_N18
cyclonev_lcell_comb \ram_address~1 (
// Equation(s):
// \ram_address~1_combout  = ( !\vga_inst|v_state.V_ACTIVE_STATE~q  & ( !\color_in[6]~16_combout  & ( (\color_in[6]~116_combout  & (!\vga_inst|h_state.H_ACTIVE_STATE~q  & (\color_in[6]~14_combout  & \vga_inst|h_counter [1]))) ) ) )

	.dataa(!\color_in[6]~116_combout ),
	.datab(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datac(!\color_in[6]~14_combout ),
	.datad(!\vga_inst|h_counter [1]),
	.datae(!\vga_inst|v_state.V_ACTIVE_STATE~q ),
	.dataf(!\color_in[6]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_address~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_address~1 .extended_lut = "off";
defparam \ram_address~1 .lut_mask = 64'h0004000000000000;
defparam \ram_address~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y34_N19
dffeas \ram_address[1] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_address~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_address[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_address[1] .is_wysiwyg = "true";
defparam \ram_address[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y37_N46
dffeas \ram_access_inst|ram_addr[1] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|ram_addr[1]~feeder_combout ),
	.asdata(ram_address[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(!\ram_access_inst|copying~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|ram_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|ram_addr[1] .is_wysiwyg = "true";
defparam \ram_access_inst|ram_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y37_N24
cyclonev_lcell_comb \ram_access_inst|ram_addr[2]~feeder (
// Equation(s):
// \ram_access_inst|ram_addr[2]~feeder_combout  = \ram_access_inst|rom_addr [2]

	.dataa(gnd),
	.datab(!\ram_access_inst|rom_addr [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_addr[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_addr[2]~feeder .extended_lut = "off";
defparam \ram_access_inst|ram_addr[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \ram_access_inst|ram_addr[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y34_N36
cyclonev_lcell_comb \ram_address~2 (
// Equation(s):
// \ram_address~2_combout  = ( \color_in[6]~14_combout  & ( !\color_in[6]~16_combout  & ( (\color_in[6]~116_combout  & (!\vga_inst|h_state.H_ACTIVE_STATE~q  & (\vga_inst|h_counter [2] & !\vga_inst|v_state.V_ACTIVE_STATE~q ))) ) ) )

	.dataa(!\color_in[6]~116_combout ),
	.datab(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datac(!\vga_inst|h_counter [2]),
	.datad(!\vga_inst|v_state.V_ACTIVE_STATE~q ),
	.datae(!\color_in[6]~14_combout ),
	.dataf(!\color_in[6]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_address~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_address~2 .extended_lut = "off";
defparam \ram_address~2 .lut_mask = 64'h0000040000000000;
defparam \ram_address~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y34_N37
dffeas \ram_address[2] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_address~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_address[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_address[2] .is_wysiwyg = "true";
defparam \ram_address[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y37_N26
dffeas \ram_access_inst|ram_addr[2] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|ram_addr[2]~feeder_combout ),
	.asdata(ram_address[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(!\ram_access_inst|copying~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|ram_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|ram_addr[2] .is_wysiwyg = "true";
defparam \ram_access_inst|ram_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y37_N27
cyclonev_lcell_comb \ram_access_inst|ram_addr[3]~feeder (
// Equation(s):
// \ram_access_inst|ram_addr[3]~feeder_combout  = ( \ram_access_inst|rom_addr[3]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_access_inst|rom_addr[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_addr[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_addr[3]~feeder .extended_lut = "off";
defparam \ram_access_inst|ram_addr[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram_access_inst|ram_addr[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y35_N31
dffeas \vga_inst|h_counter[3] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(\vga_inst|h_counter[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|h_counter[9]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_counter[3] .is_wysiwyg = "true";
defparam \vga_inst|h_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y34_N57
cyclonev_lcell_comb \ram_address~3 (
// Equation(s):
// \ram_address~3_combout  = ( \color_in[6]~14_combout  & ( !\color_in[6]~16_combout  & ( (\color_in[6]~116_combout  & (!\vga_inst|v_state.V_ACTIVE_STATE~q  & (!\vga_inst|h_state.H_ACTIVE_STATE~q  & \vga_inst|h_counter [3]))) ) ) )

	.dataa(!\color_in[6]~116_combout ),
	.datab(!\vga_inst|v_state.V_ACTIVE_STATE~q ),
	.datac(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datad(!\vga_inst|h_counter [3]),
	.datae(!\color_in[6]~14_combout ),
	.dataf(!\color_in[6]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_address~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_address~3 .extended_lut = "off";
defparam \ram_address~3 .lut_mask = 64'h0000004000000000;
defparam \ram_address~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y34_N58
dffeas \ram_address[3] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_address~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_address[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_address[3] .is_wysiwyg = "true";
defparam \ram_address[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y37_N28
dffeas \ram_access_inst|ram_addr[3]~DUPLICATE (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|ram_addr[3]~feeder_combout ),
	.asdata(ram_address[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(!\ram_access_inst|copying~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|ram_addr[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|ram_addr[3]~DUPLICATE .is_wysiwyg = "true";
defparam \ram_access_inst|ram_addr[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y37_N18
cyclonev_lcell_comb \ram_access_inst|ram_addr[4]~feeder (
// Equation(s):
// \ram_access_inst|ram_addr[4]~feeder_combout  = ( \ram_access_inst|rom_addr[4]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_access_inst|rom_addr[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_addr[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_addr[4]~feeder .extended_lut = "off";
defparam \ram_access_inst|ram_addr[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram_access_inst|ram_addr[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y34_N12
cyclonev_lcell_comb \ram_address~4 (
// Equation(s):
// \ram_address~4_combout  = ( \color_in[6]~116_combout  & ( !\vga_inst|h_state.H_ACTIVE_STATE~q  & ( (!\color_in[6]~16_combout  & (\vga_inst|h_counter [4] & (\color_in[6]~14_combout  & !\vga_inst|v_state.V_ACTIVE_STATE~q ))) ) ) )

	.dataa(!\color_in[6]~16_combout ),
	.datab(!\vga_inst|h_counter [4]),
	.datac(!\color_in[6]~14_combout ),
	.datad(!\vga_inst|v_state.V_ACTIVE_STATE~q ),
	.datae(!\color_in[6]~116_combout ),
	.dataf(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_address~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_address~4 .extended_lut = "off";
defparam \ram_address~4 .lut_mask = 64'h0000020000000000;
defparam \ram_address~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y34_N13
dffeas \ram_address[4] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_address~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_address[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_address[4] .is_wysiwyg = "true";
defparam \ram_address[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y37_N20
dffeas \ram_access_inst|ram_addr[4] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|ram_addr[4]~feeder_combout ),
	.asdata(ram_address[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(!\ram_access_inst|copying~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|ram_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|ram_addr[4] .is_wysiwyg = "true";
defparam \ram_access_inst|ram_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y37_N21
cyclonev_lcell_comb \ram_access_inst|ram_addr[5]~feeder (
// Equation(s):
// \ram_access_inst|ram_addr[5]~feeder_combout  = ( \ram_access_inst|rom_addr[5]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_access_inst|rom_addr[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_addr[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_addr[5]~feeder .extended_lut = "off";
defparam \ram_access_inst|ram_addr[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram_access_inst|ram_addr[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N39
cyclonev_lcell_comb \vga_inst|next_x[5]~0 (
// Equation(s):
// \vga_inst|next_x[5]~0_combout  = ( \vga_inst|h_state.H_ACTIVE_STATE~q  ) # ( !\vga_inst|h_state.H_ACTIVE_STATE~q  & ( !\vga_inst|h_counter [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|h_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|next_x[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|next_x[5]~0 .extended_lut = "off";
defparam \vga_inst|next_x[5]~0 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \vga_inst|next_x[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y33_N40
dffeas \ram_address[5] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\vga_inst|next_x[5]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\color_in[6]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_address[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_address[5] .is_wysiwyg = "true";
defparam \ram_address[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y37_N22
dffeas \ram_access_inst|ram_addr[5] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|ram_addr[5]~feeder_combout ),
	.asdata(ram_address[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(!\ram_access_inst|copying~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|ram_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|ram_addr[5] .is_wysiwyg = "true";
defparam \ram_access_inst|ram_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y37_N0
cyclonev_lcell_comb \ram_access_inst|ram_addr[6]~feeder (
// Equation(s):
// \ram_access_inst|ram_addr[6]~feeder_combout  = ( \ram_access_inst|rom_addr[6]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_access_inst|rom_addr[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_addr[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_addr[6]~feeder .extended_lut = "off";
defparam \ram_access_inst|ram_addr[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram_access_inst|ram_addr[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y39_N1
dffeas \ram_address[6] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\color_in[6]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_address[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_address[6] .is_wysiwyg = "true";
defparam \ram_address[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y37_N1
dffeas \ram_access_inst|ram_addr[6] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|ram_addr[6]~feeder_combout ),
	.asdata(ram_address[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(!\ram_access_inst|copying~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|ram_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|ram_addr[6] .is_wysiwyg = "true";
defparam \ram_access_inst|ram_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y37_N3
cyclonev_lcell_comb \ram_access_inst|ram_addr[7]~feeder (
// Equation(s):
// \ram_access_inst|ram_addr[7]~feeder_combout  = ( \ram_access_inst|rom_addr [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_access_inst|rom_addr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_addr[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_addr[7]~feeder .extended_lut = "off";
defparam \ram_access_inst|ram_addr[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram_access_inst|ram_addr[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y39_N4
dffeas \ram_address[7] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\color_in[6]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_address[7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_address[7] .is_wysiwyg = "true";
defparam \ram_address[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y37_N4
dffeas \ram_access_inst|ram_addr[7] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|ram_addr[7]~feeder_combout ),
	.asdata(ram_address[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(!\ram_access_inst|copying~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|ram_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|ram_addr[7] .is_wysiwyg = "true";
defparam \ram_access_inst|ram_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y37_N54
cyclonev_lcell_comb \ram_access_inst|ram_addr[8]~feeder (
// Equation(s):
// \ram_access_inst|ram_addr[8]~feeder_combout  = ( \ram_access_inst|rom_addr [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_access_inst|rom_addr [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_addr[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_addr[8]~feeder .extended_lut = "off";
defparam \ram_access_inst|ram_addr[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram_access_inst|ram_addr[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y39_N7
dffeas \ram_address[8] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\color_in[6]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_address[8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_address[8] .is_wysiwyg = "true";
defparam \ram_address[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y37_N55
dffeas \ram_access_inst|ram_addr[8] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|ram_addr[8]~feeder_combout ),
	.asdata(ram_address[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(!\ram_access_inst|copying~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|ram_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|ram_addr[8] .is_wysiwyg = "true";
defparam \ram_access_inst|ram_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y37_N57
cyclonev_lcell_comb \ram_access_inst|ram_addr[9]~feeder (
// Equation(s):
// \ram_access_inst|ram_addr[9]~feeder_combout  = \ram_access_inst|rom_addr [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram_access_inst|rom_addr [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_addr[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_addr[9]~feeder .extended_lut = "off";
defparam \ram_access_inst|ram_addr[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \ram_access_inst|ram_addr[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y39_N10
dffeas \ram_address[9] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\color_in[6]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_address[9]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_address[9] .is_wysiwyg = "true";
defparam \ram_address[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y37_N59
dffeas \ram_access_inst|ram_addr[9] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|ram_addr[9]~feeder_combout ),
	.asdata(ram_address[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(!\ram_access_inst|copying~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|ram_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|ram_addr[9] .is_wysiwyg = "true";
defparam \ram_access_inst|ram_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y37_N48
cyclonev_lcell_comb \ram_access_inst|ram_addr[10]~feeder (
// Equation(s):
// \ram_access_inst|ram_addr[10]~feeder_combout  = \ram_access_inst|rom_addr[10]~DUPLICATE_q 

	.dataa(gnd),
	.datab(!\ram_access_inst|rom_addr[10]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_addr[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_addr[10]~feeder .extended_lut = "off";
defparam \ram_access_inst|ram_addr[10]~feeder .lut_mask = 64'h3333333333333333;
defparam \ram_access_inst|ram_addr[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y39_N13
dffeas \ram_address[10] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\color_in[6]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_address[10]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_address[10] .is_wysiwyg = "true";
defparam \ram_address[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y37_N49
dffeas \ram_access_inst|ram_addr[10] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|ram_addr[10]~feeder_combout ),
	.asdata(ram_address[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(!\ram_access_inst|copying~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|ram_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|ram_addr[10] .is_wysiwyg = "true";
defparam \ram_access_inst|ram_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y37_N51
cyclonev_lcell_comb \ram_access_inst|ram_addr[11]~feeder (
// Equation(s):
// \ram_access_inst|ram_addr[11]~feeder_combout  = \ram_access_inst|rom_addr [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram_access_inst|rom_addr [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_addr[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_addr[11]~feeder .extended_lut = "off";
defparam \ram_access_inst|ram_addr[11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \ram_access_inst|ram_addr[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y39_N16
dffeas \ram_address[11] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\color_in[6]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_address[11]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_address[11] .is_wysiwyg = "true";
defparam \ram_address[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y37_N53
dffeas \ram_access_inst|ram_addr[11] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|ram_addr[11]~feeder_combout ),
	.asdata(ram_address[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(!\ram_access_inst|copying~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|ram_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|ram_addr[11] .is_wysiwyg = "true";
defparam \ram_access_inst|ram_addr[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y43_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode437w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a65 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "0000007000017FCFFFFFFFFFFFFFFFFFFFFE00010106FFF8CF00F0C91B24F9CD27FC703D3D0880010000008000E07002FFFFFFFFFFFFFFFFF018007FFFF90618800C0090160AF13E0008201C007FE0010021E001C060003003FFFFFFFFFFFFFFE001C13F0F00033C82FB7EC667662103C0006008FCFFFFE00778E1E1C13E0C10039FFBFFFFFFFFFF0007FFFF00807E0320F89FFFE07E016440737000E3F37F80FCFC03F1237FFC80F806F1FFFFFFFFFF000FFF840000F8385EFE7F9FC3001877E0FF80FF63E73F00387E7FFC7FFFF980FC0071FFFFFFFFFF1F1F33C0C03EFD0741FB87CFABC13CF3FFF6CFFF7FFF7EC7187FFFE6C77EF3833C0E31FFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "0FF639C630E18C1E1964191F6BF41E3108986E9E31D8F60C203789FE862AF03AFFCF801F00FFFFFFFFF7383DE78E1C04303CFB3E56F73FBE73C3200080523EC19C0FDF78C30107F9FE0FE00000BFFFFFFF8FEF3F284C180723F101FE1C38447DA9E7F3FDC1648735FE031D211E9E00383C9FFFF003983FFF3F1E005F6C80587A19FF7E2380BF005C1DBC00B7231AD9F4E506E0DEF17D00F81C7FFFFE01801FFF7E0000A49FFF93DD6F456F8C310B01DFFE03887E73FB8E3FA78C7F7070DE0000003BFFFFCC001FFF7C0EF0618201917FCCBCECF11F31A41DD9061A37CFD2B663238C06001CB1C07E00323FFFCC000F3F001C0F0503E345580F7D4984ECC04CE2";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "3EC41FA8C0CC4C42DF1144088E7F3E98F0371EFF8FF00C0F0373649192EF8100CC9DF1334CEC5B6C84BAA26D797280A2582A6DFCE4F1DFFBD02F010079FC210FC7950186061E8EEA8E2763C9D3A8CBEF050FF634D86CBA0A7D3131713882F80EFC1F6604F8F940011F10FF147FDF1D5CF6A7BC6A0E3AD90FC0A2711A5C0DB43DFE88EE19C710EDE0CFFFA00003FFFFF10681DECCC31F1985F000A955CF59F1359FA2FF94684D8D2FF83FC00F0610D0603F1F1038007C840E79EC12D8F98DC52360409816113637F77C1D8916DE09812B1FFC08008C5BE1FFC31C0FECFF0070001D918D50F8B1ADF6AA10D217522F784A81F19B396E0C08DF2830FC997DBF1302";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "0900804730DF71068EBED4547E25440806F23D0764ACA1581D75594329BCF41397246398028700F2015CE76806F051C73190E08C9F4AA783C0BC528E71BA095716314BF3D13D18929CC9F0D8F8C1197EFC94C69370005E0F0EF7CC2D183B3C4B78E3DBCA6D25B53210080E52B149647A43461C65FF0D599220B8FEACC00C69F9E93021E94FD45376C630A9408A8478BEECD3C9E4D399989B20B75D1BCC1E58ED8E20A9E0130F62B4AB278C3473F5B618332645B3CD7BDB3FF3DE1C86BF777DB3E24B9480298C109F5EB5CEE49EF97D1CA52F96E6A9F2473486810A4C465D19A054C10835BFBB85F79FC8E782508888C6F37F4C05C1E827EF43351034C9D038AB";
// synopsys translate_on

// Location: MLABCELL_X25_Y40_N9
cyclonev_lcell_comb \ram_access_inst|ram_data~5 (
// Equation(s):
// \ram_access_inst|ram_data~5_combout  = ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a73  & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) # ( 
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a73  & ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a65~portadataout  ) ) ) # ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a73  & ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a65~portadataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datad(gnd),
	.datae(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a73 ),
	.dataf(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_data~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_data~5 .extended_lut = "off";
defparam \ram_access_inst|ram_data~5 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \ram_access_inst|ram_data~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y58_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "7CFB7FFE0003FF03FF003FFF000000007FF08086ADF10000000000FFFFF803FFC01FFFF00000FFFFFEFFFFFE1800FF81FF001FFFF80000000FF800FCF55B0780180000FFFF0007FF803FFFC000003FFFFE7FFFFF7C001FC07FC000FFFFF0000003FF003EFAD1FFFFFFFFFFFFFC000FFC01FFFF00000007FFFFFFFFFFFC000FDC0FF000FFFFFFF00000FF380F45E7FFFFFFFFFFFF3803FFF801FFFF000000007FFFFE7FFFFC0007DC07FD003FFFFFFCC000FFC301E7C4FFFFFFFFFFFF380FFFF001FFF8000000007FFFFC3FFFFE0007FCC0FF000FFFFFFFF0003FC3185BB1FFFFFFFFFFFF001FFFE001FFF0000000003FFFFC3FFFFFE000FEE03F00011FFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "C00FFFC0F4D4FC01FFFFFFFF003FFF8001FFF0000000003FFEFE1FFFFFF0007FF03FC10000FFFF7FE007FF3CDCB9F000FFFFFF00003FFC0003FFF0000000003F7FDC38C3FFFC0007E000F0000000FFFFFE07FFF87A52C00000E0000000FF90000FFFE000000000FFFFCEFC07FFFE0007F800DFFF0000033FFF001FFF2316000000800000FFFF90000FFFC000000000FFF987FC0FFFFFF803FC038FFF00000000FFE0007E478E00000000008FFFFFD8000FFE80000000007FF987F8187FFFF803FE008FFF000000001FF0001EE94C0000000001CFFFFFF8003FFC00000000007FF987E0007FFFF801FFE00F1FFCFF00000FF0000FB530000000000FFFFFFFD801";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "FFFC0000E000007FFD030000FFFFF8003FF0000FFFFFE10007F8004676301EFFE0003FFFFFFF9001FFFC0000E000003FF900000FC7FFFC003FF08007FFFFFFFF83FFE000ACB47FFFFE7CFFFFFFFF0003FFF80000C300003F9900000FC76FFF003FFF0107FFFF7FFFC31FFFE00735FFFFFFFFFFFFFFFE0003FEF000000380003FFF00000FFFFFFE000FFF3803FEFFFFFFE00FFFFC590E7EFFFFFFFFFFFFF8000FFEE080070FE0001FFF000007FFFFFE00077F8007FF7FFFFFE003FFFC75A57C3FFFFFFFFFFFF8000FFFE000030FC0001FFF000007FFFFFE00037E0007FFFFFFFFFC001FFCA7D1E0FFFFFFFFFFFF00000FFFE00001CC00001FFC000003FFFFFE00";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "03FC0003FFFFFFFFFE001FFC79ADE0FFFFFFFFFFF800000FFFC00000F000001FF80000037FFFFF0007FE0000FFFFFFFFFF0007FD3F74F700FFFF7F000000000FFFC00000F000001FF00000007FFFFF800FFF20003FFFFF3FFFFF00FDB05CFF00FF380F000000000FFF80001CF000001FF00000003FFFFF800F7FC0003FFFFFFFFFFF009C87B2FFFC000000000000007FFF00003CF000001FF80000003FFFFF880F7EC0003FFFFFFFDFFF000E036CF9F800000000000000FFFE00003EF000001FFC0000003FFFFF001FFF800000FFFFFFFFFC001D9152190000000000000007FFF0000030E0C0001FFC0000003FFFFF001FFFC00000FFFFFFFFF8005C5E6B9403";
// synopsys translate_on

// Location: M10K_X26_Y48_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "DAF5B4E63385E4689E62771F22A37EC98BF825FA5D0004C220EC1F04A0F1D6C3F158A239697F5B627A7D2BBFA4AA3D9BC3A1DAF1632EACCAB4004075834BABE12A77A08CC20AA6841199E758AD5DD215A07B0510ECCF0434B5416C01A0626CB49330E01ECAEA85DFCF1ECBB79CDF938CDEDE0BF7103FF583534BAB93CDF9D1074570E75A7D711B0C798FE0E3288A31F303962E4F1798047E7DB223F49EB3AB8CE997087F51FCEAEA85782CE97D8905DC88D2D658F55CC39CDCC49CBFFAA0A18196745EED55E77969E8665B5A8F3E6BFE1E6F3C155410FDDEFB1812D2C8FBBE0133A175CF8DDF02C435F946E44F4A1C7C881872F9FABBB3CFAC811CB3BFC92FE7";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "5755A205B8D7055CB44E8305851DFFBD13E43AD1EBA71A643727BF70FB6CD761A6D328063CBFD4A784E71CB25D9D2D35A4A391285D4B3DE371FD5760987DD7C90EE9D390363E3433A50F7419FBDC3ED924AE75120822B5405CCD9B515C36C1678CB7F758A6D770D8AA733E6190A251C1EDA76640F09077FB45B7A356C0C8ECCFE2DEBBCB9282F9E903D3C25591A5E3E71B920DE88CF8100C5E4795BBB51B1BCE5138C533CA37011ECE3A7A8B7B98627568F69DCEE88D6E2448C6D6C7292827E6B0D0BBF8850CA79045391DACBCFF603274D73B482311E3310C3F26F4AD64520A2BED7A8257E5C2750E272E02551FB357BC59D3114D787643830E86654BE32889";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "C17B1B598D8A9C173740A1DB9BAEF10311B9FEEF6691D2D94EB3B025692287DF733CF06DD0FD017F5980EDBF3128506D2F71B9DD68DEBBF559316A380EF5B81B17C16B13BBE9107F3ABB31D74536C32A995F89720446260B0E8C5861023E14C9479672B58F6C523D3982D6F76ADE2DFED5F5312AEA210D9141A282C7AB6EE9EC8579C6B5DE5B1E9FC7678B83B73253F5FA3341CDF7E0EF00439D309E8A68DC06B2FD18699A3F3485F80C9C4F76DDF18F38B0BA50327F47F97CE636C6FC072FC3FFD9870B10C6D00A1FBA449DCCD8D38EC2DCF8A755C1D01671F06B786293962EAAC596635880AF3323B2CFA50C440C0267A9BC971FC66C3A42B2E28251BE61C7";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "AA0F68A972DF79F670E7A6B56C58C98343885FC560745474492092C169533FDDE5B868E5DB3F6B5FB61C74F8DF30AA459922D8E7F62A4EA3401DE59B94F7AF4A23FD738F19E7C68BBE16ED0EEC588ADC3F392E2E67E0DA19B30B048528D1DD81461AB1CCC6FFF71576D115697EC97641E171CED4BC03B3AD4F3E50087384B12EADEF6136DB70E7A147F546F38AD12A2650D638647C7B8100AFD97EC2D2AB2F77938CFE6854450A24389120AAC095DE9B61F0812FCE77B89C792A819E824A3F9134D7583DCDFDB9A86640799B72F83A10095FA771A371915F9C0F57AF03884CBEF3E49C86BB0B3CB6D301F20FCD1B03341D4D2066F6789700FD18103F4FED169F";
// synopsys translate_on

// Location: M10K_X49_Y46_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "F9CCBE1D4FA100000003FFFC0009FFC0FF801FFE000001FFFF0001FE003F801C813F880FFE83CFFFCDB6E51FEEFD000C00C7FF0000FFF803FF863FFC008021FFDC0001EFE00FFC1FE00FFE001FE000FFFF11B485FEFCC0181FFEE01C00FF800FFC07FC780000001F00000003FCC07E41F803FFC01FFF000007FCF278490FFFFF7FF0003C3FF801FF00CFFC300000000001000003FFE01FE03F000FF800FCFF000086A19DCE71FFFFE0001FFF7F803FF001FFF8000FFFFF8003000003FFE00FF60FE0007FE000FFFFF88E2C467F81000000003FFFF8027E0003FFE0003FFFFFE007FFF0003FF00FFE0FF0003FF8000FFFFEA70D837080000000003FFC3C067C00";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "03F000077FFFFFF08FFFF8003FFC0EFF03FE007FF8C007FFFFC6A0BAC1B1000000007FFC180F7C0003F0000FFFFFFFFCFFFFFE001FFC003FE01FC00FFCC000001FE3553BC4FBFFFFFFE3FFF0017FFC003FF8009FF0001FFFFFFFFFE007F0001FF807F800FF00000007DCA1311EFFFFFFFF77FF0007F9E0007E7C07FFE00000FFFFFFFFFC0FFC0003FC00FC000FFF000C009C2401D17BFFFFFFFFFC00C7FFF80FFF603FFFC000001FE0FFFFFC00FF0001FE007FC000FFF81C000EC7DFCFD900FFFFF80002FFFE000FFF003FFF8100800E8000FFFC00FFE000FF801FFC0007FFFFFF02209619F80000000000E7FFF80007FC0FFFC001F1C4000000007EC0FFF000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "1FC003FF20013FFFFFC146E48FF000000000F0FFFFF80087F00FFF0003FBC0000000007FC007F8001FEC001FFF000FCFFFE10906CEC000000003FFFFFFF000CF800FFC0033FFC0000000003FE007FC001FFE000FFFC0000001FCD0202BCDFF001FFFFFFFFFC03FFE003F80007FFFFE001CFF0003F803FF000FFF0007FFF0800000FE15773AEBFFFFFFFFFFFDE000FFF8007F0000FFFFFF003FFF8001FF00FF800FFF0003DFFFE00F003EFC7BFE5EFFFFFFFFE3F9C001FFE001FE1C1FFFFFFF803FFFC0003F000FE00FFFF0001EFFFFFFF01FC38C1C4DFF7F7FFFFFF0C007FF0007F823FFFFFFFFE03FFFC0003F800FEC0FFFE0001FFFFFFFF80F603ACF7C001F";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "3BFFFFE00007FF000FF823FFFFFFFFE07CFFE3801FF007FE01FFE000C3FFFFFFFC007FC8D77A0000003FFF00001FFF003FF823FFFFFFFFF018FFFFE007F807FF001FC0C0E3FFFFFFFE007F6587550000000FC00000FFF800FFE0FFFFFFFFFFF80FFFFFF003FF007FC00FECC021FFFFFFFE001F94BCD2000000038000FFFFE00FFE00FFFFFFFFFFFE1FFFFFF8011F803FF001FC8000FFFFFEFEC0076BDD8100000000C000FFFF007FFC03FFFFF3FFFFFF1FFFFFFC000FC03FF801FF000083FFFC7EE0005C045F000000000001FFFC00FFF803FFFF03E3FFFFFFFFFFFC0003E03FFC03FF000000FFFC7EF000F3C8621800000000C1FFF800FEF803FBFF01C0FFFF";
// synopsys translate_on

// Location: M10K_X26_Y49_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "8F3EBC4943FB3F804F3A48C5506378FCFDFDCAAB7D87295784E6A48C73E1FC8F62803C5DD11AA41CE03D383064ED013E090298D9B9CF8C5F817C0373612E87A16799C3F3580D7C3F2CE0F87BE054AA8BE37BC3C1242BFEFC13B94A5CF63753DCB99C731798D065F30BD82AAB6A1164C4116BF9B1A160F96975F5B4A1C4B7FF7D167435BBC739B396097D4408E7BF4D5A9466447ED265E18CEC08A15072BCC6E8000276F34FC37F84F70968FFA729D15EE651B1423E4640A37ED16CEE5092E1ADE7E76CAF18D48E879E3E1F017723FFEFCD8439F3DAB8BBC066743F391978A4B163991921FACF1C76F7FFB823FE7C89001E24197D0C421FD817CC700CE0B0086B";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "96BB1FA2B2A1A008426C038C909FDE0018D09380651AC03EBF1E7FC2888303A941CFDE3AA5F33081774732ED22B9A30C1D258D57A001CF8BFC33D700E44643316F03BC3E73400EBF9E00C8DBCFEFC89E60F8A3A6817E007521D2D21D84E1DBAC102B120138059FC6FC9FDC7F8F840CE238BF3E42505FB8C0C8EEDF693E0868058C21F67A570A7601FBC7651E07E7E0701BDF98277721FC22AC5CFC93E5054DCD9960E456011A29F96F0CBA57E52500071307B09E0C3DCE7882F130665F809C1D956D973A2083E00EFED9733178EEDDFF7920DD3F6315F0C73A0CFEF9F3C038700773F03F1FC0060C1D1009B396405E12F1E387970E3DB2FF5F0E48FFA69FE003";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "FE9FFC0E3FC1F83C03F9FF3E003F00F81DE0F9F96FB07825EFE82AEB8F81F10392261E7DCF22E01F012003F1E003E00403FCFF3F0400E3FF1C3062D9F8F4914270ADC538B9BE71C3E12B9B6FD1A683E0FFC073C03F03F007990E1F81FFFFF10F600089D92FCA58B26D9C4005D6347CC3E07D4AB33985007880207F801F07F807C00E0FC007FFC001CE23B700E2FB7B835FBFFDDC0E73C3C1F923263F7B7900C006E37E803F00FF86C80F00F803FFFFFF188317F9530FFD80C670FC4C3FF107FF0769997D674DFE0F7EFFF807FC00DF86FC07003FE03C00DEF700038603FB0F4006FFE1800D00F00108056B523B26FBFFFAF11880FE700F80FF01F0007FFFE081";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "1FFFC03FFF00801FCE087F7F03000000180ABD638AD3FF80FF7FFC00C7601E000F901FC0007FFF013FC007000007FFC0039C861FFFF80000011990F3CC1CFFC0001FFF00CFE01FCC01F8007F3C000FFE003FFEFFFCFF013EF07FC01EFFF00F8027D66493262500F0000FFFC007FE007F007D003FFFE7E0337FFF780F00FC01EC267C07FF000FF123D9EFE30F4E07000FFE00037FE000F801FF82FFC4180001017FF33C1FF80FFC01F0077C003FFF0004205C32FFA8DDFF701FFF3800FFE6077E000FFF00C3FFF1CC1F1FFF000FC03FC43F8083F18007FFF111D127406B3E008FF00001FFF001FFF800F8007FFFE70F7EFFFCFFFF03F801FC00FF81FFC0009FFF";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N6
cyclonev_lcell_comb \ram_access_inst|ram_data~7 (
// Equation(s):
// \ram_access_inst|ram_data~7_combout  = ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57~portadataout )))) ) ) ) # ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33~portadataout  & 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57~portadataout )))) ) ) ) # ( 
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57~portadataout )))) ) ) ) # ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33~portadataout  & 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datac(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datae(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.dataf(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_data~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_data~7 .extended_lut = "off";
defparam \ram_access_inst|ram_data~7 .lut_mask = 64'h20252A2F70757A7F;
defparam \ram_access_inst|ram_data~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y49_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "003FFFF0000003FFFF88EFC5F18DC00000000007FFFFFC0000003FFFC0F8003F3FFFC3FFFFFFF800003FFFF0000007FFFF886A18231DC0008000000FFFFFFC0000003FFF80FC007F3FFFFFFFFFFFF800003FFFF000000FFFFF83A7287C61E0000000001FFFFFFC0000003FFFC000007F1FFFFFFFFFFFF800003FFFF000000FFFFF87331E5549E0000000003FFFFFFC0000001FFFC000007F1FFFFFFFFFFFF800003FFFF000001FFFFF00F81732F2C1000100003FFFFFF80004001FFFC00000FE07FFFFFFFFFFF800003FFFF000003FFF9F1052811197E0000100003FFFFFF8000000070F000001FF03FFFFFFFFFFF800003FFFF000003FFFFF955868E56FF000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "0000003FFFFFF80000000700000001FF00FFFFFFFFFFF000007FFFF000007FFFFFF781895938F800000003FFFFFFFC0000000000000001FF00FFFFFFFFFFF00000FFFFF000007FFFFE2B9931E77EFF00000007FFFFFFFC0000000000000003FF00FFFFFFFFFFE00000FFFFE000007FFF7E0681D4C0A8FE00000007FFFFFFFC0000000000000007FF003FFFFFFFFFE00001FFFFC000007FFFFEF5D305882C7C00000007FFFFFFFFC000000000000007FF001FFFFFFFFFC00003FFFFC000003FFFF84C8097B90E7C00000007FFFFFFFFF80000000000000FFF001FFFFFFFFFC00003FFFFC000003FFFF0E89CB686B07E00000007FFFFFFFFF80000000000010FFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "0007FFFFFFFFC0000FFFFFC000001FFF78312F3D8E9A4A00000003FFFFFFFFC00000000000000FFC0007FFFFFFFF80000FFFFFC000001FFF7893C54DC0449F00000007FFFFFFFFC00000000000001FFC0000FFFFFFFF80000FFFFFC000001FFFF8D28708D259280000001FFFFFFFFFC00000000000003FF80000FFFFFFFF00000FFFFFC000001FFFF08861A70CABCA000001FFFFFFFFFF800000000000007FF80000FFFFFFFF00001FFFFFC000001FFFF0D462BC6DF97500000FFFFFFFFFFF000000000000003FFC00007FFFFFFE00001FFFFFC000000FFFF135507A9BE7E80000FFFFFFFFFFFF000000000000007FFC00003FFFFFFC00001FFFFFC0000007FF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "E19F241146711A0000FFFFFFFFFFFC00000000010000FFFC00001FFFFFFC00001FFFFFC0000003FF61972BA7EEC9160000FFFFFFFFFFFC00000000030000FFF800003FFFFFFF00001FFFFFC0000007FFF8BC4635256CDB0001FFFFFF7FFFFC00040000800000FFF000001FFFFFFC00001FFFFFE0000007FF71100346F45F6E0001FFFFFFFFFFF800000000000000FFF0800007FFFFF800000FFFFFF0000007FFF0443B6768A2450001FFFFFFFFFFF820000000000000FFF0C00000FFFFF800000FFFFFF0000003FFF81444EB8730320003FFFFFFFFFFF83000000000018EFFF0C00000FFFFFC000007FFFFF0000001FFF8D7A2FC7807980003FFFFFFFFFFFC70";
// synopsys translate_on

// Location: M10K_X38_Y60_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode350w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "0C700000000000000000000000073FFFFFFFFFFC00003FF8E00007FFF80001FF7C0000000C0FFFFC047000000000000000000000801F3FFFFFFF3CFEC1001CFCC6000FFF7000037FFFFF38010003FFFFC04000000000000000000003FFFFFFFFFFFFFFFFF00001FFC4000FFF000107FFFFFFF8000003FFFFC04000000000000000000000FFFFFFFFFFFFFFFFFC0001FFC0001FFF0003FFFFFFFFFC0000013FFCF0600000000000000000003EFFFFFFFFFFFFFFFFFF0001FFE000FFFF8003FFFFFFFFFE0000011FFCFC66000000000000000000FFFFFFFFFFFFFFFFFFFF0001FFE000FFFF8007FFFFFFFFFE0000001FFFFEFE00000000000000001FFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FF00FFFFFF0001FFE401FFFF0007FFFFFFFFFFE000001BFFFFFFF80000000000000FFFC7FFFFFFFFFF00FFFFFFF0001FE009FFF80107FFFFFFFFFFF0000001FFFFFFFFFE3000000007FFFFFFFFFDC3FFE0000FFFFFFF000FC009FFFC0007FFFFFFFFFFF00080001FF767FFFFFC0000001FFFFFFFFFB90000000001FFFFFF8003C002FFFE0447FFFFFFFFFFF80000000FFFFFFFFFFFFC0FFFFF7FFFFF800000000000003F7FFFE000C003FFFE0C07FFFFFFFFFFF800000003FFFFFFFFFFFC3FFFFFFFFFFF800000000000003FFFFFE000C023FFFE8C07FFFFFFFFFFFEF00000007FFFFFFFFFFFFFFFFFFFFFFE800000000000001FFFFFF000E0B3FFDFFC063FFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FFFFFFFFFC0000000FFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFF800C0B3FFFFF8E003FFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFFFF00000000000000000003FFFF8008027FFFF70E000FFFFFFFFFFFF80000000FFCFFFFFFFFFFFFFE3000000000000000000003EFFF8000007F9CC3060000000FC0FFFFFC00000000007FFFCFFFFFFFF00000000000000000000001FFFF8000007F0C02004000000F803FFFFE00000000003FFFC3FFFFFFF00000000000000000000000FFFF30C0007F9C600000000000000FFFFFF070080030003FF7C00FC0000000000FC7FFC00F801000FFFFF000007F0CFC0000000000000FFFFFFFFC00000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "000000041FFE77FCFFFE8000001FFF800007F0FFC1000000000000FFFFFFFFE000000000000000000000008FFFFE7FFFFFFFF800000F3FCF0007F07C000000000000000007FFFFF000000000000000000007FF8FFFFFFFFFFFFFFC00000FFFEF0007F0F8000000000000000007FFFFF80000008000000000001FFFDFFFFFDFFFFFFFFFC0000FFCFF0007F070000000000000000003FFFFFFFF0000000000000000FFFFFFFCF1FFFFFFFFFFE00003F8FF0007F870000000000000000001FFFFFFFFFF00000000000000FFFF780030981CFFFFFFF1000000F70007FC30000000000000000000F3FFFFFFFFFFFFF00E003FFFFFF830000000000003FFF300000003";
// synopsys translate_on

// Location: M10K_X49_Y47_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "0000000000000FFFE0000000E0C0000FFC0000001FFFF8001FFFE0000000FFFFFFF8001C3AF102000000000000001FFFC0000000F8C0000FFC0000000FFFF0000FFFF0000000FFFFFFF80014B5D99DD00000000000001FFFC0000003FFC00007FF0000000FFFF8000FFFF8000000FFFFFFFC802572F27E980000000000001FFFC0000007FFE00007FF00000007FFFC0007FFF8000000FFFFFFFF002FC0A57E690000000000003FFFC0000007FFE0000FFF00000003FFFC0007FF70000000C0FFFFFF802EDFD2A5290000000000FFFFFF00000003FFE0000FCFE0000003FFFE0007FF7000000000FFFFFFDE06FF4165B80000010000FFFFFF00000003FFE0001F";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "FE0000001FFFFC80007EFC000000003FFFF3975A15FFFD660000000000FFFFFE0000001FFFE0003FCF0000001FFFFF80007FFC000000003FFFFF78F82BFFCB460000000000FFFFFC0000003FFFE0001F8F0000000FFFFF80007FFE000000003FFFFFB212AA9BF4190000000000FFFFFC000001FFFFE0000FCFC000000FFFFF80007FFF000000003FFFF684CABA813EF50000000003FFFFFE000003FFFFC00007FFC0000007FFFF80007FFF000000003FFFF481CB7981CC360000000003FFFFFE000007FFFFC00007FFE0000007FFFF80007FFF800000003FFFFF311CEF8189040000000007FFFFFE000007FFFFC00007FFE0000003FFFF80007FFFC00000003F";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "FFFF1DA36F81C0350000000007FFFFCC000007FFFFE0000FDFF0000003FFFF80007FFFC00000003FFFEE273C0283C93B000000000FFFFFC0000107FFFFF0100FFFF8000007FFFF80007FFFC00000001FFFFE7C579D68A43B00000000C3FF7F00000033FFFFFC801BFFF8000007FFFF80007FFFC00000001FFFFC476AD2501A6800000000C7FFFF0000003BFFFFFF001BFFFC000007FFFF80007FFFE00000001FFFFCE1EDE14C9BB2000000000FFFFF8000003FFFFFC0001BFFFC00000FFFFF80007FFFF00000003FFFFCC7FC06EF1384000000001FFFFF8000007FFFFFC0001FFEFE00000FFFFF00007FFFF00000003FFFFEF7F7B4750BB8000000001FFFFF80";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00007FFFFFFE001FFFFF00001FFFFF00007FFFF80000007FFF7E4595CC8F3DF8000000003FFFFF8000007FFFFEFC003FFFFF00001FFFFE00007FFFF8000000FFFFF84A47C05625000000000FFFFFFF8000007FFFFCFC003FFFFF00001FFFFC00007FFFF0000000FFFFF1C2534E9549820000001FFFFFFF8000003FFFFCFF003FFFFFF8017FFFFC00003FFFF00000003FFFF15364BD011800000000077FFFFF000300FFFFFFFF003FFFFFF0007FFFFC00003FFFF00000003FFFF0DC0BB30D0000000000077FFFFF0003007FFFFFC0003FFFFFC100FFFFFC00003FFFF00000007FFFD0C8AD148BC00000000007FFFFF80001007FFFFF80003F3FFFC301FFFFFC00";
// synopsys translate_on

// Location: M10K_X49_Y50_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "0000000003CFFFF0E000007FFFFC000007FFFFF0000000FFFC2E4656F6B7230003FFFFFFFFFFFCF004000000038FFFF0E000003FFFFC000003FFFFF80000000FFF84854C2795D00003FFFFFFFFFF18F0060000000003FFF0E000003FFFFC000003FFFFFC0000000FF8AE13D185698B0023FFFFFFFFFF00F00E0000030001FDF0F000000FFFE7000003FFFFFC0100003F348E8C000A6C0000FFFFFFFFFFFF00F0000000000007DFFCF000000FFFC3000001FFFFFEC000001FBC87D9FFEDBC0000FFFFFFFFFFFE00F0000000000007FFFCF000000FFF00000000FFFFFFC0000007FC0397FF524F0000FFFFFFFFFFF800F0000000000007FFFCF800000FFF810000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00FFFFFFC0000007FE011EFFF8560000FFFFFFFFFFF800F0000000000003FFFCFC00000FFFFF000000FFFFFF00000003DEE61EFF2FC5000FFFFFFFFFFCF800F80000000000037FFCFC00000FFFFF0000007FFFFF000000039FF0800018A900FFFFFFFFFFF8FC00C00090000000013FFCFE00000FFFFF0000000FFFFFF00000001F709D0075893FFFFFFFFFFFF87F00000018300000007FFCFE00000FFFFF00000001FFFFF800000019F90800522FFFFFFFFFFFFFFC3F00004018300000007FFCFF00000FFFFF00000003F07FFCC00003003F0700003CFFFFFFFFFFFFFC3C0000000C38002003FFF9FE00000FFFFF20000000F87FFCC00001007FFF0000FFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFFF8FE0000000038000007FFFCFC000007FFFFF10000000F3FFFFF0000003FFFFF1FFFFFFFFFFFFFFFF8FF000000003C008007FF7CFC00001FFFFFF00000000F3FFFFFC000001FFFFFFFFFFFFFFFFFFFFFFFFE000000003E008000FFFCF80000FFFFFFF00000000E1FFFFFFC000007FFFFFFFFFFFFFFFFFFFFFFF0000000003F3080007FFCF80001FFFFFFF9800000841FFFFFFF0000003FFFFFFFFFFFFFFFFFFC0000000000001FF000007F7CF80001FFFFFFFFC000000407FFFFFFC000001FFFFFFFFFFF7FFFFFE00000000000001FE00000FF7CF80003FFFFFFFFE000802407FEFFFFE000000FFCFFFFFFFFFEFFFFE00000006000000FE10000FF78";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "F800073FFFFFFFF000000007FFFFFFE00001037FC3FCFFFFFC3FFC000000010000001FE00007FFF8F80007FFFFFFFFFC00000007FFFFFFE00080003F81F8FFFFF87FFF00000000000003FFE000007FF8F80007FFFFFFFFFF00C00007FFFFFFFF0000000F00007FFFFFFE7F00000000000FFFFFE000003FF8F00007FFFF9BE7FFF8000007FFFFFFFF0000000700073FFCFF000000000000183FFFFFE000001FF0F00007FFFF89C3FFFC000003FFFFFFFFC000000600070FF00000000000000038FFFFFFF000003FE0E00007FFFF01C3FFFC0000003FFFFFFF8C000000000303E00000000000000CFCFFFFFFF800003FF0E00007FFFC0003FFFC0000001EFFFFFE";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N48
cyclonev_lcell_comb \ram_access_inst|ram_data~6 (
// Equation(s):
// \ram_access_inst|ram_data~6_combout  = ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( 
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout ) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout  & 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout )))) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) ) ) ) # ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datac(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datae(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.dataf(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_data~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_data~6 .extended_lut = "off";
defparam \ram_access_inst|ram_data~6 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \ram_access_inst|ram_data~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y36_N54
cyclonev_lcell_comb \ram_access_inst|ram_data~8 (
// Equation(s):
// \ram_access_inst|ram_data~8_combout  = ( \ram_access_inst|ram_data~7_combout  & ( \ram_access_inst|ram_data~6_combout  & ( (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|ram_data~5_combout  & !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( 
// !\ram_access_inst|ram_data~7_combout  & ( \ram_access_inst|ram_data~6_combout  & ( (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a 
// [3]) # ((\ram_access_inst|ram_data~5_combout  & !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \ram_access_inst|ram_data~7_combout  & ( !\ram_access_inst|ram_data~6_combout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|ram_data~5_combout  & 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3])) ) ) ) # ( !\ram_access_inst|ram_data~7_combout  & ( !\ram_access_inst|ram_data~6_combout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|ram_data~5_combout  & 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) )

	.dataa(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\ram_access_inst|ram_data~5_combout ),
	.datad(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ram_access_inst|ram_data~7_combout ),
	.dataf(!\ram_access_inst|ram_data~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_data~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_data~8 .extended_lut = "off";
defparam \ram_access_inst|ram_data~8 .lut_mask = 64'h020046448A88CECC;
defparam \ram_access_inst|ram_data~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y36_N56
dffeas \ram_access_inst|ram_data[1] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|ram_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_access_inst|ram_data[6]~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|ram_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|ram_data[1] .is_wysiwyg = "true";
defparam \ram_access_inst|ram_data[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a296 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2441w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3206w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1],\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],\ram_access_inst|ram_addr[3]~DUPLICATE_q ,
\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a296 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a296 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a296 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a296 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a296 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a296 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a296 .port_a_address_width = 12;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a296 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_width = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a296 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a296 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a296 .port_a_last_address = 4095;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a296 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a296 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a296 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a296 .port_b_address_width = 12;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a296 .port_b_data_width = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a296 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X43_Y28_N40
dffeas \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y28_N31
dffeas \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[3] (
	.clk(\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[3] .is_wysiwyg = "true";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N0
cyclonev_lcell_comb \color_in~2 (
// Equation(s):
// \color_in~2_combout  = ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [4] & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [5] & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(gnd),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~2 .extended_lut = "off";
defparam \color_in~2 .lut_mask = 64'h00000000F0F00000;
defparam \color_in~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N24
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = \ram_access_inst|ram_addr [13]

	.dataa(gnd),
	.datab(!\ram_access_inst|ram_addr [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[0]~feeder .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y28_N25
dffeas \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N57
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout  = \ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a [0]

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y28_N58
dffeas \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE .is_wysiwyg = "true";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y28_N50
dffeas \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y28_N59
dffeas \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N24
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3061w[3]~0 (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3061w[3]~0_combout  = ( !\ram_access_inst|ram_addr [13] & ( !\ram_access_inst|ram_addr [14] & ( !\ram_access_inst|ram_addr [15] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram_access_inst|ram_addr [15]),
	.datad(gnd),
	.datae(!\ram_access_inst|ram_addr [13]),
	.dataf(!\ram_access_inst|ram_addr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3061w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3061w[3]~0 .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3061w[3]~0 .lut_mask = 64'hF0F0000000000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3061w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N30
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2390w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2390w [3] = ( \ram_access_inst|ram_wren~q  & ( \ram_access_inst|ram_addr[18]~DUPLICATE_q  & ( 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3061w[3]~0_combout  & (!\ram_access_inst|ram_addr[16]~DUPLICATE_q  & !\ram_access_inst|ram_addr [17])) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3061w[3]~0_combout ),
	.datab(gnd),
	.datac(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datad(!\ram_access_inst|ram_addr [17]),
	.datae(!\ram_access_inst|ram_wren~q ),
	.dataf(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2390w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2390w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2390w[3] .lut_mask = 64'h0000000000005000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2390w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N30
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3155w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3155w [3] = ( !\ram_access_inst|ram_addr [13] & ( !\ram_access_inst|ram_addr [17] & ( (!\ram_access_inst|ram_addr[16]~DUPLICATE_q  & (!\ram_access_inst|ram_addr [15] & 
// (\ram_access_inst|ram_addr[18]~DUPLICATE_q  & !\ram_access_inst|ram_addr [14]))) ) ) )

	.dataa(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_addr [15]),
	.datac(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datad(!\ram_access_inst|ram_addr [14]),
	.datae(!\ram_access_inst|ram_addr [13]),
	.dataf(!\ram_access_inst|ram_addr [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3155w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3155w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3155w[3] .lut_mask = 64'h0800000000000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3155w[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y37_N38
dffeas \ram_access_inst|rom_addr[12] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(gnd),
	.ena(\ram_access_inst|rom_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|rom_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|rom_addr[12] .is_wysiwyg = "true";
defparam \ram_access_inst|rom_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y37_N6
cyclonev_lcell_comb \ram_access_inst|ram_addr[12]~feeder (
// Equation(s):
// \ram_access_inst|ram_addr[12]~feeder_combout  = ( \ram_access_inst|rom_addr [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_access_inst|rom_addr [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_addr[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_addr[12]~feeder .extended_lut = "off";
defparam \ram_access_inst|ram_addr[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram_access_inst|ram_addr[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y39_N19
dffeas \ram_address[12] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\Add1~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\color_in[6]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_address[12]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_address[12] .is_wysiwyg = "true";
defparam \ram_address[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y37_N8
dffeas \ram_access_inst|ram_addr[12] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|ram_addr[12]~feeder_combout ),
	.asdata(ram_address[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(!\ram_access_inst|copying~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|ram_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|ram_addr[12] .is_wysiwyg = "true";
defparam \ram_access_inst|ram_addr[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y30_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a256 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2390w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3155w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a256 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a256 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a256 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a256 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a256 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a256 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a256 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a256 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a256 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a256 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a256 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a256 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a256 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a256 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a256 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a256 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a256 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N3
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2904w[3]~0 (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2904w[3]~0_combout  = ( \ram_access_inst|ram_addr [13] & ( \ram_access_inst|ram_addr [14] & ( !\ram_access_inst|ram_addr [15] ) ) )

	.dataa(!\ram_access_inst|ram_addr [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ram_access_inst|ram_addr [13]),
	.dataf(!\ram_access_inst|ram_addr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2904w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2904w[3]~0 .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2904w[3]~0 .lut_mask = 64'h000000000000AAAA;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2904w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N15
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2421w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2421w [3] = ( !\ram_access_inst|ram_addr[16]~DUPLICATE_q  & ( \ram_access_inst|ram_addr[18]~DUPLICATE_q  & ( (\ram_access_inst|ram_wren~q  & (!\ram_access_inst|ram_addr [17] & 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2904w[3]~0_combout )) ) ) )

	.dataa(!\ram_access_inst|ram_wren~q ),
	.datab(!\ram_access_inst|ram_addr [17]),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2904w[3]~0_combout ),
	.datad(gnd),
	.datae(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.dataf(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2421w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2421w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2421w[3] .lut_mask = 64'h0000000004040000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2421w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N54
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3186w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3186w [3] = ( \ram_access_inst|ram_addr [13] & ( !\ram_access_inst|ram_addr [17] & ( (!\ram_access_inst|ram_addr[16]~DUPLICATE_q  & (\ram_access_inst|ram_addr [14] & 
// (\ram_access_inst|ram_addr[18]~DUPLICATE_q  & !\ram_access_inst|ram_addr [15]))) ) ) )

	.dataa(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_addr [14]),
	.datac(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datad(!\ram_access_inst|ram_addr [15]),
	.datae(!\ram_access_inst|ram_addr [13]),
	.dataf(!\ram_access_inst|ram_addr [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3186w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3186w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3186w[3] .lut_mask = 64'h0000020000000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3186w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y28_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a280 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2421w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3186w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a280_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a280 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a280 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a280 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a280 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a280 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a280 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a280 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a280 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a280 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a280 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a280 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a280 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a280 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a280 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a280 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a280 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a280 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N42
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2894w[3]~0 (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2894w[3]~0_combout  = ( !\ram_access_inst|ram_addr [15] & ( \ram_access_inst|ram_addr [14] & ( !\ram_access_inst|ram_addr [13] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram_access_inst|ram_addr [13]),
	.datad(gnd),
	.datae(!\ram_access_inst|ram_addr [15]),
	.dataf(!\ram_access_inst|ram_addr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2894w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2894w[3]~0 .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2894w[3]~0 .lut_mask = 64'h00000000F0F00000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2894w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N0
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2411w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2411w [3] = ( !\ram_access_inst|ram_addr[16]~DUPLICATE_q  & ( (\ram_access_inst|ram_wren~q  & (!\ram_access_inst|ram_addr [17] & (\ram_access_inst|ram_addr[18]~DUPLICATE_q  & 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2894w[3]~0_combout ))) ) )

	.dataa(!\ram_access_inst|ram_wren~q ),
	.datab(!\ram_access_inst|ram_addr [17]),
	.datac(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2894w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2411w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2411w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2411w[3] .lut_mask = 64'h0004000400000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2411w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N15
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3176w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3176w [3] = ( !\ram_access_inst|ram_addr [15] & ( \ram_access_inst|ram_addr [14] & ( (!\ram_access_inst|ram_addr[16]~DUPLICATE_q  & (\ram_access_inst|ram_addr[18]~DUPLICATE_q 
//  & (!\ram_access_inst|ram_addr [13] & !\ram_access_inst|ram_addr [17]))) ) ) )

	.dataa(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datac(!\ram_access_inst|ram_addr [13]),
	.datad(!\ram_access_inst|ram_addr [17]),
	.datae(!\ram_access_inst|ram_addr [15]),
	.dataf(!\ram_access_inst|ram_addr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3176w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3176w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3176w[3] .lut_mask = 64'h0000000020000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3176w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y36_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a272 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2411w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a272 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a272 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a272 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a272 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a272 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a272 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a272 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a272 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a272 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a272 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a272 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a272 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a272 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a272 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a272 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a272 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a272 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N6
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3166w[3]~0 (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3166w[3]~0_combout  = ( !\ram_access_inst|ram_addr [14] & ( (\ram_access_inst|ram_addr [13] & !\ram_access_inst|ram_addr [15]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram_access_inst|ram_addr [13]),
	.datad(!\ram_access_inst|ram_addr [15]),
	.datae(gnd),
	.dataf(!\ram_access_inst|ram_addr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3166w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3166w[3]~0 .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3166w[3]~0 .lut_mask = 64'h0F000F0000000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3166w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N48
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2401w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2401w [3] = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3166w[3]~0_combout  & ( (\ram_access_inst|ram_addr[18]~DUPLICATE_q  & 
// (!\ram_access_inst|ram_addr[16]~DUPLICATE_q  & (\ram_access_inst|ram_wren~q  & !\ram_access_inst|ram_addr [17]))) ) )

	.dataa(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datac(!\ram_access_inst|ram_wren~q ),
	.datad(!\ram_access_inst|ram_addr [17]),
	.datae(gnd),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3166w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2401w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2401w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2401w[3] .lut_mask = 64'h0000000004000400;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2401w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N33
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3166w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3166w [3] = ( !\ram_access_inst|ram_addr [15] & ( \ram_access_inst|ram_addr [13] & ( (!\ram_access_inst|ram_addr[16]~DUPLICATE_q  & (\ram_access_inst|ram_addr[18]~DUPLICATE_q 
//  & (!\ram_access_inst|ram_addr [17] & !\ram_access_inst|ram_addr [14]))) ) ) )

	.dataa(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datac(!\ram_access_inst|ram_addr [17]),
	.datad(!\ram_access_inst|ram_addr [14]),
	.datae(!\ram_access_inst|ram_addr [15]),
	.dataf(!\ram_access_inst|ram_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3166w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3166w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3166w[3] .lut_mask = 64'h0000000020000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3166w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a264 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2401w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3166w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a264 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a264 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a264 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a264 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a264 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a264 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a264 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a264 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a264 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a264 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a264 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a264 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a264 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a264 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a264 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a264 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a264 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N33
cyclonev_lcell_comb \color_in~1 (
// Equation(s):
// \color_in~1_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a272~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a264~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a256~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a280~portadataout )))) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a272~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a264~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a256~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a280~portadataout )))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a272~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a264~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a256~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a280~portadataout )))) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a272~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a264~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a256~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a280~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a256~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a280~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a272~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a264~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~1 .extended_lut = "off";
defparam \color_in~1 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \color_in~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N15
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2058w[3]~0 (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2058w[3]~0_combout  = ( \ram_access_inst|ram_addr [15] & ( (!\ram_access_inst|ram_addr [14] & !\ram_access_inst|ram_addr [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram_access_inst|ram_addr [14]),
	.datad(!\ram_access_inst|ram_addr [13]),
	.datae(gnd),
	.dataf(!\ram_access_inst|ram_addr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2058w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2058w[3]~0 .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2058w[3]~0 .lut_mask = 64'h00000000F000F000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2058w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N30
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2431w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2431w [3] = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2058w[3]~0_combout  & ( (\ram_access_inst|ram_wren~q  & 
// (!\ram_access_inst|ram_addr[16]~DUPLICATE_q  & (\ram_access_inst|ram_addr[18]~DUPLICATE_q  & !\ram_access_inst|ram_addr [17]))) ) )

	.dataa(!\ram_access_inst|ram_wren~q ),
	.datab(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datac(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datad(!\ram_access_inst|ram_addr [17]),
	.datae(gnd),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2058w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2431w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2431w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2431w[3] .lut_mask = 64'h0000000004000400;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2431w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N30
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3196w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3196w [3] = ( !\ram_access_inst|ram_addr [13] & ( \ram_access_inst|ram_addr [15] & ( (!\ram_access_inst|ram_addr[16]~DUPLICATE_q  & (\ram_access_inst|ram_addr[18]~DUPLICATE_q 
//  & (!\ram_access_inst|ram_addr [14] & !\ram_access_inst|ram_addr [17]))) ) ) )

	.dataa(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datac(!\ram_access_inst|ram_addr [14]),
	.datad(!\ram_access_inst|ram_addr [17]),
	.datae(!\ram_access_inst|ram_addr [13]),
	.dataf(!\ram_access_inst|ram_addr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3196w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3196w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3196w[3] .lut_mask = 64'h0000000020000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3196w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a288 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3196w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a288 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a288 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a288 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a288 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a288 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a288 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a288 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a288 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a288 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N24
cyclonev_lcell_comb \color_in~117 (
// Equation(s):
// \color_in~117_combout  = ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( (\color_in~2_combout  & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\color_in~1_combout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a288~portadataout ))))) ) ) # ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( (\color_in~2_combout  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\color_in~1_combout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a296~portadataout ))))) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a296~portadataout ),
	.datad(!\color_in~2_combout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\color_in~1_combout ),
	.datag(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a288~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~117 .extended_lut = "on";
defparam \color_in~117 .lut_mask = 64'h0004000400AE00AE;
defparam \color_in~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N33
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2245w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2245w [3] = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2058w[3]~0_combout  & ( (\ram_access_inst|ram_wren~q  & 
// (!\ram_access_inst|ram_addr[16]~DUPLICATE_q  & (\ram_access_inst|ram_addr [17] & !\ram_access_inst|ram_addr[18]~DUPLICATE_q ))) ) )

	.dataa(!\ram_access_inst|ram_wren~q ),
	.datab(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datac(!\ram_access_inst|ram_addr [17]),
	.datad(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2058w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2245w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2245w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2245w[3] .lut_mask = 64'h0000000004000400;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2245w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N51
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3008w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3008w [3] = ( \ram_access_inst|ram_addr [15] & ( !\ram_access_inst|ram_addr[16]~DUPLICATE_q  & ( (!\ram_access_inst|ram_addr [13] & (\ram_access_inst|ram_addr [17] & 
// (!\ram_access_inst|ram_addr[18]~DUPLICATE_q  & !\ram_access_inst|ram_addr [14]))) ) ) )

	.dataa(!\ram_access_inst|ram_addr [13]),
	.datab(!\ram_access_inst|ram_addr [17]),
	.datac(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datad(!\ram_access_inst|ram_addr [14]),
	.datae(!\ram_access_inst|ram_addr [15]),
	.dataf(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3008w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3008w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3008w[3] .lut_mask = 64'h0000200000000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3008w[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y37_N29
dffeas \ram_access_inst|ram_addr[3] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|ram_addr[3]~feeder_combout ),
	.asdata(ram_address[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(!\ram_access_inst|copying~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|ram_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|ram_addr[3] .is_wysiwyg = "true";
defparam \ram_access_inst|ram_addr[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2245w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3008w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr [3],\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N27
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2297w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2297w [3] = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3061w[3]~0_combout  & ( (\ram_access_inst|ram_wren~q  & 
// (!\ram_access_inst|ram_addr[18]~DUPLICATE_q  & (\ram_access_inst|ram_addr [17] & \ram_access_inst|ram_addr[16]~DUPLICATE_q ))) ) )

	.dataa(!\ram_access_inst|ram_wren~q ),
	.datab(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datac(!\ram_access_inst|ram_addr [17]),
	.datad(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3061w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2297w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2297w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2297w[3] .lut_mask = 64'h0000000000040004;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2297w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N48
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3061w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3061w [3] = ( \ram_access_inst|ram_addr[16]~DUPLICATE_q  & ( !\ram_access_inst|ram_addr [15] & ( (!\ram_access_inst|ram_addr [13] & (\ram_access_inst|ram_addr [17] & 
// (!\ram_access_inst|ram_addr [14] & !\ram_access_inst|ram_addr[18]~DUPLICATE_q ))) ) ) )

	.dataa(!\ram_access_inst|ram_addr [13]),
	.datab(!\ram_access_inst|ram_addr [17]),
	.datac(!\ram_access_inst|ram_addr [14]),
	.datad(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datae(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.dataf(!\ram_access_inst|ram_addr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3061w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3061w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3061w[3] .lut_mask = 64'h0000200000000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3061w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a192 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2297w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3061w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a192 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a192 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a192 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N6
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2204w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2204w [3] = ( \ram_access_inst|ram_wren~q  & ( !\ram_access_inst|ram_addr[18]~DUPLICATE_q  & ( 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3061w[3]~0_combout  & (!\ram_access_inst|ram_addr[16]~DUPLICATE_q  & \ram_access_inst|ram_addr [17])) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3061w[3]~0_combout ),
	.datab(gnd),
	.datac(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datad(!\ram_access_inst|ram_addr [17]),
	.datae(!\ram_access_inst|ram_wren~q ),
	.dataf(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2204w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2204w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2204w[3] .lut_mask = 64'h0000005000000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2204w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N21
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2967w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2967w [3] = ( !\ram_access_inst|ram_addr [13] & ( \ram_access_inst|ram_addr [17] & ( (!\ram_access_inst|ram_addr[18]~DUPLICATE_q  & (!\ram_access_inst|ram_addr [14] & 
// (!\ram_access_inst|ram_addr [15] & !\ram_access_inst|ram_addr[16]~DUPLICATE_q ))) ) ) )

	.dataa(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_addr [14]),
	.datac(!\ram_access_inst|ram_addr [15]),
	.datad(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datae(!\ram_access_inst|ram_addr [13]),
	.dataf(!\ram_access_inst|ram_addr [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2967w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2967w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2967w[3] .lut_mask = 64'h0000000080000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2967w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2204w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2967w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N3
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2338w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2338w [3] = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2058w[3]~0_combout  & ( (\ram_access_inst|ram_wren~q  & (\ram_access_inst|ram_addr [17] 
// & (\ram_access_inst|ram_addr[16]~DUPLICATE_q  & !\ram_access_inst|ram_addr[18]~DUPLICATE_q ))) ) )

	.dataa(!\ram_access_inst|ram_wren~q ),
	.datab(!\ram_access_inst|ram_addr [17]),
	.datac(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datad(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2058w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2338w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2338w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2338w[3] .lut_mask = 64'h0000000001000100;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2338w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N30
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3102w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3102w [3] = ( \ram_access_inst|ram_addr [17] & ( !\ram_access_inst|ram_addr [14] & ( (!\ram_access_inst|ram_addr[18]~DUPLICATE_q  & (\ram_access_inst|ram_addr[16]~DUPLICATE_q 
//  & (\ram_access_inst|ram_addr [15] & !\ram_access_inst|ram_addr [13]))) ) ) )

	.dataa(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datac(!\ram_access_inst|ram_addr [15]),
	.datad(!\ram_access_inst|ram_addr [13]),
	.datae(!\ram_access_inst|ram_addr [17]),
	.dataf(!\ram_access_inst|ram_addr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3102w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3102w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3102w[3] .lut_mask = 64'h0000020000000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3102w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y14_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a224 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2338w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3102w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a224 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a224 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a224 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a224 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N24
cyclonev_lcell_comb \color_in~8 (
// Equation(s):
// \color_in~8_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a128~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a224~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a160~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a192~portadataout )))) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a128~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a224~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a160~portadataout  & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a192~portadataout )))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a128~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a224~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a160~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a192~portadataout  & !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a128~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a224~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a160~portadataout  & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a192~portadataout  & !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a160~portadataout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a192~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a128~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a224~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~8 .extended_lut = "off";
defparam \color_in~8 .lut_mask = 64'h0344CF440377CF77;
defparam \color_in~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N9
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2308w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2308w [3] = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3166w[3]~0_combout  & ( (\ram_access_inst|ram_wren~q  & 
// (\ram_access_inst|ram_addr[16]~DUPLICATE_q  & (\ram_access_inst|ram_addr [17] & !\ram_access_inst|ram_addr[18]~DUPLICATE_q ))) ) )

	.dataa(!\ram_access_inst|ram_wren~q ),
	.datab(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datac(!\ram_access_inst|ram_addr [17]),
	.datad(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3166w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2308w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2308w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2308w[3] .lut_mask = 64'h0000000001000100;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2308w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N42
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3072w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3072w [3] = ( \ram_access_inst|ram_addr [17] & ( !\ram_access_inst|ram_addr[18]~DUPLICATE_q  & ( (\ram_access_inst|ram_addr[16]~DUPLICATE_q  & (!\ram_access_inst|ram_addr 
// [15] & (!\ram_access_inst|ram_addr [14] & \ram_access_inst|ram_addr [13]))) ) ) )

	.dataa(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_addr [15]),
	.datac(!\ram_access_inst|ram_addr [14]),
	.datad(!\ram_access_inst|ram_addr [13]),
	.datae(!\ram_access_inst|ram_addr [17]),
	.dataf(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3072w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3072w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3072w[3] .lut_mask = 64'h0000004000000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3072w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a200 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2308w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3072w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a200 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a200 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a200 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a200 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N48
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2255w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2255w [3] = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2068w[3]~0_combout  & ( (!\ram_access_inst|ram_addr[18]~DUPLICATE_q  & 
// (\ram_access_inst|ram_wren~q  & (!\ram_access_inst|ram_addr[16]~DUPLICATE_q  & \ram_access_inst|ram_addr [17]))) ) )

	.dataa(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_wren~q ),
	.datac(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datad(!\ram_access_inst|ram_addr [17]),
	.datae(gnd),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2068w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2255w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2255w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2255w[3] .lut_mask = 64'h0000000000200020;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2255w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N0
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3018w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3018w [3] = ( \ram_access_inst|ram_addr [17] & ( !\ram_access_inst|ram_addr[16]~DUPLICATE_q  & ( (\ram_access_inst|ram_addr [13] & (\ram_access_inst|ram_addr [15] & 
// (!\ram_access_inst|ram_addr [14] & !\ram_access_inst|ram_addr[18]~DUPLICATE_q ))) ) ) )

	.dataa(!\ram_access_inst|ram_addr [13]),
	.datab(!\ram_access_inst|ram_addr [15]),
	.datac(!\ram_access_inst|ram_addr [14]),
	.datad(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datae(!\ram_access_inst|ram_addr [17]),
	.dataf(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3018w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3018w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3018w[3] .lut_mask = 64'h0000100000000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3018w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2255w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3018w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N51
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2215w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2215w [3] = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3166w[3]~0_combout  & ( (!\ram_access_inst|ram_addr[18]~DUPLICATE_q  & 
// (\ram_access_inst|ram_wren~q  & (\ram_access_inst|ram_addr [17] & !\ram_access_inst|ram_addr[16]~DUPLICATE_q ))) ) )

	.dataa(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_wren~q ),
	.datac(!\ram_access_inst|ram_addr [17]),
	.datad(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3166w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2215w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2215w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2215w[3] .lut_mask = 64'h0000000002000200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2215w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N36
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2978w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2978w [3] = ( \ram_access_inst|ram_addr [17] & ( !\ram_access_inst|ram_addr [15] & ( (!\ram_access_inst|ram_addr[18]~DUPLICATE_q  & (!\ram_access_inst|ram_addr [14] & 
// (!\ram_access_inst|ram_addr[16]~DUPLICATE_q  & \ram_access_inst|ram_addr [13]))) ) ) )

	.dataa(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_addr [14]),
	.datac(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datad(!\ram_access_inst|ram_addr [13]),
	.datae(!\ram_access_inst|ram_addr [17]),
	.dataf(!\ram_access_inst|ram_addr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2978w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2978w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2978w[3] .lut_mask = 64'h0000008000000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2978w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2215w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2978w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N27
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2348w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2348w [3] = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2068w[3]~0_combout  & ( (\ram_access_inst|ram_wren~q  & (\ram_access_inst|ram_addr [17] 
// & (\ram_access_inst|ram_addr[16]~DUPLICATE_q  & !\ram_access_inst|ram_addr[18]~DUPLICATE_q ))) ) )

	.dataa(!\ram_access_inst|ram_wren~q ),
	.datab(!\ram_access_inst|ram_addr [17]),
	.datac(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datad(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2068w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2348w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2348w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2348w[3] .lut_mask = 64'h0000000001000100;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2348w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N9
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3112w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3112w [3] = ( !\ram_access_inst|ram_addr [14] & ( \ram_access_inst|ram_addr [13] & ( (!\ram_access_inst|ram_addr[18]~DUPLICATE_q  & (\ram_access_inst|ram_addr [17] & 
// (\ram_access_inst|ram_addr [15] & \ram_access_inst|ram_addr[16]~DUPLICATE_q ))) ) ) )

	.dataa(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_addr [17]),
	.datac(!\ram_access_inst|ram_addr [15]),
	.datad(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datae(!\ram_access_inst|ram_addr [14]),
	.dataf(!\ram_access_inst|ram_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3112w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3112w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3112w[3] .lut_mask = 64'h0000000000020000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3112w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y15_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a232 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2348w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3112w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a232 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a232 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a232 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a232 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a232 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N36
cyclonev_lcell_comb \color_in~9 (
// Equation(s):
// \color_in~9_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a136~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a232~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a168~portadataout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a200~portadataout ))) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a136~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a232~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a168~portadataout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a200~portadataout ))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a136~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a232~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a168~portadataout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a200~portadataout  & (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a136~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a232~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a168~portadataout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a200~portadataout  & (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a200~portadataout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a168~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a136~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a232~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~9 .extended_lut = "off";
defparam \color_in~9 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \color_in~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N18
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2318w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2318w [3] = ( \ram_access_inst|ram_addr[16]~DUPLICATE_q  & ( (\ram_access_inst|ram_wren~q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2894w[3]~0_combout  & (!\ram_access_inst|ram_addr[18]~DUPLICATE_q  & \ram_access_inst|ram_addr [17]))) ) )

	.dataa(!\ram_access_inst|ram_wren~q ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2894w[3]~0_combout ),
	.datac(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datad(!\ram_access_inst|ram_addr [17]),
	.datae(gnd),
	.dataf(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2318w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2318w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2318w[3] .lut_mask = 64'h0000000000100010;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2318w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N36
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3082w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3082w [3] = ( \ram_access_inst|ram_addr [14] & ( !\ram_access_inst|ram_addr[18]~DUPLICATE_q  & ( (\ram_access_inst|ram_addr[16]~DUPLICATE_q  & (!\ram_access_inst|ram_addr 
// [13] & (!\ram_access_inst|ram_addr [15] & \ram_access_inst|ram_addr [17]))) ) ) )

	.dataa(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_addr [13]),
	.datac(!\ram_access_inst|ram_addr [15]),
	.datad(!\ram_access_inst|ram_addr [17]),
	.datae(!\ram_access_inst|ram_addr [14]),
	.dataf(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3082w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3082w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3082w[3] .lut_mask = 64'h0000004000000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3082w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a208 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2318w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3082w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a208 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a208 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a208 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a208 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a208 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N24
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2225w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2225w [3] = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2894w[3]~0_combout  & ( (\ram_access_inst|ram_wren~q  & 
// (!\ram_access_inst|ram_addr[18]~DUPLICATE_q  & (!\ram_access_inst|ram_addr[16]~DUPLICATE_q  & \ram_access_inst|ram_addr [17]))) ) )

	.dataa(!\ram_access_inst|ram_wren~q ),
	.datab(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datac(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datad(!\ram_access_inst|ram_addr [17]),
	.datae(gnd),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2894w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2225w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2225w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2225w[3] .lut_mask = 64'h0000000000400040;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2225w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N0
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2988w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2988w [3] = ( \ram_access_inst|ram_addr [17] & ( !\ram_access_inst|ram_addr [13] & ( (!\ram_access_inst|ram_addr[16]~DUPLICATE_q  & (\ram_access_inst|ram_addr [14] & 
// (!\ram_access_inst|ram_addr[18]~DUPLICATE_q  & !\ram_access_inst|ram_addr [15]))) ) ) )

	.dataa(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_addr [14]),
	.datac(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datad(!\ram_access_inst|ram_addr [15]),
	.datae(!\ram_access_inst|ram_addr [17]),
	.dataf(!\ram_access_inst|ram_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2988w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2988w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2988w[3] .lut_mask = 64'h0000200000000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2988w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2225w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2988w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N30
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2078w[3]~0 (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2078w[3]~0_combout  = ( \ram_access_inst|ram_addr [15] & ( !\ram_access_inst|ram_addr [13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ram_access_inst|ram_addr [15]),
	.dataf(!\ram_access_inst|ram_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2078w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2078w[3]~0 .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2078w[3]~0 .lut_mask = 64'h0000FFFF00000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2078w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N21
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2358w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2358w [3] = ( \ram_access_inst|ram_wren~q  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2078w[3]~0_combout  & ( 
// (\ram_access_inst|ram_addr[16]~DUPLICATE_q  & (\ram_access_inst|ram_addr [17] & (\ram_access_inst|ram_addr [14] & !\ram_access_inst|ram_addr[18]~DUPLICATE_q ))) ) ) )

	.dataa(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_addr [17]),
	.datac(!\ram_access_inst|ram_addr [14]),
	.datad(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datae(!\ram_access_inst|ram_wren~q ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2078w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2358w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2358w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2358w[3] .lut_mask = 64'h0000000000000100;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2358w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N6
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3122w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3122w [3] = ( !\ram_access_inst|ram_addr [13] & ( \ram_access_inst|ram_addr [14] & ( (!\ram_access_inst|ram_addr[18]~DUPLICATE_q  & (\ram_access_inst|ram_addr [17] & 
// (\ram_access_inst|ram_addr[16]~DUPLICATE_q  & \ram_access_inst|ram_addr [15]))) ) ) )

	.dataa(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_addr [17]),
	.datac(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datad(!\ram_access_inst|ram_addr [15]),
	.datae(!\ram_access_inst|ram_addr [13]),
	.dataf(!\ram_access_inst|ram_addr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3122w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3122w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3122w[3] .lut_mask = 64'h0000000000020000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3122w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a240 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2358w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3122w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a240 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a240 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a240 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a240 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a240 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N48
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2265w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2265w [3] = ( \ram_access_inst|ram_addr [17] & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2078w[3]~0_combout  & ( 
// (!\ram_access_inst|ram_addr[18]~DUPLICATE_q  & (\ram_access_inst|ram_wren~q  & (!\ram_access_inst|ram_addr[16]~DUPLICATE_q  & \ram_access_inst|ram_addr [14]))) ) ) )

	.dataa(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_wren~q ),
	.datac(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datad(!\ram_access_inst|ram_addr [14]),
	.datae(!\ram_access_inst|ram_addr [17]),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2078w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2265w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2265w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2265w[3] .lut_mask = 64'h0000000000000020;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2265w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N54
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3028w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3028w [3] = ( \ram_access_inst|ram_addr [14] & ( !\ram_access_inst|ram_addr[18]~DUPLICATE_q  & ( (!\ram_access_inst|ram_addr[16]~DUPLICATE_q  & (!\ram_access_inst|ram_addr 
// [13] & (\ram_access_inst|ram_addr [15] & \ram_access_inst|ram_addr [17]))) ) ) )

	.dataa(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_addr [13]),
	.datac(!\ram_access_inst|ram_addr [15]),
	.datad(!\ram_access_inst|ram_addr [17]),
	.datae(!\ram_access_inst|ram_addr [14]),
	.dataf(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3028w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3028w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3028w[3] .lut_mask = 64'h0000000800000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3028w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a176 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2265w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3028w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a176 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a176 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a176 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N42
cyclonev_lcell_comb \color_in~10 (
// Equation(s):
// \color_in~10_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a176~portadataout  & ( 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a144~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a208~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a176~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a144~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a208~portadataout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a176~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a144~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a208~portadataout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a176~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a144~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a208~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a208~portadataout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a144~portadataout ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a240~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a176~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~10 .extended_lut = "off";
defparam \color_in~10 .lut_mask = 64'h3050305F3F503F5F;
defparam \color_in~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N15
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2088w[3]~0 (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2088w[3]~0_combout  = (\ram_access_inst|ram_addr [13] & \ram_access_inst|ram_addr [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram_access_inst|ram_addr [13]),
	.datad(!\ram_access_inst|ram_addr [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2088w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2088w[3]~0 .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2088w[3]~0 .lut_mask = 64'h000F000F000F000F;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2088w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N3
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2275w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2275w [3] = ( \ram_access_inst|ram_wren~q  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2088w[3]~0_combout  & ( 
// (!\ram_access_inst|ram_addr[18]~DUPLICATE_q  & (\ram_access_inst|ram_addr [17] & (\ram_access_inst|ram_addr [14] & !\ram_access_inst|ram_addr[16]~DUPLICATE_q ))) ) ) )

	.dataa(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_addr [17]),
	.datac(!\ram_access_inst|ram_addr [14]),
	.datad(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datae(!\ram_access_inst|ram_wren~q ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2088w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2275w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2275w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2275w[3] .lut_mask = 64'h0000000000000200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2275w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N0
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3038w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3038w [3] = ( \ram_access_inst|ram_addr [15] & ( \ram_access_inst|ram_addr [13] & ( (!\ram_access_inst|ram_addr[18]~DUPLICATE_q  & (\ram_access_inst|ram_addr [17] & 
// (!\ram_access_inst|ram_addr[16]~DUPLICATE_q  & \ram_access_inst|ram_addr [14]))) ) ) )

	.dataa(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_addr [17]),
	.datac(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datad(!\ram_access_inst|ram_addr [14]),
	.datae(!\ram_access_inst|ram_addr [15]),
	.dataf(!\ram_access_inst|ram_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3038w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3038w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3038w[3] .lut_mask = 64'h0000000000000020;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3038w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a184 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2275w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3038w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a184 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a184 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a184 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N6
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2368w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2368w [3] = ( \ram_access_inst|ram_addr [17] & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2088w[3]~0_combout  & ( 
// (\ram_access_inst|ram_addr[16]~DUPLICATE_q  & (\ram_access_inst|ram_wren~q  & (!\ram_access_inst|ram_addr[18]~DUPLICATE_q  & \ram_access_inst|ram_addr [14]))) ) ) )

	.dataa(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_wren~q ),
	.datac(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datad(!\ram_access_inst|ram_addr [14]),
	.datae(!\ram_access_inst|ram_addr [17]),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2088w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2368w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2368w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2368w[3] .lut_mask = 64'h0000000000000010;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2368w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N18
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3132w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3132w [3] = ( \ram_access_inst|ram_addr [15] & ( \ram_access_inst|ram_addr [13] & ( (\ram_access_inst|ram_addr[16]~DUPLICATE_q  & (\ram_access_inst|ram_addr [17] & 
// (!\ram_access_inst|ram_addr[18]~DUPLICATE_q  & \ram_access_inst|ram_addr [14]))) ) ) )

	.dataa(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_addr [17]),
	.datac(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datad(!\ram_access_inst|ram_addr [14]),
	.datae(!\ram_access_inst|ram_addr [15]),
	.dataf(!\ram_access_inst|ram_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3132w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3132w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3132w[3] .lut_mask = 64'h0000000000000010;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3132w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y16_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a248 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2368w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3132w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a248 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a248 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a248 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a248 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a248 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a248 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a248 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N36
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2328w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2328w [3] = ( \ram_access_inst|ram_addr[16]~DUPLICATE_q  & ( !\ram_access_inst|ram_addr[18]~DUPLICATE_q  & ( (\ram_access_inst|ram_addr [17] & (\ram_access_inst|ram_wren~q  & 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2904w[3]~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ram_access_inst|ram_addr [17]),
	.datac(!\ram_access_inst|ram_wren~q ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2904w[3]~0_combout ),
	.datae(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.dataf(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2328w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2328w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2328w[3] .lut_mask = 64'h0000000300000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2328w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N18
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3092w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3092w [3] = ( \ram_access_inst|ram_addr [17] & ( !\ram_access_inst|ram_addr [15] & ( (\ram_access_inst|ram_addr[16]~DUPLICATE_q  & (!\ram_access_inst|ram_addr[18]~DUPLICATE_q 
//  & (\ram_access_inst|ram_addr [14] & \ram_access_inst|ram_addr [13]))) ) ) )

	.dataa(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datac(!\ram_access_inst|ram_addr [14]),
	.datad(!\ram_access_inst|ram_addr [13]),
	.datae(!\ram_access_inst|ram_addr [17]),
	.dataf(!\ram_access_inst|ram_addr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3092w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3092w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3092w[3] .lut_mask = 64'h0000000400000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3092w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a216 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2328w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3092w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a216 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a216 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a216 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N57
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2235w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2235w [3] = ( !\ram_access_inst|ram_addr[16]~DUPLICATE_q  & ( !\ram_access_inst|ram_addr[18]~DUPLICATE_q  & ( (\ram_access_inst|ram_wren~q  & (\ram_access_inst|ram_addr [17] & 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2904w[3]~0_combout )) ) ) )

	.dataa(!\ram_access_inst|ram_wren~q ),
	.datab(!\ram_access_inst|ram_addr [17]),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2904w[3]~0_combout ),
	.datad(gnd),
	.datae(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.dataf(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2235w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2235w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2235w[3] .lut_mask = 64'h0101000000000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2235w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N54
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2998w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2998w [3] = ( \ram_access_inst|ram_addr [17] & ( !\ram_access_inst|ram_addr[16]~DUPLICATE_q  & ( (!\ram_access_inst|ram_addr [15] & (\ram_access_inst|ram_addr [13] & 
// (!\ram_access_inst|ram_addr[18]~DUPLICATE_q  & \ram_access_inst|ram_addr [14]))) ) ) )

	.dataa(!\ram_access_inst|ram_addr [15]),
	.datab(!\ram_access_inst|ram_addr [13]),
	.datac(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datad(!\ram_access_inst|ram_addr [14]),
	.datae(!\ram_access_inst|ram_addr [17]),
	.dataf(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2998w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2998w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2998w[3] .lut_mask = 64'h0000002000000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2998w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2235w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2998w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N12
cyclonev_lcell_comb \color_in~11 (
// Equation(s):
// \color_in~11_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a216~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a184~portadataout )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a248~portadataout )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a216~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a184~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a248~portadataout  & 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a216~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a184~portadataout  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a248~portadataout )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a216~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a184~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a248~portadataout ))))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a184~portadataout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a248~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a216~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a152~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~11 .extended_lut = "off";
defparam \color_in~11 .lut_mask = 64'h00473347CC47FF47;
defparam \color_in~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N42
cyclonev_lcell_comb \color_in~12 (
// Equation(s):
// \color_in~12_combout  = ( \color_in~10_combout  & ( \color_in~11_combout  & ( ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\color_in~8_combout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\color_in~9_combout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( 
// !\color_in~10_combout  & ( \color_in~11_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\color_in~8_combout )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\color_in~9_combout ))))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( \color_in~10_combout  & ( !\color_in~11_combout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\color_in~8_combout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\color_in~9_combout ))))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( !\color_in~10_combout  & ( !\color_in~11_combout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\color_in~8_combout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\color_in~9_combout ))))) ) ) )

	.dataa(!\color_in~8_combout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\color_in~9_combout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\color_in~10_combout ),
	.dataf(!\color_in~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~12 .extended_lut = "off";
defparam \color_in~12 .lut_mask = 64'h440C770C443F773F;
defparam \color_in~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N51
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2142w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2142w [3] = ( \ram_access_inst|ram_wren~q  & ( !\ram_access_inst|ram_addr[18]~DUPLICATE_q  & ( (\ram_access_inst|ram_addr[16]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2904w[3]~0_combout  & !\ram_access_inst|ram_addr [17])) ) ) )

	.dataa(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2904w[3]~0_combout ),
	.datac(!\ram_access_inst|ram_addr [17]),
	.datad(gnd),
	.datae(!\ram_access_inst|ram_wren~q ),
	.dataf(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2142w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2142w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2142w[3] .lut_mask = 64'h0000101000000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2142w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N57
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2904w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2904w [3] = ( \ram_access_inst|ram_addr[16]~DUPLICATE_q  & ( !\ram_access_inst|ram_addr [17] & ( (!\ram_access_inst|ram_addr [15] & (\ram_access_inst|ram_addr [13] & 
// (\ram_access_inst|ram_addr [14] & !\ram_access_inst|ram_addr[18]~DUPLICATE_q ))) ) ) )

	.dataa(!\ram_access_inst|ram_addr [15]),
	.datab(!\ram_access_inst|ram_addr [13]),
	.datac(!\ram_access_inst|ram_addr [14]),
	.datad(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datae(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.dataf(!\ram_access_inst|ram_addr [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2904w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2904w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2904w[3] .lut_mask = 64'h0000020000000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2904w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y29_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2142w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2904w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N24
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2088w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2088w [3] = ( \ram_access_inst|ram_addr [14] & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2088w[3]~0_combout  & ( 
// (!\ram_access_inst|ram_addr[16]~DUPLICATE_q  & (!\ram_access_inst|ram_addr [17] & (!\ram_access_inst|ram_addr[18]~DUPLICATE_q  & \ram_access_inst|ram_wren~q ))) ) ) )

	.dataa(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_addr [17]),
	.datac(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datad(!\ram_access_inst|ram_wren~q ),
	.datae(!\ram_access_inst|ram_addr [14]),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2088w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2088w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2088w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2088w[3] .lut_mask = 64'h0000000000000080;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2088w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N24
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2849w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2849w [3] = ( !\ram_access_inst|ram_addr[18]~DUPLICATE_q  & ( \ram_access_inst|ram_addr [14] & ( (!\ram_access_inst|ram_addr [17] & (\ram_access_inst|ram_addr [13] & 
// (!\ram_access_inst|ram_addr[16]~DUPLICATE_q  & \ram_access_inst|ram_addr [15]))) ) ) )

	.dataa(!\ram_access_inst|ram_addr [17]),
	.datab(!\ram_access_inst|ram_addr [13]),
	.datac(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datad(!\ram_access_inst|ram_addr [15]),
	.datae(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.dataf(!\ram_access_inst|ram_addr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2849w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2849w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2849w[3] .lut_mask = 64'h0000000000200000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2849w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2088w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2849w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N42
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2048w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2048w [3] = ( !\ram_access_inst|ram_addr[16]~DUPLICATE_q  & ( !\ram_access_inst|ram_addr[18]~DUPLICATE_q  & ( (!\ram_access_inst|ram_addr [17] & (\ram_access_inst|ram_wren~q  & 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2904w[3]~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ram_access_inst|ram_addr [17]),
	.datac(!\ram_access_inst|ram_wren~q ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2904w[3]~0_combout ),
	.datae(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.dataf(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2048w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2048w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2048w[3] .lut_mask = 64'h000C000000000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2048w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N3
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2809w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2809w [3] = ( \ram_access_inst|ram_addr [13] & ( !\ram_access_inst|ram_addr [17] & ( (!\ram_access_inst|ram_addr[16]~DUPLICATE_q  & (\ram_access_inst|ram_addr [14] & 
// (!\ram_access_inst|ram_addr [15] & !\ram_access_inst|ram_addr[18]~DUPLICATE_q ))) ) ) )

	.dataa(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_addr [14]),
	.datac(!\ram_access_inst|ram_addr [15]),
	.datad(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datae(!\ram_access_inst|ram_addr [13]),
	.dataf(!\ram_access_inst|ram_addr [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2809w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2809w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2809w[3] .lut_mask = 64'h0000200000000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2809w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y36_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2048w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2809w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N42
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2182w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2182w [3] = ( \ram_access_inst|ram_addr [14] & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2088w[3]~0_combout  & ( 
// (\ram_access_inst|ram_addr[16]~DUPLICATE_q  & (!\ram_access_inst|ram_addr [17] & (!\ram_access_inst|ram_addr[18]~DUPLICATE_q  & \ram_access_inst|ram_wren~q ))) ) ) )

	.dataa(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_addr [17]),
	.datac(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datad(!\ram_access_inst|ram_wren~q ),
	.datae(!\ram_access_inst|ram_addr [14]),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2088w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2182w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2182w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2182w[3] .lut_mask = 64'h0000000000000040;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2182w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N21
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2944w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2944w [3] = ( \ram_access_inst|ram_addr [15] & ( !\ram_access_inst|ram_addr [17] & ( (\ram_access_inst|ram_addr[16]~DUPLICATE_q  & (!\ram_access_inst|ram_addr[18]~DUPLICATE_q 
//  & (\ram_access_inst|ram_addr [13] & \ram_access_inst|ram_addr [14]))) ) ) )

	.dataa(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datac(!\ram_access_inst|ram_addr [13]),
	.datad(!\ram_access_inst|ram_addr [14]),
	.datae(!\ram_access_inst|ram_addr [15]),
	.dataf(!\ram_access_inst|ram_addr [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2944w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2944w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2944w[3] .lut_mask = 64'h0000000400000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2944w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2182w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2944w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N6
cyclonev_lcell_comb \color_in~6 (
// Equation(s):
// \color_in~6_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a120~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a88~portadataout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a56~portadataout )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]))) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a120~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a88~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a56~portadataout )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a120~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a88~portadataout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a120~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a88~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~6 .extended_lut = "off";
defparam \color_in~6 .lut_mask = 64'h02468ACE13579BDF;
defparam \color_in~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N45
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2172w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2172w [3] = ( \ram_access_inst|ram_addr [14] & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2078w[3]~0_combout  & ( 
// (\ram_access_inst|ram_addr[16]~DUPLICATE_q  & (!\ram_access_inst|ram_addr [17] & (\ram_access_inst|ram_wren~q  & !\ram_access_inst|ram_addr[18]~DUPLICATE_q ))) ) ) )

	.dataa(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_addr [17]),
	.datac(!\ram_access_inst|ram_wren~q ),
	.datad(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datae(!\ram_access_inst|ram_addr [14]),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2078w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2172w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2172w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2172w[3] .lut_mask = 64'h0000000000000400;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2172w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N33
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2934w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2934w [3] = ( \ram_access_inst|ram_addr [14] & ( !\ram_access_inst|ram_addr [17] & ( (!\ram_access_inst|ram_addr[18]~DUPLICATE_q  & (\ram_access_inst|ram_addr[16]~DUPLICATE_q 
//  & (!\ram_access_inst|ram_addr [13] & \ram_access_inst|ram_addr [15]))) ) ) )

	.dataa(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datac(!\ram_access_inst|ram_addr [13]),
	.datad(!\ram_access_inst|ram_addr [15]),
	.datae(!\ram_access_inst|ram_addr [14]),
	.dataf(!\ram_access_inst|ram_addr [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2934w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2934w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2934w[3] .lut_mask = 64'h0000002000000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2934w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2172w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2934w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N27
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2078w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2078w [3] = ( \ram_access_inst|ram_addr [14] & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2078w[3]~0_combout  & ( 
// (!\ram_access_inst|ram_addr[16]~DUPLICATE_q  & (!\ram_access_inst|ram_addr [17] & (\ram_access_inst|ram_wren~q  & !\ram_access_inst|ram_addr[18]~DUPLICATE_q ))) ) ) )

	.dataa(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_addr [17]),
	.datac(!\ram_access_inst|ram_wren~q ),
	.datad(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datae(!\ram_access_inst|ram_addr [14]),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2078w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2078w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2078w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2078w[3] .lut_mask = 64'h0000000000000800;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2078w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N15
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2839w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2839w [3] = ( \ram_access_inst|ram_addr [14] & ( !\ram_access_inst|ram_addr[18]~DUPLICATE_q  & ( (!\ram_access_inst|ram_addr [17] & (\ram_access_inst|ram_addr [15] & 
// (!\ram_access_inst|ram_addr [13] & !\ram_access_inst|ram_addr[16]~DUPLICATE_q ))) ) ) )

	.dataa(!\ram_access_inst|ram_addr [17]),
	.datab(!\ram_access_inst|ram_addr [15]),
	.datac(!\ram_access_inst|ram_addr [13]),
	.datad(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datae(!\ram_access_inst|ram_addr [14]),
	.dataf(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2839w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2839w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2839w[3] .lut_mask = 64'h0000200000000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2839w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2078w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2839w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N24
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2038w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2038w [3] = ( !\ram_access_inst|ram_addr[16]~DUPLICATE_q  & ( (\ram_access_inst|ram_wren~q  & (!\ram_access_inst|ram_addr [17] & (!\ram_access_inst|ram_addr[18]~DUPLICATE_q  & 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2894w[3]~0_combout ))) ) )

	.dataa(!\ram_access_inst|ram_wren~q ),
	.datab(!\ram_access_inst|ram_addr [17]),
	.datac(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2894w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2038w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2038w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2038w[3] .lut_mask = 64'h0040004000000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2038w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N6
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2799w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2799w [3] = ( !\ram_access_inst|ram_addr [17] & ( !\ram_access_inst|ram_addr [15] & ( (!\ram_access_inst|ram_addr[16]~DUPLICATE_q  & 
// (!\ram_access_inst|ram_addr[18]~DUPLICATE_q  & (\ram_access_inst|ram_addr [14] & !\ram_access_inst|ram_addr [13]))) ) ) )

	.dataa(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datac(!\ram_access_inst|ram_addr [14]),
	.datad(!\ram_access_inst|ram_addr [13]),
	.datae(!\ram_access_inst|ram_addr [17]),
	.dataf(!\ram_access_inst|ram_addr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2799w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2799w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2799w[3] .lut_mask = 64'h0800000000000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2799w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2038w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2799w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N51
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2132w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2132w [3] = ( \ram_access_inst|ram_wren~q  & ( (!\ram_access_inst|ram_addr[18]~DUPLICATE_q  & (\ram_access_inst|ram_addr[16]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2894w[3]~0_combout  & !\ram_access_inst|ram_addr [17]))) ) )

	.dataa(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2894w[3]~0_combout ),
	.datad(!\ram_access_inst|ram_addr [17]),
	.datae(gnd),
	.dataf(!\ram_access_inst|ram_wren~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2132w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2132w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2132w[3] .lut_mask = 64'h0000000002000200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2132w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N39
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2894w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2894w [3] = ( !\ram_access_inst|ram_addr[18]~DUPLICATE_q  & ( !\ram_access_inst|ram_addr [15] & ( (\ram_access_inst|ram_addr [14] & (\ram_access_inst|ram_addr[16]~DUPLICATE_q 
//  & (!\ram_access_inst|ram_addr [13] & !\ram_access_inst|ram_addr [17]))) ) ) )

	.dataa(!\ram_access_inst|ram_addr [14]),
	.datab(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datac(!\ram_access_inst|ram_addr [13]),
	.datad(!\ram_access_inst|ram_addr [17]),
	.datae(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.dataf(!\ram_access_inst|ram_addr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2894w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2894w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2894w[3] .lut_mask = 64'h1000000000000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2894w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2132w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2894w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N24
cyclonev_lcell_comb \color_in~5 (
// Equation(s):
// \color_in~5_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a48~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a112~portadataout ))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a48~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a112~portadataout )))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a48~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a112~portadataout )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a48~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a112~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~5 .extended_lut = "off";
defparam \color_in~5 .lut_mask = 64'h014589CD2367ABEF;
defparam \color_in~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N45
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2058w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2058w [3] = ( !\ram_access_inst|ram_addr[18]~DUPLICATE_q  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2058w[3]~0_combout  & ( 
// (\ram_access_inst|ram_wren~q  & (!\ram_access_inst|ram_addr [17] & !\ram_access_inst|ram_addr[16]~DUPLICATE_q )) ) ) )

	.dataa(!\ram_access_inst|ram_wren~q ),
	.datab(!\ram_access_inst|ram_addr [17]),
	.datac(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2058w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2058w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2058w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2058w[3] .lut_mask = 64'h0000000040400000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2058w[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y28_N29
dffeas \ram_access_inst|ram_addr[18] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|ram_addr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|ram_addr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|ram_addr[18] .is_wysiwyg = "true";
defparam \ram_access_inst|ram_addr[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N33
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2819w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2819w [3] = ( !\ram_access_inst|ram_addr [14] & ( !\ram_access_inst|ram_addr[16]~DUPLICATE_q  & ( (!\ram_access_inst|ram_addr [13] & (!\ram_access_inst|ram_addr [17] & 
// (\ram_access_inst|ram_addr [15] & !\ram_access_inst|ram_addr [18]))) ) ) )

	.dataa(!\ram_access_inst|ram_addr [13]),
	.datab(!\ram_access_inst|ram_addr [17]),
	.datac(!\ram_access_inst|ram_addr [15]),
	.datad(!\ram_access_inst|ram_addr [18]),
	.datae(!\ram_access_inst|ram_addr [14]),
	.dataf(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2819w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2819w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2819w[3] .lut_mask = 64'h0800000000000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2819w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y34_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2058w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2819w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N12
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2011w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2011w [3] = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3061w[3]~0_combout  & ( (\ram_access_inst|ram_wren~q  & 
// (!\ram_access_inst|ram_addr[16]~DUPLICATE_q  & (!\ram_access_inst|ram_addr[18]~DUPLICATE_q  & !\ram_access_inst|ram_addr [17]))) ) )

	.dataa(!\ram_access_inst|ram_wren~q ),
	.datab(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datac(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datad(!\ram_access_inst|ram_addr [17]),
	.datae(gnd),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3061w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2011w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2011w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2011w[3] .lut_mask = 64'h0000000040004000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2011w[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y28_N14
dffeas \ram_access_inst|ram_addr[16] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|ram_addr[16]~feeder_combout ),
	.asdata(ram_address[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_sync~q ),
	.sload(!\ram_access_inst|copying~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|ram_addr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|ram_addr[16] .is_wysiwyg = "true";
defparam \ram_access_inst|ram_addr[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N18
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2772w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2772w [3] = ( !\ram_access_inst|ram_addr [14] & ( !\ram_access_inst|ram_addr [16] & ( (!\ram_access_inst|ram_addr [18] & (!\ram_access_inst|ram_addr [15] & 
// (!\ram_access_inst|ram_addr [13] & !\ram_access_inst|ram_addr [17]))) ) ) )

	.dataa(!\ram_access_inst|ram_addr [18]),
	.datab(!\ram_access_inst|ram_addr [15]),
	.datac(!\ram_access_inst|ram_addr [13]),
	.datad(!\ram_access_inst|ram_addr [17]),
	.datae(!\ram_access_inst|ram_addr [14]),
	.dataf(!\ram_access_inst|ram_addr [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2772w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2772w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2772w[3] .lut_mask = 64'h8000000000000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2772w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y30_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2011w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2772w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N3
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2111w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2111w [3] = ( \ram_access_inst|ram_addr[16]~DUPLICATE_q  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3061w[3]~0_combout  & ( 
// (\ram_access_inst|ram_wren~q  & (!\ram_access_inst|ram_addr [17] & !\ram_access_inst|ram_addr[18]~DUPLICATE_q )) ) ) )

	.dataa(!\ram_access_inst|ram_wren~q ),
	.datab(!\ram_access_inst|ram_addr [17]),
	.datac(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3061w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2111w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2111w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2111w[3] .lut_mask = 64'h0000000000004040;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2111w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N39
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2873w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2873w [3] = ( !\ram_access_inst|ram_addr [18] & ( \ram_access_inst|ram_addr [16] & ( (!\ram_access_inst|ram_addr [14] & (!\ram_access_inst|ram_addr [15] & 
// (!\ram_access_inst|ram_addr [17] & !\ram_access_inst|ram_addr [13]))) ) ) )

	.dataa(!\ram_access_inst|ram_addr [14]),
	.datab(!\ram_access_inst|ram_addr [15]),
	.datac(!\ram_access_inst|ram_addr [17]),
	.datad(!\ram_access_inst|ram_addr [13]),
	.datae(!\ram_access_inst|ram_addr [18]),
	.dataf(!\ram_access_inst|ram_addr [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2873w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2873w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2873w[3] .lut_mask = 64'h0000000080000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2873w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y32_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2111w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2873w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N36
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2152w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2152w [3] = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2058w[3]~0_combout  & ( (\ram_access_inst|ram_wren~q  & 
// (\ram_access_inst|ram_addr[16]~DUPLICATE_q  & (!\ram_access_inst|ram_addr[18]~DUPLICATE_q  & !\ram_access_inst|ram_addr [17]))) ) )

	.dataa(!\ram_access_inst|ram_wren~q ),
	.datab(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datac(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datad(!\ram_access_inst|ram_addr [17]),
	.datae(gnd),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2058w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2152w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2152w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2152w[3] .lut_mask = 64'h0000000010001000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2152w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N54
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2914w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2914w [3] = ( !\ram_access_inst|ram_addr[18]~DUPLICATE_q  & ( \ram_access_inst|ram_addr [15] & ( (!\ram_access_inst|ram_addr [17] & (\ram_access_inst|ram_addr[16]~DUPLICATE_q 
//  & (!\ram_access_inst|ram_addr [14] & !\ram_access_inst|ram_addr [13]))) ) ) )

	.dataa(!\ram_access_inst|ram_addr [17]),
	.datab(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datac(!\ram_access_inst|ram_addr [14]),
	.datad(!\ram_access_inst|ram_addr [13]),
	.datae(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.dataf(!\ram_access_inst|ram_addr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2914w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2914w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2914w[3] .lut_mask = 64'h0000000020000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2914w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2152w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2914w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N54
cyclonev_lcell_comb \color_in~3 (
// Equation(s):
// \color_in~3_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a96~portadataout  ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a32~portadataout  ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a64~portadataout  ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a0~portadataout  ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~3 .extended_lut = "off";
defparam \color_in~3 .lut_mask = 64'h33330F0F555500FF;
defparam \color_in~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N12
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2162w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2162w [3] = ( \ram_access_inst|ram_wren~q  & ( (!\ram_access_inst|ram_addr[18]~DUPLICATE_q  & (!\ram_access_inst|ram_addr [17] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2068w[3]~0_combout  & \ram_access_inst|ram_addr[16]~DUPLICATE_q ))) ) )

	.dataa(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_addr [17]),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2068w[3]~0_combout ),
	.datad(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ram_access_inst|ram_wren~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2162w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2162w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2162w[3] .lut_mask = 64'h0000000000080008;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2162w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N3
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2924w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2924w [3] = ( \ram_access_inst|ram_addr[16]~DUPLICATE_q  & ( !\ram_access_inst|ram_addr [17] & ( (\ram_access_inst|ram_addr [13] & (\ram_access_inst|ram_addr [15] & 
// (!\ram_access_inst|ram_addr[18]~DUPLICATE_q  & !\ram_access_inst|ram_addr [14]))) ) ) )

	.dataa(!\ram_access_inst|ram_addr [13]),
	.datab(!\ram_access_inst|ram_addr [15]),
	.datac(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datad(!\ram_access_inst|ram_addr [14]),
	.datae(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.dataf(!\ram_access_inst|ram_addr [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2924w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2924w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2924w[3] .lut_mask = 64'h0000100000000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2924w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2162w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2924w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N27
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2068w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2068w [3] = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2068w[3]~0_combout  & ( (!\ram_access_inst|ram_addr[18]~DUPLICATE_q  & 
// (!\ram_access_inst|ram_addr[16]~DUPLICATE_q  & (!\ram_access_inst|ram_addr [17] & \ram_access_inst|ram_wren~q ))) ) )

	.dataa(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datac(!\ram_access_inst|ram_addr [17]),
	.datad(!\ram_access_inst|ram_wren~q ),
	.datae(gnd),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2068w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2068w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2068w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2068w[3] .lut_mask = 64'h0000000000800080;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2068w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N39
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2829w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2829w [3] = ( \ram_access_inst|ram_addr [15] & ( !\ram_access_inst|ram_addr [17] & ( (!\ram_access_inst|ram_addr[18]~DUPLICATE_q  & (!\ram_access_inst|ram_addr [14] & 
// (\ram_access_inst|ram_addr [13] & !\ram_access_inst|ram_addr[16]~DUPLICATE_q ))) ) ) )

	.dataa(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_addr [14]),
	.datac(!\ram_access_inst|ram_addr [13]),
	.datad(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datae(!\ram_access_inst|ram_addr [15]),
	.dataf(!\ram_access_inst|ram_addr [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2829w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2829w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2829w[3] .lut_mask = 64'h0000080000000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2829w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2068w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2829w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N24
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2028w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2028w [3] = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3166w[3]~0_combout  & ( (!\ram_access_inst|ram_addr[18]~DUPLICATE_q  & 
// (!\ram_access_inst|ram_addr[16]~DUPLICATE_q  & (!\ram_access_inst|ram_addr [17] & \ram_access_inst|ram_wren~q ))) ) )

	.dataa(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datac(!\ram_access_inst|ram_addr [17]),
	.datad(!\ram_access_inst|ram_wren~q ),
	.datae(gnd),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3166w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2028w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2028w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2028w[3] .lut_mask = 64'h0000000000800080;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2028w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N18
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2789w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2789w [3] = ( !\ram_access_inst|ram_addr [17] & ( \ram_access_inst|ram_addr [13] & ( (!\ram_access_inst|ram_addr[18]~DUPLICATE_q  & (!\ram_access_inst|ram_addr [14] & 
// (!\ram_access_inst|ram_addr[16]~DUPLICATE_q  & !\ram_access_inst|ram_addr [15]))) ) ) )

	.dataa(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_addr [14]),
	.datac(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.datad(!\ram_access_inst|ram_addr [15]),
	.datae(!\ram_access_inst|ram_addr [17]),
	.dataf(!\ram_access_inst|ram_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2789w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2789w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2789w[3] .lut_mask = 64'h0000000080000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2789w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2028w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2789w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N45
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2122w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2122w [3] = ( \ram_access_inst|ram_addr[16]~DUPLICATE_q  & ( !\ram_access_inst|ram_addr[18]~DUPLICATE_q  & ( (!\ram_access_inst|ram_addr [17] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3166w[3]~0_combout  & \ram_access_inst|ram_wren~q )) ) ) )

	.dataa(!\ram_access_inst|ram_addr [17]),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3166w[3]~0_combout ),
	.datac(!\ram_access_inst|ram_wren~q ),
	.datad(gnd),
	.datae(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.dataf(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2122w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2122w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2122w[3] .lut_mask = 64'h0000020200000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2122w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N39
cyclonev_lcell_comb \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2884w[3] (
// Equation(s):
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2884w [3] = ( \ram_access_inst|ram_addr[16]~DUPLICATE_q  & ( !\ram_access_inst|ram_addr [14] & ( (!\ram_access_inst|ram_addr[18]~DUPLICATE_q  & (\ram_access_inst|ram_addr 
// [13] & (!\ram_access_inst|ram_addr [15] & !\ram_access_inst|ram_addr [17]))) ) ) )

	.dataa(!\ram_access_inst|ram_addr[18]~DUPLICATE_q ),
	.datab(!\ram_access_inst|ram_addr [13]),
	.datac(!\ram_access_inst|ram_addr [15]),
	.datad(!\ram_access_inst|ram_addr [17]),
	.datae(!\ram_access_inst|ram_addr[16]~DUPLICATE_q ),
	.dataf(!\ram_access_inst|ram_addr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2884w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2884w[3] .extended_lut = "off";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2884w[3] .lut_mask = 64'h0000200000000000;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2884w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2122w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2884w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [0]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N24
cyclonev_lcell_comb \color_in~4 (
// Equation(s):
// \color_in~4_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a40~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a104~portadataout ))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a40~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a104~portadataout )))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a40~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a104~portadataout )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a40~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a104~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~4 .extended_lut = "off";
defparam \color_in~4 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \color_in~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N36
cyclonev_lcell_comb \color_in~7 (
// Equation(s):
// \color_in~7_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \color_in~4_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\color_in~5_combout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\color_in~6_combout )) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \color_in~4_combout  & ( (\color_in~3_combout ) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) ) 
// # ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( !\color_in~4_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\color_in~5_combout ))) 
// # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\color_in~6_combout )) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// !\color_in~4_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \color_in~3_combout ) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\color_in~6_combout ),
	.datac(!\color_in~5_combout ),
	.datad(!\color_in~3_combout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.dataf(!\color_in~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~7 .extended_lut = "off";
defparam \color_in~7 .lut_mask = 64'h00AA1B1B55FF1B1B;
defparam \color_in~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N39
cyclonev_lcell_comb \color_in~13 (
// Equation(s):
// \color_in~13_combout  = ( \color_in~12_combout  & ( \color_in~7_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [5]) # (\color_in~117_combout ) ) ) ) # ( !\color_in~12_combout  & ( \color_in~7_combout  & ( 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [4] & !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [5])) # (\color_in~117_combout ) ) ) ) # ( \color_in~12_combout  & ( 
// !\color_in~7_combout  & ( ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [4] & !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [5])) # (\color_in~117_combout ) ) ) ) # ( 
// !\color_in~12_combout  & ( !\color_in~7_combout  & ( \color_in~117_combout  ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datac(!\color_in~117_combout ),
	.datad(gnd),
	.datae(!\color_in~12_combout ),
	.dataf(!\color_in~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~13 .extended_lut = "off";
defparam \color_in~13 .lut_mask = 64'h0F0F4F4F8F8FCFCF;
defparam \color_in~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y26_N40
dffeas \color_in[0] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\color_in~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\color_in[6]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(color_in[0]),
	.prn(vcc));
// synopsys translate_off
defparam \color_in[0] .is_wysiwyg = "true";
defparam \color_in[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N48
cyclonev_lcell_comb \vga_inst|red_reg~0 (
// Equation(s):
// \vga_inst|red_reg~0_combout  = ( color_in[0] & ( (!\vga_inst|h_state.H_ACTIVE_STATE~q  & !\vga_inst|v_state.V_ACTIVE_STATE~q ) ) )

	.dataa(gnd),
	.datab(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datac(!\vga_inst|v_state.V_ACTIVE_STATE~q ),
	.datad(gnd),
	.datae(!color_in[0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|red_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|red_reg~0 .extended_lut = "off";
defparam \vga_inst|red_reg~0 .lut_mask = 64'h0000C0C00000C0C0;
defparam \vga_inst|red_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y30_N59
dffeas \vga_inst|red_reg[0] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|red_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_sync~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|red_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|red_reg[0] .is_wysiwyg = "true";
defparam \vga_inst|red_reg[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a289 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3196w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a289 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a289 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a289 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a289 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a289 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a289 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a289 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a289 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a289 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N54
cyclonev_lcell_comb \color_in~18 (
// Equation(s):
// \color_in~18_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a297  & ( (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a289~portadataout ) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a297  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a289~portadataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a289~portadataout ),
	.datae(gnd),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a297 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~18 .extended_lut = "off";
defparam \color_in~18 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \color_in~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y23_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a281 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2421w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3186w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a281_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a281 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a281 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a281 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a281 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a281 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a281 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a281 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a281 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a281 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a281 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a281 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a281 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a281 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a281 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a281 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a281 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a281 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a265 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2401w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3166w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a265 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a265 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a265 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a265 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a265 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a265 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a265 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a265 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a265 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a265 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a265 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a265 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a265 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a265 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a265 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a265 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a265 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y37_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a273 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2411w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a273 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a273 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a273 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a273 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a273 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a273 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a273 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a273 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a273 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a273 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a273 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a273 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a273 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a273 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a273 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a273 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a273 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y37_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a257 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2390w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3155w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a257 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a257 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a257 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a257 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a257 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a257 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a257 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a257 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a257 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a257 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a257 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a257 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a257 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a257 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a257 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a257 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a257 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N12
cyclonev_lcell_comb \color_in~19 (
// Equation(s):
// \color_in~19_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a273~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a257~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a265~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a281~portadataout ))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a273~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a257~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a265~portadataout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a281~portadataout ))) ) ) ) # ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a273~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a257~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a265~portadataout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a281~portadataout )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a273~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a257~portadataout  & ( (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a265~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a281~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a281~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a265~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a273~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a257~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~19 .extended_lut = "off";
defparam \color_in~19 .lut_mask = 64'h0123456789ABCDEF;
defparam \color_in~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N57
cyclonev_lcell_comb \color_in~20 (
// Equation(s):
// \color_in~20_combout  = ( \color_in~19_combout  & ( (\color_in~2_combout  & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & \color_in~18_combout )))) ) ) # ( !\color_in~19_combout  & ( (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\color_in~2_combout  & (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & \color_in~18_combout ))) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\color_in~2_combout ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datad(!\color_in~18_combout ),
	.datae(gnd),
	.dataf(!\color_in~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~20 .extended_lut = "off";
defparam \color_in~20 .lut_mask = 64'h0010001022322232;
defparam \color_in~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a241 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2358w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3122w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a241 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a241 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a241 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a241 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a241 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y22_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a249 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2368w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3132w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a249 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a249 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a249 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a249 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a249 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a249 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a249 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a233 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2348w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3112w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a233 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a233 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a233 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a233 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a233 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a233 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a233 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y24_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a225 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2338w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3102w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a225 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a225 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a225 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a225 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a225 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N6
cyclonev_lcell_comb \color_in~29 (
// Equation(s):
// \color_in~29_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a233~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a225~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a241~portadataout )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a249~portadataout )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a233~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a225~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a241~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a249~portadataout  & 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a233~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a225~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a241~portadataout  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a249~portadataout )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a233~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a225~portadataout  & ( (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a241~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a249~portadataout ))))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a241~portadataout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a249~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a233~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a225~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~29 .extended_lut = "off";
defparam \color_in~29 .lut_mask = 64'h00473347CC47FF47;
defparam \color_in~29 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a137 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2215w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2978w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a137 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a137 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a137 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2204w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2967w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2235w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2998w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y19_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2225w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2988w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N36
cyclonev_lcell_comb \color_in~26 (
// Equation(s):
// \color_in~26_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a153~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a129~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a137~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a153~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a129~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a137~portadataout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a153~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a129~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a137~portadataout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a153~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a129~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a137~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a137~portadataout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a129~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a153~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a145~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~26 .extended_lut = "off";
defparam \color_in~26 .lut_mask = 64'h04C407C734F437F7;
defparam \color_in~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2255w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3018w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a177 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2265w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3028w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a177 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a177 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a177 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2245w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3008w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y32_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a185 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2275w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3038w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a185 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a185 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a185 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N27
cyclonev_lcell_comb \color_in~27 (
// Equation(s):
// \color_in~27_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a185~portadataout  & ( 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a177~portadataout ) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a185~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a161~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a169~portadataout )) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a185~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a177~portadataout ) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a185~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a161~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a169~portadataout )) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a169~portadataout ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a177~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a161~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a185~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~27 .extended_lut = "off";
defparam \color_in~27 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \color_in~27 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a217 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2328w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3092w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a217 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a217 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a217 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a193 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2297w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3061w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a193 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a193 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a193 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a209 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2318w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3082w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a209 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a209 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a209 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a209 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a209 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y28_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a201 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2308w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3072w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a201 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a201 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a201 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a201 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N48
cyclonev_lcell_comb \color_in~28 (
// Equation(s):
// \color_in~28_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a209~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a201~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a193~portadataout ) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a217~portadataout ))) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a209~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a201~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a193~portadataout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a217~portadataout ))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a209~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a201~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a193~portadataout ) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a217~portadataout  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ))) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a209~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a201~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a193~portadataout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a217~portadataout  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a217~portadataout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a193~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a209~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a201~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~28 .extended_lut = "off";
defparam \color_in~28 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \color_in~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N12
cyclonev_lcell_comb \color_in~30 (
// Equation(s):
// \color_in~30_combout  = ( \color_in~27_combout  & ( \color_in~28_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\color_in~26_combout ) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\color_in~29_combout ))) ) ) ) # ( !\color_in~27_combout  & ( \color_in~28_combout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & \color_in~26_combout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\color_in~29_combout ))) ) ) ) # ( \color_in~27_combout  & ( 
// !\color_in~28_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\color_in~26_combout ) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\color_in~29_combout  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) ) # ( !\color_in~27_combout  & ( 
// !\color_in~28_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & \color_in~26_combout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\color_in~29_combout  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\color_in~29_combout ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\color_in~26_combout ),
	.datae(!\color_in~27_combout ),
	.dataf(!\color_in~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~30 .extended_lut = "off";
defparam \color_in~30 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \color_in~30 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2152w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2914w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y31_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2058w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2819w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2111w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2873w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y34_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2011w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2772w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N24
cyclonev_lcell_comb \color_in~21 (
// Equation(s):
// \color_in~21_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a97~portadataout ))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a97~portadataout )))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a97~portadataout )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a97~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~21 .extended_lut = "off";
defparam \color_in~21 .lut_mask = 64'h051105BBAF11AFBB;
defparam \color_in~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2132w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2894w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2078w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2839w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2038w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2799w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y31_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2172w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2934w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N42
cyclonev_lcell_comb \color_in~23 (
// Equation(s):
// \color_in~23_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a113~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a81~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a49~portadataout )))) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a113~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a81~portadataout  & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a49~portadataout )))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a113~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a81~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a49~portadataout  & !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a113~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a81~portadataout  & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a49~portadataout  & !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~23 .extended_lut = "off";
defparam \color_in~23 .lut_mask = 64'h0350F350035FF35F;
defparam \color_in~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2028w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2789w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2068w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2829w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2122w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2884w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2162w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2924w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N36
cyclonev_lcell_comb \color_in~22 (
// Equation(s):
// \color_in~22_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a9~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a41~portadataout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a41~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]))) ) ) ) # ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a9~portadataout )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a41~portadataout )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a9~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a41~portadataout ))))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~22 .extended_lut = "off";
defparam \color_in~22 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \color_in~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y31_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2142w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2904w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y27_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2182w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2944w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y35_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2048w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2809w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y36_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2088w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2849w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [1]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N51
cyclonev_lcell_comb \color_in~24 (
// Equation(s):
// \color_in~24_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a89~portadataout )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a121~portadataout )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a89~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a121~portadataout ))))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a89~portadataout )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a121~portadataout ))))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a89~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a121~portadataout ))))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~24 .extended_lut = "off";
defparam \color_in~24 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \color_in~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N12
cyclonev_lcell_comb \color_in~25 (
// Equation(s):
// \color_in~25_combout  = ( \color_in~22_combout  & ( \color_in~24_combout  & ( ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\color_in~21_combout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\color_in~23_combout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( 
// !\color_in~22_combout  & ( \color_in~24_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\color_in~21_combout  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\color_in~23_combout )))) ) ) ) # ( \color_in~22_combout  & ( !\color_in~24_combout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # (\color_in~21_combout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\color_in~23_combout  & !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\color_in~22_combout  & ( !\color_in~24_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\color_in~21_combout )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\color_in~23_combout ))))) ) ) )

	.dataa(!\color_in~21_combout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\color_in~23_combout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\color_in~22_combout ),
	.dataf(!\color_in~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~25 .extended_lut = "off";
defparam \color_in~25 .lut_mask = 64'h470047CC473347FF;
defparam \color_in~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N42
cyclonev_lcell_comb \color_in~31 (
// Equation(s):
// \color_in~31_combout  = ( \color_in~30_combout  & ( \color_in~25_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [5]) # (\color_in~20_combout ) ) ) ) # ( !\color_in~30_combout  & ( \color_in~25_combout  & ( 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [4] & !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [5])) # (\color_in~20_combout ) ) ) ) # ( \color_in~30_combout  & ( 
// !\color_in~25_combout  & ( ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [4] & !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [5])) # (\color_in~20_combout ) ) ) ) # ( 
// !\color_in~30_combout  & ( !\color_in~25_combout  & ( \color_in~20_combout  ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datac(gnd),
	.datad(!\color_in~20_combout ),
	.datae(!\color_in~30_combout ),
	.dataf(!\color_in~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~31 .extended_lut = "off";
defparam \color_in~31 .lut_mask = 64'h00FF44FF88FFCCFF;
defparam \color_in~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y26_N43
dffeas \color_in[1] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\color_in~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\color_in[6]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(color_in[1]),
	.prn(vcc));
// synopsys translate_off
defparam \color_in[1] .is_wysiwyg = "true";
defparam \color_in[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N42
cyclonev_lcell_comb \vga_inst|red_reg~1 (
// Equation(s):
// \vga_inst|red_reg~1_combout  = ( !\vga_inst|v_state.V_ACTIVE_STATE~q  & ( !\vga_inst|h_state.H_ACTIVE_STATE~q  & ( color_in[1] ) ) )

	.dataa(!color_in[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga_inst|v_state.V_ACTIVE_STATE~q ),
	.dataf(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|red_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|red_reg~1 .extended_lut = "off";
defparam \vga_inst|red_reg~1 .lut_mask = 64'h5555000000000000;
defparam \vga_inst|red_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y30_N50
dffeas \vga_inst|red_reg[1] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|red_reg~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_sync~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|red_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|red_reg[1] .is_wysiwyg = "true";
defparam \vga_inst|red_reg[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y45_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode437w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a66 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "FFFFFF8FFFFE803000000000000000000001FFFFFFF9FFF8CF0000091B3CF9FEF8038FC3C2FFFFFFFFFFFF7FFFFF8FFD00000000000000000FE7FFFFFFFF07F8800000101018F13FFFF7DFE3FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000001FFFFFFF0F0003FC8004800000002103FFFF9FF7FFFFFFFFFFFFFFFFFFFFFFFFFC60040000000000FFFFFFFF000000030007E000000001047FFF8FFFE3FFFFFFFCFFFFFFFFFFFF7FFFF90E0000000000FFFFFF84000007C02001806003000007FFFFFFFF63FFFFFF387FFFFFFFFFFE7FFFFF8E0000000000FFFFF3C0000003F83E00003023000003FFFEFFFF7FFFFEFF187FFFE7C77FFC7FFFFFCE0000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "FFF7FFFE001E73E1E78000007808000100187E9E31FEFE0C203F89FE873BFFFBFFFFFFE0FF000000FFF7FFC3E001E3FBCFC00001910800000C00200000723E00000FDF78C30107F9FEFFFFFFFF400000FF8FEFC0E783E7FFDC010001E3C73B8276000C00006800C400031D20006000383CFFFFFFFC67C0003F1E0060E3FFE786FE0001DC7FC0FFA3E243FF48000C0604020000010E0100F81C7FFFFFFE7FE0007E00003B80FF9F03EF7C0FFFFEF0FE2C01FFF001000C70004003808F8F000000003BFFFFFFFFE0007C0100807D006067CC3DF0F110FFDFEC3FFFED8930ED799CC003F9FFE3CE000000303FFFFFFFF0C00003F0FB0300BBA40F7CF6000FC07CF1";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "FEFFE89EFFFFCC7C200EBBFFF180C06700301EFFFFFFF3F00300FB7F0C0F1FBC0FFC09C030E098739C3B751F79F380DC3F1B93FFFBFFE007E020000079FFFFF0386EFFE6F81FE10476A66FF3321D98731D0F987C18E03BFDFECFFFFF3F8EE7FF00000000F8FFFFFEFFF0FF75801FFC9C09D83CEEFFF1180E403E71191C00313FFFF7EE1FFF1FFDFF0000400003FFFFFEFEE000FC001F1BF80FFF303BFFD60000C03EF9130800013FF83FC00FFF1FF0FFC0E0E000007C840F87E0F320077E1FE3FCFF2085F1FFF801C31C0910A000013B00030000FFDFE1FFFCE3F01000000000E38E6120F8B1AD0F8CE0736433EF7FB17E000F39B00008101FFF00007E7F0303";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "FEFF7FB8CF008001F1803023003D29068601AE881F13DFB1FE844F886E4003EC08F89C00034700F3FEDF189FF90F80003F601F7D60E9887C3EFDB3880E8887B8F7C0B05FC7C0E76C00310F0000C119FEFF9F39F37FFF81F0F1F90C1CE797D1717DE6C38C1E7233FFF0FFF0F0078080045C3803980001199E20A7FEE0000F9FFE06FE3E3AD63BDF7AD5CFAFBB83F3F93EE0EF806FDFD666681F7845FC301F188D803C201FE00F9EBF77E1FED0C2C38700575304329EC937BF03E0DDF97F8FFE7C1FCC0CFFD000E0602083E1E761007C1F83190CDB913EC09F2F9C49841C2A0F40241E2A3B7F7806F8FFCF9FFE79FF71FF7C3F1C06BFEFC00F3FF20FC72FC785D4";
// synopsys translate_on

// Location: M10K_X49_Y40_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,\ram_access_inst|rom_addr[5]~DUPLICATE_q ,
\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a74 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 12;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 2;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 4095;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 12;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 2;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFAAAAAAAAABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFAAA";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "AAAAAAABFFAAAEBEAAFEFEBEAAAAAFABAAAAAAAAAAAAAAAAAAAAAAABFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFEAAAAAAAAAFFFFFFEBFEAFEFEBEEAAABFABAAAAAAAAAFFEAAAAAAABAAABFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFEAAFFAFAABFFFFFFFFFFEFFFEBFEAAAFFAAAAAAAAAAABFABEAAAFABAAABFAAAEAAAAAABAAAAEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABAFAFFAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAB";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "EAAAAAAAAAAAAAAAAFAAAABEFAAAABFFAAABBFEAFEAFFEAAFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFAFFFFEFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFABFFAAAAAAAFAAAAAAAAFAAAEFEFEAAAFFFAEAAAFFEFFFFFFAAFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFAAAFEAAAAAABAFFFFFFFFFFC0FFC00FFFFFFF03C003FFFBFFAAFEAAAAAAAEAAAABFFEABFEBFFFFFABFFFFFFAFFFFFFFEFABFFEAAAABAFAAAAFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFAFFAFFFFEBFFFFFFFFFFFF0000000003FF003F0FFFFFFFFEBFFFEAAAABEAAAEAFFEAAFAFFFFFFFBFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y36_N6
cyclonev_lcell_comb \ram_access_inst|ram_data~9 (
// Equation(s):
// \ram_access_inst|ram_data~9_combout  = ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a66~portadataout ) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) # ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a66~portadataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datae(gnd),
	.dataf(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_data~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_data~9 .extended_lut = "off";
defparam \ram_access_inst|ram_data~9 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ram_access_inst|ram_data~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y54_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "8DFE40793C07FFC07FF8C8B44003FF0001FE0E8F7E80AFFF07FBBC27C421EFF09E000023F01C6203E0033F300313FEC046FF405FF9FC007FFE80FC0001F00871BFEDC62C6832FF3F231FFFF800182FF81CFE033F3C6FFFFF20F92E0000338C00F9F872B0601FF6A4E76E1B9891E5FC03E9D300CE7E004667FB0448600067FFFE21F3FBC40039CFF4017E89DDFFF688C44D335D07FA7A03FCE3F07F70737AFF1800FEF00C30037F8007F810FFC039F044F821CE7EC04974606D5ED600BD0800221FF8FC20E7E3877FFE01FF01FFC000FF377C000417C7007FFFE1C0DBE100277F82814621705FFF8FF70047DFFD94790001E400010C7E0018183C7008E830F047";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "9FDA1F87439EC00F67F3C61F6300C0000030930003E7C0007F01FFC38F7F03C6E1C0003C2DF038011F87C35EFC793CF0E1495DB01FF9CF8FFFEC10FFFC403FF110FF83FFFC3FF03F9FFFC21A87E08FE000F1C267810000768287760D84FA2073FFE3D600C7FD803FFC803C00707BF0FCFFC0FDE777BFC0FFF009DD0800080806FF54A3071AF7FE00003833FE001FE00FE7C07800FFFFFFC3159C01B9EE0781C1FF82A5A0FE19CBFE807D8E10649AFFFFFF07B001FC023E077FF00FFE207F7FE1F69EE6F07F03C0F0FE1F649EF8F21C0087CE52BE53F7F00001FFFFF80FC007F0008FF000FFC007F001F00F20667F9E1C0002B860FFC3BEFF7F41980062001FFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "FE8003FE003FF803FFF800FE000000FFFE1FFE000FC071F90FF73608000100000CFFBE7EE13FE000FFE0000FE0001FFC0003FF00FBFF1C000000033F0707073C1F4C6338C7C3003FE10CA591CE407FE0003FFFC000FFF00067FE007FFFFFF10F1FFF69C0C7CCBF83F21C7FFE11C7FC3FE05CEA016C82FFF88000007FFF0007FFC001FFC000003FFE3E23A0FF49039C7C203FFE3FFE7C3FC00011DA00AE06FF3FFFFFFE8000FFFF8037FF0007FFFFFFFF07FCE000680FFE7F3980004000000000F808D40011800000000007FFFC00007FFC00FFFFE0000000F000000603FFFFFFF90000000C00F00000146312F95EFBFFFBF11800018FFF8000FFF00000001FFE";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "FFFFC03FFFFFFFE000007F7FFFFFFFFFFFA0909C20640000000003FFFF6001FFFF90003FFFFFFF01003FFFFFFFF8000003FFF9E000000000017433F3D7D7FFFFFFFFFF00001FFFCC0007FFFF3C000000000001000300013FFF80001EFFFFF07FD821900C1C0000000000003FFFFE0000FFFD000000181FCCFFFF780F00FFFE00067FF800000FFFFFFF45FCFFE45DFFF001FFFFFFE00007FFFF80003BE7FFFFFE000CC3E0000FFFFE00077FFFC000000420C315FFBFBFFFFFFFFF38000019FFFE000000FFFFFFFFFFFFFFFFFFF0003FFFC00003FFFFF80000001CA4403B5A008FF00000000FFFFFF80007FFFFFFE70F7FFFFCFFFFFC0001FFFF0001FFFFFF6000";
// synopsys translate_on

// Location: M10K_X38_Y55_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "000D3F0015C4000000000003FFFFFFC0007FFFFE000001FFFF0001FFFFC0001FFEC0000FFFFC30003015BD001DE20000000000FFFFFFF800007FFFFC008021FFDC0001EFFFF0001FFFF000001FFFFF000087CE820400000000011FFFFFFF800003FFFC780000001F00000003FFFF8001FFFC00001FFFFFFFF808558430000000000FFFFFFFF80000FFFFFC300000000000000003FFFFE0003FFFF00000FCFFFFFF70B488318E00001FFFFFFFFF80000FFFFFF8000000000000000003FFFFF0000FFFFF800000FFFFFFF0CCE980FEFFFFFFFFFFFFF80001FFFFFFE00000000000000000003FFFF0000FFFFFC000000FFFFFD8E43C8F7FFFFFFFFFFFFC3C0003FF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "FFF0000000000000000000003FFFF10003FFFF80000007FFFFF802163F7FFFFFFFFFFFFC180003FFFFF0000000000000000000001FFFFFC0001FFFF0000000001FFD1C863BFFFFFFFFFFFFF0000003FFFFF800000FFFE0000000000007FFFFE00007FFFF0000000007DD00700FFFFFFFFF7FFF0000061FFFFE7C00001FFFFF00000000000FFFFFFC0000FFFFF0000000009FAF7B85FBFFFFFFFFFC00000007FFFF6000003FFFFFE01F00000000FFFFFE00007FFFFF000000000FBFD59DD900FFFFF800000001FFFFFF0000007FFFFFF17FFF000000FFFFFF00001FFFFFF800000003D3753BF80000000000000007FFFFFC00003FFFFFFFFFFFFFFF8000FFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "E00003FFFFFEC0000001D845E5F00000000000000007FFFFF00000FFFFFFFFFFFFFFFF800007FFFFE000001FFFFFF030000159FCBAC0000000000000000FFFFF800003FFFFFFFFFFFFFFFFC00007FFFFE000000FFFFFFFFFFE00CE84F8C0000000000000003FFFFE00007FFFFFFFFFFFFFFFFFFC0003FFFFF0000007FFFFFFFFFF00DCE328E00000000000021FFFFFF80000FFFFFFFFFFFFFFFFFFFE0000FFFFF0000003DFFFFFFFFFC052E7FC41000000001C063FFFFFE00001FFFFFFFFFFFFFFFFFFFFC0000FFFF00000001EFFFFFFFFE003D2F0A200808000000F3FFFFF000007FFFFFFFFFFFFFFFFFFFFC0000FFFF00000001FFFFFFFFFF08015AB51FFE0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "C400001FFFFFFF000007FFFFFFFFFFFFFFFFFFFFE00007FFFE000000C3FFFFFFFFFF806DA80DFFFFFFC000FFFFFFFF000007FFFFFFFFFFFFFFFFFFFFF80007FFFFE00000E3FFFFFFFFFF800BE8CBFFFFFFF03FFFFFFFF800001FFFFFFFFFFFFFFFFFFFFFFC00007FFFF0000021FFFFFFFFFFE006F90AFFFFFFFC7FFFFFFFE00001FFFFFFFFFFFFFFFFFFFFFFFEE0003FFFFE000000FFFFFEFFFFF89958D7FFFFFFFF3FFFFFFF000003FFFFFFF3FFFFFFFFFFFFFFFFF0003FFFFE00000083FFFC7FFFFF659ADCFFFFFFFFFFFFFFFC000007FFFFFF03E3FFFFFFFFFFFFFFFC003FFFFC00000000FFFC7FFFFF1AE4C9FFFFFFFFFFFFFFF8000007FFFBFF01C0FFFF";
// synopsys translate_on

// Location: M10K_X49_Y59_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "FCFB7FFFFFFC0003FFFFC000000000007FFFFF789E26FFFFFFFFFFFFFFF800003FFFFFF00000FFFFFEFFFFFFFFFF0001FFFFE000000000000FFFFF038BC5FFFFFFFFFFFFFF0000007FFFFFC000003FFFFE7FFFFFFFFFE0007FFFFF000000000003FFFFC123CFFFFFFFFFFFFFFC000003FFFFFF00000007FFFFFFFFFFFFFFF0000FFFFF000000000000FFFFF0A09FFFFFFFFFFFFF38000007FFFFFF000000007FFFFE7FFFFFFFF80007FFFFC00000000000FFFFFE39BFFFFFFFFFFFFF3800000FFFFFF8000000007FFFFC3FFFFFFFF80000FFFFF000000000003FFFE78D9FFFFFFFFFFFFF0000001FFFFFF0000000003FFFFC3FFFFFFFFF00003FFFFEE0000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "000FFFFF81BEFC01FFFFFFFF0000007FFFFFF0000000003FFEFE1FFFFFFFFF80003FFFFFFF0000800007FFFFB6E1F000FFFFFF00000003FFFFFFF0000000003FFFDC38C3FFFFFFF80000FFFFFFFF00000007FFFF12FAC00000E0000000006FFFFFFFE000000000FFFFCEFC07FFFFFFF80000DFFFFFFFFCC000001FFFFB7E00000080000000006FFFFFFFC000000000FFF987FC0FFFFFFFFC00038FFFFFFFFFFF0000007EE8EE000000000000000027FFFFFE80000000007FF987F8187FFFFFFC00008FFFFFFFFFFFE000001ED0EC000000000000000007FFFFFC00000000007FF987E0007FFFFFFE00000F1FFFFFFFFFF000000FA390000000000000000027FF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "FFFC00000000007FFD030000FFFFFFFFC000000FFFFFFFFFF8000046FC9000000000000000006FFFFFFC00000000003FF900000FC7FFFFFFC0000007FFFFFFFFFC000000D6140000000000000000FFFFFFF800000000003F9900000FC7EFFFFFC0000107FFFF7FFFFCE00000EB140000000000000001FFFFFFF000000000003FFF00000FFFFFFFFFF0003803FFFFFFFFFFF00000D7340100000000000007FFFFFEE080000000001FFF000007FFFFFFFFF8800007FFFFFFFFFFFC00004C2C03C0000000000007FFFFFFE000000000001FFF000007FFFFFFFFFC800007FFFFFFFFFFFFE00095B01F000000000000FFFFFFFFE000000000001FFC000003FFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "FC000003FFFFFFFFFFFFE000DD781F000000000007FFFFFFFFC000000000001FF80000037FFFFFFFF8000000FFFFFFFFFFFFF801682108FF000080FFFFFFFFFFFFC000000000001FF00000007FFFFFFFF00000003FFFFF3FFFFFFF014E2100FF00C7F0FFFFFFFFFFFF8000000000001FF00000003FFFFFFFF08000003FFFFFFFFFFFFF607D500003FFFFFFFFFFFFFFFFFF0000000000001FF80000003FFFFFF7F08000003FFFFFFFFFFFFFF05C8E0607FFFFFFFFFFFFFFFFFE0000000000001FFC0000003FFFFFFFE000000000FFFFFFFFFFFFA0D6110AFFFFFFFFFFFFFFFFFFF00000000000001FFC0000003FFFFFFFE000000000FFFFFFFFFFFFA0D3269AFC";
// synopsys translate_on

// Location: M10K_X26_Y52_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "B4097BE1339D07F78240DD403E9FBE0F0800BDF987FFFA0000E060076007E0000E38E100B0E7C4B094BB0C1B1763CEEAD03EE6B140E022CDC3FF6603FDCE48FFC78FA7F03C0D4003F146E659EC830D112D31E686185B61CE69821F80C06C9C84E7CFF9E2E4719DDF071D0238F8DF6FFC3EC7919E7DBCB167F38CFCEB1E8381F8398D17417E6D030C79FFE1FF379480F30865C170F86703810C375E61017FC871878183E9F667C263748A221F7E1DF921060C5BC0041976F1343B60C03E46DCFFCA35DA8C0418869D580BF72C788DBE7FEDC1C49677E0F39DBCE7FACC7D07611EF48F513F8B0401707B07391CB517E53CFBF3947E0B8D29B28BC7E4643FF7323E";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "44C6DC0DBCEF10FC0F53A50E7CFAFFC1800202CE543AEA3C4FDC03FF0A72EE01767F357FDB3C1D473766BFC81281B683FFFE16C5C37CC1FD6F1A4661F8B17606310BB760302E0ED78BF705C9E7E3C11BECE1841405013D385FC31B013D36FE01FDB1FA795CA0B416BC1BFB8010823101A8BDA5C4F01F8F07CA8FB62F3DB2FC463DDC4317B97AF9073E0C306D7631C8FFD37B4F47704AF00FC9821704E81C88CFC6F8083FCC02E368CE1A62C7CC9FFC0F41C89C08E8CD59F47BFB509DEE7D18F906723A87180FD01B419D03C217497D3D802F3D7803EFC20D3938C1023F5B83F2FE651E6EC88524F8299CD1C378E00CA39FBF3E2AA6788A95FBC4599B870C860E";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "3266A7BF8E965A1EE57F4B27259FF104EE361EE0009EC165787F062557E3CFC00FCF4FD7FFFAF1E4F5E95C00C030969C2081A42620C0B707430E0643B01C8018F00130FB78E1F0FF03BC3034F1C93D4B69165A7C078C4CC5B7701D081DC14DF0BB47F136480CDC071FF366FBF8C01F003987301C7BC00E9E032B413EE9A50AA8CCFE1982E015E31FE1287C1C86FCDC19FE32600DF01FE1FF3C60CF4784CFE3F73F5682F605B200D7000F604E98E01A0003808347067FC7F9FCFFA2270407DEC3FFDF8033F3E1E0336843B1F2FD55AC7EFC1F7938407EE80F800FFC8B25F3B9558703BC381BFFA000C01D4E39E000095C8BB3731FEAB8F7E183CC0092B8C3923F";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "C9FFFF3D5EC0F01D0C005CAF0C78BA7F7FAFA0E62FF5E6A3BA8E0EC1FB3B084D19C99090680063DFA1FF088BAD025E54FA1322A378D9438180689193CF2A30E9543D30801BEE3BD4401979280C18ECBFC0066FB60CE60EFFAEE4FB788F09CC7F79EE70300F215F078DDE530F87774FDA21011B9A80003ABF8000DFEFE2232311DC1F80962048606087FB01F3C41033E68827C7F57BFCB6E8A1B94B9E4348CD37EC7FFE081BA6B9E4C770DF11FF2D3F40800FBF207C0F8CFC69E87E9EFFFDB01A914E803ECE23391F84F07F98CB60560FF7C01F8E1C8EBEC06E00E8DFFD87CF3E04DC9C790303FF0432810107F1E78023E6FF3F66BD671F00FCFFF03FA01EF07F";
// synopsys translate_on

// Location: LABCELL_X43_Y52_N0
cyclonev_lcell_comb \ram_access_inst|ram_data~11 (
// Equation(s):
// \ram_access_inst|ram_data~11_combout  = ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42~portadataout ) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50~portadataout  & 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42~portadataout ) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42~portadataout )))) ) ) ) # ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50~portadataout  & 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datab(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datae(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.dataf(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_data~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_data~11 .extended_lut = "off";
defparam \ram_access_inst|ram_data~11 .lut_mask = 64'h0434C4F40737C7F7;
defparam \ram_access_inst|ram_data~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y60_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode350w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "000000000000000000000000000000000000000000003FFF1FFFFFFFF80001FFFFFFFFFFF3F00000000000000000000000000000000000000000C00000001CFF39FFFFFF700003FFFFFFFFFEFFFC00000000000000000000000000000000000000000000000001FF3BFFFFFF000107FFFFFFFFFFFFFC00000000000000000000000000000000000000000000000001FF3FFFFFFF0003FFFFFFFFFFFFFFFEC0000000000000000000000000000000000000000000000001FF1FFFFFFF8003FFFFFFFFFFFFFFFEE0000000000000000000000000000000000000000000000001FF1FFFFFFF8007FFFFFFFFFFFFFFFFE00000000000000000000000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00FF0000000001FF1BFFFFFF0007FFFFFFFFFFFFFFFFE4000000000000000000000000000000000000FF00000000001F1FFFFFF80107FFFFFFFFFFFFFFFFFE0000000000000000000000000000023C001FFFF0000000000F3FFFFFFC0007FFFFFFFFFFFFFFFFFFE00000000000000000000000000046FFFFFFFFFE00000000033FFFFFFE0447FFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFFFFC0800000003FFFFFFE0C07FFFFFFFFFFFFFFFFFFFC0000000000000000000000007FFFFFFFFFFFFFC0000000003FFFFFFE8C07FFFFFFFFFFFFFFFFFFFF8000000000000000000000017FFFFFFFFFFFFFE0000000001F7FFFDFFC063FFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFF00000000000000000000007FFFFFFFFFFFFFFF0000000003F7FFFFFF8E003FFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFC00000007FFFFFFF70E000FFFFFFFFFFFFFFFFFFFF00300000000000001CFFFFFFFFFFFFFFFFFFFFC1000000FFFFF9CC3060000000FC0FFFFFFFFFFFFFFFF8000300000000FFFFFFFFFFFFFFFFFFFFFFE0000000FFFFF0C02004000000F803FFFFFFFFFFFFFFFC0003C0000000FFFFFFFFFFFFFFFFFFFFFFF0000000FFFFF9C600000000000000FFFFFFFFFF7FFCFFFC0083FF03FFFFFFFFFFFFFFFFFFFFFFFFF0000000FFFFF0CFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFFFF0FFC1000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0C000FFFFF07C000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFF0F8000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF00300FFFFF070000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF1FFFFFFFFFFFFFFFC0700FFFFF870000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF780030981CFFFFFFFFFFFFFF08FFFFFC30000000000000000000F3FFFFFFFFFFFFFFFFFFFFFFFFF830000000000003FFFFFFFFFFFC";
// synopsys translate_on

// Location: M10K_X49_Y51_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a18 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "FFC00000000003FFFFFF01035DA63FFFFFFFFFFFFFFFFC00000000000000003FFFFFC3FFFFFFFFFFFFC00000000007FFFFFF81D9EFCA3FFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFFFFFFC0000000000FFFFFFC065764F41FFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFFFFFFC0000000000FFFFFF8832E253C1FFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFFFFFFC0000000001FFFFFFF49710C693EFFFFFFFFFFFFFFF80000000000000000FFFFFFFFFFFFFFFFFFFFC0000000003FFF9FFA6AC83C4E1FFFFFFFFFFFFFFFF80000000000000001FFFFFFFFFFFFFFFFFFFFC0000000003FFFFFE70E06E2980FFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "FFFFFFFFFFFFF80000000000000001FFFFFFFFFFFFFFFFFFFF80000000007FFFFF63B75F864907FFFFFFFFFFFFFFFC0000000000000001FFFFFFFFFFFFFFFFFFFF00000000007FFFFFDAA9A14B2800FFFFFFFFFFFFFFFC0000000000000003FFFFFFFFFFFFFFFFFFFF00000000007FFF7FD41254281101FFFFFFFFFFFFFFFC0000000000000007FFFFFFFFFFFFFFFFFFFE00000000007FFFFF44012528D403FFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFC00000000003FFFFF8914CCCEF803FFFFFFFFFFFFFFFFF80000000000000FFFFFFFFFFFFFFFFFFFFC00000000003FFFFF3C50BA9C7301FFFFFFFFFFFFFFFFF80000000000010FFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFFFFFFFFFFFFFFFF000000000001FFF7F9058BD44B409FFFFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFFFFFFF000000000001FFF7FF18445A1A988FFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFF000000000001FFFFF058B00ED1DBDFFFFFFFFFFFFFFFFC00000000000003FFFFFFFFFFFFFFFFFFFF000000000001FFFFF799C9960A4C0FFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFE000000000001FFFFF5248C623DE8FFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFE000000000000FFFFE99889D5DD966FFFFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFFFFFFFE0000000000007FF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "FEE60669A0F4ADFFFFFFFFFFFFFFFC00000000010000FFFFFFFFFFFFFFFFFFFFE0000000000003FFFE4F94D127F89BFFFFFFFFFFFFFFFC00000000030000FFFFFFFFFFFFFFFFFFFFE0000000000007FFFF7EFAB90BF6CCFFFFFFFFFFFFFFFC00040000000000FFFFFFFFFFFFFFFFFFFFE0000000000007FFFEFB3993D67581FFFFFFFFFFFFFFF800000000000000FFFF7FFFFFFFFFFFFFFFF0000000000007FFFFD013A74CB94FFFFFFFFFFFFFFFF820000000000000FFFF3FFFFFFFFFFFFFFFF0000000000003FFFF1CCF40BEC88DFFFFFFFFFFFFFFF83000000000018EFFFF3FFFFFFFFFFFFFFFF8000000000001FFFF73CF719E0767FFFFFFFFFFFFFFFC70";
// synopsys translate_on

// Location: M10K_X38_Y49_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a10 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "0000000003CFFFFF1FFFFFFFFFFFFFFFF8000000000000FFFF9564BB3B991FFFFFFFFFFFFFFFFCF004000000038FFFFF1FFFFFFFFFFFFFFFFC0000000000000FFFE3DECF66843FFFFFFFFFFFFFFF18F0060000000003FFFF1FFFFFFFFFFFFFFFFC0000000000000FFF56B4BBE211F7FFFFFFFFFFFFFF00F00E0000000001FFFF0FFFFFFFFFFFFFFFFC0000000000003F3FF1F8000A31FFFFFFFFFFFFFFFF00F0000000000007DFFF0FFFFFFFFFFFFFFFFE0000000000001FBFF894000899FFFFFFFFFFFFFFFE00F0000000000007FFFF0FFFFFFFFFFFFFFFFF00000000000007FFFC28002170FFFFFFFFFFFFFFF800F0000000000007FFFF07FFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "FF00000000000007FFFE400000C7FFFFFFFFFFFFFFF800F0000000000003FFFF03FFFFFFFFFFFFFFFF00000000000003DFFFE100C012FFFFFFFFFFFFFCF800F80000000000037FFF03FFFFFFFFFFFFFFFF800000000000039FFFAFFFE765FFFFFFFFFFFFF8FC00C00000000000013FFF01FFFFFFFFFFFFFFFFF00000000000001F7FEEFFBA76FFFFFFFFFFFFF87F00000000000000007FFF01FFFFFFFFFFFFFFFFFE00000000000019FFBFFF3FFDFFFFFFFFFFFFFC3F00000000000000007FFF00FFFFFFFFFFFFFFFFFC0F8000000003003FFFFFFFFFFFFFFFFFFFFFFC3C0000000000000003FFFE01FFFFFFFFFFFFFFFFFF078000000001007FFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFF8FE0000000000000007FFFF03FFFFFFFFFFFFFFFFFFF0C000000000003FFFFFFFFFFFFFFFFFFFFFF8FF0000000000008007FF7F03FFFFFFFFFFFFFFFFFFF0C000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000008000FFFF07FFFFFFFFFFFFFFFFFFF1E0000000000007FFFFFFFFFFFFFFFFFFFFFFF000000000000080007FFF07FFFFFFFFFFFFFFFFFF7BE00000000000003FFFFFFFFFFFFFFFFFFC000000000000000000007F7F07FFFFFFFFFFFFFFFFFFFBF80000000000001FFFFFFFFFFFFFFFFFE000000000000000000000FF7F07FFFFFFFFFFFFFFFFFFFBF80100000000000FFCFFFFFFFFFEFFFFE000000060000000000000FF7F";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "07FFFFFFFFFFFFFFFFFFFFF8000000000001037FC3FCFFFFFC3FFC0000000100000000000007FFFF07FFFFFFFFFFFFFFFFFFFFF8000000000000003F81F8FFFFF87FFF00000000000000000000007FFF07FFFFFFFFFFFFFFFFFFFFF8000000000000000F00007FFFFFFE7F00000000000000000000003FFF0FFFFFFFFF9BE7FFFFFFFFF8000000000000000700073FFCFF000000000000000000000000001FFF0FFFFFFFFF89C3FFFFFFFFFC000000000000000600070FF000000000000000000000000000003FFF1FFFFFFFFF01C3FFFFFFFFFFC000000000000000000303E000000000000000000000000000003FFF1FFFFFFFFC0003FFFFFFFFFFE1000000";
// synopsys translate_on

// Location: M10K_X49_Y57_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "FFFFFFFFFFFFFFFFE00000000000000FFC0000001FFFFFFFE00000000000FFFFFFFFFFE097A7A5FFFFFFFFFFFFFFFFFFC00000000000000FFC0000000FFFFFFFF00000000000FFFFFFFFFFE85CBB482FFFFFFFFFFFFFFFFFC000000000000007FF0000000FFFFFFFF00000000000FFFFFFFFFFD80EA99F67FFFFFFFFFFFFFFFFC000000000000007FF00000007FFFFFFF80000000000FFFFFFFFFFD1131A27F6FFFFFFFFFFFFFFFFC00000000000000FFF00000003FFFFFFF80000000000C0FFFFFFFFD1015BF276FFFFFFFFFFFFFFFF000000000000000FCFE0000003FFFFFFF8000000000000FFFFFFFFF114E4F207FFFFFFFFFFFFFFFF000000000000001F";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "FE0000001FFFFFFFFF8000000000003FFFFFF98442008B55FFFFFFFFFFFFFFFE000000000000003FCF0000001FFFFFFFFF8000000000003FFFFFE129B40074E3FFFFFFFFFFFFFFFC000000000000001F8F0000000FFFFFFFFF8000000000003FFFFF7CC52564104EFFFFFFFFFFFFFFFC000000000000000FCFC000000FFFFFFFFF8000000000003FFFFFFA33757EDFC4FFFFFFFFFFFFFFFE0000000000000007FFC0000007FFFFFFFF8000000000003FFFFFFE8D1E7EAAB9FFFFFFFFFFFFFFFE0000000000000007FFE0000007FFFFFFFF8000000000003FFFFFF83C887E5423FFFFFFFFFFFFFFFE0000000000000007FFE0000003FFFFFFFF8000000000003F";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "FFFF6377407E0319FFFFFFFFFFFFFFCC000000000000000FDFF0000003FFFFFFFF8000000000003FFFFFCC09CD7C4C8EFFFFFFFFFFFFFFC0000000000000000FFFF8000007FFFFFFFF8000000000001FFFFFD92606974775FFFFFFFFFFFFFF00000000000000001BFFF8000007FFFFFFFF8000000000001FFFFF77DC24BFFDCDFFFFFFFFFFFFFF00000000000000001BFFFC000007FFFFFFFF8000000000001FFFFF89A42383684DFFFFFFFFFFFFFF80000000000000001BFFFC00000FFFFFFFFF8000000000003FFFFF6A6F4400F67BFFFFFFFFFFFFFF80000000000000001FFEFE00000FFFFFFFFF8000000000003FFFFF8CA3BE0834F7FFFFFFFFFFFFFF80";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "000000000000001FFFFF00001FFFFFFFFF8000000000007FFFFFA884E9C1CB07FFFFFFFFFFFFFF80000000000000003FFFFF00001FFFFFFFFF800000000000FFFFFFCD45C861EEFFFFFFFFFFFFFFFF80000000000000003FFFFF00001FFFFFFFFF800000000000FFFFFE33703352A67DFFFFFFFFFFFFFF80000000000000003FFFFFF8017FFFFFFFFFC000000000003FFFFF7DFA6F64E7FFFFFFFFFFFFFFFF00000000000000003FFFFFF0007FFFFFFFFFC000000000003FFFFF50B90491FFFFFFFFFFFFFFFFFF00000000000000003FFFFFC100FFFFFFFFFFC000000000007FFFFF30FF64083FFFFFFFFFFFFFFFF800000000000000003FFFFFC301FFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N15
cyclonev_lcell_comb \ram_access_inst|ram_data~10 (
// Equation(s):
// \ram_access_inst|ram_data~10_combout  = ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout ) ) ) ) # ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout  & !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( 
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) ) ) ) # ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) ) ) )

	.dataa(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datab(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datac(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.dataf(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_data~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_data~10 .extended_lut = "off";
defparam \ram_access_inst|ram_data~10 .lut_mask = 64'h550F550F330033FF;
defparam \ram_access_inst|ram_data~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y36_N12
cyclonev_lcell_comb \ram_access_inst|ram_data~12 (
// Equation(s):
// \ram_access_inst|ram_data~12_combout  = ( \ram_access_inst|ram_data~11_combout  & ( \ram_access_inst|ram_data~10_combout  & ( (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((\ram_access_inst|ram_data~9_combout  & 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( !\ram_access_inst|ram_data~11_combout  & ( 
// \ram_access_inst|ram_data~10_combout  & ( (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// ((\ram_access_inst|ram_data~9_combout  & !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \ram_access_inst|ram_data~11_combout  & ( !\ram_access_inst|ram_data~10_combout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|ram_data~9_combout  & (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( !\ram_access_inst|ram_data~11_combout  & ( !\ram_access_inst|ram_data~10_combout  & ( 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|ram_data~9_combout  & (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) )

	.dataa(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\ram_access_inst|ram_data~9_combout ),
	.datac(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ram_access_inst|ram_data~11_combout ),
	.dataf(!\ram_access_inst|ram_data~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_data~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_data~12 .extended_lut = "off";
defparam \ram_access_inst|ram_data~12 .lut_mask = 64'h10001A0AB0A0BAAA;
defparam \ram_access_inst|ram_data~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y36_N14
dffeas \ram_access_inst|ram_data[2] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|ram_data~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_access_inst|ram_data[6]~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|ram_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|ram_data[2] .is_wysiwyg = "true";
defparam \ram_access_inst|ram_data[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a282 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2421w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3186w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a282_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a282 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a282 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a282 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a282 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a282 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a282 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a282 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a282 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a282 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a282 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a282 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a282 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a282 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a282 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a282 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a282 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a282 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y36_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a274 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2411w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a274 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a274 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a274 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a274 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a274 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a274 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a274 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a274 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a274 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a274 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a274 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a274 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a274 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a274 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a274 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a274 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a274 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a266 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2401w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3166w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a266 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a266 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a266 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a266 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a266 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a266 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a266 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a266 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a266 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a266 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a266 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a266 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a266 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a266 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a266 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a266 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a266 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y33_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a258 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2390w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3155w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a258 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a258 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a258 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a258 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a258 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a258 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a258 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a258 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a258 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a258 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a258 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a258 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a258 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a258 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a258 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a258 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a258 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N12
cyclonev_lcell_comb \color_in~33 (
// Equation(s):
// \color_in~33_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a258~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a274~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a282~portadataout )) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a258~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a274~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a282~portadataout )) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a258~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a266~portadataout ) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a258~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a266~portadataout ) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a282~portadataout ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a274~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a266~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a258~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~33 .extended_lut = "off";
defparam \color_in~33 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \color_in~33 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a290 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3196w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a290 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a290 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a290 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a290 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a290 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a290 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a290 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a290 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a290 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a290 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a290 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a290 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a290 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a290 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a290 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a290 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a290 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y51_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "FFFFFFFFFFFFFFFFE00000000000000F03FFFFFFE0000000000000000000FFFFFFFFFFFFEF9FDFFFFFFFFFFFFFFFFFFFC00000000000000F03FFFFFFF0000000000000000000FFFFFFFFFFFF83D117FFFFFFFFFFFFFFFFFFC00000000000000700FFFFFFF0000000000000000000FFFFFFFFFFFF0B7D69FFFFFFFFFFFFFFFFFFC00000000000000700FFFFFFF8000000000000000000FFFFFFFFFFFE8F04FBFFFFFFFFFFFFFFFFFFC00000000000000F00FFFFFFFC000000000000000000C0FFFFFFFFFF9EFB4BFFFFFFFFFFFFFFFFFF000000000000000F301FFFFFFC00000000000000000000FFFFFFFFFEDBFF867FFFFFFFFFFFFFFFFF000000000000001F";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "01FFFFFFE0000000000000000000003FFFFFFFDF9FFF64FFFFFFFFFFFFFFFFFE000000000000003F30FFFFFFE0000000000000000000003FFFFFF99E1FFF804FFFFFFFFFFFFFFFFC000000000000001F70FFFFFFF0000000000000000000003FFFFFFFFE7FFFF1EFFFFFFFFFFFFFFFFC000000000000000F303FFFFFF0000000000000000000003FFFFFFEFD2FFFC7B7FFFFFFFFFFFFFFFE0000000000000007003FFFFFF8000000000000000000003FFFFFFFF76FFF51E3FFFFFFFFFFFFFFFE0000000000000007001FFFFFF8000000000000000000003FFFFFFFFBFFFFE89BFFFFFFFFFFFFFFFE0000000000000007001FFFFFFC000000000000000000003F";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "FFFF7F52BFFFDC17FFFFFFFFFFFFFFCC000000000000000F200FFFFFFC000000000000000000003FFFFFFC207FFFEA8FFFFFFFFFFFFFFFC0000000000000000F0007FFFFF8000000000000000000001FFFFFFE243BFFE63FFFFFFFFFFFFFFF00000000000000001B0007FFFFF8000000000000000000001FFFFFFB333FFFCFFFFFFFFFFFFFFFFF00000000000000001B0003FFFFF8000000000000000000001FFFFFE2D4BDFFDFFFFFFFFFFFFFFFFF80000000000000001B0003FFFFF0000000000000000000003FFFFFE483FBFFFFFFFFFFFFFFFFFFFF80000000000000001F0101FFFFF0000000000000000000003FFFFFD15C2FFFFFFFFFFFFFFFFFFFFF80";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "000000000000001F0000FFFFE0000000000000000000007FFFFFED5A7CFFFFFFFFFFFFFFFFFFFF80000000000000003F0000FFFFE000000000000000000000FFFFFFD73BF5FFEBFFFFFFFFFFFFFFFF80000000000000003F0000FFFFE000000000000000000000FFFFFFB63E233FFFFFFFFFFFFFFFFFFF80000000000000003F000007FE80000000000000000000003FFFFFE61585FFFFFFFFFFFFFFFFFFFF00000000000000003F00000FFF80000000000000000000003FFFFFEF5621CFFFFFFFFFFFFFFFFFFF00000000000000003F00003EFF00000000000000000000007FFFFFFF10889FFFFFFFFFFFFFFFFFF800000000000000003F00003CFE00000000";
// synopsys translate_on

// Location: M10K_X38_Y48_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "0000000003CFFFFF000000000000000000000000000000FFFFF2D84CD376FFFFFFFFFFFFFFFFFCF004000000038FFFFF0000000000000000000000000000000FFFF061309A73FFFFFFFFFFFFFFFF18F0060000000003FFFF0000000000000000000000000000000FFFF86146572EFFFFFFFFFFFFFFFF00F00E0000000001FFFF0000000000000000000000000000003F3FFF1FFFF72FFFFFFFFFFFFFFFFF00F0000000000007DFFF0000000000000000000000000000001FBFFFF7FFF62FFFFFFFFFFFFFFFFE00F0000000000007FFFF00000000000000000000000000000007FFFFBFFFFFBFFFFFFFFFFFFFFFF800F0000000000007FFFF0000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF800F0000000000003FFFF00000000000000000000000000000003DFFFFFFFFFFFFFFFFFFFFFFFFCF800F80000000000037FFF000000000000000000000000000000039FFFFFFFFFEDFFFFFFFFFFFFF8FC00C00000000000013FFF000000000000000000000000000000001F7FFFFFFFFFFFFFFFFFFFFFF87F00000000000000007FFF0000000000000000000000000000000019FFBFFF7FFFFFFFFFFFFFFFFC3F00000000000000007FFF00000000000000000000000000000003003FFFFFFFFFFFFFFFFFFFFFFC3C0000000000000003FFFF00000000000000000000000000000001007FFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFF8FE0000000000000007FFFF00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF8FF0000000000008007FF7F00000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000008000FFFF000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF000000000000080007FFF0000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFC000000000000000000007F7F0000000000000000000000000000000000001FFFFFFFFFFFFFFFFFE000000000000000000000FF7F0000000000000000000000000000000000000FFCFFFFFFFFFEFFFFE000000060000000000000FF7F";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "000000000000000000000000000000000001037FC3FCFFFFFC3FFC0000000100000000000007FFFF000000000000000000000000000000000000003F81F8FFFFF87FFF00000000000000000000007FFF000000000000000000000000000000000000000F00007FFFFFFE7F00000000000000000000003FFF000000000064180000000000000000000000000700073FFCFF000000000000000000000000001FFF0000000000763C0000000000000000000000000600070FF000000000000000000000000000003FFF0000000000FE3C00000000000000000000000000000303E000000000000000000000000000003FFF0000000003FFFC000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y58_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode350w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "000000000000000000000000000000000000000000003FFF0000000007FFFE000000000000000000000000000000000000000000000000000000000000001CFF000000008FFFFC0000000000000000000000000000000000000000000000000000000000000001FF00000000FFFEF80000000000000000000000000000000000000000000000000000000000000001FF00000000FFFC000000000000000000000000000000000000000000000000000000000000000001FF000000007FFC000000000000000000000000000000000000000000000000000000000000000001FF000000007FF80000000000000000000000000000000000000000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000001FF00000000FFF80000000000000000000000000000000000000000000000000000000000000000001F00000007FEF80000000000000000000000000000000000000000000000000000000000000000000F00000003FFF80000000000000000000000000000000000000000000000000000000000000000000300000001FBB80000000000000000000000000000000000000000000000000000000000000000000000000001F3F8000000000000000000000000000000000000000000000000000000000000000000000000000173F8000000000000000000000000000000000000000000000000000000000000000000000000002003F9C000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000071FFC000000000000000000000000000000000000000000000000000000000000000000000000008F1FFF00000000000000000000000000000000000000000000000000000000000000000000000633CF9FFFFFFF03F0000000000000000000000000000000000000000000000000000000000000000F3FDFFBFFFFFF07FC000000000000000000000000000000000000000000000000000000000000000639FFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000F303FFFFFFFFFFFFF00000000000000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "0000000000000000000000000000000000000F003EFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000F83FFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000F07FFFFFFFFFFFFFFFFF800000000000000000000000000000000002000000000000000000000000F8FFFFFFFFFFFFFFFFFFC000000000000000000000000000000030E000000000000000000000000078FFFFFFFFFFFFFFFFFFE000000000000000000000000000087FFCF67E30000000000000000000003CFFFFFFFFFFFFFFFFFFF0C00000000000000000000000007CFFFFFFFFFFFFC000000000000";
// synopsys translate_on

// Location: M10K_X49_Y48_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000003FFFFFFFEFCE02BFFFFFFFFFFFFFFFFFC00000000000000003F00003C000000000000000000000007FFFFFFFEA64237FFFFFFFFFFFFFFFFFC00000000000000007F00000000000000000000000000000FFFFFFFFAD1335FFFFFFFFFFFFFFFFFFC00000000000000007F00000000000000000000000000000FFFFFFFFED03E97FFFFFFFFFFFFFFFFFC00000000000000007F00000000000000000000000000001FFFFFFFB4080997FFFFFFFFFFFFFFFFF80000000000000000FF00000000000000000000000000003FFF9FFFDE8C961BFFFFFFFFFFFFFFFFF80000000000000001FF00000000000000000000000000003FFFFFFFE30E73B5FFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "FFFFFFFFFFFFF80000000000000001FF00000000000000000000000000007FFFFFFC9A4D88BBFFFFFFFFFFFFFFFFFC0000000000000001FF00000000000000000000000000007FFFFFFF5BC19D67FFFFFFFFFFFFFFFFFC0000000000000003FF00000000000000000000000000007FFF7FF94E80F387FFFFFFFFFFFFFFFFFC0000000000000007FF00000000000000000000000000007FFFFFFD3CF2888BFFFFFFFFFFFFFFFFFFC000000000000007FF00000000000000000000000000003FFFFFFDA367E927FFFFFFFFFFFFFFFFFFF80000000000000FFF00000000000000000000000000003FFFFFFDEAD5D8CDFFFFFFFFFFFFFFFFFFF80000000000010FFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000001FFF7FE2E917E6F3FFFFFFFFFFFFFFFFFFC00000000000000FFF00000000000000000000000000001FFF7FE5D05850EF7FFFFFFFFFFFFFFFFFC00000000000001FFF00000000000000000000000000001FFFFFF0F3C99A6BF7FFFFFFFFFFFFFFFFC00000000000003FFF00000000000000000000000000001FFFFFFCA4B76628BBFFFFFFFFFFFFFFFF800000000000007FFF00000000000000000000000000001FFFFFA846614EAC3BFFFFFFFFFFFFFFFF000000000000003FFF00000000000000000000000000000FFFFFE9F29507389FFFFFFFFFFFFFFFFF000000000000007FFF000000000000000000000000000007FF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "FF4B49F9BD7DF7FFFFFFFFFFFFFFFC00000000010000FFFF000000000000000000000000000003FFFFC3BFFCD9E86FFFFFFFFFFFFFFFFC00000000030000FFFF000000000000000000000000000007FFFFF03FB0FFF2BFFFFFFFFFFFFFFFFC00040000000000FFFF000000000000000000000000000007FFFF953308DFE67FFFFFFFFFFFFFFFF800000000000000FFFF000000000000000000000000000007FFFFFAD3D36FD73FFFFFFFFFFFFFFFF820000000000000FFFF000000000000000000000000000003FFFFF79C2353CD7FFFFFFFFFFFFFFFF83000000000018EFFFF000000000000000000000000000001FFFFE0EF625212FFFFFFFFFFFFFFFFFC70";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N21
cyclonev_lcell_comb \ram_access_inst|ram_data~14 (
// Equation(s):
// \ram_access_inst|ram_data~14_combout  = ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) ) ) ) # ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) ) ) ) # ( 
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) ) ) ) # ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datac(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.dataf(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_data~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_data~14 .extended_lut = "off";
defparam \ram_access_inst|ram_data~14 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \ram_access_inst|ram_data~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y51_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "FFB616FFEB7FFFFFFFFFFFFFFFFFFFC000000001FFFFFE00FF0001FFFFFFFFE00000000FFFFFFFFFFFEA9EFFF3DDFFFFFFFFFFFFFFFFF80000000003FF7FDE00DC0001EFFFFFFFE0000000001FFFFFFFFFFC097FF8FFFFFFFFFFFFFFFFFF800000000387FFFFFFE000000003FFFFFFFE000000001FFFFFFFFFF5EF7FFFFFFFFFFFFFFFFFFFF80000000003CFFFFFFFFF00000003FFFFFFFFC000000000FCFFFFFFFE9577FFFFFFFFFFFFFFFFFF800000000007FFFFFFFFFF00000003FFFFFFFFF00000000000FFFFFFFF6F97FFFFFFFFFFFFFFFFF800000000001FFFFFFFFFFF000000003FFFFFFFF000000000000FFFFFFFCAFFFFFFFFFFFFFFFFFC3C000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "000FFFFFFFFFFFFF000000003FFFFFFFFC000000000007FFFFFF0CE9FFFFFFFFFFFFFFFC18000000000FFFFFFFFFFFFF000000001FFFFFFFFFE00000000000001FFF8B89FFFFFFFFFFFFFFF0000000000007FFFFFFFFFFFF0000000007FFFFFFFFF800000000000007DF5205FFFFFFFFFF7FFF00000000000183FFFFFFFFFFFF000000000FFFFFFFFFFF000000000000009FE2744DFBFFFFFFFFFC0000000000009FFFFFFFFFFFFF0000000000FFFFFFFFFF800000000000000FA15F67D900FFFFF800000000000000FFFFFFFFFFFFFF0000000000FFFFFFFFFFE000000000000003C976F3F80000000000000000000003FFFFFFFFFFFFFF0000000000FFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "FFFFFC00000000000001F705E7F0000000000000000000000FFFFFFFFFFFFFFF000000000007FFFFFFFFFFE00000000000015CE02EC0000000000000000000007FFFFFFFFFFFFFFF000000000007FFFFFFFFFFF0000000000000DD3E7FC000000000000000000001FFFFFFFFFFFFFFFF000000000003FFFFFFFFFFF80000000000009CBF5AE000000000000000000007FFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFC2000000000005698BA400000000000000000001FFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFE1000000000003DF8BC0000000000000000000FFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFE00000000000009F4E100000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "00000000000000FFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFF3C0000000000006DE348000000000000000000FFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFF1C0000000000000ACF80000000000000000007FFFFFFFFFFFFFFFFFF000000000000007FFFFFFFFFDE000000000000006A0000000000000000001FFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFF0000010000001DD6200000000000000000FFFFFFFFFFFFF3FFFFFF000000000000003FFFFFFFFFFF7C00038000000994B80000000000000003FFFFFFFFFFFF03E3FFFF000000000000003FFFFFFFFFFFFF000380000000C8E00000000000000007FFFFFFFFFBFF01C0FFFF";
// synopsys translate_on

// Location: M10K_X41_Y50_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "F830FFE0339DF80081801C803E803E0F08003DF807FFFE0000E00007E007FFFF00071FFFE067C04CF0B30FFCF7E3FF04CFC001CE801F21300000800001CE080000005800000FFFFF0E3F19A7EC7F016EDE01E7F9FFC3FE001EFC00FFFF9F037B000006010000622000E3FDC000DFFFFC013FFFE17C3C31000C3CE0F11F839E00FEFE08BF7F9EFCF386001E00C0607F0C07FBFF8000000000F3CF7E7F0000080180781C0F1007FD9CFBFBDEFF7FFEFEFEFFFFBC3FFBE6390E0CFFFF0001FF0300CE4DD90C320000014BFF8CF007F7C7FFF3FFFC9677FFFF9FFFFFFD3FFFFFFF7FF08F6E007707FF8F80010003C1C70203080FEFFFFBF039838FF9FC303FFF3E3E";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "47C7FFFDBFFF107C00A3BEFFFC03FFFEFFFFFD3FB35FB6FC7FFBFCFFFB81000106793CA8183C1C0707663FF81381300000039001C08001FE9F184661CB503200300FF4FFCFCE00107007041E000000180CE0041001003107A03D64E103C90001FC4E0186001EA410BE1FFBFFEF7D0EFE6F41983F0FE00000288046000181003FFFDFFCE07FFD0601C1FFFE7DFFC29800131FCF7FFF3AF00FCFFC68FF1FE007302007F0C03001FCF8CE1A62FFCF9FFF017FFE9C08E80D4FFB840059E3EFFF00000673A5FFFFF00FE7BE7EFFF1F87B7F300000C078030003FE3F3E0000208003FDF19AB1F3C087180010019FC37FFFFFFFFFFFFE31E8680208043FE00000FFC00F";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "336040007001981FFB7FD31081800EF800301EE0009FC07D78FF3E25C01C003FFFFF80380FFC0E01F1E603FFFFC710FC2001B8311F3FCFF898000183801C8018F0013800071E0FFF03BFCFF7F1FFFEF4F910067FF86B000030001FCEFFFF7CFFD8380FC8300C2007000C0100073FFF000187300004000F9F0044FFFF12B3844703001F7BFFE3FE1FFEEFFFFF7900200701CC9FF20FFFE000000000387FF00007C1EF83FFFA428F6FFFF000761F03E60003808347F98038000300DDFFFC07013C001F7FFCF3FFFFC3700B8E1FFEDA7FFEFFE0060AB87FF8000000000C180C7FE37FFFBFF818005FFFFFDFCE3EE0000E9F0D68CFE0045E07E003FFFF71FFFC0C00";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "08000036C13FFFE3FC0000E0F3877BFF7FB08007E009F83F05523EC1FA2AF03201F9FF7FF7FF9C20400000F38CFE11BB060C1D8CFF07C380000F8E63BFC3C0088FFD4F801AA9FC55801FF111F3E7108000000FC60C1D11FFDE1FFF6F8FF9CC00800E0FFFFFC060F8FC206F0FFFC77FD1A10113417FFFC3600000DFF001E03F0003FF00F60078601FF800FFF3FFEFC3E607F800047800300F21868CBEC3F7F1E80000FE081E18381BFFF00000003D003FFFFFBF207FFF8F036617FF9EFFFFCFE30E3FFFC0303F39FFF80F8067FD9F71FFFFC0000000007F3FF20000000180303EF83C9C000303FFF80C81FFFFFE00003FF800C0994F9F0F00FC000FC01FFFF0FF";
// synopsys translate_on

// Location: M10K_X38_Y51_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "8C01FF86FFFFFFFF7FF8C8844003FFFFFE000E8F7F7FD01FF803BC180FE1E00001FFFFFFF01FE0001FFF3F30000000007FFFC0200600007FFFFF000001FFF001C00E3E1F780000C0DFFFFFF8001F9007FFFE0300C39000003FF911FFFFCC0000F9FF8C30001FF89840700678000203FFF9C3000000003F9FFF04001FFF980000C00FFFFFFFC60008017FFE7C00060F3F9243BD000387FFFCE000008F8C07FFF800010FFFFFFC807FF8F800FFFFC60FB80001FF81FFB087E071BC79FFF5F80020000003DFFFFF800001FFFF01FFFFFFFFF8FC0007EFFFFF800001FFE7FEFFD80003D2E0217E40000008FFFFFFFC1C06FFFFE400010C7E00181FFC700F1830FF80";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "601BE07FFC7FFFF0805BAA0016FF3FFFFFF0930000003FFFFF00003C7000FC0001C0003FDDF03FFEE007FC3FFFF93FFFFE4ED40FE9F9CF8FFFE0100003BFFFF100007FFFFFFFFFC060003C1BFFE00FFFFF0003E7810000778300FDFD88F80000001C11FFFFFD8000037FFC00000000FFFFFFFE00700000FFFFF021080008080780741700640001FFFFFFCFFE00001FFFFFC007FFFFFFFFFC041C01A61FF801C1FFFC9980001808007F8451EF8BFFFFFFFF07B00003FFFE00000FFFFE0000000108000627FFFC0000FE1DD8600701E3FFFFACC7BE6BF7F00000000007FFC0000FFFFFF000003FF800FE0FF0C0067FE1E000037FFFFFFFBEFF7F4C50001E000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "017FFFFE000007FFFFF80001FFFFFF00FFFFFFFFF0007FFEF0003E0800010000000E498073C01FFFFFE000001FFFFFFC000000FFFFFFFFFF000003FFFFF807001FF380C7000300001EF857FE52FFFFE00000003FFFFFF0000001FFFFFFFFF10F000009C0FFCF007C001C7FFFEFF803FFE05A1201488000077FFFFFFFFF0000003FFFFFC00000000001DC40007803FFFFFFC000000180003FFFE20DFF3BFFFFFFFFFFFE800000007FFFFF000000000000FFFFFFFF87F000000000004000000000000B10004D0000000000000003FFFFFFFC0000001FFFFFFFF000000603FFFFFFFFFFFFFFF3FF0FFFFFF3B4EDB4810400040EE7FFFFFFFF8000000FFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "00003FC00000000000007F7FFFFFFFFFFFFB4FFFFBBFFFFFFFFFFFFFFF600000006FFFFFFFFFFF01FFFFFFFFFFFFFFFFFC00000000000000017FDFF3E5DFFFFFFFFFFF0000000033FFFFFFFF3C000000000000000000013FFFFFFFE100000000002BF80003000000000000000001FFFFFFFD000000000000000087F0FF000000067FFFFFFFF000000001F80006800000000000001FFFFFFFFF80000000000000FFFFFFFFFFF0000000077FFFFFFFFFFBDF210C00434000000000C7FFFFFFFFFE0000000000000000FFFFFFFFFFFFC000000003FFFFFFFFFFFFA10ABFC1E5FF700FFFFFFFFFFFFFF8000000000018F080FFFCFFFFFFFFFE00000001FFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y59_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "0304800000000003FFFFFFFFFFFFFFFF8000000087000000000000000007FFFFFFFFFFF00000FFFF0100000000000001FFFFFFFFFFFFFFFFF00000008B4000000000000000FFFFFFFFFFFFC000003FFF01800000000000007FFFFFFFFFFFFFFFFC000000344000000000000003FFFFFFFFFFFF00000007FF00000000000000000FFFFFFFFFFFFFFFFF0000003B00000000000000C7FFFFFFFFFFFF000000007F000180000000000007FFFFFFFFFFFFFFFF0000002900000000000000C7FFFFFFFFFFF8000000007F0003C0000000000000FFFFFFFFFFFFFFFFC000000400000000000000FFFFFFFFFFFFF0000000003F0003C00000000000003FFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "FFF00000080103FE00000000FFFFFFFFFFFFF0000000003F0101E00000000000003FFFFFFFFFFFFFFFF800000A060FFF000000FFFFFFFFFFFFFFF0000000003F0023C73C000000000000FFFFFFFFFFFFFFF800008E053FFFFF1FFFFFFFFFFFFFFFFFE000000000FF003103F8000000000000DFFFFFFFFFFFFFFFE0000601FFFFFF7FFFFFFFFFFFFFFFFFC000000000FF067803F00000000000038FFFFFFFFFFFFFFFFF810091FFFFFFFFFFFFFFFFFFFFFFFE80000000007F067807E78000000000008FFFFFFFFFFFFFFFFFE10F93FFFFFFFFFFFFFFFFFFFFFFFC00000000007F06781FFF8000000000000F1FFFFFFFFFFFFFFFF04DCFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "FFFC00000000007F02FCFFFF000000000000000FFFFFFFFFFFFFFFB918CFFFFFFFFFFFFFFFFFFFFFFFFC00000000003F06FFFFF03800000000000007FFFFFFFFFFFFFFFF0DCBFFFFFFFFFFFFFFFFFFFFFFF800000000003F66FFFFF03810000000000107FFFF7FFFFFFFFFFF17CBFFFFFFFFFFFFFFFFFFFFFFF000000000003F00FFFFF00000000000003803FFFFFFFFFFFFFFFF3FCBFFFFFFFFFFFFFFFFFFFFFEE080000000001F00FFFFF80000000000000007FFFFFFFFFFFFFFFF885BFFFFFFFFFFFFFFFFFFFFFFE000000000001F00FFFFF80000000000000007FFFFFFFFFFFFFFFF57CFFFFFFFFFFFFFFFFFFFFFFFE000000000001F03FFFFFC00000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "00000003FFFFFFFFFFFFFFFF6547FFFFFFFFFFFFFFFFFFFFFFC000000000001F07FFFFFC8000000000000000FFFFFFFFFFFFFFFE91DFFFFFFFFFFFFFFFFFFFFFFFC000000000001F0FFFFFFF80000000000000003FFFFF3FFFFFFFFE955FFFFFFFFFFFFFFFFFFFFFFF8000000000001F0FFFFFFFC0000000000000003FFFFFFFFFFFFFFFA54FFFFFFFFFFFFFFFFFFFFFFF0000000000001F07FFFFFFC0000000000000003FFFFFFFFFFFFFFFB973FFFFFFFFFFFFFFFFFFFFFE0000000000001F03FFFFFFC00000000000000000FFFFFFFFFFFFFF5E2FFFFFFFFFFFFFFFFFFFFFF00000000000001F03FFFFFFC00000000000000000FFFFFFFFFFFFFFA9DD57FF";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N3
cyclonev_lcell_comb \ram_access_inst|ram_data~15 (
// Equation(s):
// \ram_access_inst|ram_data~15_combout  = ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43~portadataout )) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59~portadataout )))) ) ) ) # ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43~portadataout )) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59~portadataout ))))) ) ) ) # ( 
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43~portadataout )) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59~portadataout ))))) ) ) ) # ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43~portadataout )) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59~portadataout ))))) ) ) )

	.dataa(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datad(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datae(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.dataf(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_data~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_data~15 .extended_lut = "off";
defparam \ram_access_inst|ram_data~15 .lut_mask = 64'h041526378C9DAEBF;
defparam \ram_access_inst|ram_data~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y47_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode437w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a67 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8CF0000091B3CF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07F8800000101018F13FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F0003FC8000000000002103FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000300000000000001047FFFFFFFE3FFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF84000000000000000003000007FFFFFFFF63FFFFFF387FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3C0000000000000000023000003FFFEFFFF7FFFFEFF187FFFE7C77FFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "FFF7FFFE00000000000000007800000100187E9E31FEFE0C203F89FE873BFFFBFFFFFFFFFFFFFFFFFFF7FFFFE000000000000000100000000000200000723E00000FDF78C30107F9FEFFFFFFFFFFFFFFFF8FEFFFE00000000001000000000000000000000060000400031D20000000383CFFFFFFFFFFFFFF3F1E007FE00000010000000000000000000000000000000400000000000100F81C7FFFFFFFFFFFFF7E00003F800060001083F0000000000C00000000000000000000000000000000003BFFFFFFFFFFFF7C00000000FFFF9833C3FF0EE000000C00000F8000000000000000000000000000303FFFFFFFFFFF00000000FCFFFFE7F083FFFFF03F8300";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "01000F8100003380000000000000000000301EFFFFFFFFFF03000000FFF0FFE7F003F9FFFF1FE78063C40700860C7F0000040000000000000020000079FFFFFF00000019FFE01FFFF9D99FFFF3F3E780E2F00003E71FC40000000000C071000000000000F8FFFFFF000F008BFFE003E3FFFFC3EEFFFFE7F03FC18EE7E3FFCEC0000011E000E002000000000003FFFFFF011FFF03FFE0E7FFFFFFC0FFFFDFFFFEBFC106EFF7FFFEC007C03FF000E00F0000000000007C840F001FF3FFFFFFE3E3FFFFC07BF1FFFFFE3FE3F6EF7FFFFEC4FFFFFFFF00201E000000000000000000007FE100F8B1B2FF8FFF8CFBF3EF7FFFFFFFF0C67FFFF7EFFFFFFFFF8000FCFC";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "0000000000000000007FF000003D0EFF86FFDF8FFFFFFFFFFFFBB007EFFFFFFFFFFFFFFFFC38FF0C0020000000000000C0FFFFFC00088FFFFEFCF38FFF77FFFFF7FFFF77C7FFFFFFFFFEFFFFFF3EE6010060000C80000000FFFFF3FC00601C7F83E6C38FFFFFCFFFF0FFFF7807FFFFFFBFFFFFFFFFFEE661DF40011FFFF0000000003FD82000207EBBFF900383FFF83EE0FFFF9FDFEFFFF7FFFFBDFFFFE0E7727FC3DFFFFFF00140001E00F33CC0780047BF3BCC60C9603F03FFE3FFFFFFFFFFFFCFFCFFFFFFFFFFFF7FFFE7FFFF83E08006FF007E013FD017FC37FC1FF79000041F363FFFF807FFFFCFFFFE7FFFFFFFFFFF1C077FEFFFF0000FFFF8EFC77C2F";
// synopsys translate_on

// Location: LABCELL_X42_Y36_N39
cyclonev_lcell_comb \ram_access_inst|ram_data~13 (
// Equation(s):
// \ram_access_inst|ram_data~13_combout  = ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a75  & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a67~portadataout  ) ) # ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a75  & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a75  & ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a75 ),
	.dataf(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_data~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_data~13 .extended_lut = "off";
defparam \ram_access_inst|ram_data~13 .lut_mask = 64'h00003333CCCCFFFF;
defparam \ram_access_inst|ram_data~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y36_N42
cyclonev_lcell_comb \ram_access_inst|ram_data~16 (
// Equation(s):
// \ram_access_inst|ram_data~16_combout  = ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \ram_access_inst|ram_data~13_combout  & ( (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a 
// [3] & ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|ram_data~14_combout )) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\ram_access_inst|ram_data~15_combout ))))) ) ) ) # ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \ram_access_inst|ram_data~13_combout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\ram_access_inst|ram_data~14_combout )) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3]))) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\ram_access_inst|ram_data~15_combout )))) ) ) ) # ( 
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\ram_access_inst|ram_data~13_combout  & ( (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|ram_data~14_combout )) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\ram_access_inst|ram_data~15_combout ))))) ) ) ) # ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\ram_access_inst|ram_data~13_combout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|ram_data~14_combout )) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\ram_access_inst|ram_data~15_combout ))))) ) ) )

	.dataa(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\ram_access_inst|ram_data~14_combout ),
	.datad(!\ram_access_inst|ram_data~15_combout ),
	.datae(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\ram_access_inst|ram_data~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_data~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_data~16 .extended_lut = "off";
defparam \ram_access_inst|ram_data~16 .lut_mask = 64'h084C084C2A6E084C;
defparam \ram_access_inst|ram_data~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y36_N44
dffeas \ram_access_inst|ram_data[3] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|ram_data~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_access_inst|ram_data[6]~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|ram_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|ram_data[3] .is_wysiwyg = "true";
defparam \ram_access_inst|ram_data[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a298 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2441w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3206w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3],\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],\ram_access_inst|ram_addr[3]~DUPLICATE_q ,
\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a298 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a298 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a298 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a298 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a298 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a298 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a298 .port_a_address_width = 12;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a298 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_width = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a298 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a298 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a298 .port_a_last_address = 4095;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a298 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a298 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a298 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a298 .port_b_address_width = 12;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a298 .port_b_data_width = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a298 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N39
cyclonev_lcell_comb \color_in~32 (
// Equation(s):
// \color_in~32_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a298~portadataout  & ( (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a290~portadataout ) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a298~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a290~portadataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a290~portadataout ),
	.datae(gnd),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a298~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~32 .extended_lut = "off";
defparam \color_in~32 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \color_in~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N36
cyclonev_lcell_comb \color_in~34 (
// Equation(s):
// \color_in~34_combout  = ( \color_in~32_combout  & ( (\color_in~2_combout  & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\color_in~33_combout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ))))) ) ) # ( !\color_in~32_combout  & ( (\color_in~33_combout  & 
// (\color_in~2_combout  & !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])) ) )

	.dataa(!\color_in~33_combout ),
	.datab(!\color_in~2_combout ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\color_in~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~34 .extended_lut = "off";
defparam \color_in~34 .lut_mask = 64'h1010101013101310;
defparam \color_in~34 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y36_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2048w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2809w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2182w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2944w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2088w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2849w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2142w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2904w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N30
cyclonev_lcell_comb \color_in~38 (
// Equation(s):
// \color_in~38_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a122~portadataout ) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a26~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a122~portadataout ) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a26~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~38 .extended_lut = "off";
defparam \color_in~38 .lut_mask = 64'h227705052277AFAF;
defparam \color_in~38 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2038w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2799w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2132w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2894w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2078w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2839w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y30_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2172w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2934w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N48
cyclonev_lcell_comb \color_in~37 (
// Equation(s):
// \color_in~37_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a114~portadataout  & ( 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a82~portadataout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a114~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a82~portadataout ))))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a114~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a82~portadataout ))))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a114~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a82~portadataout ))))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~37 .extended_lut = "off";
defparam \color_in~37 .lut_mask = 64'h220A770A225F775F;
defparam \color_in~37 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2152w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2914w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y34_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2058w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2819w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y33_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2111w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2873w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y33_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2011w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2772w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y30_N48
cyclonev_lcell_comb \color_in~35 (
// Equation(s):
// \color_in~35_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a98~portadataout ))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a98~portadataout )))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a98~portadataout )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a98~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~35 .extended_lut = "off";
defparam \color_in~35 .lut_mask = 64'h0145236789CDABEF;
defparam \color_in~35 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2162w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2924w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2028w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2789w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2068w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2829w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2122w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2884w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N9
cyclonev_lcell_comb \color_in~36 (
// Equation(s):
// \color_in~36_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a10~portadataout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a106~portadataout ))) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a10~portadataout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a10~portadataout  & 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a106~portadataout ))) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a10~portadataout  & 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~36 .extended_lut = "off";
defparam \color_in~36 .lut_mask = 64'h30053F0530F53FF5;
defparam \color_in~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N12
cyclonev_lcell_comb \color_in~39 (
// Equation(s):
// \color_in~39_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \color_in~36_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\color_in~37_combout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\color_in~38_combout )) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \color_in~36_combout  & ( (\color_in~35_combout ) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) 
// ) # ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( !\color_in~36_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\color_in~37_combout 
// ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\color_in~38_combout )) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// !\color_in~36_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \color_in~35_combout ) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\color_in~38_combout ),
	.datac(!\color_in~37_combout ),
	.datad(!\color_in~35_combout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.dataf(!\color_in~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~39 .extended_lut = "off";
defparam \color_in~39 .lut_mask = 64'h00AA1B1B55FF1B1B;
defparam \color_in~39 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a186 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2275w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3038w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a186 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a186 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a186 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2245w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3008w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a178 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2265w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3028w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a178 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a178 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a178 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2255w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3018w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N48
cyclonev_lcell_comb \color_in~41 (
// Equation(s):
// \color_in~41_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a178~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a170~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a162~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a186~portadataout )))) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a178~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a170~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a162~portadataout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a186~portadataout )))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a178~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a170~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a162~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a186~portadataout ))) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a178~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a170~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a162~portadataout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a186~portadataout ))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a186~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a162~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a178~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a170~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~41 .extended_lut = "off";
defparam \color_in~41 .lut_mask = 64'h018923AB45CD67EF;
defparam \color_in~41 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a234 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2348w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3112w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a234 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a234 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a234 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a234 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a234 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a250 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2368w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3132w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a250 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a250 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a250 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a250 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a250 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a250 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a250 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a242 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2358w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3122w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a242 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a242 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a242 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a242 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a242 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a242 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a242 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a226 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2338w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3102w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a226 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a226 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a226 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a226 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N6
cyclonev_lcell_comb \color_in~43 (
// Equation(s):
// \color_in~43_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a242~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a226~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a234~portadataout )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a250~portadataout )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a242~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a226~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a234~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a250~portadataout  & 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a242~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a226~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a234~portadataout  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a250~portadataout )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a242~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a226~portadataout  & ( (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a234~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a250~portadataout ))))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a234~portadataout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a250~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a242~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a226~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~43 .extended_lut = "off";
defparam \color_in~43 .lut_mask = 64'h00473347CC47FF47;
defparam \color_in~43 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a194 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2297w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3061w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a194 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a194 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a194 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a202 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2308w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3072w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a202 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a202 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a202 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a202 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a218 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2328w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3092w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a218 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a218 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a218 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a218 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y36_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a210 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2318w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3082w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a210 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a210 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a210 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a210 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a210 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N27
cyclonev_lcell_comb \color_in~42 (
// Equation(s):
// \color_in~42_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a218~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a210~portadataout  & ( 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a194~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a202~portadataout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a218~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a210~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a194~portadataout )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a202~portadataout )))) ) ) ) # ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a218~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a210~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a194~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a202~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a218~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a210~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a194~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a202~portadataout ))))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a194~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a202~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a218~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a210~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~42 .extended_lut = "off";
defparam \color_in~42 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \color_in~42 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2235w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2998w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2225w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2988w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2204w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2967w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a138 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2215w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2978w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [2]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a138 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a138 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_bit_number = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a138 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N30
cyclonev_lcell_comb \color_in~40 (
// Equation(s):
// \color_in~40_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a130~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a138~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a146~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a154~portadataout ))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a130~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a138~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a146~portadataout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a154~portadataout )))) ) ) ) # ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a130~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a138~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a146~portadataout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a154~portadataout ))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a130~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a138~portadataout  & ( (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a146~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a154~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a154~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a146~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a130~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a138~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~40 .extended_lut = "off";
defparam \color_in~40 .lut_mask = 64'h012389AB4567CDEF;
defparam \color_in~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N12
cyclonev_lcell_comb \color_in~44 (
// Equation(s):
// \color_in~44_combout  = ( \color_in~42_combout  & ( \color_in~40_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\color_in~41_combout )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\color_in~43_combout )))) ) ) ) # ( !\color_in~42_combout  & ( \color_in~40_combout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\color_in~41_combout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & \color_in~43_combout )))) ) ) ) # ( \color_in~42_combout  & ( 
// !\color_in~40_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\color_in~41_combout  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\color_in~43_combout )))) ) ) ) # ( !\color_in~42_combout  & ( 
// !\color_in~40_combout  & ( (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\color_in~41_combout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\color_in~43_combout ))))) ) ) )

	.dataa(!\color_in~41_combout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\color_in~43_combout ),
	.datae(!\color_in~42_combout ),
	.dataf(!\color_in~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~44 .extended_lut = "off";
defparam \color_in~44 .lut_mask = 64'h04073437C4C7F4F7;
defparam \color_in~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N12
cyclonev_lcell_comb \color_in~45 (
// Equation(s):
// \color_in~45_combout  = ( \color_in~39_combout  & ( \color_in~44_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [5]) # (\color_in~34_combout ) ) ) ) # ( !\color_in~39_combout  & ( \color_in~44_combout  & ( 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [4] & !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [5])) # (\color_in~34_combout ) ) ) ) # ( \color_in~39_combout  & ( 
// !\color_in~44_combout  & ( ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [4] & !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [5])) # (\color_in~34_combout ) ) ) ) # ( 
// !\color_in~39_combout  & ( !\color_in~44_combout  & ( \color_in~34_combout  ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datac(gnd),
	.datad(!\color_in~34_combout ),
	.datae(!\color_in~39_combout ),
	.dataf(!\color_in~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~45 .extended_lut = "off";
defparam \color_in~45 .lut_mask = 64'h00FF88FF44FFCCFF;
defparam \color_in~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y26_N13
dffeas \color_in[2] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\color_in~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\color_in[6]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(color_in[2]),
	.prn(vcc));
// synopsys translate_off
defparam \color_in[2] .is_wysiwyg = "true";
defparam \color_in[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N39
cyclonev_lcell_comb \vga_inst|red_reg~2 (
// Equation(s):
// \vga_inst|red_reg~2_combout  = ( color_in[2] & ( (!\vga_inst|v_state.V_ACTIVE_STATE~q  & !\vga_inst|h_state.H_ACTIVE_STATE~q ) ) )

	.dataa(!\vga_inst|v_state.V_ACTIVE_STATE~q ),
	.datab(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!color_in[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|red_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|red_reg~2 .extended_lut = "off";
defparam \vga_inst|red_reg~2 .lut_mask = 64'h0000000088888888;
defparam \vga_inst|red_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N39
cyclonev_lcell_comb \vga_inst|red_reg[2]~feeder (
// Equation(s):
// \vga_inst|red_reg[2]~feeder_combout  = ( \vga_inst|red_reg~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|red_reg~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|red_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|red_reg[2]~feeder .extended_lut = "off";
defparam \vga_inst|red_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_inst|red_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N40
dffeas \vga_inst|red_reg[2] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(\vga_inst|red_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_sync~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|red_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|red_reg[2] .is_wysiwyg = "true";
defparam \vga_inst|red_reg[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y41_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a291 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3196w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a291 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a291 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a291 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a291 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a291 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a291 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a291 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a291 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a291 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a291 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a291 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a291 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a291 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a291 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a291 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a291 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a291 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N0
cyclonev_lcell_comb \color_in~46 (
// Equation(s):
// \color_in~46_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a299  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a291~portadataout  ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a299  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a291~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) ) # ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a299  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a291~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a299 ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a291~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~46 .extended_lut = "off";
defparam \color_in~46 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \color_in~46 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y37_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a259 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2390w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3155w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a259 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a259 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a259 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a259 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a259 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a259 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a259 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a259 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a259 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a259 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a259 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a259 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a259 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a259 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a259 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a259 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a259 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a283 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2421w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3186w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a283_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a283 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a283 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a283 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a283 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a283 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a283 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a283 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a283 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a283 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a283 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a283 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a283 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a283 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a283 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a283 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a283 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a283 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y35_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a267 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2401w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3166w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a267_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a267 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a267 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a267 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a267 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a267 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a267 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a267 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a267 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a267 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a267 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a267 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a267 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a267 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a267 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a267 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a267 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a267 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y37_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a275 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2411w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a275_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a275 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a275 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a275 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a275 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a275 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a275 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a275 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a275 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a275 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a275 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a275 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a275 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a275 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a275 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a275 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a275 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a275 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N51
cyclonev_lcell_comb \color_in~47 (
// Equation(s):
// \color_in~47_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a267~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a275~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a259~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a283~portadataout )))) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a267~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a275~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a259~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a283~portadataout )))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a267~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a275~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a259~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a283~portadataout )))) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a267~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a275~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a259~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a283~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a259~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a283~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a267~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a275~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~47 .extended_lut = "off";
defparam \color_in~47 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \color_in~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N45
cyclonev_lcell_comb \color_in~48 (
// Equation(s):
// \color_in~48_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \color_in~47_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \color_in~2_combout ) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \color_in~47_combout  & ( (\color_in~2_combout  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\color_in~46_combout ))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( !\color_in~47_combout  & ( 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\color_in~46_combout  & \color_in~2_combout )) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\color_in~46_combout ),
	.datac(!\color_in~2_combout ),
	.datad(gnd),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.dataf(!\color_in~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~48 .extended_lut = "off";
defparam \color_in~48 .lut_mask = 64'h010100000B0B0A0A;
defparam \color_in~48 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2142w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2904w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y39_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2048w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2809w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y42_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2088w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2849w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y26_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2182w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2944w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N18
cyclonev_lcell_comb \color_in~52 (
// Equation(s):
// \color_in~52_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a123~portadataout  & ( 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a91~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a123~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a91~portadataout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a123~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a91~portadataout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a123~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a91~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~52 .extended_lut = "off";
defparam \color_in~52 .lut_mask = 64'h04C434F407C737F7;
defparam \color_in~52 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2172w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2934w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2132w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2894w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2078w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2839w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2038w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2799w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N12
cyclonev_lcell_comb \color_in~51 (
// Equation(s):
// \color_in~51_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a83~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a115~portadataout ))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a83~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a115~portadataout )))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a83~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a115~portadataout )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a83~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a115~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~51 .extended_lut = "off";
defparam \color_in~51 .lut_mask = 64'h0145236789CDABEF;
defparam \color_in~51 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y30_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2111w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2873w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2152w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2914w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y42_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2058w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2819w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2011w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2772w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N21
cyclonev_lcell_comb \color_in~49 (
// Equation(s):
// \color_in~49_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a67~portadataout )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a99~portadataout )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a67~portadataout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a99~portadataout )))) ) ) ) # ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a67~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a99~portadataout )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a67~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a99~portadataout ))))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~49 .extended_lut = "off";
defparam \color_in~49 .lut_mask = 64'h021346578A9BCEDF;
defparam \color_in~49 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2068w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2829w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2162w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2924w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y13_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2122w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2884w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y14_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2028w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2789w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N12
cyclonev_lcell_comb \color_in~50 (
// Equation(s):
// \color_in~50_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a43~portadataout )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a107~portadataout )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a43~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a107~portadataout  & 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a107~portadataout )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a43~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a107~portadataout ))))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~50 .extended_lut = "off";
defparam \color_in~50 .lut_mask = 64'h00530F53F053FF53;
defparam \color_in~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N36
cyclonev_lcell_comb \color_in~53 (
// Equation(s):
// \color_in~53_combout  = ( \color_in~49_combout  & ( \color_in~50_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\color_in~51_combout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\color_in~52_combout ))) 
// ) ) ) # ( !\color_in~49_combout  & ( \color_in~50_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & \color_in~51_combout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # (\color_in~52_combout ))) ) ) ) # ( \color_in~49_combout  & ( !\color_in~50_combout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # (\color_in~51_combout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\color_in~52_combout  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ))) ) ) ) # ( !\color_in~49_combout 
//  & ( !\color_in~50_combout  & ( (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\color_in~51_combout 
// ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\color_in~52_combout )))) ) ) )

	.dataa(!\color_in~52_combout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datad(!\color_in~51_combout ),
	.datae(!\color_in~49_combout ),
	.dataf(!\color_in~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~53 .extended_lut = "off";
defparam \color_in~53 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \color_in~53 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a251 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2368w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3132w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a251 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a251 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a251 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a251 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a251 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a251 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a251 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a243 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2358w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3122w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a243 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a243 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a243 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a243 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a243 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a243 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a243 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y20_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a235 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2348w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3112w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a235 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a235 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a235 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a235 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a235 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a235 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a235 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a227 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2338w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3102w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a227 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a227 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a227 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a227 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y21_N48
cyclonev_lcell_comb \color_in~57 (
// Equation(s):
// \color_in~57_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a227~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a243~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a251~portadataout )) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a227~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a243~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a251~portadataout )) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a227~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a235~portadataout ) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a227~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a235~portadataout ) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a251~portadataout ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a243~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a235~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a227~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~57 .extended_lut = "off";
defparam \color_in~57 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \color_in~57 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a139 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2215w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2978w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a139 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a139 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a139 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2235w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2998w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2204w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2967w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y17_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2225w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2988w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y18_N12
cyclonev_lcell_comb \color_in~54 (
// Equation(s):
// \color_in~54_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a131~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a147~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a139~portadataout )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a155~portadataout )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a131~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a147~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a139~portadataout  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a155~portadataout )))) ) ) ) # ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a131~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a147~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a139~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a155~portadataout  & 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a131~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a147~portadataout  & ( (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a139~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a155~portadataout ))))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a139~portadataout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a155~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a131~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a147~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~54 .extended_lut = "off";
defparam \color_in~54 .lut_mask = 64'h0047CC473347FF47;
defparam \color_in~54 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a203 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2308w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3072w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a203 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a203 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a203 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a203 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y39_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a211 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2318w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3082w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a211 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a211 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a211 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a211 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a211 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a219 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2328w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3092w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a219 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a219 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a219 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a219 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a195 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2297w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3061w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a195 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a195 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a195 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N18
cyclonev_lcell_comb \color_in~56 (
// Equation(s):
// \color_in~56_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a219~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a195~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a211~portadataout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a203~portadataout ))) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a219~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a195~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a211~portadataout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a203~portadataout  & (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a219~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a195~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a211~portadataout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a203~portadataout ))) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a219~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a195~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a211~portadataout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a203~portadataout  & (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a203~portadataout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a211~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a219~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a195~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~56 .extended_lut = "off";
defparam \color_in~56 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \color_in~56 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2245w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3008w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2255w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3018w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y33_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a187 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2275w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3038w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a187 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a187 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a187 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a179 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2265w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3028w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [3]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a179 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a179 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_bit_number = 3;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a179 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N15
cyclonev_lcell_comb \color_in~55 (
// Equation(s):
// \color_in~55_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a187~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a179~portadataout  & ( 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a163~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a171~portadataout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a187~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a179~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a163~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a171~portadataout  & 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a187~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a179~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a163~portadataout  & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a171~portadataout )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a187~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a179~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a163~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a171~portadataout ))))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a163~portadataout ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a171~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a187~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a179~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~55 .extended_lut = "off";
defparam \color_in~55 .lut_mask = 64'h2700275527AA27FF;
defparam \color_in~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N42
cyclonev_lcell_comb \color_in~58 (
// Equation(s):
// \color_in~58_combout  = ( \color_in~56_combout  & ( \color_in~55_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\color_in~54_combout ) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\color_in~57_combout ))) ) ) ) # ( !\color_in~56_combout  & ( \color_in~55_combout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\color_in~54_combout ) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\color_in~57_combout  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) ) # ( \color_in~56_combout  & ( 
// !\color_in~55_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & \color_in~54_combout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\color_in~57_combout ))) ) ) ) # ( !\color_in~56_combout  & ( 
// !\color_in~55_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & \color_in~54_combout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\color_in~57_combout  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) )

	.dataa(!\color_in~57_combout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\color_in~54_combout ),
	.datae(!\color_in~56_combout ),
	.dataf(!\color_in~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~58 .extended_lut = "off";
defparam \color_in~58 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \color_in~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N57
cyclonev_lcell_comb \color_in~59 (
// Equation(s):
// \color_in~59_combout  = ( \color_in~53_combout  & ( \color_in~58_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [5]) # (\color_in~48_combout ) ) ) ) # ( !\color_in~53_combout  & ( \color_in~58_combout  & ( 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [4] & !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [5])) # (\color_in~48_combout ) ) ) ) # ( \color_in~53_combout  & ( 
// !\color_in~58_combout  & ( ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [4] & !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [5])) # (\color_in~48_combout ) ) ) ) # ( 
// !\color_in~53_combout  & ( !\color_in~58_combout  & ( \color_in~48_combout  ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datac(gnd),
	.datad(!\color_in~48_combout ),
	.datae(!\color_in~53_combout ),
	.dataf(!\color_in~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~59 .extended_lut = "off";
defparam \color_in~59 .lut_mask = 64'h00FF88FF44FFCCFF;
defparam \color_in~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y26_N58
dffeas \color_in[3] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\color_in~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\color_in[6]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(color_in[3]),
	.prn(vcc));
// synopsys translate_off
defparam \color_in[3] .is_wysiwyg = "true";
defparam \color_in[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N36
cyclonev_lcell_comb \vga_inst|red_reg~3 (
// Equation(s):
// \vga_inst|red_reg~3_combout  = (!\vga_inst|h_state.H_ACTIVE_STATE~q  & (color_in[3] & !\vga_inst|v_state.V_ACTIVE_STATE~q ))

	.dataa(gnd),
	.datab(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datac(!color_in[3]),
	.datad(!\vga_inst|v_state.V_ACTIVE_STATE~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|red_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|red_reg~3 .extended_lut = "off";
defparam \vga_inst|red_reg~3 .lut_mask = 64'h0C000C000C000C00;
defparam \vga_inst|red_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N9
cyclonev_lcell_comb \vga_inst|red_reg[3]~feeder (
// Equation(s):
// \vga_inst|red_reg[3]~feeder_combout  = ( \vga_inst|red_reg~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|red_reg~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|red_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|red_reg[3]~feeder .extended_lut = "off";
defparam \vga_inst|red_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_inst|red_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N10
dffeas \vga_inst|red_reg[3] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(\vga_inst|red_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_sync~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|red_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|red_reg[3] .is_wysiwyg = "true";
defparam \vga_inst|red_reg[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y53_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a52 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "73FFFFFFFFFFFFFF7FF8C8844003FFFFFFFFF1708000001FFFFC43FFFFE1E000000000000FE01FFFFFFF3F30000000007FFFC0000000007FFFFFFFFFFE000001FFF001FF7800000000000007FFE07FFFFFFE0300000000003FF9000000000000F9FFFFCFFFE000807F8001F800000000063CFFFFFFFFFFFFFF040000000000000000000000000000017FFF83FFF9F0001F83FF000E0000031FFFFFFFFFFFFFF800000000000000000007FF00000000000001FFFFFFFFF81F81DF86000207FFDFFFFFFFFFFFFF8000000000FE000000000003FFF8000000000001FFFFFFFFFFFFFC3C01DE8DBFFFFFFFFFFFFFFC1C0000001BFFFEF381FFE7E0038FF007CF0000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "001BFFFFFFFFFFFFFFB385FFEDFFFFFFFFF093000000000000FFFFFFFFFFFFFFFE3FFFC0020FC0000007FFFFFFF93FFFFF97DFFFE5F9CF8FFFE010000000000EFFFFFFFFFFFFFFFFFFFFFFE4001FF000000003E78100007783EFF3FD94F800000000100000027FFFFFFFFC00000000FFFFFFFFFF8FFFFF000000010800080807806BA7003800000000000001FFFFFFFFFFC0000000000000041C01BFFFFFFE3E0000818000180800001BB8002800000000F84FFFFFFFFE0000000001FFFFFFFE0000063FFFFFFFFF01E1C00000000000000BE041DC080FFFFFFFFFFFFFC0000000000FFFFFFFFFFF00000000067FFFFFFFFC00000000410080ABE7FFB9FFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "FFFFFFFE000000000007FFFFFFFFFFFF0000000000007FFFFFFFC1F7FFFEFFFFFFE9F7FF98FFFFFFFFE0000000000003FFFFFFFFFFFFFFFFFFFFFC00000007001FFFFFFFFFFCFFFFFFEFFFFFE1FFFFE00000000000000FFFFFFFFFFFFFFFF10FFFFFF63F00300000001C7FFFFFFFFFFFE04FFA01AC8000000000000000FFFFFFFFFFFFC000000000FFFFFFFF87FC000000000000000000000017F800D00000000000017FFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFE7E7FF02FFFFFFFFFFFFFFFFFFFFFFFC00000000000000F000000603FFFFFFFFFFFFFFFFFFFFFFFFE7C7FF1BFFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "000000000000000000007F7FFFFFFFFFFFFBFFFFDFFFFFFFFFFFFFFFFF60000000000000000000FE00000000000000000000000000000000017FEFF3F7DFFFFFFFFFFF000000000000000000C3FFFFFFFFFFFFFFFFFFFEC00000000000000000002BE8000900000000000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFF9800000000000000001E000030000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF880000000000000030C00050000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000070400048000000000000000000007FFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFE0000000000";
// synopsys translate_on

// Location: M10K_X49_Y45_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a36 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "0000000000000003FFFFFFFFFFFFFFFFFFFFFFFF62FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFF7DBFFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFF00000000000000007FFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFF00000007FF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFD0FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F000000000000000007FFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000007F000000000000000000FFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000003F0000000000000000003FFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "FFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000003F0000000000000000003FFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000003F00000000000000000000FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFE000000000FF00000000000000000000DFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000FF000000000000000000038FFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFE80000000007F000000000000000000008FFFFFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFFC00000000007F000000000000000000000F1FFFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "FFFC00000000007F00000000000000000000000FFFFFFFFFFFFFFFFFEC7FFFFFFFFFFFFFFFFFFFFFFFFC00000000003F000000000000000000000007FFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFF800000000003F000000000000000000000107FFFF7FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF000000000003F000000000000000000003803FFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFEE080000000001F000000000000000000000007FFFFFFFFFFFFFFFFE97FFFFFFFFFFFFFFFFFFFFFFFE000000000001F000000000000000000000007FFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFFE000000000001F0000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "00000003FFFFFFFFFFFFFFFFD2FFFFFFFFFFFFFFFFFFFFFFFFC000000000001F000000000000000000000000FFFFFFFFFFFFFFFFD67FFFFFFFFFFFFFFFFFFFFFFFC000000000001F0000000000000000000000003FFFFF3FFFFFFFFFADFFFFFFFFFFFFFFFFFFFFFFFF8000000000001F0000000000000000000000003FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFF0000000000001F0000000000000000000000003FFFFFFFFFFFFFFF9A7FFFFFFFFFFFFFFFFFFFFFFE0000000000001F00000000000000000000000000FFFFFFFFFFFFFFD1BFFFFFFFFFFFFFFFFFFFFFF00000000000001F00000000000000000000000000FFFFFFFFFFFFFFA5BFDFFF";
// synopsys translate_on

// Location: M10K_X26_Y53_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a60 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "0030001FCC62000080001C003E803E0F08003DF807FFFE0000E00007E007FFFF000000001F983FFF0F4CF000081C0000C0000000000020000000000001CE080000000000000FFFFF000000001380FEFFFFFE1800003C0000000000000000000000000000000000000000000000DFFFFC0000000083C3CEFFFFF31F00E07C600000000000800000000000000000000000000000000000000000008180FFFFF7FE7FFFFFF0EFF80000000401008000000000000000000000000300000000000000318227F3FFFFFFFEB7FFFFFFFFF80000000003698800006000000000000000800F70800000F80000FFFEFFFFFE38FFFFF7FFFFFFFBFFC67C700003CFC000C1C1";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "B83800024000EF83FFFC400003FC0000FFFFFFFFCC807EFC7FFFFFFFFBFFFFFEF980C3C7E7C3E3F8F899C007EC7ECFFFFFFC6FFE3FFFFE00FF184661FB8E0E00300FF7FFFFF1FFEFFFF8FBE7FFFFFFE7F31FFBEFFEFFCEFFFFFEFFFEFFFFFFFEFC00000000FF2C10BE1FFBFFFFFFFFFFEFFE7FFFFFFFFFFFF77FF9FFFE7FFFFFFFDFFFFFFFFFFFFE000001820000F800131FCF7FFFFAF00FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8CE1A62FFCF9FFFFE800163F717F2B00000005FFFEFFF00000673BFFFFFFFFFFFFFFFFFFFFF877F3000000078030003FFC0C1FFFFDFFFFC0000002001C087000000019FC37FFFFFFFFFFFFE3FEF980200000000000000000F";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "CC9FFFFFFFFFE7E000801CED8180000000301EE0009FC07D78FF3E25C000000000000000000000010E1FFFFFFFFFEF03DFFE402D0000000018000003801C8018F001380000000000FC4000080E00000006EFFE7FFFFEFFFFCFFFE0160000830018000000000C000700000000000000FFFE78CFFFFFFFF060FFFFFFFFFC497FFFFFFFE008000001E000100000000000070000000000001FFFFFFFFFFFFFFFFFF8FFFF83FFFC027FFFFFFFFFA9E00001FFFC7F7CB8000000000000000003F8FFFFFFE0FFFFF3FFFFFC7FFB801FFF21FFFEFFFFFFE1FF8007FFFFFFFFF00000000000004007E7FFFFFFFFE0CE3FE0000FE00E18000000D407E003FFFFF3FFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "F7FFFFC7C000000003FFFF1FFFFFFBFF7FBF8007E001FFC001C1C13E040E000001F9FFFFFFFFFFFFFFFFFF038C01E00001FFFF1FFFFFC380000F80038003FFF70002807FE4900024001FFEFFFFFFFF7FFFFFF0060C03E00001FFFF9F8FF9CC00000E000000007FFF03FF80F00038802021011C3FFFFFFC1FFFFF2000001FC0FFFFFF00F6007860000000000C000003E6FFFFFFFB87FFCFF021800F7EC3FFFE1FFFFF01F7E1FFC7FFFFF00000003D0000000040DF800070009FFFFF9EFFFFFFFC00000000003F39FFFFFFFFFFFFFF8FFFFFC000000000000001FFFFFFFE7FFFC1FFFC9C000303FFFFFF7E00000000003FFFFFFFFFFFFFFF00FC00000000000F00";
// synopsys translate_on

// Location: M10K_X49_Y55_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "0006180007800000000000000000003FFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFF00000000000039C000180000000000000000007FFFFFFFFFFFFFFFFFFDC0001EFFFFFFFFFFFFFFFFFE000000000020000000000000000000000007FFFFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFE00000000000020000000000000000000007FFFFFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFFF0300000001CE000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFFFFF000000001400000000000000000007FFFFFFFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFFFFF00000019C800000000000000003C3FFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "FFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFFFFF80000005D440000000000000003E7FFFFFFFFFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFFFFFFFFFE00005B8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFFFFFFFFFF8202C7200000000008000FFFFFFFFFFFFFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFFFFFFFFFFFF600C7132040000000003FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFF0365A4026FF000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFC2A766C07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "FFFFFFFFFFFFFFFFFFFE0A05C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFFFFFFFFFFEA118113FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFFFFFFFFFFF218C503FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFFFFFFFFFFFFFFFF6271751FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFA902A9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFFFFFFFFFFFFFC20043FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFFFFFFFFFFFFFF600BAFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFFFFFF9350B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFFFFFFF5FCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFFFFFFFFFFFF86E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFE9F17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFEC7D77FFFFFFFFFFFFFFFFFFFFFFFFFFFF03E3FFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFE7377FFFFFFFFFFFFFFFFFFFFFFFFFFBFF01C0FFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y49_N48
cyclonev_lcell_comb \ram_access_inst|ram_data~19 (
// Equation(s):
// \ram_access_inst|ram_data~19_combout  = ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a60~portadataout ) ) ) ) # ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a36~portadataout ))) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a52~portadataout )) ) ) ) # ( 
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a60~portadataout ) ) ) ) # ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a36~portadataout ))) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a52~portadataout )) ) ) )

	.dataa(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datab(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datad(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datae(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_data~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_data~19 .extended_lut = "off";
defparam \ram_access_inst|ram_data~19 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \ram_access_inst|ram_data~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode350w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "000000000000000000000000000000000000000000003FFF00000000000000000000000000000000000000000000000000000000000000000000000000001CFF000000000000000000000000000000000000000000000000000000000000000000000000000001FF000000000000000000000000000000000000000000000000000000000000000000000000000001FF000000000000000000000000000000000000000000000000000000000000000000000000000001FF000000000000000000000000000000000000000000000000000000000000000000000000000001FF0000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000001FF0000000000000000000000000000000000000000000000000000000000000000000000000000001F0000000000000000000000000000000000000000000000000000000000000000000000000000000F000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y57_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "FFFFFFFFFFFFFFFFE00000000000000F0000000000000000000000000000FFFFFFFFFFFFA6A6FFFFFFFFFFFFFFFFFFFFC00000000000000F0000000000000000000000000000FFFFFFFFFFFF0F6E1FFFFFFFFFFFFFFFFFFFC0000000000000070000000000000000000000000000FFFFFFFFFFFF0F847FFFFFFFFFFFFFFFFFFFC0000000000000070000000000000000000000000000FFFFFFFFFFFFFE9B1FFFFFFFFFFFFFFFFFFFC00000000000000F0000000000000000000000000000C0FFFFFFFFFE3F3B41FFFFFFFFFFFFFFFFFF000000000000000F000000000000000000000000000000FFFFFFFFFEDFFFC8FFFFFFFFFFFFFFFFFF000000000000001F";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "0000000000000000000000000000003FFFFFFFDF7FFFC73FFFFFFFFFFFFFFFFE000000000000003F0000000000000000000000000000003FFFFFF9BF7FFFE18FFFFFFFFFFFFFFFFC000000000000001F0000000000000000000000000000003FFFFFFFFFFFFFF10FFFFFFFFFFFFFFFFC000000000000000F0000000000000000000000000000003FFFFFFEFFFFFFE1DFFFFFFFFFFFFFFFFE00000000000000070000000000000000000000000000003FFFFFFFFDFFFFF3EBFFFFFFFFFFFFFFFE00000000000000070000000000000000000000000000003FFFFFFFFEFFFFCA8BFFFFFFFFFFFFFFFE00000000000000070000000000000000000000000000003F";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "FFFF7F677FFFF31FFFFFFFFFFFFFFFCC000000000000000F0000000000000000000000000000003FFFFFFE0F3FFFE2DFFFFFFFFFFFFFFFC0000000000000000F0000000000000000000000000000001FFFFFFAFD7FFFFFCFFFFFFFFFFFFFFF00000000000000001B0000000000000000000000000000001FFFFFFD63BFFFDFFFFFFFFFFFFFFFFF00000000000000001B0000000000000000000000000000001FFFFFEC475FFFE7FFFFFFFFFFFFFFFF80000000000000001B0000000000000000000000000000003FFFFFF7FD5FFFFFFFFFFFFFFFFFFFFF80000000000000001F0000000000000000000000000000003FFFFFCBDFFFFFFFFFFFFFFFFFFFFFFF80";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "000000000000001F0000000000000000000000000000007FFFFFE73E99FFFFFFFFFFFFFFFFFFFF80000000000000003F000000000000000000000000000000FFFFFFF63EEFBFEFFFFFFFFFFFFFFFFF80000000000000003F000000000000000000000000000000FFFFFF8FBF4E3FFFFFFFFFFFFFFFFFFF80000000000000003F0000000000000000000000000000003FFFFFCFBF2A7FFFFFFFFFFFFFFFFFFF00000000000000003F0000000000000000000000000000003FFFFFFFBFCA9FFFFFFFFFFFFFFFFFFF00000000000000003F0000000000000000000000000000007FFFFFFFBF9D7FFFFFFFFFFFFFFFFFF800000000000000003F0000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y46_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "0000000003CFFFFF000000000000000000000000000000FFFFFEEDFF643BFFFFFFFFFFFFFFFFFCF004000000038FFFFF0000000000000000000000000000000FFFFE8BFFEE87FFFFFFFFFFFFFFFF18F0060000000003FFFF0000000000000000000000000000000FFFFF13FFF3DFFFFFFFFFFFFFFFFF00F00E0000000001FFFF0000000000000000000000000000003F3FFF6FFFFD9FFFFFFFFFFFFFFFFF00F0000000000007DFFF0000000000000000000000000000001FBFFF1FFFFFBFFFFFFFFFFFFFFFFE00F0000000000007FFFF00000000000000000000000000000007FFFFBFFFFFFFFFFFFFFFFFFFFFF800F0000000000007FFFF0000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF800F0000000000003FFFF00000000000000000000000000000003DFFFFFFFFFFFFFFFFFFFFFFFFCF800F80000000000037FFF000000000000000000000000000000039FFFFFFFFFEDFFFFFFFFFFFFF8FC00C00000000000013FFF000000000000000000000000000000001F7FFFFFFFFFFFFFFFFFFFFFF87F00000000000000007FFF0000000000000000000000000000000019FFBFFF7FFFFFFFFFFFFFFFFC3F00000000000000007FFF00000000000000000000000000000003003FFFFFFFFFFFFFFFFFFFFFFC3C0000000000000003FFFF00000000000000000000000000000001007FFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFF8FE0000000000000007FFFF00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF8FF0000000000008007FF7F00000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000008000FFFF000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF000000000000080007FFF0000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFC000000000000000000007F7F0000000000000000000000000000000000001FFFFFFFFFFFFFFFFFE000000000000000000000FF7F0000000000000000000000000000000000000FFCFFFFFFFFFEFFFFE000000060000000000000FF7F";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "000000000000000000000000000000000001037FC3FCFFFFFC3FFC0000000100000000000007FFFF000000000000000000000000000000000000003F81F8FFFFF87FFF00000000000000000000007FFF000000000000000000000000000000000000000F00007FFFFFFE7F00000000000000000000003FFF000000000000000000000000000000000000000700073FFCFF000000000000000000000000001FFF000000000000000000000000000000000000000600070FF000000000000000000000000000003FFF0000000000000000000000000000000000000000000303E000000000000000000000000000003FFF00000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y46_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000003FFFFFFFFBFB81FFFFFFFFFFFFFFFFFFC00000000000000003F000000000000000000000000000007FFFFFFFFFFA27FFFFFFFFFFFFFFFFFFC00000000000000007F00000000000000000000000000000FFFFFFFFF7F989FFFFFFFFFFFFFFFFFFC00000000000000007F00000000000000000000000000000FFFFFFFFF9ECDFFFFFFFFFFFFFFFFFFFC00000000000000007F00000000000000000000000000001FFFFFFFFE8FF61FFFFFFFFFFFFFFFFFF80000000000000000FF00000000000000000000000000003FFF9FFFFE556E4FFFFFFFFFFFFFFFFFF80000000000000001FF00000000000000000000000000003FFFFFFFF2360ECFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "FFFFFFFFFFFFF80000000000000001FF00000000000000000000000000007FFFFFFFA762059BFFFFFFFFFFFFFFFFFC0000000000000001FF00000000000000000000000000007FFFFFFF94CDE7BFFFFFFFFFFFFFFFFFFC0000000000000003FF00000000000000000000000000007FFF7FFED848479FFFFFFFFFFFFFFFFFFC0000000000000007FF00000000000000000000000000007FFFFFFDB79029FFFFFFFFFFFFFFFFFFFFC000000000000007FF00000000000000000000000000003FFFFFFA0B65E8BFFFFFFFFFFFFFFFFFFFF80000000000000FFF00000000000000000000000000003FFFFFF24745137FFFFFFFFFFFFFFFFFFFF80000000000010FFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000001FFF7FF29201C31FFFFFFFFFFFFFFFFFFFC00000000000000FFF00000000000000000000000000001FFF7FEB39344517FFFFFFFFFFFFFFFFFFC00000000000001FFF00000000000000000000000000001FFFFFFCA9A0946AFFFFFFFFFFFFFFFFFFC00000000000003FFF00000000000000000000000000001FFFFFE86C23DA76FBFFFFFFFFFFFFFFFF800000000000007FFF00000000000000000000000000001FFFFFF43121CB5B7FFFFFFFFFFFFFFFFF000000000000003FFF00000000000000000000000000000FFFFFE9D11E9CABBFFFFFFFFFFFFFFFFF000000000000007FFF000000000000000000000000000007FF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "FFFB4FFB387E3FFFFFFFFFFFFFFFFC00000000010000FFFF000000000000000000000000000003FFFFC3BFFD7FE2FFFFFFFFFFFFFFFFFC00000000030000FFFF000000000000000000000000000007FFFFC03FB37FC77FFFFFFFFFFFFFFFFC00040000000000FFFF000000000000000000000000000007FFFFC0B30A5FEFFFFFFFFFFFFFFFFFF800000000000000FFFF000000000000000000000000000007FFFFDE93844FCBFFFFFFFFFFFFFFFFF820000000000000FFFF000000000000000000000000000003FFFFF41BE1EFC3FFFFFFFFFFFFFFFFF83000000000018EFFFF000000000000000000000000000001FFFFF64A011619FFFFFFFFFFFFFFFFFC70";
// synopsys translate_on

// Location: MLABCELL_X39_Y44_N51
cyclonev_lcell_comb \ram_access_inst|ram_data~18 (
// Equation(s):
// \ram_access_inst|ram_data~18_combout  = ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout )) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28~portadataout )))) ) ) ) # ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28~portadataout )))) ) ) ) # ( 
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout )) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28~portadataout )))) ) ) ) # ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datae(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.dataf(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_data~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_data~18 .extended_lut = "off";
defparam \ram_access_inst|ram_data~18 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \ram_access_inst|ram_data~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y43_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,\ram_access_inst|rom_addr[5]~DUPLICATE_q ,
\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 12;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 2;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 4095;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 12;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 2;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015001550000000541554000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000555555555400554050000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y47_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode437w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a68 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "00000000000000000000000000000000000000000000000730FFFFF6E4C30600000000000000000000000000000000000000000000000000000000000000F8077FFFFFEFEFE70EC000000000000000000000000000000000000000000000000000000000F0FFFC037FFFFFFFFFFFDEFC00000000000000000000000000000000000000000000000000000000FFFFFFFCFFFFFFFFFFFFFEFB800000001C000000030000000000000000000000000000000000007BFFFFFFFFFFFFFFFFFCFFFFF8000000009C000000C780000000000000000000000000000000000C3FFFFFFFFFFFFFFFFFDCFFFFFC0001000080000100E7800018388000000000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "00080001FFFFFFFFFFFFFFFF87FFFFFEFFE78161CE0101F3DFC0760178C400040000000000000000000800001FFFFFFFFFFFFFFFEFFFFFFFFFFFDFFFFF8DC1FFFFF020873CFEF8060100000000000000007010001FFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFF9FFFFBFFFCE2DFFFFFFFC7C300000000000000C0E1FF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFEFF07E38000000000000081FFFFC07FFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC400000000000083FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFCFC00000000000FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "FFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFCFE10000000000FCFFFFFFFFFFFFE7FFFFF9FFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFF86000000FFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07000000FFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF837BF0FFFFF3FFFFFFFFE3FFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE100F8B1BFFF8FFFFFFFF3EF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFF000003D0FFF86FFFF8FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00088FFFFEFCF38FFFFFFFFFF7FFFF8FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00001C7FFFE6C38FFFFFFFFFF0FFFF8807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FF80000007EFFFF800383FFF83EE0FFFFFFDFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFF000000F000C0000047FF000000C9003F03FFFFFFFFFFFFFFFFCFFCFFFFFFFFFFFFFFFFE7FFFFFFFF800000000000001007FC0003E0006000041F3E3FFFF807FFFFCFFFFE7FFFFFFFFFFF1C07FFEFFFFF00000000103803C0";
// synopsys translate_on

// Location: LABCELL_X40_Y43_N24
cyclonev_lcell_comb \ram_access_inst|ram_data~17 (
// Equation(s):
// \ram_access_inst|ram_data~17_combout  = ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a68~portadataout  ) ) # ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.dataf(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_data~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_data~17 .extended_lut = "off";
defparam \ram_access_inst|ram_data~17 .lut_mask = 64'h00003333CCCCFFFF;
defparam \ram_access_inst|ram_data~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y36_N51
cyclonev_lcell_comb \ram_access_inst|ram_data~20 (
// Equation(s):
// \ram_access_inst|ram_data~20_combout  = ( \ram_access_inst|ram_data~18_combout  & ( \ram_access_inst|ram_data~17_combout  & ( (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\ram_access_inst|ram_data~19_combout )))) ) ) ) # ( 
// !\ram_access_inst|ram_data~18_combout  & ( \ram_access_inst|ram_data~17_combout  & ( (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a 
// [3] & (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\ram_access_inst|ram_data~19_combout )))) ) ) ) # ( \ram_access_inst|ram_data~18_combout  & ( !\ram_access_inst|ram_data~17_combout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\ram_access_inst|ram_data~19_combout ))) ) ) ) # ( 
// !\ram_access_inst|ram_data~18_combout  & ( !\ram_access_inst|ram_data~17_combout  & ( (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a 
// [3] & \ram_access_inst|ram_data~19_combout )) ) ) )

	.dataa(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\ram_access_inst|ram_data~19_combout ),
	.datae(!\ram_access_inst|ram_data~18_combout ),
	.dataf(!\ram_access_inst|ram_data~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_data~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_data~20 .extended_lut = "off";
defparam \ram_access_inst|ram_data~20 .lut_mask = 64'h004488CC2064A8EC;
defparam \ram_access_inst|ram_data~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y36_N53
dffeas \ram_access_inst|ram_data[4] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|ram_data~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_access_inst|ram_data[6]~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|ram_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|ram_data[4] .is_wysiwyg = "true";
defparam \ram_access_inst|ram_data[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a212 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2318w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3082w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a212 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a212 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a212 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a212 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a196 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2297w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3061w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a196 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a196 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a196 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a220 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2328w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3092w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a220 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a220 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a220 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a220 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a204 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2308w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3072w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a204 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a204 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a204 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a204 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N24
cyclonev_lcell_comb \color_in~70 (
// Equation(s):
// \color_in~70_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a220~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a204~portadataout  & ( 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a196~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a212~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a220~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a204~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a196~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a212~portadataout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a220~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a204~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a196~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a212~portadataout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a220~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a204~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a196~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a212~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a212~portadataout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a196~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a220~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a204~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~70 .extended_lut = "off";
defparam \color_in~70 .lut_mask = 64'h0C440C773F443F77;
defparam \color_in~70 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a228 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2338w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3102w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a228 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a228 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a228 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a228 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a252 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2368w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3132w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a252 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a252 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a252 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a252 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a252 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a252 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a252 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a244 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2358w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3122w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a244 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a244 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a244 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a244 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a244 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a244 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a244 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a236 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2348w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3112w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a236 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a236 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a236 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a236 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a236 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y18_N39
cyclonev_lcell_comb \color_in~71 (
// Equation(s):
// \color_in~71_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a236~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a244~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a252~portadataout )) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a236~portadataout  & ( 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a228~portadataout ) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a236~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a244~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a252~portadataout )) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a236~portadataout  & ( 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a228~portadataout  & !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a228~portadataout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a252~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a244~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a236~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~71 .extended_lut = "off";
defparam \color_in~71 .lut_mask = 64'h444403CF777703CF;
defparam \color_in~71 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a188 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2275w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3038w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a188 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a188 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a188 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2255w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3018w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y38_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2245w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3008w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a180 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2265w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3028w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a180 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a180 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a180 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N27
cyclonev_lcell_comb \color_in~69 (
// Equation(s):
// \color_in~69_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a164~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a180~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a172~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a188~portadataout ))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a164~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a180~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a172~portadataout  & \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a188~portadataout ))) ) ) ) # ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a164~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a180~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a172~portadataout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a188~portadataout  & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a164~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a180~portadataout  & ( (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a172~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a188~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a188~portadataout ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a172~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a164~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a180~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~69 .extended_lut = "off";
defparam \color_in~69 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \color_in~69 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2225w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2988w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2204w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2967w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a140 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2215w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2978w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a140 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a140 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a140 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2235w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2998w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y18_N33
cyclonev_lcell_comb \color_in~68 (
// Equation(s):
// \color_in~68_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a156~portadataout  & ( 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a148~portadataout ) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a156~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a132~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a140~portadataout ))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a156~portadataout  & ( 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a148~portadataout  & !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a156~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a132~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a140~portadataout ))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a148~portadataout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a132~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a140~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a156~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~68 .extended_lut = "off";
defparam \color_in~68 .lut_mask = 64'h0C3F44440C3F7777;
defparam \color_in~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N30
cyclonev_lcell_comb \color_in~72 (
// Equation(s):
// \color_in~72_combout  = ( \color_in~69_combout  & ( \color_in~68_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\color_in~70_combout )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\color_in~71_combout )))) ) ) ) # ( !\color_in~69_combout  & ( \color_in~68_combout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])) # (\color_in~70_combout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\color_in~71_combout  & \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) ) # ( \color_in~69_combout  & ( 
// !\color_in~68_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\color_in~70_combout  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]) # (\color_in~71_combout )))) ) ) ) # ( !\color_in~69_combout  & ( 
// !\color_in~68_combout  & ( (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\color_in~70_combout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\color_in~71_combout ))))) ) ) )

	.dataa(!\color_in~70_combout ),
	.datab(!\color_in~71_combout ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datae(!\color_in~69_combout ),
	.dataf(!\color_in~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~72 .extended_lut = "off";
defparam \color_in~72 .lut_mask = 64'h00530F53F053FF53;
defparam \color_in~72 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a284 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2421w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3186w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a284_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a284 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a284 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a284 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a284 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a284 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a284 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a284 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a284 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a284 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a284 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a284 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a284 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a284 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a284 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a284 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a284 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a284 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y40_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a276 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2411w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a276 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a276 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a276 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a276 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a276 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a276 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a276 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a276 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a276 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a276 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a276 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a276 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a276 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a276 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a276 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a276 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a276 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y32_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a260 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2390w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3155w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a260_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a260 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a260 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a260 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a260 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a260 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a260 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a260 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a260 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a260 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a260 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a260 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a260 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a260 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a260 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a260 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a260 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a260 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a268 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2401w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3166w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a268 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a268 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a268 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a268 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a268 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a268 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a268 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a268 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a268 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a268 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a268 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a268 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a268 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a268 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a268 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a268 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a268 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N51
cyclonev_lcell_comb \color_in~61 (
// Equation(s):
// \color_in~61_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a260~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a268~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a276~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a284~portadataout ))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a260~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a268~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a276~portadataout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a284~portadataout ))) ) ) ) # ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a260~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a268~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a276~portadataout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a284~portadataout  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a260~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a268~portadataout  & ( (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a276~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a284~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a284~portadataout ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a276~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a260~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a268~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~61 .extended_lut = "off";
defparam \color_in~61 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \color_in~61 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y47_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode437w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a69 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000001800000600000000000000000000000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000C000000001C000000000E00000000000000000000000000000000000000000000000000000000001EFF074E4000700000000C10800000000000000000000000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "000000000000000000000FFFFFC2F000790000700000000000000000100000000000000000000000000000000000000000000003FFF7700001030C700000000008000000380000000000000000000000000000000000000000000003FFFFE38000193C70000000000F000007F800000000000000000000000000000000000000FFFFC007FFFFFF8100007FFC7C0007C11F0000002000000000000200000000000000000000000000FFFFFF0FFF3FFFFFB800FFFFFF36FFC0FC00000000000000003003000000000000000018000000007FFFFFFFFFFFFFEFF803FFFFFFFFFFFFFBE0C1C00007F80000300001800000000000E3F800100000FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y43_N21
cyclonev_lcell_comb \ram_access_inst|ram_data~21 (
// Equation(s):
// \ram_access_inst|ram_data~21_combout  = ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a77 ) ) ) # ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a77 ) ) )

	.dataa(gnd),
	.datab(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a77 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_data~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_data~21 .extended_lut = "off";
defparam \ram_access_inst|ram_data~21 .lut_mask = 64'h03030303CFCFCFCF;
defparam \ram_access_inst|ram_data~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y49_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "FFFFFFFFFFFFFC00000000001F40000000000000000003FFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000005A00000000000000000003FFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000040B0C0000000000000000003FFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000120D520000000000000000003FFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000E1D920000000000000000007FFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0006000014078C0000000000000000007FFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000B1E78900000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000007FFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000002227FC2C000000000000000003FFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000005BEE79F8000000000000000003FFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFF80008000B1579A80000000000000000003FFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003ADCFB3000000000000000000003FFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000002486E148000000000000000000007FFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001F1321C6000000000000000000007FFFFFFFFFFFEF000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000800B697E94900000000000000000003FFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000800FAC7779A00000000000000000003FFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000195FE70B120000000000000000003FFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000058557DE378400000000000000007FFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000FD1DFB556000000000000000000FFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000E1FE0E4F7000000000000000000FFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "000CB006C782000000000000000003FFFFFFFFFEFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00001C4003801E000000000000000003FFFFFFFFFCFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800002FC04F802E000000000000000003FFFBFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800002FCCFAA023000000000000000007FFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800001EEC71703C000000000000000007DFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000013E707842B000000000000000007CFFFFFFFFFFE710000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000001FEE63DF00000000000000000038F";
// synopsys translate_on

// Location: M10K_X41_Y48_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "FFFFFFFFFC300000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007B00053E00000000000000000030FFBFFFFFFFC700000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000004C0008C00000000000000000E70FF9FFFFFFFFFC0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000780009400000000000000000FF0FF1FFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0C000880001B00000000000000000FF0FFFFFFFFFFFF82000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE04000100000E00000000000000001FF0FFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000400000000000000000000007FF0FFFFFFFFFFFF80000FFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "FFFFFFFFFFFFFFF80000000000000000000000000007FF0FFFFFFFFFFFFC0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC2000000000000000000000000307FF07FFFFFFFFFFFC8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC6000000000120000000000000703FF3FFFFFFFFFFFFEC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE080000000000000000000000780FFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6004000800000000000000003C0FFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFC00000000000000000000003C3FFFFFFFFFFFFFFFC0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF80000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "000000000701FFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000700FFFFFFFFFFFF7FF80080FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000001FFFFFFFFFFFF7FFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000FFFFFFFFFFFFF7FFF8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000003FFFFFFFFFFFFFFFFFFFF8080FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000001FFFFFFFFFFFFFFFFFFFFF0080FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003000000000100001FFFFFFF9FFFFFFFFFFFFF0080";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFC803C03000003C003FFFFFFFEFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07E070000078000FFFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFF8000000180FFFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFF8C00300FFFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF8F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y52_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode350w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE300FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y46_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000001FFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000238E000000000000000000003FFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000050C1200000000000000000003FFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000A166600000000000000000003FFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000C0A2A80000000000000000003FFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFF3F0000000000A0044C000000000000000000FFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000008000000000000000000FFFFFFFFFFFFFFE0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000002140001F400000000000000001FFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000641000011100000000000000003FFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000040000A600000000000000003FFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000101800010200000000000000001FFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000162C0000000000000001FFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000044C0000000000000001FFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00008080000013400000000000000033FFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000B080000090000000000000003FFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000001048000380000000000000000FFFFFFFFFFFFFFFFE4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000001890000380000000000000000FFFFFFFFFFFFFFFFE4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000001D8900003000000000000000007FFFFFFFFFFFFFFFE4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000161A0000000000000000000007FFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000220150000000000000000000007F";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "FFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000188074000000000000000000007FFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000062801000000000000000007FFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000050002EC00000000000000000007FFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000DFA0000000000000000000FFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000005E90000000000000000000FFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000001FD0000000000000000007FFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N54
cyclonev_lcell_comb \ram_access_inst|ram_data~22 (
// Equation(s):
// \ram_access_inst|ram_data~22_combout  = ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout )))) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) ) ) ) # ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout )))) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) ) ) ) # ( 
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout )))) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21~portadataout  & (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout )))) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21~portadataout  & (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) )

	.dataa(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datac(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datae(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.dataf(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_data~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_data~22 .extended_lut = "off";
defparam \ram_access_inst|ram_data~22 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \ram_access_inst|ram_data~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y43_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a53 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "FFFFFFFFFFFFFFFF7FF8C8844003FFFFFFFFFFFFFFFFFFE000000000001E1FFFFFFFFFFFFFFFFFFFFFFF3F30000000007FFFC0000000007FFFFFFFFFFFFFFFFE0000000087FFFFFFFFFFFFFFFFFFFFFFFFFE0300000000003FF9000000000000F9FFFFFFFFFFFF7F80000007FFFFFFFFFFFFFFFFFFFFFFFFFF040000000000000000000000000000017FFFFFFFFFFFFFE003FCFFF1FFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000001FFFFFFFFFFFFFE1FFDFFF5FFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000001FFFFFFFFFFFFFFDFFBFFF9FFFFFFFFFFFFFFFC1C000000000000000000000000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "001BFFFFFFFFFFFFFFDC7BFFF9FFFFFFFFF0930000000000000000000000000000000000000000000007FFFFFFF93FFFFFE82BFFFFF9CF8FFFE010000000000000000000000000000000000000000000000003E78100007783F807FD88F800000000100000000000000003FFFFFFFF000000000000000000000001080008080780785F003C0000000000000000000000003FFFFFFFFFFFFFFBE3FE40000000000000818000180800001858001000000000000000000001FFFFFFFFFFFFFFFFFFFFFFF9C0000000000001C00000000000000800007800000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF980000000000000000000000008000058000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000008000018000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFE000000000000000000800005800001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF10FFFFFFFFFFFFFFFFFFFE38000000000001FA805FE537FFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FF7FFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFF7FFFFFFFFFFFFFFFFFFFFFFFC00000000000000F000000603FFFFFFFFFFFFFFFFFFFFFFFFF80FFFD7FFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "000000000000000000007F7FFFFFFFFFFFFC17FFE7FFFFFFFFFFFFFFFF600000000000000000000000000000000000000000000000000000017417F3FBDFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000002C1000050000000000000000000000000000000000000000000000000000000000000000000000000210000600000000000000000000000000000000000000000000000000000000000000000000000006FC000B00000000000000000000000000000000000000000000000000000000000000000000000004FC00018000000000000000000000000000000000000000030000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y45_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a61 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "FFCFFFFFFFFFFFFF7FFFE3FFC17FC1F0F7FFC207F80001FFFF1FFFF81FF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFDFFFFFFFFFFFFE31F7FFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF200003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFC7FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF184661FBFFFE00300FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFDC10BE1FFBFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFF000000000000F800131FCF7FFFFAF00FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8CE1A62FFCF9FFFFF000000000000000000005FFFEFFF00000673BFFFFFFFFFFFFFFFFFFFFFFF7F3000000078030003FF000000000000000000003FFFC087000000019FC37FFFFFFFFFFFFE3FEFF80200000000000000000F";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "000000000000000000001FF38180000000301EE0009FC07D78FF3E25C000000000000000000000010000000000000000000000330000000018000003801C8018F001380000000000000000000000000000000180000E00000000001E0000000018000000000C00070000000000000000000000000000000000000000000F0000000000040000000000000000000000070000000000000000000000000000000000007C00000200000000001C0000000000000000000000000000000000000000000000000C00000080047FE0000000010000001C0000000000000000000000000000000000000000000031C01FFFF000F007FFFFFF25F81FFC00000C00000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "00000007C0000000000000000000040080407FF81FFE0000FE3FFFFFFFF1FFFFFE06000000000000000000038C0000000000000000003C7FFFF07FFC7FFC0000FFFFFFFFFF7FFFFBFFE0000000000000000000060C00000000000000700633FFFFF1FFFFFFFF8000FFFFFFFFFFFFFFFFDEFEE0000000000000000000000000000000FF09FF879FFFFFFFFFFFFFFFFC19FFFFFFFFFFFFFFFFDE7FF0013C0000000000000000000000000FFFFFFFC2FFFFFFFFFFFFFFFFFFFFFFFFFF9EFFFFFFFFFFFFFFFFFFC0C6000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9C000303FFFFFFFFFFFFFFFFFFC000000000000000FF03FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y55_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a45 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "0007E400078000000000000000000000000000000000000000FFFE0000000000000000000000000000016800028000000000000000000000000000000000000023FFFE100000000000000000000000000002F8000000000000000000000000000000000000000000FFFFFFFC0000000000000000000000000001FE000000000000000000000000000000000000000000FFFFFFFC0000000000000000000000000000FA000000000000000000000000000000000000000000FFFFFFFC00000000000000000000000000017C000000000000000000000000000000000000000000FFFFFFFFC0000000000000000000000000017C80000000000000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "0000000000000000FFFFFFFFC0000000000000000000000000007FBC0000000000000000000000000000000000000000FFFFFFFFE000000000000000000000000000BE000000000000000000000000000000000000000000FFFFFFFFF8000000000000000000000000007F8C0000000000000000000000000000000000000000FFFFFFFFF0000000000000000000000000006F8F0000000000000000000000000000000000000000FFFFFFFFFF0000000000000000000000000027A6D000000000000000000000000000000000000000FFFFFFFFFF000000000000000000000000000B89F800000000000000000000000000000000000000FFFFFFFFFF000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "000000000000000000000FFA2000000000000000000000000000000000000000FFFFFFFFFFF800000000000000000000000007FFD000000000000000000000000000000000000000FFFFFFFFFFF8000000000000000000000000031B9000000000000000000000000000000000000000FFFFFFFFFFFC0000000000000000000000000094A000000000000000000000000000000000000000FFFFFFFFFFFF00000000000000000000000000034000000000000000000000000000000000000000FFFFFFFFFFFFF000000000000000000000000003F600000000000000000000000000000000000000FFFFFFFFFFFFF00000000000000000000000000174800000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000FFFFFFFFFFFFF8000000000000000000000000015E00000000000000000000000000000000000000FFFFFFFFFFFFF800000000000000000000000000C480000000000000000000000000000000000000FFFFFFFFFFFFFF800000000000000000000000037100000000000000000000000000000000000000FFFFFFFFFFFFFFC000000000000000000000000E5B8000000000000000000000000000000C000000FFFFFFFFFFFFFFC000000000000000000000000C0EC00000000000000000000000000000FC1C0000FFFFFFFFFFFFFFC000000000000000000000000014600000000000000000000000000400FE3F0000";
// synopsys translate_on

// Location: M10K_X49_Y44_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "FFFFFFFFFFFFFFFC0000000000000000000000000E00000000000000000000000000000FFFFF0000FFFFFFFFFFFFFFFE0000000000000000000000000F00000000000000000000000000003FFFFFC000FFFFFFFFFFFFFFFF800000000000000000000000050000000000000000000000000000FFFFFFF800FFFFFFFFFFFFFFFFF00000000000000000000000090000000000000000000000000000FFFFFFFF80FFFFFFFFFFFFFFFFF80000000000000000000000080000000000000000000000000007FFFFFFFF80FFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000FFFFFFFFFC0FFFFFFFFFFFFFFFFFFC0000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "0000000004000000000000000000000000000FFFFFFFFFC0FFFFFFFFFFFFFFFFFFC00000000000000000000006000000000000000000000000000FFFFFFFFFC0FFFFFFFFFFFFFFFFFFFF0000000000000000000006000000000000000000000000001FFFFFFFFF00FFFFFFFFFFFFFFFFFFFF2000000000000000000006000000000000000000000000003FFFFFFFFF00FFFFFFFFFFFFFFFFFFFC7000000000000000000000000000000000000000000000017FFFFFFFFF80FFFFFFFFFFFFFFFFFFFF700000000000000000000100000000000000000000000003FFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFF0E00000000000000000010000000000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "0003FFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000003FFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFF800000000000000000100000000000000000000000007FFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFEF800008000000000000B0000000000000000000000000FFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFC7FC00000000000000001F0000000000000000000000011F7FFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFF80000000000000000090000000000000000000000001FFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFF80000000000000000248000000000000000000000001FFFFFFFFFFFE0FFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "FFFFFFFC0000000000000000148000000000000000000000003FFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFF00000000000000003C8000000000000000000000003FFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFC00000C000000000088000000000000000000000007FFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000E800000000000000000000000FFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000A800000000000000000000001FFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000004580000000000000000000000FFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000071E02000";
// synopsys translate_on

// Location: LABCELL_X40_Y43_N15
cyclonev_lcell_comb \ram_access_inst|ram_data~23 (
// Equation(s):
// \ram_access_inst|ram_data~23_combout  = ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a53~portadataout )) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a61~portadataout ))) ) ) ) # ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a45~portadataout ) ) ) ) # ( 
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a53~portadataout )) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a61~portadataout ))) ) ) ) # ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a45~portadataout ) ) ) )

	.dataa(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datab(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datac(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datae(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_data~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_data~23 .extended_lut = "off";
defparam \ram_access_inst|ram_data~23 .lut_mask = 64'h000F5353F0FF5353;
defparam \ram_access_inst|ram_data~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y36_N30
cyclonev_lcell_comb \ram_access_inst|ram_data~24 (
// Equation(s):
// \ram_access_inst|ram_data~24_combout  = ( \ram_access_inst|ram_data~22_combout  & ( \ram_access_inst|ram_data~23_combout  & ( (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|ram_data~21_combout  & !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( 
// !\ram_access_inst|ram_data~22_combout  & ( \ram_access_inst|ram_data~23_combout  & ( (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a 
// [3] & (\ram_access_inst|ram_data~21_combout  & !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3])) ) ) ) # ( \ram_access_inst|ram_data~22_combout  & ( !\ram_access_inst|ram_data~23_combout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((\ram_access_inst|ram_data~21_combout  & 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\ram_access_inst|ram_data~22_combout  & ( !\ram_access_inst|ram_data~23_combout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|ram_data~21_combout  & 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) )

	.dataa(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\ram_access_inst|ram_data~21_combout ),
	.datad(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ram_access_inst|ram_data~22_combout ),
	.dataf(!\ram_access_inst|ram_data~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_data~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_data~24 .extended_lut = "off";
defparam \ram_access_inst|ram_data~24 .lut_mask = 64'h02008A884644CECC;
defparam \ram_access_inst|ram_data~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y36_N32
dffeas \ram_access_inst|ram_data[5] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|ram_data~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_access_inst|ram_data[6]~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|ram_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|ram_data[5] .is_wysiwyg = "true";
defparam \ram_access_inst|ram_data[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a300 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2441w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3206w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5],\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],\ram_access_inst|ram_addr[3]~DUPLICATE_q ,
\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a300 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a300 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a300 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a300 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a300 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a300 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a300 .port_a_address_width = 12;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a300 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_width = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a300 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a300 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a300 .port_a_last_address = 4095;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a300 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a300 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a300 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a300 .port_b_address_width = 12;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a300 .port_b_data_width = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a300 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y41_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a292 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3196w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a292 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a292 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a292 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a292 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a292 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a292 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a292 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a292 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a292 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a292 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a292 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a292 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a292 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a292 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a292 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a292 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a292 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N12
cyclonev_lcell_comb \color_in~60 (
// Equation(s):
// \color_in~60_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a292~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a300~portadataout  ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a292~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a300~portadataout  ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a292~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a300~portadataout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a292~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~60 .extended_lut = "off";
defparam \color_in~60 .lut_mask = 64'h0000FFFF33333333;
defparam \color_in~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N18
cyclonev_lcell_comb \color_in~62 (
// Equation(s):
// \color_in~62_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \color_in~60_combout  & ( (\color_in~61_combout  & (\color_in~2_combout  & 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \color_in~60_combout  & ( (\color_in~2_combout  & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\color_in~61_combout ))) ) ) ) # ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( !\color_in~60_combout  & ( 
// (\color_in~61_combout  & (\color_in~2_combout  & !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// !\color_in~60_combout  & ( (\color_in~61_combout  & (\color_in~2_combout  & !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])) ) ) )

	.dataa(!\color_in~61_combout ),
	.datab(!\color_in~2_combout ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(gnd),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.dataf(!\color_in~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~62 .extended_lut = "off";
defparam \color_in~62 .lut_mask = 64'h1010101013131010;
defparam \color_in~62 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2088w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2849w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2142w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2904w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2182w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2944w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y40_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2048w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2809w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N0
cyclonev_lcell_comb \color_in~66 (
// Equation(s):
// \color_in~66_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a124~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a92~portadataout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a124~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a92~portadataout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a124~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a92~portadataout  & 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a124~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a92~portadataout  & 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~66 .extended_lut = "off";
defparam \color_in~66 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \color_in~66 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2152w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2914w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2111w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2873w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y41_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2058w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2819w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2011w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2772w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N0
cyclonev_lcell_comb \color_in~63 (
// Equation(s):
// \color_in~63_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a68~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a100~portadataout ))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a68~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a100~portadataout )))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a68~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a100~portadataout )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a68~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a100~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~63 .extended_lut = "off";
defparam \color_in~63 .lut_mask = 64'h0145236789CDABEF;
defparam \color_in~63 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2028w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2789w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2068w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2829w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2162w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2924w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2122w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2884w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N57
cyclonev_lcell_comb \color_in~64 (
// Equation(s):
// \color_in~64_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a44~portadataout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a44~portadataout ))))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a44~portadataout ))))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a44~portadataout ))))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~64 .extended_lut = "off";
defparam \color_in~64 .lut_mask = 64'h202A252F707A757F;
defparam \color_in~64 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2172w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2934w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2132w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2894w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2078w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2839w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2038w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2799w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [4]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N6
cyclonev_lcell_comb \color_in~65 (
// Equation(s):
// \color_in~65_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a84~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a116~portadataout ))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a84~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a116~portadataout )))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a84~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a116~portadataout )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a84~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a116~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~65 .extended_lut = "off";
defparam \color_in~65 .lut_mask = 64'h0145236789CDABEF;
defparam \color_in~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N6
cyclonev_lcell_comb \color_in~67 (
// Equation(s):
// \color_in~67_combout  = ( \color_in~64_combout  & ( \color_in~65_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\color_in~63_combout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((\color_in~66_combout )))) ) ) ) # ( !\color_in~64_combout  & ( \color_in~65_combout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\color_in~63_combout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((\color_in~66_combout )))) ) ) ) # ( 
// \color_in~64_combout  & ( !\color_in~65_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\color_in~63_combout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\color_in~66_combout ))) ) ) ) # ( !\color_in~64_combout  & ( !\color_in~65_combout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\color_in~63_combout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\color_in~66_combout ))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\color_in~66_combout ),
	.datad(!\color_in~63_combout ),
	.datae(!\color_in~64_combout ),
	.dataf(!\color_in~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~67 .extended_lut = "off";
defparam \color_in~67 .lut_mask = 64'h018923AB45CD67EF;
defparam \color_in~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N48
cyclonev_lcell_comb \color_in~73 (
// Equation(s):
// \color_in~73_combout  = ( \color_in~62_combout  & ( \color_in~67_combout  ) ) # ( !\color_in~62_combout  & ( \color_in~67_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [5] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [4]) # (\color_in~72_combout ))) ) ) ) # ( \color_in~62_combout  & ( !\color_in~67_combout  ) ) # ( !\color_in~62_combout  & ( !\color_in~67_combout  & ( 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [4] & (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [5] & \color_in~72_combout )) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datac(!\color_in~72_combout ),
	.datad(gnd),
	.datae(!\color_in~62_combout ),
	.dataf(!\color_in~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~73 .extended_lut = "off";
defparam \color_in~73 .lut_mask = 64'h0404FFFF8C8CFFFF;
defparam \color_in~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y26_N49
dffeas \color_in[4] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\color_in~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\color_in[6]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(color_in[4]),
	.prn(vcc));
// synopsys translate_off
defparam \color_in[4] .is_wysiwyg = "true";
defparam \color_in[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N57
cyclonev_lcell_comb \vga_inst|red_reg~4 (
// Equation(s):
// \vga_inst|red_reg~4_combout  = ( !\vga_inst|h_state.H_ACTIVE_STATE~q  & ( color_in[4] & ( !\vga_inst|v_state.V_ACTIVE_STATE~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|v_state.V_ACTIVE_STATE~q ),
	.datad(gnd),
	.datae(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.dataf(!color_in[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|red_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|red_reg~4 .extended_lut = "off";
defparam \vga_inst|red_reg~4 .lut_mask = 64'h00000000F0F00000;
defparam \vga_inst|red_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y30_N35
dffeas \vga_inst|red_reg[4] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|red_reg~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_sync~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|red_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|red_reg[4] .is_wysiwyg = "true";
defparam \vga_inst|red_reg[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2152w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2914w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2111w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2873w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y38_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2058w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2819w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y40_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2011w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2772w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N12
cyclonev_lcell_comb \color_in~77 (
// Equation(s):
// \color_in~77_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a69~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a101~portadataout ))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a69~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a101~portadataout )))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a69~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a101~portadataout )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a69~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a101~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~77 .extended_lut = "off";
defparam \color_in~77 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \color_in~77 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2172w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2934w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2078w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2839w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2132w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2894w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2038w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2799w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N48
cyclonev_lcell_comb \color_in~79 (
// Equation(s):
// \color_in~79_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a117~portadataout ))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a53~portadataout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a117~portadataout  & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a53~portadataout  & \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a117~portadataout ))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a117~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~79 .extended_lut = "off";
defparam \color_in~79 .lut_mask = 64'h00350F35F035FF35;
defparam \color_in~79 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2142w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2904w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2182w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2944w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y35_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2048w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2809w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y38_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2088w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2849w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N54
cyclonev_lcell_comb \color_in~80 (
// Equation(s):
// \color_in~80_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a93~portadataout )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a125~portadataout )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a93~portadataout  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a125~portadataout )))) ) ) ) # ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a93~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a125~portadataout )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a93~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a125~portadataout ))))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~80 .extended_lut = "off";
defparam \color_in~80 .lut_mask = 64'h0407C4C73437F4F7;
defparam \color_in~80 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2068w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2829w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2162w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2924w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2122w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2884w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2028w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2789w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N6
cyclonev_lcell_comb \color_in~78 (
// Equation(s):
// \color_in~78_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a45~portadataout )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a109~portadataout )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a45~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a109~portadataout )))) ) ) ) # ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a45~portadataout  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a109~portadataout )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a45~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a109~portadataout ))))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~78 .extended_lut = "off";
defparam \color_in~78 .lut_mask = 64'h02075257A2A7F2F7;
defparam \color_in~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N24
cyclonev_lcell_comb \color_in~81 (
// Equation(s):
// \color_in~81_combout  = ( \color_in~80_combout  & ( \color_in~78_combout  & ( ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\color_in~77_combout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\color_in~79_combout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( 
// !\color_in~80_combout  & ( \color_in~78_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # 
// (\color_in~77_combout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\color_in~79_combout  & !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) 
// ) ) ) # ( \color_in~80_combout  & ( !\color_in~78_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\color_in~77_combout  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\color_in~79_combout )))) ) ) ) # ( !\color_in~80_combout  & ( !\color_in~78_combout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\color_in~77_combout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\color_in~79_combout ))))) ) ) )

	.dataa(!\color_in~77_combout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\color_in~79_combout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\color_in~80_combout ),
	.dataf(!\color_in~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~81 .extended_lut = "off";
defparam \color_in~81 .lut_mask = 64'h4700473347CC47FF;
defparam \color_in~81 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a277 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2411w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a277_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a277 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a277 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a277 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a277 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a277 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a277 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a277 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a277 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a277 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a277 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a277 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a277 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a277 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a277 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a277 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a277 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a277 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a285 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2421w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3186w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a285_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a285 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a285 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a285 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a285 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a285 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a285 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a285 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a285 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a285 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a285 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a285 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a285 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a285 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a285 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a285 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a285 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a285 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y34_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a269 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2401w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3166w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a269_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a269 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a269 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a269 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a269 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a269 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a269 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a269 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a269 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a269 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a269 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a269 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a269 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a269 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a269 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a269 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a269 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a269 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y38_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a261 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2390w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3155w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a261_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a261 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a261 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a261 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a261 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a261 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a261 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a261 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a261 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a261 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a261 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a261 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a261 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a261 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a261 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a261 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a261 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a261 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N30
cyclonev_lcell_comb \color_in~75 (
// Equation(s):
// \color_in~75_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a269~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a261~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a277~portadataout )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a285~portadataout )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a269~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a261~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a277~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a285~portadataout ))))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a269~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a261~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a277~portadataout )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a285~portadataout ))))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a269~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a261~portadataout  & ( (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a277~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a285~portadataout ))))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a277~portadataout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a285~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a269~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a261~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~75 .extended_lut = "off";
defparam \color_in~75 .lut_mask = 64'h110311CFDD03DDCF;
defparam \color_in~75 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y39_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a293 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3196w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a293 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a293 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a293 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a293 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a293 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a293 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a293 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a293 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a293 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a293 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a293 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a293 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a293 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a293 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a293 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a293 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a293 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y25_N24
cyclonev_lcell_comb \color_in~74 (
// Equation(s):
// \color_in~74_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a293~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a301  ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a293~portadataout  ) ) # ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a293~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a301  ) ) )

	.dataa(gnd),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a301 ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a293~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~74 .extended_lut = "off";
defparam \color_in~74 .lut_mask = 64'h00003333FFFF3333;
defparam \color_in~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N15
cyclonev_lcell_comb \color_in~76 (
// Equation(s):
// \color_in~76_combout  = ( \color_in~74_combout  & ( (\color_in~2_combout  & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\color_in~75_combout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) # ( !\color_in~74_combout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\color_in~2_combout  & \color_in~75_combout )) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\color_in~2_combout ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datad(!\color_in~75_combout ),
	.datae(gnd),
	.dataf(!\color_in~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~76 .extended_lut = "off";
defparam \color_in~76 .lut_mask = 64'h0022002210321032;
defparam \color_in~76 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y27_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a221 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2328w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3092w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a221 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a221 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a221 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a221 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a197 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2297w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3061w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a197 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a197 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a197 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y39_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a213 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2318w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3082w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a213 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a213 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a213 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a213 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a213 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y29_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a205 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2308w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3072w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a205 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a205 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a205 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a205 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N51
cyclonev_lcell_comb \color_in~84 (
// Equation(s):
// \color_in~84_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a213~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a205~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a197~portadataout ) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a221~portadataout ))) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a213~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a205~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a197~portadataout ) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a221~portadataout  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a213~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a205~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a197~portadataout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a221~portadataout ))) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a213~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a205~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a197~portadataout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a221~portadataout  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a221~portadataout ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a197~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a213~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a205~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~84 .extended_lut = "off";
defparam \color_in~84 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \color_in~84 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a181 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2265w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3028w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a181 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a181 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a181 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y38_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2245w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3008w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a189 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2275w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3038w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a189 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a189 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a189 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2255w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3018w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y19_N24
cyclonev_lcell_comb \color_in~83 (
// Equation(s):
// \color_in~83_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a189~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a173~portadataout  & ( 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a165~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a181~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a189~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a173~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a165~portadataout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a181~portadataout  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a189~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a173~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a165~portadataout  & !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a181~portadataout ))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a189~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a173~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a165~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a181~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a181~portadataout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a165~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a189~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a173~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~83 .extended_lut = "off";
defparam \color_in~83 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \color_in~83 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a237 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2348w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3112w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a237 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a237 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a237 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a237 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a237 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a237 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a237 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a245 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2358w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3122w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a245 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a245 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a245 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a245 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a245 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a245 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a245 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a229 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2338w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3102w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a229 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a229 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a229 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a229 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a253 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2368w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3132w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a253 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a253 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a253 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a253 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a253 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a253 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a253 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N54
cyclonev_lcell_comb \color_in~85 (
// Equation(s):
// \color_in~85_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a229~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a253~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a237~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a245~portadataout )))) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a229~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a253~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a237~portadataout  & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a245~portadataout )))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a229~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a253~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a237~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a245~portadataout  & !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a229~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a253~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a237~portadataout  & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a245~portadataout  & !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a237~portadataout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a245~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a229~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a253~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~85 .extended_lut = "off";
defparam \color_in~85 .lut_mask = 64'h0344CF440377CF77;
defparam \color_in~85 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2225w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2988w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a141 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2215w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2978w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a141 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a141 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a141 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2235w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2998w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2204w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2967w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [5]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 5;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N15
cyclonev_lcell_comb \color_in~82 (
// Equation(s):
// \color_in~82_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a157~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a133~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a149~portadataout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a141~portadataout )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ))) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a157~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a133~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a149~portadataout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a141~portadataout )))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a157~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a133~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a149~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a141~portadataout )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ))) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a157~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a133~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a149~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a141~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a149~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a141~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a157~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a133~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~82 .extended_lut = "off";
defparam \color_in~82 .lut_mask = 64'h024613578ACE9BDF;
defparam \color_in~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N36
cyclonev_lcell_comb \color_in~86 (
// Equation(s):
// \color_in~86_combout  = ( \color_in~85_combout  & ( \color_in~82_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) 
// # (\color_in~83_combout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\color_in~84_combout ))) ) ) ) # ( 
// !\color_in~85_combout  & ( \color_in~82_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\color_in~83_combout 
// )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\color_in~84_combout  & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( \color_in~85_combout  & ( 
// !\color_in~82_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\color_in~83_combout  & \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\color_in~84_combout ))) ) ) ) # ( !\color_in~85_combout  & ( 
// !\color_in~82_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\color_in~83_combout  & \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\color_in~84_combout  & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) )

	.dataa(!\color_in~84_combout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\color_in~83_combout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\color_in~85_combout ),
	.dataf(!\color_in~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~86 .extended_lut = "off";
defparam \color_in~86 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \color_in~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N33
cyclonev_lcell_comb \color_in~87 (
// Equation(s):
// \color_in~87_combout  = ( \color_in~76_combout  & ( \color_in~86_combout  ) ) # ( !\color_in~76_combout  & ( \color_in~86_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [5] & ((\color_in~81_combout ) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [4]))) ) ) ) # ( \color_in~76_combout  & ( !\color_in~86_combout  ) ) # ( !\color_in~76_combout  & ( !\color_in~86_combout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [4] & (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [5] & \color_in~81_combout )) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datac(gnd),
	.datad(!\color_in~81_combout ),
	.datae(!\color_in~76_combout ),
	.dataf(!\color_in~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~87 .extended_lut = "off";
defparam \color_in~87 .lut_mask = 64'h0088FFFF44CCFFFF;
defparam \color_in~87 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y26_N35
dffeas \color_in[5] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\color_in~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\color_in[6]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(color_in[5]),
	.prn(vcc));
// synopsys translate_off
defparam \color_in[5] .is_wysiwyg = "true";
defparam \color_in[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N30
cyclonev_lcell_comb \vga_inst|red_reg~5 (
// Equation(s):
// \vga_inst|red_reg~5_combout  = (color_in[5] & (!\vga_inst|h_state.H_ACTIVE_STATE~q  & !\vga_inst|v_state.V_ACTIVE_STATE~q ))

	.dataa(!color_in[5]),
	.datab(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datac(!\vga_inst|v_state.V_ACTIVE_STATE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|red_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|red_reg~5 .extended_lut = "off";
defparam \vga_inst|red_reg~5 .lut_mask = 64'h4040404040404040;
defparam \vga_inst|red_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y30_N52
dffeas \vga_inst|red_reg[5] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|red_reg~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_sync~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|red_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|red_reg[5] .is_wysiwyg = "true";
defparam \vga_inst|red_reg[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y43_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFC37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C5FFFFF";
// synopsys translate_on

// Location: M10K_X14_Y44_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "000000000000000000000000000000000000000000000103800000000400000000000000000000000000000000000000000000000000000000E7B99E040001FFCFF008000000000000000000000000000000000000000000000000000000000003FFFFFFFF0003EF41E0040000000000100000000000000000000000000000000020000000000000FFFFFFFFFFFF07FFECE0308000050FF03000000000000000000000000000000731E59D0030600000FFFFFFFFFFFFFFFFFFFFA0001000FFFFF98C40000000000000000000000080CFFFFFFF87FCFFFC00FFFFFFFFFFFFFFFFFFFFC0003F78FFFFFFFE603C80000000000001C01007FDFFFFFFFFFFFFFFFFF0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFE0007E7FFFFFFFCFE11FFF603F828700C1DA3FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFE7FFFFFC7FE37FE70FFEC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFE1FFFFFFFFE7FFFFFFFFF3FFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC73FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9C000303FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y44_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "FFFFFFFFFFFFFFFF7FF8C8844003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F30000000007FFFC0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0300000000003FF9000000000000F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF040000000000000000000000000000017FFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000001FFFFFFFFFFFFFFE003FFFBFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000001FFFFFFFFFFFFFFE007FFF3FFFFFFFFFFFFFFFC1C000000000000000000000000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "001BFFFFFFFFFFFFFFE007FFF3FFFFFFFFF0930000000000000000000000000000000000000000000007FFFFFFF93FFFFFF007FFF3F9CF8FFFE010000000000000000000000000000000000000000000000003E78100007783F00FFD94F80000000010000000000000000000000000000000000000000000000001080008080780700F0024000000000000000000000000000000000000000000000000000000000081800018080000100800280000000000000000000000000000000000000000000000000000000001C00000000000000010004800000000000000000000000000000000000000000000000000000000000000000000000000100048000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000001000480000000000000000000000000000000000000000000000000000000000000000000000000010000800000000000000000000000000000000000EF000000000000000000000000000000000000010000800000000000000000000000000003FFFFFFFFF00000000000000000000000000000000000810000800000000000000000000000000FFFFFFFFFFFF000000000000000000000000000000000008100070000000000000000000000003FFFFFFFFFFFFFF0FFFFFF9FC00000000000000000000000008100010000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "FFFFFFFFFFFFFFFFFFFF808000000000000800000000000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80000C00200000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD407FFF4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80BFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0BFFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y42_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "FFFA0BFFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE827FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0083FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF407BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC801CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFF4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFC2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE827FFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE13FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD5BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF034DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3E15FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE99FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y42_N12
cyclonev_lcell_comb \ram_access_inst|ram_data~27 (
// Equation(s):
// \ram_access_inst|ram_data~27_combout  = ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38~portadataout )) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62~portadataout )))) ) ) ) # ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62~portadataout )))) ) ) ) # ( 
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38~portadataout )) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62~portadataout )))) ) ) ) # ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datad(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datae(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.dataf(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_data~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_data~27 .extended_lut = "off";
defparam \ram_access_inst|ram_data~27 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \ram_access_inst|ram_data~27 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y45_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF94BFFA417FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFBFFF32FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFDAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y44_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode350w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y56_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8D61FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E07DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F7CE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFF63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFDC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFEDE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "FFFFFFFB7FFFF8EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3CFFFFE76FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFEFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA87FFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FBFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF11FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5BEAFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6BF93FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF3F9E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF3F71BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F505FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FD14FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F93CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y56_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFF3F8C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FD13FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFBEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3F22DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDAF839FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F383CFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFE40707FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87E80407FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2EF8667FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD9A70477FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE1003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBF8CE3DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5B78C9B4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF873841E6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE50149CF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF64B8821CE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01F8303A17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8200203017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFE000010000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000000018FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000050006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1000F0010FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE700E67814FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF906199807FFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y44_N21
cyclonev_lcell_comb \ram_access_inst|ram_data~26 (
// Equation(s):
// \ram_access_inst|ram_data~26_combout  = ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( 
// ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout )))) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) ) ) ) # ( 
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout )))) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) ) ) ) # ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datae(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.dataf(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_data~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_data~26 .extended_lut = "off";
defparam \ram_access_inst|ram_data~26 .lut_mask = 64'h028A139B46CE57DF;
defparam \ram_access_inst|ram_data~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y45_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode437w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr [12],\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,\ram_access_inst|rom_addr[5]~DUPLICATE_q ,
\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a70 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y42_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,\ram_access_inst|rom_addr[5]~DUPLICATE_q ,
\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 12;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 2;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 4095;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 12;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 2;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y42_N15
cyclonev_lcell_comb \ram_access_inst|ram_data~25 (
// Equation(s):
// \ram_access_inst|ram_data~25_combout  = ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) # ( 
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a70~portadataout  ) ) ) # ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a70~portadataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datad(gnd),
	.datae(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.dataf(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_data~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_data~25 .extended_lut = "off";
defparam \ram_access_inst|ram_data~25 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \ram_access_inst|ram_data~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y36_N0
cyclonev_lcell_comb \ram_access_inst|ram_data~28 (
// Equation(s):
// \ram_access_inst|ram_data~28_combout  = ( \ram_access_inst|ram_data~26_combout  & ( \ram_access_inst|ram_data~25_combout  & ( (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|ram_data~27_combout ))) ) ) ) # ( 
// !\ram_access_inst|ram_data~26_combout  & ( \ram_access_inst|ram_data~25_combout  & ( (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a 
// [3] & ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|ram_data~27_combout ))) ) ) ) # ( \ram_access_inst|ram_data~26_combout  & ( !\ram_access_inst|ram_data~25_combout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\ram_access_inst|ram_data~27_combout ))) ) ) ) # ( 
// !\ram_access_inst|ram_data~26_combout  & ( !\ram_access_inst|ram_data~25_combout  & ( (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a 
// [3] & \ram_access_inst|ram_data~27_combout )) ) ) )

	.dataa(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\ram_access_inst|ram_data~27_combout ),
	.datad(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ram_access_inst|ram_data~26_combout ),
	.dataf(!\ram_access_inst|ram_data~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_data~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_data~28 .extended_lut = "off";
defparam \ram_access_inst|ram_data~28 .lut_mask = 64'h04048C8C2604AE8C;
defparam \ram_access_inst|ram_data~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y36_N2
dffeas \ram_access_inst|ram_data[6] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|ram_data~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_access_inst|ram_data[6]~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|ram_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|ram_data[6] .is_wysiwyg = "true";
defparam \ram_access_inst|ram_data[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a262 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2390w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3155w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a262_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a262 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a262 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a262 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a262 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a262 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a262 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a262 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a262 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a262 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a262 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a262 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a262 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a262 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a262 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a262 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a262 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a262 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a286 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2421w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3186w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a286_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a286 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a286 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a286 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a286 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a286 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a286 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a286 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a286 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a286 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a286 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a286 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a286 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a286 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a286 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a286 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a286 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a286 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y29_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a278 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2411w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a278 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a278 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a278 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a278 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a278 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a278 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a278 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a278 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a278 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a278 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a278 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a278 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a278 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a278 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a278 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a278 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a278 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a270 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2401w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3166w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a270 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a270 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a270 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a270 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a270 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a270 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a270 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a270 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a270 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a270 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a270 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a270 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a270 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a270 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a270 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a270 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a270 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N30
cyclonev_lcell_comb \color_in~89 (
// Equation(s):
// \color_in~89_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a278~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a270~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a262~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a286~portadataout )))) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a278~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a270~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a262~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a286~portadataout )))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a278~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a270~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a262~portadataout  & 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a286~portadataout )))) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a278~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a270~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a262~portadataout  & 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a286~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a262~portadataout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a286~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a278~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a270~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~89 .extended_lut = "off";
defparam \color_in~89 .lut_mask = 64'h404370734C4F7C7F;
defparam \color_in~89 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y46_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode437w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a71 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y42_N54
cyclonev_lcell_comb \ram_access_inst|ram_data~29 (
// Equation(s):
// \ram_access_inst|ram_data~29_combout  = ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a79  & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a71~portadataout  ) ) # ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a79  & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a79  & ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a79 ),
	.dataf(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_data~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_data~29 .extended_lut = "off";
defparam \ram_access_inst|ram_data~29 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \ram_access_inst|ram_data~29 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y54_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "FFFFFFFCFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE037FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7E7FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F1FFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y52_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode367w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y59_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode350w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y56_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode377w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF9F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E073FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1E073FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0C073FFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC18001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE418000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1180007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000603FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00008E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02008600FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF830000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF820000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000010000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "FFF000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000019FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80019800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFE00FFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y52_N6
cyclonev_lcell_comb \ram_access_inst|ram_data~30 (
// Equation(s):
// \ram_access_inst|ram_data~30_combout  = ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31~portadataout ))) ) ) ) # ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout  & \ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31~portadataout ))) ) ) ) # ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout )))) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31~portadataout  & 
// ((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datab(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datac(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.dataf(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_data~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_data~30 .extended_lut = "off";
defparam \ram_access_inst|ram_data~30 .lut_mask = 64'h0035F0350F35FF35;
defparam \ram_access_inst|ram_data~30 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y50_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode427w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000061000000000000000000000000000000000000000000000000000000000000000000000000000363FFFCFC0000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y57_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode407w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "FFFC07FFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE227FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y58_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode397w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "FFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFECFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE3FFFFF";
// synopsys translate_on

// Location: M10K_X26_Y50_N0
cyclonev_ram_block \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|rden_decode|w_anode417w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ram_access_inst|rom_addr[12]~DUPLICATE_q ,\ram_access_inst|rom_addr [11],\ram_access_inst|rom_addr[10]~DUPLICATE_q ,\ram_access_inst|rom_addr [9],\ram_access_inst|rom_addr [8],\ram_access_inst|rom_addr [7],\ram_access_inst|rom_addr[6]~DUPLICATE_q ,
\ram_access_inst|rom_addr[5]~DUPLICATE_q ,\ram_access_inst|rom_addr[4]~DUPLICATE_q ,\ram_access_inst|rom_addr[3]~DUPLICATE_q ,\ram_access_inst|rom_addr [2],\ram_access_inst|rom_addr [1],\ram_access_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55 .init_file = "./image/tree.mif";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "Ram_access:ram_access_inst|Rom:inst_rom|altsyncram:altsyncram_component|altsyncram_71g1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 76800;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "00000000000000008007377BBFFC00000000000000000000000000000000000000000000000000000000C0CFFFFFFFFF80003FFFFFFFFF800000000000000000000000000000000000000000000000000001FCFFFFFFFFFFC006FFFFFFFFFFFF06000000000000000000000000000000000000000000000000FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000003E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "FFE40000000000000000000000000000000F6CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000006C0000000000000063070001FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC187EFFFF887C0000026307FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF7FFF7F7F87F8000FFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E7FFFE7F7FFFFE007FFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFF00FFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFF87FFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y50_N27
cyclonev_lcell_comb \ram_access_inst|ram_data~31 (
// Equation(s):
// \ram_access_inst|ram_data~31_combout  = ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47~portadataout ))) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) ) ) ) # ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( 
// \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47~portadataout )))) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) ) ) ) # ( \ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47~portadataout )))) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63~portadataout  & 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47~portadataout ))) # 
// (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datab(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datae(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.dataf(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_data~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_data~31 .extended_lut = "off";
defparam \ram_access_inst|ram_data~31 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \ram_access_inst|ram_data~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y36_N18
cyclonev_lcell_comb \ram_access_inst|ram_data~32 (
// Equation(s):
// \ram_access_inst|ram_data~32_combout  = ( \ram_access_inst|ram_data~30_combout  & ( \ram_access_inst|ram_data~31_combout  & ( (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|ram_data~29_combout  & !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( 
// !\ram_access_inst|ram_data~30_combout  & ( \ram_access_inst|ram_data~31_combout  & ( (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a 
// [3] & (\ram_access_inst|ram_data~29_combout  & !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3])) ) ) ) # ( \ram_access_inst|ram_data~30_combout  & ( !\ram_access_inst|ram_data~31_combout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((\ram_access_inst|ram_data~29_combout  & 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\ram_access_inst|ram_data~30_combout  & ( !\ram_access_inst|ram_data~31_combout  & ( 
// (!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|ram_data~29_combout  & 
// !\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) )

	.dataa(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\ram_access_inst|ram_data~29_combout ),
	.datad(!\ram_access_inst|inst_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ram_access_inst|ram_data~30_combout ),
	.dataf(!\ram_access_inst|ram_data~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_access_inst|ram_data~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_access_inst|ram_data~32 .extended_lut = "off";
defparam \ram_access_inst|ram_data~32 .lut_mask = 64'h02008A884644CECC;
defparam \ram_access_inst|ram_data~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y36_N20
dffeas \ram_access_inst|ram_data[7] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\ram_access_inst|ram_data~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_access_inst|ram_data[6]~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_access_inst|ram_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_access_inst|ram_data[7] .is_wysiwyg = "true";
defparam \ram_access_inst|ram_data[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a302 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2441w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3206w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7],\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],\ram_access_inst|ram_addr[3]~DUPLICATE_q ,
\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a302 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a302 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a302 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a302 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a302 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a302 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a302 .port_a_address_width = 12;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a302 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_width = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a302 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a302 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a302 .port_a_last_address = 4095;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a302 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a302 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a302 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a302 .port_b_address_width = 12;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a302 .port_b_data_width = 2;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a302 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a294 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3196w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a294 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a294 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a294 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a294 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a294 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a294 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a294 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a294 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a294 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a294 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a294 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a294 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a294 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a294 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a294 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a294 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a294 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y28_N15
cyclonev_lcell_comb \color_in~88 (
// Equation(s):
// \color_in~88_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a302~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a294~portadataout  ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a302~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a294~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) ) # ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a302~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a294~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a302~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a294~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~88 .extended_lut = "off";
defparam \color_in~88 .lut_mask = 64'h00005555AAAAFFFF;
defparam \color_in~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N3
cyclonev_lcell_comb \color_in~90 (
// Equation(s):
// \color_in~90_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \color_in~88_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\color_in~89_combout  & \color_in~2_combout )) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \color_in~88_combout  & ( (\color_in~2_combout  & ((\color_in~89_combout ) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) ) # ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( !\color_in~88_combout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\color_in~89_combout  & \color_in~2_combout )) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// !\color_in~88_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\color_in~89_combout  & \color_in~2_combout )) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\color_in~89_combout ),
	.datac(!\color_in~2_combout ),
	.datad(gnd),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.dataf(!\color_in~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~90 .extended_lut = "off";
defparam \color_in~90 .lut_mask = 64'h0202020207070202;
defparam \color_in~90 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2132w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2894w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2038w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2799w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2172w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2934w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y25_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2078w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2839w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N24
cyclonev_lcell_comb \color_in~93 (
// Equation(s):
// \color_in~93_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a118~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a86~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a118~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a86~portadataout  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a118~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a22~portadataout  & !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a86~portadataout ))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a118~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a86~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~93 .extended_lut = "off";
defparam \color_in~93 .lut_mask = 64'h3500350F35F035FF;
defparam \color_in~93 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y36_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2048w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2809w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2088w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2849w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2182w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2944w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y31_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2142w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2904w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N42
cyclonev_lcell_comb \color_in~94 (
// Equation(s):
// \color_in~94_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a126~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a94~portadataout  & ( 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a30~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a62~portadataout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a126~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a94~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a30~portadataout )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a62~portadataout )))) ) ) ) # ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a126~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a94~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a30~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a62~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a126~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a94~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a30~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a62~portadataout ))))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~94 .extended_lut = "off";
defparam \color_in~94 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \color_in~94 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2068w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2829w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2122w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2884w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2028w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2789w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2162w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2924w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N48
cyclonev_lcell_comb \color_in~92 (
// Equation(s):
// \color_in~92_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a110~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a78~portadataout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a46~portadataout ))) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a110~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a78~portadataout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a46~portadataout ))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a110~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a78~portadataout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a46~portadataout  & (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]))) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a110~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a78~portadataout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a46~portadataout  & (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~92 .extended_lut = "off";
defparam \color_in~92 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \color_in~92 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y32_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2011w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2772w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2152w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2914w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y34_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2058w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2819w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y33_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2111w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2873w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y30_N54
cyclonev_lcell_comb \color_in~91 (
// Equation(s):
// \color_in~91_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a102~portadataout ) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a102~portadataout ) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~91 .extended_lut = "off";
defparam \color_in~91 .lut_mask = 64'h227705052277AFAF;
defparam \color_in~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N42
cyclonev_lcell_comb \color_in~95 (
// Equation(s):
// \color_in~95_combout  = ( \color_in~92_combout  & ( \color_in~91_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\color_in~93_combout )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\color_in~94_combout )))) 
// ) ) ) # ( !\color_in~92_combout  & ( \color_in~91_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\color_in~93_combout )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\color_in~94_combout ))))) 
// ) ) ) # ( \color_in~92_combout  & ( !\color_in~91_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\color_in~93_combout )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\color_in~94_combout ))))) 
// ) ) ) # ( !\color_in~92_combout  & ( !\color_in~91_combout  & ( (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\color_in~93_combout )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\color_in~94_combout ))))) 
// ) ) )

	.dataa(!\color_in~93_combout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\color_in~94_combout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\color_in~92_combout ),
	.dataf(!\color_in~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~95 .extended_lut = "off";
defparam \color_in~95 .lut_mask = 64'h110311CFDD03DDCF;
defparam \color_in~95 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2245w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3008w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr [3],\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2255w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3018w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a182 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2265w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3028w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a182 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a182 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a182 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a190 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2275w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3038w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a190 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a190 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a190 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N36
cyclonev_lcell_comb \color_in~97 (
// Equation(s):
// \color_in~97_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a182~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a190~portadataout  & ( 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a166~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a174~portadataout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a182~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a190~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a166~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a174~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ))) ) ) ) # ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a182~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a190~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a166~portadataout )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a174~portadataout )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a182~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a190~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a166~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a174~portadataout ))))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a166~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a174~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a182~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a190~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~97 .extended_lut = "off";
defparam \color_in~97 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \color_in~97 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a222 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2328w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3092w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a222 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a222 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a222 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a222 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a206 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2308w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3072w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a206 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a206 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a206 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a206 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a198 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2297w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3061w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a198 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a198 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a198 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a214 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2318w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3082w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a214 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a214 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a214 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a214 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a214 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N24
cyclonev_lcell_comb \color_in~98 (
// Equation(s):
// \color_in~98_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a198~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a214~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a206~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a222~portadataout ))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a198~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a214~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a206~portadataout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a222~portadataout )))) ) ) ) # ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a198~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a214~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a206~portadataout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a222~portadataout ))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a198~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a214~portadataout  & ( (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a206~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a222~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a222~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a206~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a198~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a214~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~98 .extended_lut = "off";
defparam \color_in~98 .lut_mask = 64'h012389AB4567CDEF;
defparam \color_in~98 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a246 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2358w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3122w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a246 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a246 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a246 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a246 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a246 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a246 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a246 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a230 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2338w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3102w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a230 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a230 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a230 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a230 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a254 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2368w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3132w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a254 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a254 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a254 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a254 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a254 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a254 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a254 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y21_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a238 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2348w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3112w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a238 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a238 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a238 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a238 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a238 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y21_N18
cyclonev_lcell_comb \color_in~99 (
// Equation(s):
// \color_in~99_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a254~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a238~portadataout  & ( 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a230~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a246~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a254~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a238~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a230~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a246~portadataout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a254~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a238~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a230~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a246~portadataout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a254~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a238~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a230~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a246~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a246~portadataout ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a230~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a254~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a238~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~99 .extended_lut = "off";
defparam \color_in~99 .lut_mask = 64'h02A207A752F257F7;
defparam \color_in~99 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2235w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2998w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a142 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2215w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2978w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a142 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a142 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a142 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y18_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2225w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2988w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2204w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2967w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [6]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 6;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y18_N21
cyclonev_lcell_comb \color_in~96 (
// Equation(s):
// \color_in~96_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a150~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a134~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a142~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a158~portadataout ))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a150~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a134~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a142~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a158~portadataout )))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a150~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a134~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a142~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a158~portadataout )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a150~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a134~portadataout  & ( (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a142~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a158~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a158~portadataout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a142~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a150~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a134~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~96 .extended_lut = "off";
defparam \color_in~96 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \color_in~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N15
cyclonev_lcell_comb \color_in~100 (
// Equation(s):
// \color_in~100_combout  = ( \color_in~99_combout  & ( \color_in~96_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]) 
// # (\color_in~98_combout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])) # (\color_in~97_combout ))) ) ) ) # ( 
// !\color_in~99_combout  & ( \color_in~96_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]) # (\color_in~98_combout 
// )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\color_in~97_combout  & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) ) # ( \color_in~99_combout  & ( 
// !\color_in~96_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\color_in~98_combout  & \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])) # (\color_in~97_combout ))) ) ) ) # ( !\color_in~99_combout  & ( 
// !\color_in~96_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\color_in~98_combout  & \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\color_in~97_combout  & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) )

	.dataa(!\color_in~97_combout ),
	.datab(!\color_in~98_combout ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datae(!\color_in~99_combout ),
	.dataf(!\color_in~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~100 .extended_lut = "off";
defparam \color_in~100 .lut_mask = 64'h0530053FF530F53F;
defparam \color_in~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N24
cyclonev_lcell_comb \color_in~101 (
// Equation(s):
// \color_in~101_combout  = ( \color_in~100_combout  & ( ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [5] & ((\color_in~95_combout ) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a 
// [4])))) # (\color_in~90_combout ) ) ) # ( !\color_in~100_combout  & ( ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [4] & (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [5] & 
// \color_in~95_combout ))) # (\color_in~90_combout ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datac(!\color_in~90_combout ),
	.datad(!\color_in~95_combout ),
	.datae(gnd),
	.dataf(!\color_in~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~101 .extended_lut = "off";
defparam \color_in~101 .lut_mask = 64'h0F8F0F8F4FCF4FCF;
defparam \color_in~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y26_N26
dffeas \color_in[6] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\color_in~101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\color_in[6]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(color_in[6]),
	.prn(vcc));
// synopsys translate_off
defparam \color_in[6] .is_wysiwyg = "true";
defparam \color_in[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N0
cyclonev_lcell_comb \vga_inst|red_reg~6 (
// Equation(s):
// \vga_inst|red_reg~6_combout  = ( color_in[6] & ( !\vga_inst|h_state.H_ACTIVE_STATE~q  & ( !\vga_inst|v_state.V_ACTIVE_STATE~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|v_state.V_ACTIVE_STATE~q ),
	.datad(gnd),
	.datae(!color_in[6]),
	.dataf(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|red_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|red_reg~6 .extended_lut = "off";
defparam \vga_inst|red_reg~6 .lut_mask = 64'h0000F0F000000000;
defparam \vga_inst|red_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y30_N46
dffeas \vga_inst|red_reg[6] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|red_reg~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_sync~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|red_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|red_reg[6] .is_wysiwyg = "true";
defparam \vga_inst|red_reg[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a191 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2275w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3038w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a191 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a191 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a191 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2245w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3008w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2255w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3018w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a183 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2265w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3028w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a183 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a183 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a183 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N18
cyclonev_lcell_comb \color_in~111 (
// Equation(s):
// \color_in~111_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a175~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a183~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a167~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a191~portadataout )))) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a175~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a183~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a167~portadataout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a191~portadataout )))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a175~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a183~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a167~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a191~portadataout ))) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a175~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a183~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a167~portadataout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a191~portadataout ))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a191~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a167~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a175~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a183~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~111 .extended_lut = "off";
defparam \color_in~111 .lut_mask = 64'h018923AB45CD67EF;
defparam \color_in~111 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a255 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2368w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3132w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a255 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a255 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a255 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a255 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a255 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a255 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a255 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a239 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2348w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3112w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a239 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a239 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a239 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a239 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a239 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a239 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a239 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a247 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2358w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3122w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a247 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a247 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a247 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a247 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a247 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a247 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a247 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a231 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2338w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3102w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a231 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a231 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a231 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a231 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N33
cyclonev_lcell_comb \color_in~113 (
// Equation(s):
// \color_in~113_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a247~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a231~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a239~portadataout ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a255~portadataout ))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a247~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a231~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a239~portadataout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a255~portadataout  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) ) ) ) # ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a247~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a231~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a239~portadataout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a255~portadataout ))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a247~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a231~portadataout  & ( (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a239~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a255~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a255~portadataout ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a239~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a247~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a231~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~113 .extended_lut = "off";
defparam \color_in~113 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \color_in~113 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a215 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2318w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3082w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a215 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a215 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a215 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a215 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a215 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a199 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2297w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3061w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a199 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a199 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a199 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a207 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2308w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3072w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a207 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a207 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a207 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a207 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a223 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2328w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3092w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a223 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a223 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a223 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a223 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N3
cyclonev_lcell_comb \color_in~112 (
// Equation(s):
// \color_in~112_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a207~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a223~portadataout  & ( 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a199~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a215~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a207~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a223~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a199~portadataout  & !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a215~portadataout ))) ) ) ) # ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a207~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a223~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a199~portadataout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a215~portadataout  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a207~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a223~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a199~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a215~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a215~portadataout ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a199~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a207~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a223~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~112 .extended_lut = "off";
defparam \color_in~112 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \color_in~112 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2204w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2967w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a143 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2215w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2978w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a143 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a143 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a143 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2225w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2988w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2235w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2998w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y18_N24
cyclonev_lcell_comb \color_in~110 (
// Equation(s):
// \color_in~110_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a151~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a159~portadataout  & ( 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a135~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a143~portadataout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a151~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a159~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a135~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a143~portadataout ))))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a151~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a159~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a135~portadataout )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a143~portadataout ))))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a151~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a159~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a135~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a143~portadataout ))))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a135~portadataout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a143~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a151~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a159~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~110 .extended_lut = "off";
defparam \color_in~110 .lut_mask = 64'h440C770C443F773F;
defparam \color_in~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N39
cyclonev_lcell_comb \color_in~114 (
// Equation(s):
// \color_in~114_combout  = ( \color_in~112_combout  & ( \color_in~110_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a 
// [3] & (\color_in~111_combout )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\color_in~113_combout )))) ) ) ) # ( !\color_in~112_combout  & ( \color_in~110_combout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((\color_in~111_combout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\color_in~113_combout )))) ) ) ) # ( \color_in~112_combout  & ( 
// !\color_in~110_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\color_in~111_combout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((\color_in~113_combout )))) ) ) ) # ( !\color_in~112_combout  & ( 
// !\color_in~110_combout  & ( (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\color_in~111_combout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\color_in~113_combout ))))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\color_in~111_combout ),
	.datad(!\color_in~113_combout ),
	.datae(!\color_in~112_combout ),
	.dataf(!\color_in~110_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~114 .extended_lut = "off";
defparam \color_in~114 .lut_mask = 64'h021346578A9BCEDF;
defparam \color_in~114 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y35_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a295 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3196w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a295 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a295 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a295 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a295 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a295 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a295 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a295 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a295 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a295 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a295 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a295 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a295 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a295 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a295 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a295 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a295 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a295 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N39
cyclonev_lcell_comb \color_in~102 (
// Equation(s):
// \color_in~102_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a295~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a303  ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a295~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a303  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) ) # ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a295~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a303  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a295~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a303 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~102 .extended_lut = "off";
defparam \color_in~102 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \color_in~102 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a271 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2401w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3166w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a271_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a271 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a271 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a271 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a271 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a271 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a271 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a271 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a271 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a271 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a271 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a271 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a271 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a271 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a271 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a271 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a271 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a271 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a287 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2421w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3186w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a287_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a287 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a287 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a287 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a287 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a287 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a287 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a287 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a287 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a287 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a287 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a287 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a287 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a287 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a287 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a287 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a287 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a287 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y35_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a263 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2390w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3155w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a263_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a263 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a263 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a263 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a263 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a263 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a263 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a263 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a263 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a263 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a263 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a263 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a263 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a263 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a263 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a263 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a263 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a263 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y36_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a279 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2411w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode3176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a279_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a279 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a279 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a279 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a279 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a279 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a279 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a279 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a279 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a279 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a279 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a279 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a279 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a279 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a279 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a279 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a279 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a279 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N42
cyclonev_lcell_comb \color_in~103 (
// Equation(s):
// \color_in~103_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a263~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a279~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a271~portadataout )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a287~portadataout )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a263~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a279~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a271~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a287~portadataout ))))) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a263~portadataout  & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a279~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a271~portadataout )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a287~portadataout ))))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a263~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a279~portadataout  & ( (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a271~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a287~portadataout ))))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a271~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a287~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a263~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a279~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~103 .extended_lut = "off";
defparam \color_in~103 .lut_mask = 64'h04158C9D2637AEBF;
defparam \color_in~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N6
cyclonev_lcell_comb \color_in~104 (
// Equation(s):
// \color_in~104_combout  = ( \color_in~103_combout  & ( \color_in~2_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((\color_in~102_combout  & 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) ) ) ) # ( !\color_in~103_combout  & ( \color_in~2_combout  & ( (\color_in~102_combout  & 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])) ) ) )

	.dataa(!\color_in~102_combout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(gnd),
	.datae(!\color_in~103_combout ),
	.dataf(!\color_in~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~104 .extended_lut = "off";
defparam \color_in~104 .lut_mask = 64'h000000000404F4F4;
defparam \color_in~104 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2088w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2849w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y35_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2048w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2809w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y32_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2142w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2904w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2182w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2944w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y30_N24
cyclonev_lcell_comb \color_in~108 (
// Equation(s):
// \color_in~108_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a95~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a31~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a95~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a31~portadataout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a63~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]))) ) ) ) # ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a95~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a31~portadataout )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a95~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a31~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a63~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~108 .extended_lut = "off";
defparam \color_in~108 .lut_mask = 64'h048C26AE159D37BF;
defparam \color_in~108 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2111w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2873w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2011w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2772w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2152w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2914w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2058w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2819w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y30_N27
cyclonev_lcell_comb \color_in~105 (
// Equation(s):
// \color_in~105_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a71~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a7~portadataout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a71~portadataout  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a7~portadataout  & !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a71~portadataout ))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a71~portadataout )))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~105 .extended_lut = "off";
defparam \color_in~105 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \color_in~105 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2078w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2839w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2172w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2934w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2132w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2894w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2038w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2799w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N36
cyclonev_lcell_comb \color_in~107 (
// Equation(s):
// \color_in~107_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a55~portadataout )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a119~portadataout )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a55~portadataout )))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a119~portadataout )))) ) ) ) # ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a55~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a119~portadataout )))) ) ) ) # ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a55~portadataout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a119~portadataout ))))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~107 .extended_lut = "off";
defparam \color_in~107 .lut_mask = 64'h021346578A9BCEDF;
defparam \color_in~107 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2162w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2924w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2028w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2789w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2068w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2829w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|decode3|w_anode2122w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_div_inst|nclk~q ),
	.clk1(gnd),
	.ena0(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|rden_decode|w_anode2884w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\ram_access_inst|ram_data [7]}),
	.portaaddr({\ram_access_inst|ram_addr [12],\ram_access_inst|ram_addr [11],\ram_access_inst|ram_addr [10],\ram_access_inst|ram_addr [9],\ram_access_inst|ram_addr [8],\ram_access_inst|ram_addr [7],\ram_access_inst|ram_addr [6],\ram_access_inst|ram_addr [5],\ram_access_inst|ram_addr [4],
\ram_access_inst|ram_addr[3]~DUPLICATE_q ,\ram_access_inst|ram_addr [2],\ram_access_inst|ram_addr [1],\ram_access_inst|ram_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "Ram_access:ram_access_inst|Ram:inst_ram|altsyncram:altsyncram_component|altsyncram_3rl1:auto_generated|ALTSYNCRAM";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "single_port";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "clock0";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 307200;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 8;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N45
cyclonev_lcell_comb \color_in~106 (
// Equation(s):
// \color_in~106_combout  = ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a47~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a111~portadataout )) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a15~portadataout ) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( 
// \ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a47~portadataout ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a111~portadataout )) ) ) ) # ( 
// !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3] & \ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a15~portadataout ) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datac(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datae(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~106 .extended_lut = "off";
defparam \color_in~106 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \color_in~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N18
cyclonev_lcell_comb \color_in~109 (
// Equation(s):
// \color_in~109_combout  = ( \color_in~107_combout  & ( \color_in~106_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\color_in~105_combout )) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((\color_in~108_combout )))) ) ) ) # ( !\color_in~107_combout  & ( \color_in~106_combout  & ( 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\color_in~105_combout )) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\color_in~108_combout ))) ) ) ) # ( 
// \color_in~107_combout  & ( !\color_in~106_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\color_in~105_combout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((\color_in~108_combout 
// )))) ) ) ) # ( !\color_in~107_combout  & ( !\color_in~106_combout  & ( (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\color_in~105_combout )))) # (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\color_in~108_combout ))) ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\color_in~108_combout ),
	.datad(!\color_in~105_combout ),
	.datae(!\color_in~107_combout ),
	.dataf(!\color_in~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~109 .extended_lut = "off";
defparam \color_in~109 .lut_mask = 64'h018945CD23AB67EF;
defparam \color_in~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N27
cyclonev_lcell_comb \color_in~115 (
// Equation(s):
// \color_in~115_combout  = ( \color_in~109_combout  & ( ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [5] & ((!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [4]) # (\color_in~114_combout 
// )))) # (\color_in~104_combout ) ) ) # ( !\color_in~109_combout  & ( ((\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [4] & (!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [5] & 
// \color_in~114_combout ))) # (\color_in~104_combout ) ) )

	.dataa(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datab(!\ram_access_inst|inst_ram|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datac(!\color_in~114_combout ),
	.datad(!\color_in~104_combout ),
	.datae(gnd),
	.dataf(!\color_in~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\color_in~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \color_in~115 .extended_lut = "off";
defparam \color_in~115 .lut_mask = 64'h04FF04FF8CFF8CFF;
defparam \color_in~115 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y26_N28
dffeas \color_in[7] (
	.clk(\clk_div_inst|nclk~q ),
	.d(\color_in~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\color_in[6]~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(color_in[7]),
	.prn(vcc));
// synopsys translate_off
defparam \color_in[7] .is_wysiwyg = "true";
defparam \color_in[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N24
cyclonev_lcell_comb \vga_inst|red_reg~7 (
// Equation(s):
// \vga_inst|red_reg~7_combout  = ( !\vga_inst|h_state.H_ACTIVE_STATE~q  & ( color_in[7] & ( !\vga_inst|v_state.V_ACTIVE_STATE~q  ) ) )

	.dataa(gnd),
	.datab(!\vga_inst|v_state.V_ACTIVE_STATE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga_inst|h_state.H_ACTIVE_STATE~q ),
	.dataf(!color_in[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|red_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|red_reg~7 .extended_lut = "off";
defparam \vga_inst|red_reg~7 .lut_mask = 64'h00000000CCCC0000;
defparam \vga_inst|red_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y30_N23
dffeas \vga_inst|red_reg[7] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|red_reg~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_sync~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|red_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|red_reg[7] .is_wysiwyg = "true";
defparam \vga_inst|red_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y30_N10
dffeas \vga_inst|green_reg[0] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|red_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_sync~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|green_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|green_reg[0] .is_wysiwyg = "true";
defparam \vga_inst|green_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y30_N44
dffeas \vga_inst|green_reg[1] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(\vga_inst|red_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_sync~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|green_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|green_reg[1] .is_wysiwyg = "true";
defparam \vga_inst|green_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y30_N56
dffeas \vga_inst|green_reg[2] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|red_reg~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_sync~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|green_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|green_reg[2] .is_wysiwyg = "true";
defparam \vga_inst|green_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y30_N38
dffeas \vga_inst|green_reg[3] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(\vga_inst|red_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_sync~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|green_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|green_reg[3] .is_wysiwyg = "true";
defparam \vga_inst|green_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y30_N13
dffeas \vga_inst|green_reg[4] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|red_reg~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_sync~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|green_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|green_reg[4] .is_wysiwyg = "true";
defparam \vga_inst|green_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N33
cyclonev_lcell_comb \vga_inst|green_reg[5]~feeder (
// Equation(s):
// \vga_inst|green_reg[5]~feeder_combout  = ( \vga_inst|red_reg~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|red_reg~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|green_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|green_reg[5]~feeder .extended_lut = "off";
defparam \vga_inst|green_reg[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_inst|green_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N34
dffeas \vga_inst|green_reg[5] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(\vga_inst|green_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_sync~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|green_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|green_reg[5] .is_wysiwyg = "true";
defparam \vga_inst|green_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N3
cyclonev_lcell_comb \vga_inst|green_reg[6]~feeder (
// Equation(s):
// \vga_inst|green_reg[6]~feeder_combout  = ( \vga_inst|red_reg~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|red_reg~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|green_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|green_reg[6]~feeder .extended_lut = "off";
defparam \vga_inst|green_reg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_inst|green_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N4
dffeas \vga_inst|green_reg[6] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(\vga_inst|green_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_sync~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|green_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|green_reg[6] .is_wysiwyg = "true";
defparam \vga_inst|green_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y30_N16
dffeas \vga_inst|green_reg[7] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|red_reg~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_sync~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|green_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|green_reg[7] .is_wysiwyg = "true";
defparam \vga_inst|green_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y30_N19
dffeas \vga_inst|blue_reg[0] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|red_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_sync~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|blue_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|blue_reg[0] .is_wysiwyg = "true";
defparam \vga_inst|blue_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y30_N25
dffeas \vga_inst|blue_reg[1] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|red_reg~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_sync~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|blue_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|blue_reg[1] .is_wysiwyg = "true";
defparam \vga_inst|blue_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N42
cyclonev_lcell_comb \vga_inst|blue_reg[2]~feeder (
// Equation(s):
// \vga_inst|blue_reg[2]~feeder_combout  = ( \vga_inst|red_reg~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|red_reg~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|blue_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|blue_reg[2]~feeder .extended_lut = "off";
defparam \vga_inst|blue_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_inst|blue_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N43
dffeas \vga_inst|blue_reg[2] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(\vga_inst|blue_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_sync~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|blue_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|blue_reg[2] .is_wysiwyg = "true";
defparam \vga_inst|blue_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y30_N41
dffeas \vga_inst|blue_reg[3] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|red_reg~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_sync~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|blue_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|blue_reg[3] .is_wysiwyg = "true";
defparam \vga_inst|blue_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N6
cyclonev_lcell_comb \vga_inst|blue_reg[4]~feeder (
// Equation(s):
// \vga_inst|blue_reg[4]~feeder_combout  = ( \vga_inst|red_reg~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|red_reg~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|blue_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|blue_reg[4]~feeder .extended_lut = "off";
defparam \vga_inst|blue_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_inst|blue_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y30_N7
dffeas \vga_inst|blue_reg[4] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(\vga_inst|blue_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_sync~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|blue_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|blue_reg[4] .is_wysiwyg = "true";
defparam \vga_inst|blue_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y30_N32
dffeas \vga_inst|blue_reg[5] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(\vga_inst|red_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_sync~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|blue_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|blue_reg[5] .is_wysiwyg = "true";
defparam \vga_inst|blue_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y30_N28
dffeas \vga_inst|blue_reg[6] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(gnd),
	.asdata(\vga_inst|red_reg~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_sync~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|blue_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|blue_reg[6] .is_wysiwyg = "true";
defparam \vga_inst|blue_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N51
cyclonev_lcell_comb \vga_inst|blue_reg[7]~feeder (
// Equation(s):
// \vga_inst|blue_reg[7]~feeder_combout  = ( \vga_inst|red_reg~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|red_reg~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|blue_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|blue_reg[7]~feeder .extended_lut = "off";
defparam \vga_inst|blue_reg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_inst|blue_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N52
dffeas \vga_inst|blue_reg[7] (
	.clk(!\clk_div_inst|nclk~q ),
	.d(\vga_inst|blue_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_sync~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|blue_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|blue_reg[7] .is_wysiwyg = "true";
defparam \vga_inst|blue_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y79_N0
cyclonev_lcell_comb \vga_inst|blank (
// Equation(s):
// \vga_inst|blank~combout  = ( \vga_inst|hysnc_reg~q  & ( \vga_inst|vsync_reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|vsync_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|hysnc_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|blank~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|blank .extended_lut = "off";
defparam \vga_inst|blank .lut_mask = 64'h000000000F0F0F0F;
defparam \vga_inst|blank .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y13_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
