{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544450530829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544450530829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 10 17:02:10 2018 " "Processing started: Mon Dec 10 17:02:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544450530829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544450530829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HW02 -c HW02 " "Command: quartus_map --read_settings_files=on --write_settings_files=off HW02 -c HW02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544450530829 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1544450531359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/alu32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/alu32.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu32 " "Found entity 1: alu32" {  } { { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/tests/main_tests/alu_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/tests/main_tests/alu_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_testbench " "Found entity 1: ALU_testbench" {  } { { "modules/TESTS/main_tests/ALU_testbench.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/TESTS/main_tests/ALU_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/tests/sub_module_test/adder/fulladder_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/tests/sub_module_test/adder/fulladder_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder_testbench " "Found entity 1: fulladder_testbench" {  } { { "modules/TESTS/sub_module_test/adder/fulladder_testbench.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/TESTS/sub_module_test/adder/fulladder_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/tests/sub_module_test/adder/adder_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/tests/sub_module_test/adder/adder_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_testbench " "Found entity 1: adder_testbench" {  } { { "modules/TESTS/sub_module_test/adder/adder_testbench.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/TESTS/sub_module_test/adder/adder_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/tests/sub_module_test/test_muxes/muxviii_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/tests/sub_module_test/test_muxes/muxviii_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxVIII_testbench " "Found entity 1: muxVIII_testbench" {  } { { "modules/TESTS/sub_module_test/test_muxes/muxVIII_testbench.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/TESTS/sub_module_test/test_muxes/muxVIII_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/tests/sub_module_test/test_muxes/muxiv_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/tests/sub_module_test/test_muxes/muxiv_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxIV_testbench " "Found entity 1: muxIV_testbench" {  } { { "modules/TESTS/sub_module_test/test_muxes/muxIV_testbench.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/TESTS/sub_module_test/test_muxes/muxIV_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/tests/sub_module_test/test_muxes/muxii_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/tests/sub_module_test/test_muxes/muxii_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxII_testbench " "Found entity 1: muxII_testbench" {  } { { "modules/TESTS/sub_module_test/test_muxes/muxII_testbench.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/TESTS/sub_module_test/test_muxes/muxII_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/tests/sub_module_test/test_shifts/rightshift_test.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/tests/sub_module_test/test_shifts/rightshift_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 rightShift_testbench " "Found entity 1: rightShift_testbench" {  } { { "modules/TESTS/sub_module_test/test_shifts/rightShift_test.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/TESTS/sub_module_test/test_shifts/rightShift_test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/tests/sub_module_test/test_shifts/right_twoshift_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/tests/sub_module_test/test_shifts/right_twoshift_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_twoShift_testbench " "Found entity 1: right_twoShift_testbench" {  } { { "modules/TESTS/sub_module_test/test_shifts/right_twoShift_testbench.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/TESTS/sub_module_test/test_shifts/right_twoShift_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/tests/sub_module_test/test_shifts/right_sixteenshift_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/tests/sub_module_test/test_shifts/right_sixteenshift_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_sixteenShift_testbench " "Found entity 1: right_sixteenShift_testbench" {  } { { "modules/TESTS/sub_module_test/test_shifts/right_sixteenShift_testbench.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/TESTS/sub_module_test/test_shifts/right_sixteenShift_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/tests/sub_module_test/test_shifts/right_oneshift_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/tests/sub_module_test/test_shifts/right_oneshift_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_oneShift_testbench " "Found entity 1: right_oneShift_testbench" {  } { { "modules/TESTS/sub_module_test/test_shifts/right_oneShift_testbench.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/TESTS/sub_module_test/test_shifts/right_oneShift_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/tests/sub_module_test/test_shifts/right_fourshift_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/tests/sub_module_test/test_shifts/right_fourshift_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_fourShift_testbench " "Found entity 1: right_fourShift_testbench" {  } { { "modules/TESTS/sub_module_test/test_shifts/right_fourShift_testbench.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/TESTS/sub_module_test/test_shifts/right_fourShift_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/tests/sub_module_test/test_shifts/right_eightshift_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/tests/sub_module_test/test_shifts/right_eightshift_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_eightShift_testbench " "Found entity 1: right_eightShift_testbench" {  } { { "modules/TESTS/sub_module_test/test_shifts/right_eightShift_testbench.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/TESTS/sub_module_test/test_shifts/right_eightShift_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/tests/sub_module_test/aluselect_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/tests/sub_module_test/aluselect_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUSELECT_testbench " "Found entity 1: ALUSELECT_testbench" {  } { { "modules/TESTS/sub_module_test/ALUSELECT_testbench.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/TESTS/sub_module_test/ALUSELECT_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/sub_modules/alu32/alu_select.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/sub_modules/alu32/alu_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_SELECT " "Found entity 1: ALU_SELECT" {  } { { "modules/sub_modules/alu32/ALU_SELECT.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/sub_modules/alu32/ALU_SELECT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "modules/control_unit.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "modules/ALU.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/sub_modules/add/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/sub_modules/add/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "modules/sub_modules/add/full_adder.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/sub_modules/add/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/sub_modules/add/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/sub_modules/add/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "modules/sub_modules/add/adder.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/sub_modules/add/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/sub_modules/muxes/muxviii.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/sub_modules/muxes/muxviii.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxVIII " "Found entity 1: muxVIII" {  } { { "modules/sub_modules/muxes/muxVIII.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/sub_modules/muxes/muxVIII.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/sub_modules/muxes/muxlxiv_xxxii.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/sub_modules/muxes/muxlxiv_xxxii.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxLXIV_XXXII " "Found entity 1: muxLXIV_XXXII" {  } { { "modules/sub_modules/muxes/muxLXIV_XXXII.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/sub_modules/muxes/muxLXIV_XXXII.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/sub_modules/muxes/muxiv.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/sub_modules/muxes/muxiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxIV " "Found entity 1: muxIV" {  } { { "modules/sub_modules/muxes/muxIV.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/sub_modules/muxes/muxIV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/sub_modules/muxes/muxii.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/sub_modules/muxes/muxii.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxII " "Found entity 1: muxII" {  } { { "modules/sub_modules/muxes/muxII.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/sub_modules/muxes/muxII.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/sub_modules/shifts/right_two_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/sub_modules/shifts/right_two_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_two_shift " "Found entity 1: right_two_shift" {  } { { "modules/sub_modules/shifts/right_two_shift.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/sub_modules/shifts/right_two_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/sub_modules/shifts/right_sixteen_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/sub_modules/shifts/right_sixteen_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_sixteen_shift " "Found entity 1: right_sixteen_shift" {  } { { "modules/sub_modules/shifts/right_sixteen_shift.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/sub_modules/shifts/right_sixteen_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/sub_modules/shifts/right_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/sub_modules/shifts/right_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_shift " "Found entity 1: right_shift" {  } { { "modules/sub_modules/shifts/right_shift.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/sub_modules/shifts/right_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/sub_modules/shifts/right_one_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/sub_modules/shifts/right_one_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_one_shift " "Found entity 1: right_one_shift" {  } { { "modules/sub_modules/shifts/right_one_shift.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/sub_modules/shifts/right_one_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/sub_modules/shifts/right_four_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/sub_modules/shifts/right_four_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_four_shift " "Found entity 1: right_four_shift" {  } { { "modules/sub_modules/shifts/right_four_shift.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/sub_modules/shifts/right_four_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/sub_modules/shifts/right_eight_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/sub_modules/shifts/right_eight_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_eight_shift " "Found entity 1: right_eight_shift" {  } { { "modules/sub_modules/shifts/right_eight_shift.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/sub_modules/shifts/right_eight_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/sub_modules/xorxxxii.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/sub_modules/xorxxxii.v" { { "Info" "ISGN_ENTITY_NAME" "1 xorxxxii " "Found entity 1: xorxxxii" {  } { { "modules/sub_modules/xorxxxii.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/sub_modules/xorxxxii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/sub_modules/reverse.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/sub_modules/reverse.v" { { "Info" "ISGN_ENTITY_NAME" "1 reverse " "Found entity 1: reverse" {  } { { "modules/sub_modules/reverse.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/sub_modules/reverse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/sub_modules/orxxvi.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/sub_modules/orxxvi.v" { { "Info" "ISGN_ENTITY_NAME" "1 orxxvi " "Found entity 1: orxxvi" {  } { { "modules/sub_modules/orxxvi.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/sub_modules/orxxvi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/sub_modules/notxxxii.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/sub_modules/notxxxii.v" { { "Info" "ISGN_ENTITY_NAME" "1 notxxxii " "Found entity 1: notxxxii" {  } { { "modules/sub_modules/notxxxii.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/sub_modules/notxxxii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/sub_modules/extend_xxxii.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/sub_modules/extend_xxxii.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend_XXXII " "Found entity 1: extend_XXXII" {  } { { "modules/sub_modules/extend_XXXII.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/sub_modules/extend_XXXII.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/sub_modules/extend_xxvii.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/sub_modules/extend_xxvii.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend_XXVII " "Found entity 1: extend_XXVII" {  } { { "modules/sub_modules/extend_XXVII.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/sub_modules/extend_XXVII.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/register.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "modules/register.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/tests/regisers_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/tests/regisers_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 regisers_testbench " "Found entity 1: regisers_testbench" {  } { { "modules/TESTS/regisers_testbench.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/TESTS/regisers_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/tests/control_unit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/tests/control_unit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_testbench " "Found entity 1: control_unit_testbench" {  } { { "modules/TESTS/control_unit_testbench.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/TESTS/control_unit_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531598 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DELAY modules/TESTS/main_tests/ALU_testbench.v 2 mips_body_testbanch.v(2) " "Verilog HDL macro warning at mips_body_testbanch.v(2): overriding existing definition for macro \"DELAY\", which was defined in \"modules/TESTS/main_tests/ALU_testbench.v\", line 2" {  } { { "modules/TESTS/mips_body_testbanch.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/TESTS/mips_body_testbanch.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1544450531601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/tests/mips_body_testbanch.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/tests/mips_body_testbanch.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_body_testbanch " "Found entity 1: mips_body_testbanch" {  } { { "modules/TESTS/mips_body_testbanch.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/TESTS/mips_body_testbanch.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544450531602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544450531602 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu32 " "Elaborating entity \"alu32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1544450531713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:cont_bits " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:cont_bits\"" {  } { { "modules/alu32.v" "cont_bits" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544450531716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:parse " "Elaborating entity \"register\" for hierarchy \"register:parse\"" {  } { { "modules/alu32.v" "parse" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544450531719 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "register.v(468) " "Verilog HDL warning at register.v(468): ignoring unsupported system task" {  } { { "modules/register.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/register.v" 468 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1544450531728 "|mips_body|register:parse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend_XXVII extend_XXVII:shifter " "Elaborating entity \"extend_XXVII\" for hierarchy \"extend_XXVII:shifter\"" {  } { { "modules/alu32.v" "shifter" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544450531730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxLXIV_XXXII muxLXIV_XXXII:rs_rt " "Elaborating entity \"muxLXIV_XXXII\" for hierarchy \"muxLXIV_XXXII:rs_rt\"" {  } { { "modules/alu32.v" "rs_rt" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544450531732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxII muxLXIV_XXXII:rs_rt\|muxII:o_e " "Elaborating entity \"muxII\" for hierarchy \"muxLXIV_XXXII:rs_rt\|muxII:o_e\"" {  } { { "modules/sub_modules/muxes/muxLXIV_XXXII.v" "o_e" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/sub_modules/muxes/muxLXIV_XXXII.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544450531735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:operation " "Elaborating entity \"ALU\" for hierarchy \"ALU:operation\"" {  } { { "modules/alu32.v" "operation" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544450531802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder ALU:operation\|adder:add_res " "Elaborating entity \"adder\" for hierarchy \"ALU:operation\|adder:add_res\"" {  } { { "modules/ALU.v" "add_res" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/ALU.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544450531805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorxxxii ALU:operation\|adder:add_res\|xorxxxii:rcng " "Elaborating entity \"xorxxxii\" for hierarchy \"ALU:operation\|adder:add_res\|xorxxxii:rcng\"" {  } { { "modules/sub_modules/add/adder.v" "rcng" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/sub_modules/add/adder.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544450531808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ALU:operation\|adder:add_res\|full_adder:o " "Elaborating entity \"full_adder\" for hierarchy \"ALU:operation\|adder:add_res\|full_adder:o\"" {  } { { "modules/sub_modules/add/adder.v" "o" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/sub_modules/add/adder.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544450531811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shift ALU:operation\|right_shift:rsr " "Elaborating entity \"right_shift\" for hierarchy \"ALU:operation\|right_shift:rsr\"" {  } { { "modules/ALU.v" "rsr" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/ALU.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544450531846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_one_shift ALU:operation\|right_shift:rsr\|right_one_shift:ros " "Elaborating entity \"right_one_shift\" for hierarchy \"ALU:operation\|right_shift:rsr\|right_one_shift:ros\"" {  } { { "modules/sub_modules/shifts/right_shift.v" "ros" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/sub_modules/shifts/right_shift.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544450531849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_two_shift ALU:operation\|right_shift:rsr\|right_two_shift:rts " "Elaborating entity \"right_two_shift\" for hierarchy \"ALU:operation\|right_shift:rsr\|right_two_shift:rts\"" {  } { { "modules/sub_modules/shifts/right_shift.v" "rts" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/sub_modules/shifts/right_shift.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544450531888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_four_shift ALU:operation\|right_shift:rsr\|right_four_shift:rfs " "Elaborating entity \"right_four_shift\" for hierarchy \"ALU:operation\|right_shift:rsr\|right_four_shift:rfs\"" {  } { { "modules/sub_modules/shifts/right_shift.v" "rfs" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/sub_modules/shifts/right_shift.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544450531928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_eight_shift ALU:operation\|right_shift:rsr\|right_eight_shift:res " "Elaborating entity \"right_eight_shift\" for hierarchy \"ALU:operation\|right_shift:rsr\|right_eight_shift:res\"" {  } { { "modules/sub_modules/shifts/right_shift.v" "res" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/sub_modules/shifts/right_shift.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544450531967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_sixteen_shift ALU:operation\|right_shift:rsr\|right_sixteen_shift:rss " "Elaborating entity \"right_sixteen_shift\" for hierarchy \"ALU:operation\|right_shift:rsr\|right_sixteen_shift:rss\"" {  } { { "modules/sub_modules/shifts/right_shift.v" "rss" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/sub_modules/shifts/right_shift.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544450532006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reverse ALU:operation\|reverse:rvsf " "Elaborating entity \"reverse\" for hierarchy \"ALU:operation\|reverse:rvsf\"" {  } { { "modules/ALU.v" "rvsf" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/ALU.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544450532045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "notxxxii ALU:operation\|notxxxii:noter " "Elaborating entity \"notxxxii\" for hierarchy \"ALU:operation\|notxxxii:noter\"" {  } { { "modules/ALU.v" "noter" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/ALU.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544450532240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_SELECT ALU:operation\|ALU_SELECT:result " "Elaborating entity \"ALU_SELECT\" for hierarchy \"ALU:operation\|ALU_SELECT:result\"" {  } { { "modules/ALU.v" "result" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/ALU.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544450532243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxVIII ALU:operation\|ALU_SELECT:result\|muxVIII:o " "Elaborating entity \"muxVIII\" for hierarchy \"ALU:operation\|ALU_SELECT:result\|muxVIII:o\"" {  } { { "modules/sub_modules/alu32/ALU_SELECT.v" "o" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/sub_modules/alu32/ALU_SELECT.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544450532246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxIV ALU:operation\|ALU_SELECT:result\|muxVIII:o\|muxIV:iiiiiio " "Elaborating entity \"muxIV\" for hierarchy \"ALU:operation\|ALU_SELECT:result\|muxVIII:o\|muxIV:iiiiiio\"" {  } { { "modules/sub_modules/muxes/muxVIII.v" "iiiiiio" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/sub_modules/muxes/muxVIII.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544450532248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend_XXXII extend_XXXII:isless " "Elaborating entity \"extend_XXXII\" for hierarchy \"extend_XXXII:isless\"" {  } { { "modules/alu32.v" "isless" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544450532617 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1544450534066 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544450534066 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "33 " "Design contains 33 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[0\] " "No output dependent on input pin \"in\[0\]\"" {  } { { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544450534116 "|alu32|in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[1\] " "No output dependent on input pin \"in\[1\]\"" {  } { { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544450534116 "|alu32|in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[2\] " "No output dependent on input pin \"in\[2\]\"" {  } { { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544450534116 "|alu32|in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[3\] " "No output dependent on input pin \"in\[3\]\"" {  } { { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544450534116 "|alu32|in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[4\] " "No output dependent on input pin \"in\[4\]\"" {  } { { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544450534116 "|alu32|in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[5\] " "No output dependent on input pin \"in\[5\]\"" {  } { { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544450534116 "|alu32|in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[6\] " "No output dependent on input pin \"in\[6\]\"" {  } { { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544450534116 "|alu32|in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[7\] " "No output dependent on input pin \"in\[7\]\"" {  } { { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544450534116 "|alu32|in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[8\] " "No output dependent on input pin \"in\[8\]\"" {  } { { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544450534116 "|alu32|in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[9\] " "No output dependent on input pin \"in\[9\]\"" {  } { { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544450534116 "|alu32|in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[10\] " "No output dependent on input pin \"in\[10\]\"" {  } { { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544450534116 "|alu32|in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[11\] " "No output dependent on input pin \"in\[11\]\"" {  } { { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544450534116 "|alu32|in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[12\] " "No output dependent on input pin \"in\[12\]\"" {  } { { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544450534116 "|alu32|in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[13\] " "No output dependent on input pin \"in\[13\]\"" {  } { { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544450534116 "|alu32|in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[14\] " "No output dependent on input pin \"in\[14\]\"" {  } { { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544450534116 "|alu32|in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[15\] " "No output dependent on input pin \"in\[15\]\"" {  } { { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544450534116 "|alu32|in[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[16\] " "No output dependent on input pin \"in\[16\]\"" {  } { { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544450534116 "|alu32|in[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[17\] " "No output dependent on input pin \"in\[17\]\"" {  } { { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544450534116 "|alu32|in[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[18\] " "No output dependent on input pin \"in\[18\]\"" {  } { { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544450534116 "|alu32|in[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[19\] " "No output dependent on input pin \"in\[19\]\"" {  } { { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544450534116 "|alu32|in[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[20\] " "No output dependent on input pin \"in\[20\]\"" {  } { { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544450534116 "|alu32|in[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[21\] " "No output dependent on input pin \"in\[21\]\"" {  } { { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544450534116 "|alu32|in[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[22\] " "No output dependent on input pin \"in\[22\]\"" {  } { { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544450534116 "|alu32|in[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[23\] " "No output dependent on input pin \"in\[23\]\"" {  } { { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544450534116 "|alu32|in[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[24\] " "No output dependent on input pin \"in\[24\]\"" {  } { { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544450534116 "|alu32|in[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[25\] " "No output dependent on input pin \"in\[25\]\"" {  } { { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544450534116 "|alu32|in[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[26\] " "No output dependent on input pin \"in\[26\]\"" {  } { { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544450534116 "|alu32|in[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[27\] " "No output dependent on input pin \"in\[27\]\"" {  } { { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544450534116 "|alu32|in[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[28\] " "No output dependent on input pin \"in\[28\]\"" {  } { { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544450534116 "|alu32|in[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[29\] " "No output dependent on input pin \"in\[29\]\"" {  } { { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544450534116 "|alu32|in[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[30\] " "No output dependent on input pin \"in\[30\]\"" {  } { { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544450534116 "|alu32|in[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[31\] " "No output dependent on input pin \"in\[31\]\"" {  } { { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544450534116 "|alu32|in[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544450534116 "|alu32|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1544450534116 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1544450534117 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1544450534117 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1544450534117 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544450534154 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 10 17:02:14 2018 " "Processing ended: Mon Dec 10 17:02:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544450534154 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544450534154 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544450534154 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544450534154 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544450535808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544450535808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 10 17:02:15 2018 " "Processing started: Mon Dec 10 17:02:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544450535808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1544450535808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HW02 -c HW02 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off HW02 -c HW02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1544450535808 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1544450535953 ""}
{ "Info" "0" "" "Project  = HW02" {  } {  } 0 0 "Project  = HW02" 0 0 "Fitter" 0 0 1544450535954 ""}
{ "Info" "0" "" "Revision = HW02" {  } {  } 0 0 "Revision = HW02" 0 0 "Fitter" 0 0 1544450535954 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1544450536018 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "HW02 EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"HW02\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1544450536025 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544450536076 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544450536076 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544450536076 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1544450536134 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1544450536145 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1544450536443 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1544450536443 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1544450536443 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1544450536443 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 878 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1544450536445 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 880 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1544450536445 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 882 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1544450536445 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 884 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1544450536445 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 886 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1544450536445 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1544450536445 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "33 33 " "No exact pin location assignment(s) for 33 pins of 33 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[0\] " "Pin in\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { in[0] } } } { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 808 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544450537069 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[1\] " "Pin in\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { in[1] } } } { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 809 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544450537069 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[2\] " "Pin in\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { in[2] } } } { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 810 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544450537069 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[3\] " "Pin in\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { in[3] } } } { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 811 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544450537069 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[4\] " "Pin in\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { in[4] } } } { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 812 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544450537069 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[5\] " "Pin in\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { in[5] } } } { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 813 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544450537069 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[6\] " "Pin in\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { in[6] } } } { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 814 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544450537069 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[7\] " "Pin in\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { in[7] } } } { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 815 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544450537069 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[8\] " "Pin in\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { in[8] } } } { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 816 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544450537069 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[9\] " "Pin in\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { in[9] } } } { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 817 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544450537069 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[10\] " "Pin in\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { in[10] } } } { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 818 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544450537069 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[11\] " "Pin in\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { in[11] } } } { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 819 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544450537069 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[12\] " "Pin in\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { in[12] } } } { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 820 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544450537069 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[13\] " "Pin in\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { in[13] } } } { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 821 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544450537069 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[14\] " "Pin in\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { in[14] } } } { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 822 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544450537069 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[15\] " "Pin in\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { in[15] } } } { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 823 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544450537069 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[16\] " "Pin in\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { in[16] } } } { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 824 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544450537069 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[17\] " "Pin in\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { in[17] } } } { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 825 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544450537069 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[18\] " "Pin in\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { in[18] } } } { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 826 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544450537069 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[19\] " "Pin in\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { in[19] } } } { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 827 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544450537069 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[20\] " "Pin in\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { in[20] } } } { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 828 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544450537069 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[21\] " "Pin in\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { in[21] } } } { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 829 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544450537069 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[22\] " "Pin in\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { in[22] } } } { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 830 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544450537069 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[23\] " "Pin in\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { in[23] } } } { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 831 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544450537069 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[24\] " "Pin in\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { in[24] } } } { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 832 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544450537069 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[25\] " "Pin in\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { in[25] } } } { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 833 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544450537069 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[26\] " "Pin in\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { in[26] } } } { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 834 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544450537069 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[27\] " "Pin in\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { in[27] } } } { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 835 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544450537069 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[28\] " "Pin in\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { in[28] } } } { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 836 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544450537069 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[29\] " "Pin in\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { in[29] } } } { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 837 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544450537069 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[30\] " "Pin in\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { in[30] } } } { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 838 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544450537069 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[31\] " "Pin in\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { in[31] } } } { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 3 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 839 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544450537069 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock } } } { "modules/alu32.v" "" { Text "D:/Projects/CSE331 Computer Organization/Project/modules/alu32.v" 2 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 0 { 0 ""} 0 840 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544450537069 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1544450537069 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HW02.sdc " "Synopsys Design Constraints File file not found: 'HW02.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1544450537157 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1544450537157 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1544450537158 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1544450537158 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1544450537158 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1544450537158 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1544450537159 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1544450537160 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544450537160 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544450537160 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544450537160 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544450537161 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1544450537161 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1544450537161 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1544450537161 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1544450537161 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1544450537162 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1544450537162 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "33 unused 2.5V 33 0 0 " "Number of I/O pins in group: 33 (unused VREF, 2.5V VCCIO, 33 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1544450537163 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1544450537163 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1544450537163 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 29 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544450537164 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544450537164 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544450537164 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544450537164 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544450537164 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544450537164 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544450537164 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544450537164 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1544450537164 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1544450537164 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544450537183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1544450537955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544450537986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1544450537990 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1544450538105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544450538105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1544450538226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y20 X9_Y29 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29" {  } { { "loc" "" { Generic "D:/Projects/CSE331 Computer Organization/Project/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} 0 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1544450538495 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1544450538495 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544450538543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1544450538544 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1544450538544 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1544450538544 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1544450538550 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544450538581 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544450538774 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544450538800 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544450539020 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544450539260 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projects/CSE331 Computer Organization/Project/output_files/HW02.fit.smsg " "Generated suppressed messages file D:/Projects/CSE331 Computer Organization/Project/output_files/HW02.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1544450539908 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4920 " "Peak virtual memory: 4920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544450540137 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 10 17:02:20 2018 " "Processing ended: Mon Dec 10 17:02:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544450540137 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544450540137 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544450540137 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1544450540137 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1544450541508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544450541509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 10 17:02:21 2018 " "Processing started: Mon Dec 10 17:02:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544450541509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1544450541509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off HW02 -c HW02 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off HW02 -c HW02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1544450541509 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1544450542264 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1544450542283 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4609 " "Peak virtual memory: 4609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544450542649 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 10 17:02:22 2018 " "Processing ended: Mon Dec 10 17:02:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544450542649 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544450542649 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544450542649 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1544450542649 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1544450543275 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1544450544296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544450544297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 10 17:02:23 2018 " "Processing started: Mon Dec 10 17:02:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544450544297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544450544297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta HW02 -c HW02 " "Command: quartus_sta HW02 -c HW02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544450544297 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1544450544455 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1544450544697 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1544450544698 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1544450544770 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1544450544770 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HW02.sdc " "Synopsys Design Constraints File file not found: 'HW02.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1544450544896 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1544450544897 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1544450544897 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1544450544897 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1544450544897 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1544450544897 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1544450544898 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1544450544904 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1544450544905 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544450544906 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544450544913 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544450544917 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544450544919 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544450544921 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544450544923 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1544450544928 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1544450544945 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1544450545302 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1544450545336 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1544450545336 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1544450545336 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1544450545337 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544450545337 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544450545343 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544450545344 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544450545346 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544450545348 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544450545349 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1544450545355 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1544450545417 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1544450545417 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1544450545417 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1544450545418 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544450545420 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544450545421 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544450545423 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544450545425 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544450545427 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1544450545516 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1544450545516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544450545561 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 10 17:02:25 2018 " "Processing ended: Mon Dec 10 17:02:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544450545561 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544450545561 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544450545561 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544450545561 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544450546920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544450546921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 10 17:02:26 2018 " "Processing started: Mon Dec 10 17:02:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544450546921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544450546921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off HW02 -c HW02 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off HW02 -c HW02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544450546921 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HW02_6_1200mv_85c_slow.vo D:/Projects/CSE331 Computer Organization/Project/simulation/modelsim/ simulation " "Generated file HW02_6_1200mv_85c_slow.vo in folder \"D:/Projects/CSE331 Computer Organization/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1544450547291 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HW02_6_1200mv_0c_slow.vo D:/Projects/CSE331 Computer Organization/Project/simulation/modelsim/ simulation " "Generated file HW02_6_1200mv_0c_slow.vo in folder \"D:/Projects/CSE331 Computer Organization/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1544450547314 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HW02_min_1200mv_0c_fast.vo D:/Projects/CSE331 Computer Organization/Project/simulation/modelsim/ simulation " "Generated file HW02_min_1200mv_0c_fast.vo in folder \"D:/Projects/CSE331 Computer Organization/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1544450547337 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HW02.vo D:/Projects/CSE331 Computer Organization/Project/simulation/modelsim/ simulation " "Generated file HW02.vo in folder \"D:/Projects/CSE331 Computer Organization/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1544450547362 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HW02_6_1200mv_85c_v_slow.sdo D:/Projects/CSE331 Computer Organization/Project/simulation/modelsim/ simulation " "Generated file HW02_6_1200mv_85c_v_slow.sdo in folder \"D:/Projects/CSE331 Computer Organization/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1544450547377 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HW02_6_1200mv_0c_v_slow.sdo D:/Projects/CSE331 Computer Organization/Project/simulation/modelsim/ simulation " "Generated file HW02_6_1200mv_0c_v_slow.sdo in folder \"D:/Projects/CSE331 Computer Organization/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1544450547393 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HW02_min_1200mv_0c_v_fast.sdo D:/Projects/CSE331 Computer Organization/Project/simulation/modelsim/ simulation " "Generated file HW02_min_1200mv_0c_v_fast.sdo in folder \"D:/Projects/CSE331 Computer Organization/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1544450547408 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HW02_v.sdo D:/Projects/CSE331 Computer Organization/Project/simulation/modelsim/ simulation " "Generated file HW02_v.sdo in folder \"D:/Projects/CSE331 Computer Organization/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1544450547419 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4558 " "Peak virtual memory: 4558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544450547475 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 10 17:02:27 2018 " "Processing ended: Mon Dec 10 17:02:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544450547475 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544450547475 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544450547475 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544450547475 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 47 s " "Quartus II Full Compilation was successful. 0 errors, 47 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544450548092 ""}
