[connectivity]
sp=bxy_mc_32_opt_accel_1.bxy_mc_32_update_0_write:DDR[0]
sp=bxy_mc_32_opt_accel_1.input_update_0_read:DDR[1]
