// Seed: 2308183303
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_2 = -1 & id_1;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wand id_5,
    output wor id_6,
    input logic id_7
);
  wire id_9;
  bit id_10, id_11, id_12;
  wire id_13;
  wire id_14;
  assign id_12 = id_5 !== id_3;
  wire id_15;
  module_0 modCall_1 (
      id_13,
      id_15
  );
  always begin : LABEL_0
    id_12 <= id_7;
  end
endmodule
