

================================================================
== Vitis HLS Report for 'C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS'
================================================================
* Date:           Thu Sep 12 16:27:03 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.810 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.170 us|  0.170 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1050_4_VITIS_LOOP_1052_5_VITIS_LOOP_1054_6  |       32|       32|         2|          1|          1|    32|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       33|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|        9|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        9|       87|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1050_fu_80_p2               |         +|   0|  0|  13|           6|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln1050_fu_74_p2              |      icmp|   0|  0|  14|           6|           7|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  33|          15|          12|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten10_load    |   9|          2|    6|         12|
    |fifo_C_drain_C_drain_IO_L1_out_0_0_blk_n  |   9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L2_out_0_blk_n    |   9|          2|    1|          2|
    |indvar_flatten10_fu_48                    |   9|          2|    6|         12|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     |  54|         12|   16|         32|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |indvar_flatten10_fu_48   |  6|   0|    6|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|                     RTL Ports                     | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+---------------------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                                             |   in|    1|  ap_ctrl_hs|  C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS|  return value|
|ap_rst                                             |   in|    1|  ap_ctrl_hs|  C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS|  return value|
|ap_start                                           |   in|    1|  ap_ctrl_hs|  C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS|  return value|
|ap_done                                            |  out|    1|  ap_ctrl_hs|  C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS|  return value|
|ap_idle                                            |  out|    1|  ap_ctrl_hs|  C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS|  return value|
|ap_ready                                           |  out|    1|  ap_ctrl_hs|  C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS|  return value|
|fifo_C_drain_C_drain_IO_L1_out_0_0_dout            |   in|  128|     ap_fifo|                  fifo_C_drain_C_drain_IO_L1_out_0_0|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_0_num_data_valid  |   in|    2|     ap_fifo|                  fifo_C_drain_C_drain_IO_L1_out_0_0|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_0_fifo_cap        |   in|    2|     ap_fifo|                  fifo_C_drain_C_drain_IO_L1_out_0_0|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_0_empty_n         |   in|    1|     ap_fifo|                  fifo_C_drain_C_drain_IO_L1_out_0_0|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_0_read            |  out|    1|     ap_fifo|                  fifo_C_drain_C_drain_IO_L1_out_0_0|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_0_din               |  out|  128|     ap_fifo|                    fifo_C_drain_C_drain_IO_L2_out_0|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_0_num_data_valid    |   in|    2|     ap_fifo|                    fifo_C_drain_C_drain_IO_L2_out_0|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_0_fifo_cap          |   in|    2|     ap_fifo|                    fifo_C_drain_C_drain_IO_L2_out_0|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_0_full_n            |   in|    1|     ap_fifo|                    fifo_C_drain_C_drain_IO_L2_out_0|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_0_write             |  out|    1|     ap_fifo|                    fifo_C_drain_C_drain_IO_L2_out_0|       pointer|
+---------------------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+

