// Seed: 3716559491
module module_0 (
    input wor id_0,
    input supply1 id_1
);
  uwire id_3;
  assign id_3 = id_0;
  assign id_3 = id_0;
  always @(posedge 1) begin : LABEL_0
    id_3 = id_3;
  end
  wire id_4;
  logic [7:0] id_5;
  assign id_5[1] = id_5;
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    input uwire id_2,
    output tri0 id_3,
    input supply1 id_4,
    input tri0 id_5,
    output supply1 id_6,
    input tri id_7
);
  wire id_9;
  wire id_10;
  nor primCall (id_0, id_7, id_2, id_9, id_1, id_4);
  module_0 modCall_1 (
      id_1,
      id_5
  );
  wire id_11;
endmodule
