<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Portapack-Carnage: stm32_otg_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Portapack-Carnage
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structstm32__otg__t-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">stm32_otg_t Struct Reference<div class="ingroups"><a class="el" href="group__IO.html">HAL</a> &raquo; <a class="el" href="group__USB.html">USB Driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>USB registers memory map.  
 <a href="structstm32__otg__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for stm32_otg_t:</div>
<div class="dyncontent">
<div class="center"><img src="structstm32__otg__t__coll__graph.png" border="0" usemap="#stm32__otg__t_coll__map" alt="Collaboration graph"/></div>
<map name="stm32__otg__t_coll__map" id="stm32__otg__t_coll__map">
<area shape="rect" title="USB registers memory map." alt="" coords="206,95,309,121"/>
<area shape="rect" href="structstm32__otg__out__ep__t.html" title="Device output endpoint registers group." alt="" coords="5,5,160,32"/>
<area shape="rect" href="structstm32__otg__in__ep__t.html" title="Device input endpoint registers group." alt="" coords="185,5,330,32"/>
<area shape="rect" href="structstm32__otg__host__chn__t.html" title="Host channel registers group." alt="" coords="355,5,523,32"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:af9d351dd448f8a18550337ddbae00c78"><td class="memItemLeft" align="right" valign="top"><a id="af9d351dd448f8a18550337ddbae00c78"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#af9d351dd448f8a18550337ddbae00c78">GOTGCTL</a></td></tr>
<tr class="memdesc:af9d351dd448f8a18550337ddbae00c78"><td class="mdescLeft">&#160;</td><td class="mdescRight">OTG control and status register. <br /></td></tr>
<tr class="separator:af9d351dd448f8a18550337ddbae00c78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cbaceb4f820740e7157cd9f0c941e1e"><td class="memItemLeft" align="right" valign="top"><a id="a8cbaceb4f820740e7157cd9f0c941e1e"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a8cbaceb4f820740e7157cd9f0c941e1e">GOTGINT</a></td></tr>
<tr class="memdesc:a8cbaceb4f820740e7157cd9f0c941e1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">OTG interrupt register. <br  />
 <br /></td></tr>
<tr class="separator:a8cbaceb4f820740e7157cd9f0c941e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace6b8f0fc465e1240ce5580cbfd8146d"><td class="memItemLeft" align="right" valign="top"><a id="ace6b8f0fc465e1240ce5580cbfd8146d"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#ace6b8f0fc465e1240ce5580cbfd8146d">GAHBCFG</a></td></tr>
<tr class="memdesc:ace6b8f0fc465e1240ce5580cbfd8146d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB configuration register. <br  />
 <br /></td></tr>
<tr class="separator:ace6b8f0fc465e1240ce5580cbfd8146d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83fd4716b17dab43a73350c062647f27"><td class="memItemLeft" align="right" valign="top"><a id="a83fd4716b17dab43a73350c062647f27"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a83fd4716b17dab43a73350c062647f27">GUSBCFG</a></td></tr>
<tr class="memdesc:a83fd4716b17dab43a73350c062647f27"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB configuration register. <br  />
 <br /></td></tr>
<tr class="separator:a83fd4716b17dab43a73350c062647f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea907a5347af44f32b86c7fc3a147cdf"><td class="memItemLeft" align="right" valign="top"><a id="aea907a5347af44f32b86c7fc3a147cdf"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#aea907a5347af44f32b86c7fc3a147cdf">GRSTCTL</a></td></tr>
<tr class="memdesc:aea907a5347af44f32b86c7fc3a147cdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset register size. <br  />
 <br /></td></tr>
<tr class="separator:aea907a5347af44f32b86c7fc3a147cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b29a4f0cafdb5f3cb74efff46fa03fa"><td class="memItemLeft" align="right" valign="top"><a id="a6b29a4f0cafdb5f3cb74efff46fa03fa"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a6b29a4f0cafdb5f3cb74efff46fa03fa">GINTSTS</a></td></tr>
<tr class="memdesc:a6b29a4f0cafdb5f3cb74efff46fa03fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt register. <br  />
 <br /></td></tr>
<tr class="separator:a6b29a4f0cafdb5f3cb74efff46fa03fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1d8d6f04d93fb4100395112e4ac3bf7"><td class="memItemLeft" align="right" valign="top"><a id="ad1d8d6f04d93fb4100395112e4ac3bf7"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#ad1d8d6f04d93fb4100395112e4ac3bf7">GINTMSK</a></td></tr>
<tr class="memdesc:ad1d8d6f04d93fb4100395112e4ac3bf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt mask register. <br  />
 <br /></td></tr>
<tr class="separator:ad1d8d6f04d93fb4100395112e4ac3bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7c1e24a2bdeb91bf04bf0626d2c7f14"><td class="memItemLeft" align="right" valign="top"><a id="ad7c1e24a2bdeb91bf04bf0626d2c7f14"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#ad7c1e24a2bdeb91bf04bf0626d2c7f14">GRXSTSR</a></td></tr>
<tr class="memdesc:ad7c1e24a2bdeb91bf04bf0626d2c7f14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive status debug read register. <br  />
 <br /></td></tr>
<tr class="separator:ad7c1e24a2bdeb91bf04bf0626d2c7f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8245f7a59934409562f436bc54309ae3"><td class="memItemLeft" align="right" valign="top"><a id="a8245f7a59934409562f436bc54309ae3"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a8245f7a59934409562f436bc54309ae3">GRXSTSP</a></td></tr>
<tr class="memdesc:a8245f7a59934409562f436bc54309ae3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive status read/pop register. <br  />
 <br /></td></tr>
<tr class="separator:a8245f7a59934409562f436bc54309ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed1be6f47260ec15dc730e92d989170f"><td class="memItemLeft" align="right" valign="top"><a id="aed1be6f47260ec15dc730e92d989170f"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#aed1be6f47260ec15dc730e92d989170f">GRXFSIZ</a></td></tr>
<tr class="memdesc:aed1be6f47260ec15dc730e92d989170f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive <a class="el" href="classFIFO.html">FIFO</a> size register. <br  />
 <br /></td></tr>
<tr class="separator:aed1be6f47260ec15dc730e92d989170f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9a86ca0647bf9d5f77e99edbc9300aa"><td class="memItemLeft" align="right" valign="top"><a id="ab9a86ca0647bf9d5f77e99edbc9300aa"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#ab9a86ca0647bf9d5f77e99edbc9300aa">DIEPTXF0</a></td></tr>
<tr class="memdesc:ab9a86ca0647bf9d5f77e99edbc9300aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Endpoint 0 transmit <a class="el" href="classFIFO.html">FIFO</a> size register. <br  />
 <br /></td></tr>
<tr class="separator:ab9a86ca0647bf9d5f77e99edbc9300aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1245d569caf9cc76ef6af4a458ad071c"><td class="memItemLeft" align="right" valign="top"><a id="a1245d569caf9cc76ef6af4a458ad071c"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a1245d569caf9cc76ef6af4a458ad071c">HNPTXSTS</a></td></tr>
<tr class="memdesc:a1245d569caf9cc76ef6af4a458ad071c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Non-periodic transmit FIFO/queue status register. <br  />
 <br /></td></tr>
<tr class="separator:a1245d569caf9cc76ef6af4a458ad071c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa811cceb3999479ffc8e2a58c482b6ab"><td class="memItemLeft" align="right" valign="top"><a id="aa811cceb3999479ffc8e2a58c482b6ab"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>resvd30</b></td></tr>
<tr class="separator:aa811cceb3999479ffc8e2a58c482b6ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92cb3cd0cf11f010bdd8f19a9fab0417"><td class="memItemLeft" align="right" valign="top"><a id="a92cb3cd0cf11f010bdd8f19a9fab0417"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>resvd34</b></td></tr>
<tr class="separator:a92cb3cd0cf11f010bdd8f19a9fab0417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7c500df10b61985ce426381923a774f"><td class="memItemLeft" align="right" valign="top"><a id="af7c500df10b61985ce426381923a774f"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#af7c500df10b61985ce426381923a774f">GCCFG</a></td></tr>
<tr class="memdesc:af7c500df10b61985ce426381923a774f"><td class="mdescLeft">&#160;</td><td class="mdescRight">General core configuration. <br  />
 <br /></td></tr>
<tr class="separator:af7c500df10b61985ce426381923a774f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bb8db025195045b6581efdbc8e07aa8"><td class="memItemLeft" align="right" valign="top"><a id="a3bb8db025195045b6581efdbc8e07aa8"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a3bb8db025195045b6581efdbc8e07aa8">CID</a></td></tr>
<tr class="memdesc:a3bb8db025195045b6581efdbc8e07aa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core ID register. <br  />
 <br /></td></tr>
<tr class="separator:a3bb8db025195045b6581efdbc8e07aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91c55760275f3034f1aa5271b7af392d"><td class="memItemLeft" align="right" valign="top"><a id="a91c55760275f3034f1aa5271b7af392d"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>resvd58</b> [48]</td></tr>
<tr class="separator:a91c55760275f3034f1aa5271b7af392d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88d7f530f396f12a5651847586791c54"><td class="memItemLeft" align="right" valign="top"><a id="a88d7f530f396f12a5651847586791c54"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a88d7f530f396f12a5651847586791c54">HPTXFSIZ</a></td></tr>
<tr class="memdesc:a88d7f530f396f12a5651847586791c54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Host periodic transmit <a class="el" href="classFIFO.html">FIFO</a> size register. <br  />
 <br /></td></tr>
<tr class="separator:a88d7f530f396f12a5651847586791c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6488b1c6712f18f09c6148583e5afa8b"><td class="memItemLeft" align="right" valign="top"><a id="a6488b1c6712f18f09c6148583e5afa8b"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a6488b1c6712f18f09c6148583e5afa8b">DIEPTXF</a> [15]</td></tr>
<tr class="memdesc:a6488b1c6712f18f09c6148583e5afa8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device IN endpoint transmit <a class="el" href="classFIFO.html">FIFO</a> size registers. <br  />
 <br /></td></tr>
<tr class="separator:a6488b1c6712f18f09c6148583e5afa8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88e059de0fec153a6f8e9038e236f6d5"><td class="memItemLeft" align="right" valign="top"><a id="a88e059de0fec153a6f8e9038e236f6d5"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>resvd140</b> [176]</td></tr>
<tr class="separator:a88e059de0fec153a6f8e9038e236f6d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d7b5a8cf933cbbcad8c86dee3e7cfb9"><td class="memItemLeft" align="right" valign="top"><a id="a5d7b5a8cf933cbbcad8c86dee3e7cfb9"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a5d7b5a8cf933cbbcad8c86dee3e7cfb9">HCFG</a></td></tr>
<tr class="memdesc:a5d7b5a8cf933cbbcad8c86dee3e7cfb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Host configuration register. <br  />
 <br /></td></tr>
<tr class="separator:a5d7b5a8cf933cbbcad8c86dee3e7cfb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b614b358c7fa534b88e6360b05532ee"><td class="memItemLeft" align="right" valign="top"><a id="a5b614b358c7fa534b88e6360b05532ee"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a5b614b358c7fa534b88e6360b05532ee">HFIR</a></td></tr>
<tr class="memdesc:a5b614b358c7fa534b88e6360b05532ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Host frame interval register. <br  />
 <br /></td></tr>
<tr class="separator:a5b614b358c7fa534b88e6360b05532ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6149a7a2da7c61572a90e481f8484128"><td class="memItemLeft" align="right" valign="top"><a id="a6149a7a2da7c61572a90e481f8484128"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a6149a7a2da7c61572a90e481f8484128">HFNUM</a></td></tr>
<tr class="memdesc:a6149a7a2da7c61572a90e481f8484128"><td class="mdescLeft">&#160;</td><td class="mdescRight">Host frame number/frame time Remaining register. <br  />
 <br /></td></tr>
<tr class="separator:a6149a7a2da7c61572a90e481f8484128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a296329fbb56bf6db0787a6f9f7ca6bef"><td class="memItemLeft" align="right" valign="top"><a id="a296329fbb56bf6db0787a6f9f7ca6bef"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>resvd40C</b></td></tr>
<tr class="separator:a296329fbb56bf6db0787a6f9f7ca6bef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc5affac48c6ba794e4a579db83bf9ce"><td class="memItemLeft" align="right" valign="top"><a id="adc5affac48c6ba794e4a579db83bf9ce"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#adc5affac48c6ba794e4a579db83bf9ce">HPTXSTS</a></td></tr>
<tr class="memdesc:adc5affac48c6ba794e4a579db83bf9ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Host periodic transmit FIFO/queue status register. <br  />
 <br /></td></tr>
<tr class="separator:adc5affac48c6ba794e4a579db83bf9ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab67817e59e3e136405ab48ead7b9085a"><td class="memItemLeft" align="right" valign="top"><a id="ab67817e59e3e136405ab48ead7b9085a"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#ab67817e59e3e136405ab48ead7b9085a">HAINT</a></td></tr>
<tr class="memdesc:ab67817e59e3e136405ab48ead7b9085a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Host all channels interrupt register. <br  />
 <br /></td></tr>
<tr class="separator:ab67817e59e3e136405ab48ead7b9085a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a507ffc5752d327930126b5b014cba746"><td class="memItemLeft" align="right" valign="top"><a id="a507ffc5752d327930126b5b014cba746"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a507ffc5752d327930126b5b014cba746">HAINTMSK</a></td></tr>
<tr class="memdesc:a507ffc5752d327930126b5b014cba746"><td class="mdescLeft">&#160;</td><td class="mdescRight">Host all channels interrupt mask register. <br  />
 <br /></td></tr>
<tr class="separator:a507ffc5752d327930126b5b014cba746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4536406d4d10a9438d89487d7ebe17f"><td class="memItemLeft" align="right" valign="top"><a id="ab4536406d4d10a9438d89487d7ebe17f"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>resvd41C</b> [9]</td></tr>
<tr class="separator:ab4536406d4d10a9438d89487d7ebe17f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a222b4598ade50cce51f47b59fd9afb66"><td class="memItemLeft" align="right" valign="top"><a id="a222b4598ade50cce51f47b59fd9afb66"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a222b4598ade50cce51f47b59fd9afb66">HPRT</a></td></tr>
<tr class="memdesc:a222b4598ade50cce51f47b59fd9afb66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Host port control and status register. <br  />
 <br /></td></tr>
<tr class="separator:a222b4598ade50cce51f47b59fd9afb66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab38a87bdede77d483331878d0a1efa5b"><td class="memItemLeft" align="right" valign="top"><a id="ab38a87bdede77d483331878d0a1efa5b"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>resvd444</b> [47]</td></tr>
<tr class="separator:ab38a87bdede77d483331878d0a1efa5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9b951af634f835fdff4a57ed8d99843"><td class="memItemLeft" align="right" valign="top"><a id="ae9b951af634f835fdff4a57ed8d99843"></a>
<a class="el" href="structstm32__otg__host__chn__t.html">stm32_otg_host_chn_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#ae9b951af634f835fdff4a57ed8d99843">hc</a> [16]</td></tr>
<tr class="memdesc:ae9b951af634f835fdff4a57ed8d99843"><td class="mdescLeft">&#160;</td><td class="mdescRight">Host channels array. <br  />
 <br /></td></tr>
<tr class="separator:ae9b951af634f835fdff4a57ed8d99843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21901a1ce3ce32e7bb3fad9f621aa88b"><td class="memItemLeft" align="right" valign="top"><a id="a21901a1ce3ce32e7bb3fad9f621aa88b"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>resvd700</b> [64]</td></tr>
<tr class="separator:a21901a1ce3ce32e7bb3fad9f621aa88b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a137f0c649a7f3b6c34c94115f88185ad"><td class="memItemLeft" align="right" valign="top"><a id="a137f0c649a7f3b6c34c94115f88185ad"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a137f0c649a7f3b6c34c94115f88185ad">DCFG</a></td></tr>
<tr class="memdesc:a137f0c649a7f3b6c34c94115f88185ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device configuration register. <br  />
 <br /></td></tr>
<tr class="separator:a137f0c649a7f3b6c34c94115f88185ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b67fbf335172803adbc7481c4897b4f"><td class="memItemLeft" align="right" valign="top"><a id="a9b67fbf335172803adbc7481c4897b4f"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a9b67fbf335172803adbc7481c4897b4f">DCTL</a></td></tr>
<tr class="memdesc:a9b67fbf335172803adbc7481c4897b4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device control register. <br  />
 <br /></td></tr>
<tr class="separator:a9b67fbf335172803adbc7481c4897b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6104c7ab2e4d889606c6ca6b158bcf1a"><td class="memItemLeft" align="right" valign="top"><a id="a6104c7ab2e4d889606c6ca6b158bcf1a"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a6104c7ab2e4d889606c6ca6b158bcf1a">DSTS</a></td></tr>
<tr class="memdesc:a6104c7ab2e4d889606c6ca6b158bcf1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device status register. <br  />
 <br /></td></tr>
<tr class="separator:a6104c7ab2e4d889606c6ca6b158bcf1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11f05ad8729f25ca57f038e2f212e4ac"><td class="memItemLeft" align="right" valign="top"><a id="a11f05ad8729f25ca57f038e2f212e4ac"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>resvd80C</b></td></tr>
<tr class="separator:a11f05ad8729f25ca57f038e2f212e4ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77c8ef2bca6312afa37aee0d0b468c5b"><td class="memItemLeft" align="right" valign="top"><a id="a77c8ef2bca6312afa37aee0d0b468c5b"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a77c8ef2bca6312afa37aee0d0b468c5b">DIEPMSK</a></td></tr>
<tr class="memdesc:a77c8ef2bca6312afa37aee0d0b468c5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device IN endpoint common interrupt mask register. <br  />
 <br /></td></tr>
<tr class="separator:a77c8ef2bca6312afa37aee0d0b468c5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcc9956280564158de8ec0ff7fe79ba5"><td class="memItemLeft" align="right" valign="top"><a id="afcc9956280564158de8ec0ff7fe79ba5"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#afcc9956280564158de8ec0ff7fe79ba5">DOEPMSK</a></td></tr>
<tr class="memdesc:afcc9956280564158de8ec0ff7fe79ba5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device OUT endpoint common interrupt mask register. <br  />
 <br /></td></tr>
<tr class="separator:afcc9956280564158de8ec0ff7fe79ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4369b817aff4d3572254f03a4e36a936"><td class="memItemLeft" align="right" valign="top"><a id="a4369b817aff4d3572254f03a4e36a936"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a4369b817aff4d3572254f03a4e36a936">DAINT</a></td></tr>
<tr class="memdesc:a4369b817aff4d3572254f03a4e36a936"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device all endpoints interrupt register. <br  />
 <br /></td></tr>
<tr class="separator:a4369b817aff4d3572254f03a4e36a936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa07bb2db759f1873754df097c9ed4a82"><td class="memItemLeft" align="right" valign="top"><a id="aa07bb2db759f1873754df097c9ed4a82"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#aa07bb2db759f1873754df097c9ed4a82">DAINTMSK</a></td></tr>
<tr class="memdesc:aa07bb2db759f1873754df097c9ed4a82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device all endpoints interrupt mask register. <br  />
 <br /></td></tr>
<tr class="separator:aa07bb2db759f1873754df097c9ed4a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a620b3f0acb4be643aeadec2c61cec6e9"><td class="memItemLeft" align="right" valign="top"><a id="a620b3f0acb4be643aeadec2c61cec6e9"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>resvd820</b></td></tr>
<tr class="separator:a620b3f0acb4be643aeadec2c61cec6e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e090db5487325be16590a02ceb8acd4"><td class="memItemLeft" align="right" valign="top"><a id="a9e090db5487325be16590a02ceb8acd4"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>resvd824</b></td></tr>
<tr class="separator:a9e090db5487325be16590a02ceb8acd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc793a1436fa5e68db1aa07ba410f001"><td class="memItemLeft" align="right" valign="top"><a id="abc793a1436fa5e68db1aa07ba410f001"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#abc793a1436fa5e68db1aa07ba410f001">DVBUSDIS</a></td></tr>
<tr class="memdesc:abc793a1436fa5e68db1aa07ba410f001"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device VBUS discharge time register. <br  />
 <br /></td></tr>
<tr class="separator:abc793a1436fa5e68db1aa07ba410f001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b8a02b7dcd09725471541670f68a752"><td class="memItemLeft" align="right" valign="top"><a id="a6b8a02b7dcd09725471541670f68a752"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a6b8a02b7dcd09725471541670f68a752">DVBUSPULSE</a></td></tr>
<tr class="memdesc:a6b8a02b7dcd09725471541670f68a752"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device VBUS pulsing time register. <br  />
 <br /></td></tr>
<tr class="separator:a6b8a02b7dcd09725471541670f68a752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10e6fda4de2173be5494a9d3640edc0f"><td class="memItemLeft" align="right" valign="top"><a id="a10e6fda4de2173be5494a9d3640edc0f"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>resvd830</b></td></tr>
<tr class="separator:a10e6fda4de2173be5494a9d3640edc0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6d6bb35b6746ba5752f866c65c29577"><td class="memItemLeft" align="right" valign="top"><a id="aa6d6bb35b6746ba5752f866c65c29577"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#aa6d6bb35b6746ba5752f866c65c29577">DIEPEMPMSK</a></td></tr>
<tr class="memdesc:aa6d6bb35b6746ba5752f866c65c29577"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device IN endpoint <a class="el" href="classFIFO.html">FIFO</a> empty interrupt mask register. <br  />
 <br /></td></tr>
<tr class="separator:aa6d6bb35b6746ba5752f866c65c29577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d38665b91a02606f52727fb516bed59"><td class="memItemLeft" align="right" valign="top"><a id="a9d38665b91a02606f52727fb516bed59"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>resvd838</b></td></tr>
<tr class="separator:a9d38665b91a02606f52727fb516bed59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97f74d9e6787dad82d32b38e868e4442"><td class="memItemLeft" align="right" valign="top"><a id="a97f74d9e6787dad82d32b38e868e4442"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>resvd83C</b></td></tr>
<tr class="separator:a97f74d9e6787dad82d32b38e868e4442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc7888a66139228954422a5fa9f81040"><td class="memItemLeft" align="right" valign="top"><a id="afc7888a66139228954422a5fa9f81040"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>resvd840</b> [16]</td></tr>
<tr class="separator:afc7888a66139228954422a5fa9f81040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae65f7202082b92abd0d62bef7506f3eb"><td class="memItemLeft" align="right" valign="top"><a id="ae65f7202082b92abd0d62bef7506f3eb"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>resvd880</b> [16]</td></tr>
<tr class="separator:ae65f7202082b92abd0d62bef7506f3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05e3ba4c8c7ea068c43457c5f2d084d9"><td class="memItemLeft" align="right" valign="top"><a id="a05e3ba4c8c7ea068c43457c5f2d084d9"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>resvd8C0</b> [16]</td></tr>
<tr class="separator:a05e3ba4c8c7ea068c43457c5f2d084d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bf4b1273a5c5067527d06b8700c811d"><td class="memItemLeft" align="right" valign="top"><a id="a5bf4b1273a5c5067527d06b8700c811d"></a>
<a class="el" href="structstm32__otg__in__ep__t.html">stm32_otg_in_ep_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a5bf4b1273a5c5067527d06b8700c811d">ie</a> [16]</td></tr>
<tr class="memdesc:a5bf4b1273a5c5067527d06b8700c811d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input endpoints. <br  />
 <br /></td></tr>
<tr class="separator:a5bf4b1273a5c5067527d06b8700c811d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aace4a187e5d0aa85b2c732be9ae76395"><td class="memItemLeft" align="right" valign="top"><a id="aace4a187e5d0aa85b2c732be9ae76395"></a>
<a class="el" href="structstm32__otg__out__ep__t.html">stm32_otg_out_ep_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#aace4a187e5d0aa85b2c732be9ae76395">oe</a> [16]</td></tr>
<tr class="memdesc:aace4a187e5d0aa85b2c732be9ae76395"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output endpoints. <br  />
 <br /></td></tr>
<tr class="separator:aace4a187e5d0aa85b2c732be9ae76395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e1da7eae56a220ed229c7b17900febd"><td class="memItemLeft" align="right" valign="top"><a id="a7e1da7eae56a220ed229c7b17900febd"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>resvdD00</b> [64]</td></tr>
<tr class="separator:a7e1da7eae56a220ed229c7b17900febd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4381c6c625bbb294f1fc0d91698cba5f"><td class="memItemLeft" align="right" valign="top"><a id="a4381c6c625bbb294f1fc0d91698cba5f"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a4381c6c625bbb294f1fc0d91698cba5f">PCGCCTL</a></td></tr>
<tr class="memdesc:a4381c6c625bbb294f1fc0d91698cba5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power and clock gating control register. <br  />
 <br /></td></tr>
<tr class="separator:a4381c6c625bbb294f1fc0d91698cba5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea031190f3bd045a028a019404654af9"><td class="memItemLeft" align="right" valign="top"><a id="aea031190f3bd045a028a019404654af9"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>resvdE04</b> [127]</td></tr>
<tr class="separator:aea031190f3bd045a028a019404654af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a593bacb6042d457f211a893d4223c145"><td class="memItemLeft" align="right" valign="top"><a id="a593bacb6042d457f211a893d4223c145"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>FIFO</b> [16][1024]</td></tr>
<tr class="separator:a593bacb6042d457f211a893d4223c145"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>USB registers memory map. </p>
</div><hr/>The documentation for this struct was generated from the following file:<ul>
<li>firmware/chibios/os/hal/platforms/STM32/OTGv1/<a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
