# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 960 0.000512 4096 230 4050 30528 6.62979 442.186 209.406 658.275 658.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 460 0.001024 4096 150 2410 7040 2.70957 61.3745 104.629 168.76 168.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 720 0.000512 512 60 470 34816 1.15293 0.833312 8.88573 26.2803 37.2593 37.3631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 700 6.4e-05 512 70 280 270336 13.6319 6.71539 46.5446 208.886 275.98 276.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 830 3.2e-05 1024 210 1210 450560 71.7331 26.8232 674.702 834.89 1608.39 1608.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 510 0.001024 4096 125 4110 11008 2.71974 161.255 132.028 296.047 296.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 860 0.000512 1024 220 1000 28416 2.34762 1.66685 31.9542 52.4067 88.4772 88.5788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 460 6.4e-05 1024 102 680 172032 43.7771 13.4871 143.645 426.137 627.279 627.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1800 6.4e-05 2048 210 1180 294144 35.4484 28.3339 784.142 837.67 1685.71 1685.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 410 6.4e-05 512 145 530 49152 40.8392 6.71482 17.3932 208.923 274.152 274.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 960 0.000512 4096 230 4050 30528 6.62915 518.281 209.663 734.626 734.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 460 0.001024 4096 150 2410 7056 2.71888 70.6331 104.866 178.262 178.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 720 0.000512 512 60 470 34848 1.14861 0.831488 10.3492 26.29 38.7192 38.8116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 700 6.4e-05 512 70 280 269568 13.6929 6.72022 53.1356 208.937 282.674 282.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 830 3.2e-05 1024 210 1210 446976 72.0934 26.8718 774.227 835.106 1708.51 1708.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 510 0.001024 4096 125 4110 11016 2.71837 190.423 131.984 325.17 325.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 860 0.000512 1024 220 1000 28512 2.34947 1.66198 37.6 52.4255 94.1366 94.2322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 460 6.4e-05 1024 102 680 165888 44.214 13.396 158.098 414.604 630.523 630.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1800 6.4e-05 2048 210 1180 294048 35.5349 28.3782 886.207 838.239 1788.46 1788.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 410 6.4e-05 512 145 530 18432 42.0342 6.54694 7.81766 198.159 254.824 255.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 960 0.000512 4096 230 4050 30480 6.63101 538.596 209.249 754.529 754.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 460 0.001024 4096 150 2410 7040 2.71974 73.7908 104.717 181.267 181.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 720 0.000512 512 60 470 34560 1.14675 0.82656 10.7484 26.1619 38.9849 39.0799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 700 6.4e-05 512 70 280 271360 13.6849 6.72749 55.8916 209.59 286.085 286.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 830 3.2e-05 1024 210 1210 450560 71.9491 26.921 814.375 837.712 1751.17 1751.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 510 0.001024 4096 125 4110 11040 2.724 198.75 132.533 334.052 334.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 860 0.000512 1024 220 1000 28160 2.33731 1.64864 38.6675 52.1732 94.9261 95.0223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 460 6.4e-05 1024 102 680 168960 44.3881 13.5166 168.247 419.188 645.555 645.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1800 6.4e-05 2048 210 1180 294080 35.4413 28.3279 927.995 837.766 1829.64 1829.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 410 6.4e-05 512 145 530 40960 41.2647 6.6255 17.7327 206.199 272.099 272.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 960 0.000512 4096 230 4050 30528 6.63741 502.987 209.772 719.448 719.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 460 0.001024 4096 150 2410 7008 2.71213 68.4988 104.645 175.898 175.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 720 0.000512 512 60 470 34560 1.14902 0.827264 9.98016 26.2142 38.273 38.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 700 6.4e-05 512 70 280 270336 13.5161 6.68464 51.7295 208.259 280.377 280.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 830 3.2e-05 1024 210 1210 448512 71.3805 26.7325 754.596 832.365 1685.29 1685.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 510 0.001024 4096 125 4110 10944 2.70682 183.118 131.465 317.332 317.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 860 0.000512 1024 220 1000 28416 2.33869 1.66298 36.3768 52.2837 92.7635 92.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 460 6.4e-05 1024 102 680 165888 43.8939 13.3225 154.202 412.225 623.859 624.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1800 6.4e-05 2048 210 1180 294144 35.3381 28.3811 866.099 837.654 1767.58 1767.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 410 6.4e-05 512 145 530 24576 41.1896 6.54131 10.0806 198 256.082 256.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 960 0.000512 4096 230 4050 30500 6.62733 508.794 209.684 725.158 725.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 460 0.001024 4096 150 2410 7000 2.7136 69.4374 104.723 176.915 176.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 720 0.000512 512 60 470 34800 1.15786 0.831488 10.221 26.2573 38.57 38.6724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 700 6.4e-05 512 70 280 268800 13.6955 6.70899 52.0517 208.546 281.207 281.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 830 3.2e-05 1024 210 1210 448000 71.7117 26.8188 762.088 833.505 1694.36 1694.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 510 0.001024 4096 125 4110 11000 2.7217 186.597 131.851 321.217 321.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 860 0.000512 1024 220 1000 28400 2.35235 1.65888 36.8791 52.3584 93.3505 93.4523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 460 6.4e-05 1024 102 680 166400 43.8874 13.3588 157.339 412.622 627.434 627.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1800 6.4e-05 2048 210 1180 294400 35.6092 28.4028 877.147 838.97 1780.24 1780.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 410 6.4e-05 512 145 530 25600 43.266 6.63408 10.6284 206.44 267.235 267.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 960 0.000512 4096 230 4050 30464 6.62733 521.699 209.521 737.899 737.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 460 0.001024 4096 150 2410 6944 2.70931 70.8523 104.469 178.073 178.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 720 0.000512 512 60 470 34496 1.13958 0.822944 10.4939 26.0751 38.6265 38.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 700 6.4e-05 512 70 280 268800 13.8176 6.72336 53.8485 209.457 284.037 284.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 830 3.2e-05 1024 210 1210 451584 71.6792 26.8882 792.603 837.142 1728.53 1728.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 510 0.001024 4096 125 4110 10976 2.71725 191.001 133.146 326.907 326.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 860 0.000512 1024 220 1000 28224 2.32304 1.64659 37.8879 52.0051 93.9588 94.0539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 460 6.4e-05 1024 102 680 164864 44.1759 13.3687 160.237 413.94 631.934 632.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1800 6.4e-05 2048 210 1180 293888 35.4234 28.353 900.213 838.448 1802.55 1802.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 10 410 6.4e-05 512 145 530 0 6.42867 0.006048 192.568 199.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 960 0.000512 4096 230 4050 30480 6.62806 524.376 209.683 740.742 740.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 460 0.001024 4096 150 2410 6960 2.71818 71.0483 104.616 178.428 178.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 720 0.000512 512 60 470 34560 1.15907 0.833664 10.5268 26.3272 38.9477 39.0472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 700 6.4e-05 512 70 280 268800 13.7861 6.72125 54.0249 208.993 283.724 283.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 830 3.2e-05 1024 210 1210 445440 72.3119 26.8734 783.171 835.24 1717.83 1718.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 510 0.001024 4096 125 4110 10920 2.71597 190.885 130.025 323.673 323.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 860 0.000512 1024 220 1000 28320 2.36323 1.66486 38.121 53.0764 95.3327 95.4346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 460 6.4e-05 1024 102 680 161280 44.5351 13.3668 156.91 412.732 627.768 627.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1800 6.4e-05 2048 210 1180 293760 35.5124 28.3668 901.95 837.936 1803.88 1803.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 410 6.4e-05 512 145 530 30720 42.5164 6.63757 13.1594 206.458 269.05 269.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 960 0.000512 4096 230 4050 30464 6.62899 507.641 209.443 723.765 723.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 460 0.001024 4096 150 2410 6912 2.70541 68.2083 104.305 175.263 175.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 720 0.000512 512 60 470 34816 1.1512 0.83184 10.2443 26.3282 38.6547 38.7526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 700 6.4e-05 512 70 280 270336 13.6347 6.7063 52.5794 208.968 282.079 282.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 830 3.2e-05 1024 210 1210 450560 71.5852 26.8262 766.353 835.152 1700.14 1700.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 510 0.001024 4096 125 4110 10880 2.71315 184.391 131.496 318.644 318.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 860 0.000512 1024 220 1000 28160 2.36022 1.67277 36.6124 52.4975 93.246 93.3432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 460 6.4e-05 1024 102 680 172032 43.7737 13.4827 162.161 417.764 637.396 637.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1800 6.4e-05 2048 210 1180 293888 35.3976 28.3327 873.383 838.025 1775.26 1775.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 410 6.4e-05 512 145 530 32768 40.1756 6.54336 13.6004 198.017 258.613 258.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 960 0.000512 4096 230 4050 30336 6.61946 511.051 211.101 728.824 728.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 460 0.001024 4096 150 2410 6912 2.71565 68.905 105.644 177.309 177.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 720 0.000512 512 60 470 33792 1.14557 0.821184 10.0495 26.27 38.3868 38.4819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 700 6.4e-05 512 70 280 264192 13.5636 6.61709 51.6972 208.231 280.294 280.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 830 3.2e-05 1024 210 1210 442368 70.9691 26.4417 757.037 832.124 1686.79 1686.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 510 0.001024 4096 125 4110 10752 2.70275 184.164 131.4 318.312 318.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 860 0.000512 1024 220 1000 27648 2.33338 1.64346 36.2108 52.3933 92.6844 92.7808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 460 6.4e-05 1024 102 680 159744 44.6622 13.3254 151.549 416.305 626.052 626.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1800 6.4e-05 2048 210 1180 293376 35.4118 28.2788 877.476 844.867 1786.14 1786.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 10 410 6.4e-05 512 145 530 0 6.53718 0.005632 199.853 206.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 960 0.000512 4096 230 4050 30400 6.62758 549.519 209.627 765.828 765.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 460 0.001024 4096 150 2410 6800 2.69942 71.68 104.082 178.506 178.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 720 0.000512 512 60 470 34400 1.14083 0.819936 11.0309 26.028 39.1202 39.2131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 700 6.4e-05 512 70 280 262400 13.735 6.63142 55.0562 206.274 281.887 282.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 830 3.2e-05 1024 210 1210 435200 72.0288 26.502 799.884 824.24 1722.87 1723.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 510 0.001024 4096 125 4110 10800 2.708 198.008 125.233 325.994 326.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 860 0.000512 1024 220 1000 28000 2.33293 1.64208 39.5916 51.906 95.5711 95.6626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 460 6.4e-05 1024 102 680 166400 43.9138 13.3469 168.785 412.42 638.68 638.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1800 6.4e-05 2048 210 1180 293600 35.5085 28.3367 936.75 837.342 1838.04 1838.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 10 410 6.4e-05 512 145 530 0 6.63347 0.006144 206.204 212.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 960 0.000512 4096 230 4050 30208 6.60678 636.702 208.938 852.302 852.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 460 0.001024 4096 150 2410 6656 2.69152 78.8681 103.701 185.306 185.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 720 0.000512 512 60 470 33792 1.14234 0.811008 12.7175 25.7984 40.5729 40.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 700 6.4e-05 512 70 280 270336 13.6504 6.71334 66.9623 209.235 296.756 296.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 830 3.2e-05 1024 210 1210 442368 72.614 26.8264 949.882 836.013 1885.57 1885.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 510 0.001024 4096 125 4110 10752 2.71155 230.303 131.497 364.558 364.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 860 0.000512 1024 220 1000 26624 2.32541 1.61424 43.8764 51.3481 99.268 99.3717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 460 6.4e-05 1024 102 680 163840 44.8871 13.4927 195.474 418.453 672.534 672.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1800 6.4e-05 2048 210 1180 292864 35.3111 28.3736 1103.09 836.316 2003.21 2003.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 10 410 6.4e-05 512 145 530 0 5.68138 0.006176 176.189 181.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 960 0.000512 4096 230 4050 30592 6.63414 444.373 209.817 660.877 660.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 460 0.001024 4096 150 2415 7072 2.71645 60.4242 104.885 168.072 168.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 720 0.000512 512 60 465 34944 1.14794 0.831264 8.74563 26.2877 37.1094 37.2062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 700 6.4e-05 512 70 285 271360 13.6718 6.71744 51.0332 209.786 281.4 281.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 830 3.2e-05 1024 210 1215 452608 71.7687 26.8747 670.133 838.583 1607.58 1607.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 510 0.001024 4096 125 4110 11072 2.7177 163.08 132.909 298.75 298.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 860 0.000512 1024 220 1005 28416 2.33738 1.66544 31.4838 52.4206 88.0055 88.1005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 460 6.4e-05 1024 102 690 165888 44.6385 13.4876 169.383 418.035 645.757 645.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1800 6.4e-05 2048 210 1185 294400 35.5226 28.3054 1474.05 839.306 2377.3 2377.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 410 6.4e-05 512 145 540 32768 42.81 6.70755 11.5766 209.139 270.503 270.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 960 0.000512 4096 230 4050 30560 6.6255 447.334 209.666 663.68 663.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 460 0.001024 4096 150 2415 7080 2.72822 61.4684 104.955 169.199 169.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 720 0.000512 512 60 465 34880 1.1487 0.830528 8.83856 26.2685 37.1863 37.2859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 700 6.4e-05 512 70 285 271360 13.7364 6.73382 49.6752 209.762 280.097 280.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 830 3.2e-05 1024 210 1215 453120 71.8449 26.9475 679.019 838.477 1616.51 1616.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 510 0.001024 4096 125 4110 11080 2.72275 165.706 133.941 302.415 302.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 860 0.000512 1024 220 1005 28320 2.35034 1.66067 31.9413 52.3827 88.4404 88.5366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 460 6.4e-05 1024 102 690 166400 44.7932 13.5332 140.54 419.353 618.439 618.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1800 6.4e-05 2048 210 1185 294240 35.6094 28.3484 773.797 838.478 1676.34 1676.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 410 6.4e-05 512 145 540 30720 42.5194 6.62938 11.0687 206.375 266.864 267.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 960 0.000512 4096 230 4050 30576 6.64301 446.413 209.572 662.683 662.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 460 0.001024 4096 150 2415 7056 2.72438 60.691 104.759 168.221 168.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 720 0.000512 512 60 465 34944 1.15024 0.832512 8.85946 26.3113 37.2569 37.3576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 700 6.4e-05 512 70 285 270336 13.7289 6.7248 46.2056 209.212 276.065 276.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 830 3.2e-05 1024 210 1215 451584 71.8376 26.8965 672.241 836.208 1607.42 1607.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 510 0.001024 4096 125 4110 11040 2.72269 163.375 132.526 298.673 298.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 860 0.000512 1024 220 1005 28416 2.35738 1.66912 31.8478 52.4674 88.4481 88.5532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 460 6.4e-05 1024 102 690 165888 44.4266 13.4554 137.597 416.173 611.872 612.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1800 6.4e-05 2048 210 1185 294336 35.459 28.3873 766.023 837.764 1667.75 1667.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 410 6.4e-05 512 145 540 24576 43.3351 6.62541 8.87114 206.158 265.272 265.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 960 0.000512 4096 230 4050 30576 6.63347 455.419 209.693 671.801 671.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 460 0.001024 4096 150 2415 7056 2.72931 62.0316 104.847 169.653 169.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 720 0.000512 512 60 465 34944 1.15088 0.835328 9.0608 26.3316 37.4844 37.5849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 700 6.4e-05 512 70 285 270592 13.7352 6.73136 47.4453 209.3 277.415 277.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 830 3.2e-05 1024 210 1215 451584 71.9466 26.9302 689.606 836.57 1625.29 1625.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 510 0.001024 4096 125 4110 11032 2.72384 166.93 132.379 302.078 302.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 860 0.000512 1024 220 1005 28448 2.36157 1.67322 32.838 52.5009 89.4772 89.5816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 460 6.4e-05 1024 102 690 164864 44.9693 13.53 141.012 418.419 618.159 618.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1800 6.4e-05 2048 210 1185 294112 35.5471 28.379 789.301 837.782 1691.12 1691.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 410 6.4e-05 512 145 540 28672 41.7473 6.57539 10.6233 202.127 261.358 261.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 960 0.000512 4096 230 4050 30528 6.62938 454.866 209.623 671.169 671.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 460 0.001024 4096 150 2415 7040 2.72384 63.3822 104.875 171.025 171.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 720 0.000512 512 60 465 34816 1.15098 0.83264 9.17699 26.3073 37.5628 37.6581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 700 6.4e-05 512 70 285 270336 13.6244 6.70966 48.8089 209.103 278.438 278.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 830 3.2e-05 1024 210 1215 450560 71.6938 26.8252 696.734 835.791 1631.26 1631.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 510 0.001024 4096 125 4110 11008 2.71786 166.282 132.249 301.293 301.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 860 0.000512 1024 220 1005 28416 2.3472 1.66707 33.345 52.4592 89.9199 90.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 460 6.4e-05 1024 102 690 163840 44.8803 14.8883 143.47 418.032 621.487 621.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1800 6.4e-05 2048 210 1185 294144 35.4227 28.3835 808.702 838.571 1711.18 1711.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 410 6.4e-05 512 145 540 32768 42.845 6.71094 12.2913 209.141 271.255 271.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 960 0.000512 4096 230 4050 30528 6.63248 526.826 209.49 743.007 743.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 460 0.001024 4096 150 2415 6984 2.71565 71.8379 104.546 179.144 179.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 720 0.000512 512 60 465 34848 1.16502 0.832256 10.5985 26.266 38.9674 39.0636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 700 6.4e-05 512 70 285 269568 13.6995 6.72915 55.1732 208.761 284.57 284.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 830 3.2e-05 1024 210 1215 446976 72.0526 26.8738 791.059 834.38 1724.62 1724.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 510 0.001024 4096 125 4110 11016 2.71933 193.626 129.929 326.32 326.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 860 0.000512 1024 220 1005 28224 2.35747 1.66835 38.3839 52.3878 94.9034 95.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 460 6.4e-05 1024 102 690 161280 44.8076 13.3981 159.885 414.307 632.628 632.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1800 6.4e-05 2048 210 1185 294048 35.5036 28.3548 910.098 837.54 1811.62 1811.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 410 6.4e-05 512 145 540 18432 42.0236 6.54762 8.15334 197.999 255.01 255.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 960 0.000512 4096 230 4050 30480 6.62528 514.546 209.436 730.661 730.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 460 0.001024 4096 150 2415 7040 2.72349 71.0614 104.952 178.781 178.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 720 0.000512 512 60 465 34560 1.14608 0.828128 10.2958 26.1831 38.553 38.6458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 700 6.4e-05 512 70 285 271360 13.6823 6.7216 54.2301 209.781 284.599 284.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 830 3.2e-05 1024 210 1215 450560 71.9557 26.9135 780.788 838.482 1718.36 1718.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 510 0.001024 4096 125 4110 11040 2.72237 189.598 119.086 311.45 311.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 860 0.000512 1024 220 1005 28160 2.3368 1.64435 37.5439 52.212 93.8372 93.9294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 460 6.4e-05 1024 102 690 163840 45.0728 13.5926 158.541 419.47 636.89 637.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1800 6.4e-05 2048 210 1185 294080 35.4002 28.3615 890.409 838.534 1792.81 1792.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 410 6.4e-05 512 145 540 20480 43.6153 6.62608 8.82653 206.384 265.721 265.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 960 0.000512 4096 230 4050 30528 6.64371 549.044 209.573 765.317 765.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 460 0.001024 4096 150 2415 7008 2.71632 75.2862 104.763 182.811 182.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 720 0.000512 512 60 465 34560 1.14826 0.82736 10.9504 26.2114 39.2369 39.3298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 700 6.4e-05 512 70 285 267264 13.7368 6.68266 57.3755 208.214 286.197 286.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 830 3.2e-05 1024 210 1215 448512 71.295 26.7277 826.88 832.192 1757.42 1757.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 510 0.001024 4096 125 4110 10944 2.71315 199.96 131.685 334.403 334.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 860 0.000512 1024 220 1005 28032 2.34496 1.66502 39.7511 52.2692 96.1281 96.2088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 460 6.4e-05 1024 102 690 159744 44.5743 13.3209 165.966 416.967 641.037 641.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1800 6.4e-05 2048 210 1185 294144 35.3136 28.3184 948.615 837.43 1849.78 1849.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 15 410 6.4e-05 512 145 540 0 6.54061 0.004448 197.858 204.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 960 0.000512 4096 230 4050 30500 6.62656 543.525 209.711 759.916 759.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 460 0.001024 4096 150 2415 7000 2.7183 74.8099 104.841 182.413 182.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 720 0.000512 512 60 465 34800 1.15082 0.829056 10.9742 26.2486 39.2983 39.3907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 700 6.4e-05 512 70 285 268800 13.6791 6.7031 57.2363 208.506 286.305 286.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 830 3.2e-05 1024 210 1215 448000 71.6215 26.8134 820.432 833.343 1752.42 1752.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 510 0.001024 4096 125 4110 11000 2.71757 199.425 132.995 335.18 335.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 860 0.000512 1024 220 1005 28000 2.36086 1.65654 39.5023 52.3449 95.9597 96.0548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 460 6.4e-05 1024 102 690 160000 44.7287 13.3492 164.901 412.594 635.786 635.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1800 6.4e-05 2048 210 1185 294400 35.5668 28.3628 941.581 839.153 1844.77 1844.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 410 6.4e-05 512 145 540 25600 43.2303 6.64154 11.6018 206.398 268.137 268.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 960 0.000512 4096 230 4050 30464 6.62906 547.355 209.561 763.596 763.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 460 0.001024 4096 150 2415 6944 2.70931 74.0513 104.625 181.429 181.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 720 0.000512 512 60 465 34496 1.13664 0.82032 11.0023 26.0786 39.1348 39.2167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 700 6.4e-05 512 70 285 268800 13.8135 6.72467 57.5864 209.494 287.809 287.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 830 3.2e-05 1024 210 1215 451584 71.6501 26.8978 832.602 837.291 1768.66 1768.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 510 0.001024 4096 125 4110 10976 2.71968 201.32 132.466 336.549 336.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 860 0.000512 1024 220 1005 27776 2.33421 1.64454 39.6756 52.0102 95.7618 95.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 460 6.4e-05 1024 102 690 157696 45.1289 13.4276 163.498 414.094 636.362 636.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1800 6.4e-05 2048 210 1185 293888 35.4115 28.3616 947.649 838.605 1850.13 1850.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 15 410 6.4e-05 512 145 540 0 6.4327 0.006144 192.6 199.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 960 0.000512 4096 230 4050 30480 6.62733 539.771 209.713 756.164 756.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 460 0.001024 4096 150 2415 6960 2.72195 73.5542 104.731 181.05 181.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 720 0.000512 512 60 465 34560 1.15741 0.831488 10.8274 26.3184 39.2349 39.3307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 700 6.4e-05 512 70 285 268800 13.7836 6.71558 56.4968 208.94 286.122 286.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 830 3.2e-05 1024 210 1215 445440 72.2937 26.8653 806.695 835.055 1741.13 1741.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 510 0.001024 4096 125 4110 10920 2.70941 197.398 133.047 333.199 333.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 860 0.000512 1024 220 1005 28320 2.3544 1.66474 39.5737 52.48 96.1743 96.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 460 6.4e-05 1024 102 690 161280 44.5063 13.3491 164.108 412.634 634.811 634.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1800 6.4e-05 2048 210 1185 293760 35.4834 28.4042 930.729 838.327 1833.04 1833.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 410 6.4e-05 512 145 540 30720 42.5036 6.62938 13.8026 206.499 269.707 269.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 960 0.000512 4096 230 4050 30464 6.62621 516.919 209.478 733.08 733.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 460 0.001024 4096 150 2415 6912 2.71021 70.1827 104.453 177.391 177.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 720 0.000512 512 60 465 34816 1.15453 0.831808 10.4243 26.3285 38.8391 38.9304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 700 6.4e-05 512 70 285 270336 13.6116 6.70358 54.4246 208.997 283.922 284.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 830 3.2e-05 1024 210 1215 450560 71.5509 26.8381 782.123 835.41 1716.14 1716.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 510 0.001024 4096 125 4110 10880 2.70698 188.084 131.652 322.485 322.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 860 0.000512 1024 220 1005 28160 2.35427 1.66906 37.7979 52.5114 94.4359 94.5308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 460 6.4e-05 1024 102 690 163840 44.8564 13.484 159.345 417.808 635.705 635.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1800 6.4e-05 2048 210 1185 293888 35.3882 28.3305 892.523 838.608 1794.95 1795.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 15 410 6.4e-05 512 145 540 0 6.53686 0.005504 197.947 204.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 960 0.000512 4096 230 4050 30336 6.61693 600.84 209.132 816.641 816.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 460 0.001024 4096 150 2415 6912 2.71414 80.8352 104.796 188.39 188.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 720 0.000512 512 60 465 33792 1.14634 0.81984 11.9195 26.0243 40.0109 40.1064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 700 6.4e-05 512 70 285 264192 13.5771 6.61309 62.6631 206.293 289.336 289.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 830 3.2e-05 1024 210 1215 442368 70.9353 26.4351 898.938 824.356 1820.88 1821.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 510 0.001024 4096 125 4110 10752 2.69878 214.65 130.276 347.67 347.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 860 0.000512 1024 220 1005 27648 2.33523 1.64045 43.3886 51.903 99.3686 99.4625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 460 6.4e-05 1024 102 690 159744 44.6635 13.3195 182.554 412.407 653.159 653.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1800 6.4e-05 2048 210 1185 293376 35.4028 28.3099 1041.12 836.933 1941.88 1941.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 15 410 6.4e-05 512 145 540 0 6.53312 0.004352 197.992 204.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 960 0.000512 4096 230 4050 30400 6.63216 611.554 209.49 827.731 827.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 460 0.001024 4096 150 2415 6800 2.70131 79.7714 104.225 186.739 186.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 720 0.000512 512 60 465 34400 1.14384 0.82176 12.2648 26.0293 40.3579 40.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 700 6.4e-05 512 70 285 262400 13.7464 6.62733 62.5284 206.269 289.356 289.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 830 3.2e-05 1024 210 1215 435200 72.0257 26.5012 887.598 824.259 1810.6 1810.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 510 0.001024 4096 125 4110 10800 2.70458 216.25 130.564 349.56 349.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 860 0.000512 1024 220 1005 27200 2.35155 1.6425 42.8125 51.9094 98.8143 98.9061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 460 6.4e-05 1024 102 690 153600 45.5521 13.3457 175.413 412.363 646.883 647.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1800 6.4e-05 2048 210 1185 293600 35.4897 28.375 1044.07 837.927 1945.97 1946.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 15 410 6.4e-05 512 145 540 0 6.63002 0.005344 206.213 212.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 960 0.000512 4096 230 4050 30208 6.6048 550.299 208.931 765.885 765.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 460 0.001024 4096 150 2415 6656 2.69542 69.234 103.844 175.816 175.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 720 0.000512 512 60 465 33792 1.136 0.808992 10.9775 25.7435 38.7675 38.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 700 6.4e-05 512 70 285 270336 13.6339 6.7113 58.4427 209.232 288.205 288.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 830 3.2e-05 1024 210 1215 442368 72.6165 26.8249 819.054 836.023 1754.74 1754.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 510 0.001024 4096 125 4110 10752 2.71155 198.568 132.93 334.251 334.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 860 0.000512 1024 220 1005 26624 2.32496 1.61549 38.2296 51.3391 93.6071 93.7017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 460 6.4e-05 1024 102 690 163840 44.8755 13.4922 171.393 418.343 648.321 648.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1800 6.4e-05 2048 210 1185 292864 35.3243 28.3095 953.758 836.348 1853.84 1853.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 960 0.000512 4096 230 4060 30560 6.64368 420.556 209.607 636.857 636.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 460 0.001024 4096 150 2420 7040 2.72384 56.9995 104.759 164.529 164.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 720 0.000512 512 60 480 34560 1.15299 0.831488 8.42992 26.281 36.7979 36.9005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 700 6.4e-05 512 70 280 271360 13.6769 6.72154 48.7204 209.613 278.934 279.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 830 3.2e-05 1024 210 1220 448512 72.2015 26.88 633.388 837.872 1570.57 1570.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 510 0.001024 4096 125 4120 11040 2.71974 154.36 130.764 287.889 287.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 860 0.000512 1024 220 1000 28544 2.34294 1.66883 29.9789 52.3777 86.4708 86.5756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 460 6.4e-05 1024 102 680 167936 44.3691 13.5025 148.825 417.708 624.637 624.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1800 6.4e-05 2048 210 1180 294144 35.4785 28.2973 1435.09 838.22 2337.19 2337.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 410 6.4e-05 512 145 540 49152 40.7922 6.71046 16.4638 208.976 273.227 273.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 960 0.000512 4096 230 4060 30560 6.64979 471.853 209.615 688.169 688.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 460 0.001024 4096 150 2420 7040 2.72384 64.5591 104.794 172.123 172.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 720 0.000512 512 60 480 34560 1.15491 0.83152 9.59203 26.25 37.9304 38.0355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 700 6.4e-05 512 70 280 271360 13.7292 6.73264 52.4145 209.608 282.684 282.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 830 3.2e-05 1024 210 1220 448000 72.4404 26.945 714.346 837.831 1651.8 1652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 510 0.001024 4096 125 4120 11040 2.72589 173.125 132.897 308.794 308.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 860 0.000512 1024 220 1000 28480 2.35014 1.65926 33.9282 52.3594 90.4033 90.5074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 460 6.4e-05 1024 102 680 168960 44.4936 13.525 148.194 419.037 625.475 625.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1800 6.4e-05 2048 210 1180 294080 35.539 28.4426 811.251 837.826 1713.17 1713.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 410 6.4e-05 512 145 540 40960 41.307 6.63248 15.5275 207.114 270.859 271.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 960 0.000512 4096 230 4060 30528 6.63786 439.075 209.468 655.235 655.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 460 0.001024 4096 150 2420 7008 2.71782 59.502 104.657 166.921 166.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 720 0.000512 512 60 480 34560 1.15584 0.832736 8.92051 26.3147 37.3267 37.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 700 6.4e-05 512 70 280 270336 13.7058 6.72566 45.1746 209.249 275.055 275.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 830 3.2e-05 1024 210 1220 448512 72.1116 26.8943 665.24 836.393 1600.87 1601.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 510 0.001024 4096 125 4120 11040 2.72579 161.743 132.776 297.292 297.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 860 0.000512 1024 220 1000 28608 2.35696 1.66707 31.9635 52.4773 88.5694 88.6763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 460 6.4e-05 1024 102 680 165888 44.4198 13.5721 135.553 416.272 610.038 610.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1800 6.4e-05 2048 210 1180 294144 35.4442 28.3278 756.49 838.739 1659.11 1659.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 410 6.4e-05 512 145 540 36864 41.6654 6.62512 13.1807 206.205 267.955 268.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 960 0.000512 4096 230 4060 30520 6.62973 446.582 209.5 662.764 662.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 460 0.001024 4096 150 2420 7000 2.7177 61.0788 104.675 168.516 168.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 720 0.000512 512 60 480 34496 1.16288 0.834176 9.17878 26.3235 37.6015 37.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 700 6.4e-05 512 70 280 270592 13.7255 6.73491 46.8373 209.293 276.785 276.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 830 3.2e-05 1024 210 1220 448000 72.3256 27.2364 677.229 836.535 1613.56 1613.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 510 0.001024 4096 125 4120 11032 2.72589 164.286 131.672 298.728 298.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 860 0.000512 1024 220 1000 28448 2.3648 1.67322 32.4334 52.4973 89.0676 89.1686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 460 6.4e-05 1024 102 680 168448 44.5018 13.5298 140.741 418.398 617.403 617.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1800 6.4e-05 2048 210 1180 293888 35.5715 28.3488 772.222 837.759 1674.02 1674.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 410 6.4e-05 512 145 540 28672 41.7457 6.57699 10.6069 202.121 261.337 261.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 960 0.000512 4096 230 4060 30528 6.63827 440.498 209.562 656.753 656.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 460 0.001024 4096 150 2420 6976 2.7136 61.4625 104.579 168.803 168.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 720 0.000512 512 60 480 34560 1.15728 0.833568 9.14109 26.2942 37.5291 37.6263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 700 6.4e-05 512 70 280 270336 13.6388 6.7113 46.9005 208.922 276.367 276.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 830 3.2e-05 1024 210 1220 446464 72.1305 26.8254 670.649 835.07 1604.9 1605.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 510 0.001024 4096 125 4120 11008 2.72179 161.117 130.298 294.182 294.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 860 0.000512 1024 220 1000 28416 2.35395 1.66944 32.3102 52.4247 88.8626 88.9658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 460 6.4e-05 1024 102 680 167936 44.3449 13.4861 141.357 417.67 617.079 617.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1800 6.4e-05 2048 210 1180 293888 35.4034 28.308 782.776 837.835 1684.44 1684.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 410 6.4e-05 512 145 540 49152 40.8394 6.70576 17.8542 208.959 274.637 274.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 960 0.000512 4096 230 4060 30528 6.64208 555.846 209.777 772.32 772.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 460 0.001024 4096 150 2420 6984 2.71565 75.8454 104.75 183.358 183.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 720 0.000512 512 60 480 34560 1.16909 0.831296 11.4613 26.2893 39.8526 39.9566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 700 6.4e-05 512 70 280 269568 13.6949 6.71731 57.8716 208.931 287.409 287.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 830 3.2e-05 1024 210 1220 446976 72.0494 26.8682 841.254 835.079 1775.49 1775.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 510 0.001024 4096 125 4120 11016 2.71792 203.776 131.379 337.921 337.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 860 0.000512 1024 220 1000 28512 2.35315 1.66374 40.8708 52.4388 97.4295 97.5278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 460 6.4e-05 1024 102 680 161280 44.7914 13.398 167.801 414.653 640.86 641.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1800 6.4e-05 2048 210 1180 293760 35.4858 28.3367 955.281 838.224 1857.44 1857.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 410 6.4e-05 512 145 540 18432 42.0156 6.54742 8.6041 198.15 255.59 255.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 960 0.000512 4096 230 4060 30384 6.63043 385.7 209.418 601.802 601.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 460 0.001024 4096 150 2420 6912 2.7177 52.371 104.762 159.892 159.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 720 0.000512 512 60 480 33984 1.15069 0.823488 8.01206 26.143 36.2317 36.3289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 700 6.4e-05 512 70 280 267264 13.5488 6.65997 40.3791 207.461 268.234 268.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 830 3.2e-05 1024 210 1220 442368 71.6039 26.6588 581.01 829.117 1508.61 1508.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 510 0.001024 4096 125 4120 10944 2.71936 141.246 130.792 274.8 274.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 860 0.000512 1024 220 1000 28224 2.33197 1.64422 28.4386 52.1408 84.6599 84.7442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 460 6.4e-05 1024 102 680 156672 44.4579 13.2623 113.92 408.571 580.428 580.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1800 6.4e-05 2048 210 1180 293760 35.3811 28.3681 663.757 838.529 1566.14 1566.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 20 410 6.4e-05 512 145 540 0 6.54509 0.005024 198.125 204.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 960 0.000512 4096 230 4060 30480 6.62733 532.35 209.565 748.594 748.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 460 0.001024 4096 150 2420 6960 2.71037 72.6693 104.665 180.088 180.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 720 0.000512 512 60 480 34240 1.15968 0.823904 10.9261 26.1868 39.1943 39.2909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 700 6.4e-05 512 70 280 271360 13.691 6.72403 55.8941 209.801 286.295 286.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 830 3.2e-05 1024 210 1220 445440 72.566 26.9245 801.745 838.554 1740.01 1740.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 510 0.001024 4096 125 4120 10960 2.71779 194.83 127.381 324.974 325.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 860 0.000512 1024 220 1000 28160 2.34016 1.64806 38.6208 52.2201 94.928 95.0232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 460 6.4e-05 1024 102 680 168960 44.3945 13.5148 168.371 419.494 645.992 646.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1800 6.4e-05 2048 210 1180 294080 35.4144 28.3256 918.826 838.622 1821.29 1821.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 410 6.4e-05 512 145 540 40960 41.2629 6.62189 18.0897 206.404 272.641 272.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 960 0.000512 4096 230 4060 30400 6.62896 373.835 209.548 590.06 590.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 460 0.001024 4096 150 2420 6880 2.7136 50.3766 104.657 157.789 157.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 720 0.000512 512 60 480 33920 1.14355 0.819744 7.75626 26.0182 35.8379 35.9376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 700 6.4e-05 512 70 280 271360 13.6693 6.71744 39.6993 209.836 270.108 270.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 830 3.2e-05 1024 210 1220 440320 73.2707 26.8841 558.819 838.588 1497.78 1497.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 510 0.001024 4096 125 4120 10880 2.71699 136.248 133.503 272.51 272.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 860 0.000512 1024 220 1000 27520 2.33402 1.6425 26.8109 51.8963 82.779 82.8765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 460 6.4e-05 1024 102 680 163840 43.9912 13.3278 115.239 412.771 585.539 585.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1800 6.4e-05 2048 210 1180 293760 35.3259 28.3423 642.261 838.746 1544.78 1544.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 20 410 6.4e-05 512 145 540 0 6.43686 0.004608 192.598 199.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 960 0.000512 4096 230 4060 30432 6.62547 500.137 209.415 716.23 716.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 460 0.001024 4096 150 2420 6912 2.71718 67.8527 104.504 175.116 175.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 720 0.000512 512 60 480 34176 1.15702 0.829344 10.1924 26.2375 38.5138 38.6122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 700 6.4e-05 512 70 280 267264 13.7255 6.68218 51.5753 208.46 280.627 280.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 830 3.2e-05 1024 210 1220 442368 71.9972 26.7287 747.665 833.156 1679.77 1679.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 510 0.001024 4096 125 4120 10944 2.71629 183.592 133.026 319.377 319.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 860 0.000512 1024 220 1000 28416 2.33872 1.65958 36.5396 52.3309 92.9694 93.0652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 460 6.4e-05 1024 102 680 159744 44.5768 13.4016 148.602 412.616 619.407 619.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1800 6.4e-05 2048 210 1180 293760 35.3496 28.3693 858.518 838.875 1761.21 1761.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 410 6.4e-05 512 145 540 24576 41.1948 6.53798 10.3357 198.19 256.524 256.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 960 0.000512 4096 230 4060 30336 6.62832 358.909 209.393 574.983 575.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 460 0.001024 4096 150 2420 6720 2.69949 46.7958 103.979 153.518 153.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 720 0.000512 512 60 480 33792 1.14784 0.818304 7.33376 26.0423 35.4392 35.5338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 700 6.4e-05 512 70 280 264192 13.5727 6.61914 36.9696 206.442 263.794 263.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 830 3.2e-05 1024 210 1220 430080 72.6691 26.4393 523.061 824.951 1447.34 1447.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 510 0.001024 4096 125 4120 10752 2.70131 129.38 130.685 262.812 262.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 860 0.000512 1024 220 1000 27648 2.33478 1.64608 25.8777 51.9415 81.9011 81.9958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 460 6.4e-05 1024 102 680 159744 44.6442 13.314 107.375 412.767 578.317 578.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1800 6.4e-05 2048 210 1180 293376 35.3824 28.3174 614.494 837.525 1515.82 1515.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 20 410 6.4e-05 512 145 540 0 6.53872 0.005024 198.136 204.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 960 0.000512 4096 230 4060 30500 6.64019 522.899 209.782 739.376 739.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 460 0.001024 4096 150 2420 6900 2.70746 70.8792 104.448 178.078 178.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 720 0.000512 512 60 480 34400 1.15981 0.828768 10.7516 26.2551 39.0932 39.1878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 700 6.4e-05 512 70 280 268800 13.6793 6.70861 54.3193 208.524 283.42 283.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 830 3.2e-05 1024 210 1220 441600 72.4592 26.8184 780.74 833.409 1713.65 1713.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 510 0.001024 4096 125 4120 11000 2.7223 191.811 130.279 324.858 324.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 860 0.000512 1024 220 1000 28400 2.35568 1.6609 38.3047 52.354 94.7732 94.8665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 460 6.4e-05 1024 102 680 160000 44.7629 13.3571 157.042 412.635 628.01 628.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1800 6.4e-05 2048 210 1180 294000 35.6207 28.3648 899.981 838.884 1802.96 1803.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 410 6.4e-05 512 145 540 25600 43.216 6.64093 11.2289 206.419 267.768 267.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 960 0.000512 4096 230 4060 30400 6.6391 368.24 209.638 584.568 584.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 460 0.001024 4096 150 2420 6800 2.70822 49.2514 104.374 156.377 156.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 720 0.000512 512 60 480 33600 1.15248 0.823104 7.56829 26.0369 35.6793 35.7732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 700 6.4e-05 512 70 280 262400 13.7402 6.63133 37.8697 206.3 264.728 264.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 830 3.2e-05 1024 210 1220 435200 72.0385 26.5005 545.217 824.391 1468.36 1468.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 510 0.001024 4096 125 4120 10800 2.7191 132.79 131.963 267.515 267.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 860 0.000512 1024 220 1000 28000 2.33638 1.64016 26.9729 51.9289 82.9743 83.0689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 460 6.4e-05 1024 102 680 153600 45.5479 13.3521 106.874 412.438 578.423 578.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1800 6.4e-05 2048 210 1180 293600 35.483 28.3755 633.756 837.485 1535.2 1535.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 20 410 6.4e-05 512 145 540 0 6.63142 0.004864 206.238 212.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 960 0.000512 4096 230 4060 30464 6.62 668.799 209.423 884.894 884.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 460 0.001024 4096 150 2420 6944 2.71507 90.5844 104.636 197.978 198.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 720 0.000512 512 60 480 34048 1.14746 0.820192 13.7453 26.0494 41.8611 41.9555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 700 6.4e-05 512 70 280 268800 13.8146 6.71802 69.796 209.254 299.772 299.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 830 3.2e-05 1024 210 1220 444416 72.5476 26.8984 1004.28 836.309 1940.24 1940.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 510 0.001024 4096 125 4120 10976 2.72189 244.662 131.439 378.869 378.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 860 0.000512 1024 220 1000 27776 2.33277 1.64413 47.9572 51.95 103.984 104.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 460 6.4e-05 1024 102 680 164864 44.1378 13.4255 206.025 413.523 677.325 677.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1800 6.4e-05 2048 210 1180 293888 35.393 28.3996 1149.46 837.615 2050.97 2051.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 20 410 6.4e-05 512 145 540 0 6.43613 0.004832 192.384 198.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 960 0.000512 4096 230 4060 30240 6.62118 435.419 208.869 650.963 651.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 460 0.001024 4096 150 2420 6720 2.70512 54.3792 104.067 161.203 161.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 720 0.000512 512 60 480 34048 1.15414 0.829408 9.16237 26.1468 37.3919 37.4927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 700 6.4e-05 512 70 280 265216 13.642 6.63968 45.6715 206.972 273.118 273.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 830 3.2e-05 1024 210 1220 430080 73.038 26.5155 634.947 827.051 1561.79 1561.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 510 0.001024 4096 125 4120 10752 2.70947 157.32 128.891 288.964 289.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 860 0.000512 1024 220 1000 27776 2.34614 1.65146 31.5075 52.1254 87.7355 87.8394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 460 6.4e-05 1024 102 680 157696 43.7954 13.3487 129.291 404.374 591.03 591.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1800 6.4e-05 2048 210 1180 292992 35.367 28.3011 746.921 836.902 1647.6 1647.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 20 410 6.4e-05 512 145 540 0 6.44096 0.004832 192.494 199.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 960 0.000512 4096 230 4060 30480 6.63933 641.485 209.568 857.745 857.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 460 0.001024 4096 150 2420 6960 2.72179 85.9351 104.77 193.469 193.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 720 0.000512 512 60 480 34560 1.1561 0.830368 13.4239 26.2909 41.7973 41.8939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 700 6.4e-05 512 70 280 268800 13.7692 6.7168 67.0509 208.752 296.477 296.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 830 3.2e-05 1024 210 1220 445440 72.2226 27.0242 963.435 834.304 1897.2 1897.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 510 0.001024 4096 125 4120 10920 2.71565 233.785 132.01 368.554 368.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 860 0.000512 1024 220 1000 28320 2.35779 1.66298 46.7179 52.4346 103.273 103.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 460 6.4e-05 1024 102 680 161280 44.5034 13.3427 193.106 412.183 663.358 663.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1800 6.4e-05 2048 210 1180 293760 35.4892 28.4128 1099.8 837.109 2000.92 2001.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 410 6.4e-05 512 145 540 30720 42.5082 6.62893 16.418 206.217 272.04 272.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 960 0.000512 4096 230 4060 30240 6.61299 431.956 209.113 647.735 647.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 460 0.001024 4096 150 2420 6720 2.70406 56.3158 104.219 163.283 163.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 720 0.000512 512 60 480 33600 1.14947 0.823616 8.92982 26.0735 37.0756 37.1657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 700 6.4e-05 512 70 280 261120 13.7964 6.62522 44.276 206.45 271.328 271.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 830 3.2e-05 1024 210 1220 430080 72.6891 26.4763 631.143 824.925 1555.45 1555.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 510 0.001024 4096 125 4120 10800 2.71155 156.862 131.183 290.8 290.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 860 0.000512 1024 220 1000 27840 2.33322 1.64387 31.4352 52.0052 87.515 87.6092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 460 6.4e-05 1024 102 680 153600 45.4462 13.3345 125.16 412.721 596.873 597.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1800 6.4e-05 2048 210 1180 293760 35.3862 28.3768 745.275 838.072 1647.22 1647.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 20 410 6.4e-05 512 145 540 0 6.62694 0.004704 206.389 213.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 960 0.000512 4096 230 4060 30464 6.63539 622.947 209.532 839.167 839.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 460 0.001024 4096 150 2420 6912 2.71824 82.2129 104.558 189.535 189.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 720 0.000512 512 60 480 34304 1.16042 0.833792 12.8427 26.3176 41.2526 41.3485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 700 6.4e-05 512 70 280 270336 13.6182 6.71059 65.4246 208.935 294.876 295.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 830 3.2e-05 1024 210 1220 442368 72.566 26.8238 924.014 835.032 1858.66 1858.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 510 0.001024 4096 125 4120 10880 2.71411 225.221 131.953 359.936 359.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 860 0.000512 1024 220 1000 28160 2.35805 1.67322 44.8815 52.4918 101.505 101.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 460 6.4e-05 1024 102 680 163840 44.8569 13.4805 189.41 417.703 665.669 665.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1800 6.4e-05 2048 210 1180 293888 35.383 28.3098 1069.18 837.907 1970.89 1971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 410 6.4e-05 512 145 540 32768 40.156 6.53648 17.0796 197.995 262.033 262.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 960 0.000512 4096 230 4060 30208 6.60579 417.45 208.908 633.017 633.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 460 0.001024 4096 150 2420 6656 2.69549 53.6646 103.903 160.307 160.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 720 0.000512 512 60 480 32768 1.14394 0.810976 8.45885 25.727 36.2373 36.3324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 700 6.4e-05 512 70 280 270336 13.639 6.70995 44.1641 209.085 273.786 273.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 830 3.2e-05 1024 210 1220 442368 72.5698 26.8269 624.492 835.461 1559.57 1559.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 510 0.001024 4096 125 4120 10752 2.71242 150.703 133.038 286.497 286.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 860 0.000512 1024 220 1000 26624 2.32448 1.61792 29.1066 51.3014 84.4512 84.5474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 460 6.4e-05 1024 102 680 163840 44.8753 13.5113 128.755 417.997 605.351 605.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1800 6.4e-05 2048 210 1180 292864 35.323 28.3259 716.089 835.738 1615.58 1615.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 20 410 6.4e-05 512 145 540 0 5.68115 0.005408 176.068 181.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 960 0.000512 4096 230 4060 30336 6.62893 544.216 209.381 760.277 760.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 460 0.001024 4096 150 2420 6720 2.70512 69.7161 103.971 176.436 176.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 720 0.000512 512 60 480 33792 1.1511 0.819648 11.0693 26.0427 39.1795 39.2734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 700 6.4e-05 512 70 280 264192 13.5756 6.61597 55.5028 206.432 282.311 282.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 830 3.2e-05 1024 210 1220 430080 72.6811 26.4371 785.108 824.923 1709.37 1709.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 510 0.001024 4096 125 4120 10752 2.70336 192.936 131.738 327.419 327.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 860 0.000512 1024 220 1000 27648 2.33315 1.64454 38.6107 51.9404 94.6271 94.7206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 460 6.4e-05 1024 102 680 159744 44.6602 13.3234 161.285 412.694 632.169 632.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1800 6.4e-05 2048 210 1180 293376 35.3846 28.3108 933.466 837.505 1834.77 1834.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 20 410 6.4e-05 512 145 540 0 6.53418 0.004704 198.127 204.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 960 0.000512 4096 230 4060 29952 6.58176 375.4 208.334 590.366 590.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 460 0.001024 4096 150 2420 6528 2.69795 48.5135 103.963 155.217 155.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 720 0.000512 512 60 480 33792 1.1568 0.828736 7.8511 26.167 36.1057 36.2025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 700 6.4e-05 512 70 280 258048 13.9518 6.62672 38.5718 206.537 265.873 266.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 830 3.2e-05 1024 210 1220 417792 74.7308 26.4499 540.259 825.07 1466.72 1466.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 510 0.001024 4096 125 4120 10368 2.67821 129.449 129.639 261.811 261.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 860 0.000512 1024 220 1000 27648 2.34851 1.65088 27.7252 52.1877 84.0131 84.1114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 460 6.4e-05 1024 102 680 147456 43.7223 13.1625 106.398 396.43 559.922 560.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1800 6.4e-05 2048 210 1180 293376 35.3478 28.2847 654.493 837.896 1556.13 1556.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 48 20 410 6.4e-05 512 145 540 0 6.53878 0.004096 198.232 204.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 960 0.000512 4096 230 4060 30400 6.63677 563.524 209.637 779.845 779.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 460 0.001024 4096 150 2420 6800 2.70918 74.8078 104.374 181.934 181.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 720 0.000512 512 60 480 33600 1.15555 0.817376 11.4876 26.0285 39.591 39.6859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 700 6.4e-05 512 70 280 262400 13.7508 6.63142 57.5216 206.296 284.389 284.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 830 3.2e-05 1024 210 1220 435200 72.0537 26.7489 830.581 824.39 1753.98 1754.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 510 0.001024 4096 125 4120 10800 2.70602 203.01 130.908 336.669 336.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 860 0.000512 1024 220 1000 28000 2.3377 1.6423 40.9708 51.9137 96.9638 97.0568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 460 6.4e-05 1024 102 680 153600 45.5516 13.3452 162.04 412.422 633.57 633.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1800 6.4e-05 2048 210 1180 293600 35.4979 28.3625 964.77 837.494 1866.23 1866.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 20 410 6.4e-05 512 145 540 0 6.63142 0.004096 206.241 212.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 960 0.000512 4096 230 4060 30000 6.59046 401.56 208.561 616.765 616.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 460 0.001024 4096 150 2420 6400 2.69107 49.8706 103.301 155.907 155.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 720 0.000512 512 60 480 33600 1.16467 0.82944 8.20758 26.1664 36.4692 36.5711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 700 6.4e-05 512 70 280 256000 14.0779 6.63552 39.8672 206.435 267.212 267.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 830 3.2e-05 1024 210 1220 435200 71.9618 26.4769 596.38 824.649 1519.7 1519.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 510 0.001024 4096 125 4120 10400 2.68349 138.723 128.788 270.241 270.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 860 0.000512 1024 220 1000 27200 2.36221 1.6473 28.5216 52.1829 84.8216 84.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 460 6.4e-05 1024 102 680 153600 45.4946 13.4714 115.243 412.706 587.14 587.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1800 6.4e-05 2048 210 1180 292800 35.4324 28.33 681.164 838.12 1583.16 1583.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 50 20 410 6.4e-05 512 145 540 0 6.63178 0.004448 206.373 213.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 960 0.000512 4096 230 4056 30560 6.62685 414.859 209.684 631.223 631.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 460 0.001024 4096 150 2424 7040 2.72675 56.4426 104.948 164.162 164.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 720 0.000512 512 60 480 34688 1.14893 0.837632 8.45533 26.2827 36.8281 36.9275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 700 6.4e-05 512 70 288 265216 13.9838 6.71757 49.1067 209.991 279.995 280.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 830 3.2e-05 1024 210 1224 452608 71.7324 26.8825 631.915 838.451 1569.22 1569.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 510 0.001024 4096 125 4128 11040 2.72406 152.621 133.166 288.558 288.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 860 0.000512 1024 220 1008 28288 2.35312 1.66941 29.8062 52.4164 86.3504 86.4543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 460 6.4e-05 1024 102 696 161792 45.1984 13.4905 143.731 417.986 620.635 620.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1800 6.4e-05 2048 210 1176 294272 35.4906 28.3257 1378.49 838.783 2281.21 2281.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 410 6.4e-05 512 145 552 40960 41.8376 6.7113 13.9871 209.114 271.926 272.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 960 0.000512 4096 230 4056 30560 6.64307 438.308 209.587 654.591 654.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 460 0.001024 4096 150 2424 7000 2.72118 59.5227 104.706 166.993 167.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 720 0.000512 512 60 480 34720 1.15181 0.83216 9.00442 26.2529 37.3396 37.4352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 700 6.4e-05 512 70 288 264960 14.0635 6.7289 49.3219 209.63 279.93 280.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 830 3.2e-05 1024 210 1224 450560 72.1068 26.9435 667.199 837.928 1604.4 1604.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 510 0.001024 4096 125 4128 11040 2.72358 161.662 133.155 297.587 297.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 860 0.000512 1024 220 1008 28160 2.35674 1.66109 31.726 52.3472 88.1919 88.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 460 6.4e-05 1024 102 696 161280 45.4887 13.5302 134.149 419.076 612.465 612.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1800 6.4e-05 2048 210 1176 294240 35.562 28.4246 753.863 837.927 1655.89 1655.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 410 6.4e-05 512 145 552 40960 41.2769 6.63142 14.8943 206.233 269.304 269.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 960 0.000512 4096 230 4056 30528 6.63869 432.412 209.625 648.731 648.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 460 0.001024 4096 150 2424 7008 2.71658 59.2916 104.875 166.928 166.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 720 0.000512 512 60 480 34752 1.15642 0.833536 9.00272 26.3424 37.432 37.5337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 700 6.4e-05 512 70 288 264192 14.0263 6.72563 46.082 209.454 276.487 276.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 830 3.2e-05 1024 210 1224 451584 71.7399 26.9055 662.235 837.214 1598.32 1598.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 510 0.001024 4096 125 4128 10992 2.71584 159.152 131.908 293.823 293.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 860 0.000512 1024 220 1008 28224 2.35997 1.67168 31.6322 52.5285 88.2967 88.3939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 460 6.4e-05 1024 102 696 159744 45.2347 13.4546 131.628 416.675 607.215 607.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1800 6.4e-05 2048 210 1176 294144 35.4394 28.3529 741.977 838.943 1644.83 1644.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 410 6.4e-05 512 145 552 36864 41.6539 6.62867 13.4018 206.398 268.364 268.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 960 0.000512 4096 230 4056 30432 6.62 276.781 209.158 492.612 492.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 460 0.001024 4096 150 2424 6912 2.71155 37.5255 104.507 144.788 144.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 720 0.000512 512 60 480 34560 1.15443 0.82944 5.90211 26.2187 34.2032 34.2979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 700 6.4e-05 512 70 288 261120 14.023 6.67907 34.1022 208.246 263.242 263.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 830 3.2e-05 1024 210 1224 448512 71.3484 26.8954 424.247 832.3 1355.01 1355.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 510 0.001024 4096 125 4128 10944 2.71414 101.653 132.133 236.545 236.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 860 0.000512 1024 220 1008 28032 2.34717 1.66032 20.5446 52.2808 76.93 77.0278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 460 6.4e-05 1024 102 696 153600 45.3899 13.6367 82.0498 412.204 553.493 553.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1800 6.4e-05 2048 210 1176 293760 35.3538 28.2837 476.369 837.539 1377.65 1377.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 410 6.4e-05 512 145 552 24576 41.1912 6.54336 6.17811 197.994 252.176 252.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 960 0.000512 4096 230 4056 30520 6.62733 502.298 209.448 718.422 718.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 460 0.001024 4096 150 2424 7000 2.71936 68.9456 104.748 176.47 176.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 720 0.000512 512 60 480 34720 1.15277 0.831488 10.4718 26.3126 38.8668 38.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 700 6.4e-05 512 70 288 265216 14.0286 6.72861 53.9609 209.207 284.109 284.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 830 3.2e-05 1024 210 1224 451584 71.7869 26.9231 760.766 836.214 1695.91 1696.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 510 0.001024 4096 125 4128 10976 2.71728 183.861 132.635 319.256 319.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 860 0.000512 1024 220 1008 28224 2.36544 1.66678 36.7408 52.4753 93.3547 93.4398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 460 6.4e-05 1024 102 696 161280 45.3778 13.5255 153.864 418.244 631.227 631.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1800 6.4e-05 2048 210 1176 294112 35.5073 28.3672 865.205 838.025 1767.21 1767.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 410 6.4e-05 512 145 552 28672 41.7347 6.57523 12.2603 202.044 262.884 263.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 960 0.000512 4096 230 4056 30464 6.62323 315.547 209.599 531.829 531.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 460 0.001024 4096 150 2424 6944 2.71757 43.2419 104.863 150.866 150.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 720 0.000512 512 60 480 34048 1.15258 0.82128 6.60006 26.0756 34.7492 34.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 700 6.4e-05 512 70 288 265216 13.9779 6.72115 34.6956 209.475 265.071 265.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 830 3.2e-05 1024 210 1224 451584 71.6456 26.9082 484.484 837.202 1420.48 1420.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 510 0.001024 4096 125 4128 10864 2.71165 114.718 130.185 247.658 247.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 860 0.000512 1024 220 1008 27776 2.33456 1.65283 23.0748 52.0027 79.1694 79.2659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 460 6.4e-05 1024 102 696 157696 45.1366 13.3624 95.8497 414.287 568.862 569.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1800 6.4e-05 2048 210 1176 293888 35.3924 28.3523 547.519 838.515 1449.89 1449.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 24 410 6.4e-05 512 145 552 0 6.43686 0.004928 192.587 199.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 960 0.000512 4096 230 4056 30528 6.62938 470.446 209.76 686.887 686.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 460 0.001024 4096 150 2424 6976 2.7177 65.8046 104.776 173.342 173.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 720 0.000512 512 60 480 34560 1.1535 0.829792 9.90518 26.3025 38.2938 38.3862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 700 6.4e-05 512 70 288 264192 13.9645 6.70851 51.8277 209.1 281.787 281.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 830 3.2e-05 1024 210 1224 450560 71.5538 26.8206 723.787 835.775 1658.15 1658.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 510 0.001024 4096 125 4128 11008 2.72182 173.353 131.593 307.709 307.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 860 0.000512 1024 220 1008 28160 2.35437 1.66698 34.6995 52.4665 91.2884 91.3808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 460 6.4e-05 1024 102 696 159744 45.3541 13.5017 146.705 418.035 623.813 623.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1800 6.4e-05 2048 210 1176 294144 35.38 28.3991 837.776 839.034 1740.69 1740.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 410 6.4e-05 512 145 552 32768 42.837 6.7072 13.3727 209.144 272.329 272.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 960 0.000512 4096 230 4056 30464 6.62934 306.934 209.668 523.284 523.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 460 0.001024 4096 150 2424 6912 2.71466 43.3971 104.766 150.919 150.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 720 0.000512 512 60 480 34304 1.15814 0.831744 6.60432 26.3437 35.0371 35.1332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 700 6.4e-05 512 70 288 262144 14.0699 6.71334 35.0594 209.119 265.148 265.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 830 3.2e-05 1024 210 1224 450560 71.5492 26.8275 480.199 835.768 1414.56 1414.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 510 0.001024 4096 125 4128 10880 2.71155 111.624 132.286 246.662 246.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 860 0.000512 1024 220 1008 28160 2.35475 1.66762 23.2868 52.5376 79.9457 80.0398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 460 6.4e-05 1024 102 696 155648 45.9414 13.4865 96.3419 418.072 574.054 574.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1800 6.4e-05 2048 210 1176 293888 35.3888 28.3238 559.099 838.924 1461.84 1461.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 24 410 6.4e-05 512 145 552 0 6.53763 0.005312 198.061 204.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 960 0.000512 4096 230 4056 30528 6.64646 531.246 209.604 747.549 747.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 460 0.001024 4096 150 2424 6984 2.71203 72.9539 104.758 180.467 180.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 720 0.000512 512 60 480 34560 1.15558 0.82944 11.0444 26.2616 39.3873 39.4853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 700 6.4e-05 512 70 288 262656 14.0718 6.71504 56.5142 208.727 286.211 286.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 830 3.2e-05 1024 210 1224 446976 71.9861 26.8677 801.436 834.27 1734.77 1734.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 510 0.001024 4096 125 4128 10944 2.71216 194.205 121.808 318.77 318.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 860 0.000512 1024 220 1008 28224 2.35507 1.66454 39.0806 52.3738 95.5742 95.6702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 460 6.4e-05 1024 102 696 156672 45.4138 13.4045 158.527 414.258 631.821 631.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1800 6.4e-05 2048 210 1176 294048 35.4648 28.4262 910.517 837.406 1811.92 1812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 410 6.4e-05 512 145 552 18432 42.0252 6.5513 8.5344 198.897 256.277 256.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 960 0.000512 4096 230 4056 30384 6.62266 372.073 209.17 587.919 587.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 460 0.001024 4096 150 2424 6912 2.72083 50.6118 104.778 158.149 158.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 720 0.000512 512 60 480 33984 1.15648 0.823872 7.69331 26.1175 35.8916 35.9868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 700 6.4e-05 512 70 288 258048 14.0749 6.65763 39.3127 207.26 267.495 267.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 830 3.2e-05 1024 210 1224 442368 71.5797 26.5789 558.665 828.308 1485.35 1485.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 510 0.001024 4096 125 4128 10800 2.70608 135.289 131.224 269.263 269.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 860 0.000512 1024 220 1008 27648 2.34496 1.64614 26.9536 52.091 83.136 83.2305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 460 6.4e-05 1024 102 696 147456 45.8193 13.4226 104.964 408.185 572.607 572.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1800 6.4e-05 2048 210 1176 293760 35.3813 28.3708 636.566 837.707 1538.13 1538.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 24 410 6.4e-05 512 145 552 0 6.5392 0.004096 197.937 204.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 960 0.000512 4096 230 4056 30480 6.62528 502.902 209.488 719.07 719.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 460 0.001024 4096 150 2424 6960 2.72038 68.8102 104.761 176.335 176.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 720 0.000512 512 60 480 34560 1.14835 0.823968 10.4874 26.1802 38.7359 38.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 700 6.4e-05 512 70 288 263680 14.0913 6.72154 53.8532 209.77 284.622 284.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 830 3.2e-05 1024 210 1224 450560 71.901 26.9231 766.331 838.437 1703.81 1703.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 510 0.001024 4096 125 4128 10960 2.7095 184.467 132.83 320.051 320.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 860 0.000512 1024 220 1008 27840 2.34698 1.64864 36.4082 52.2093 92.7134 92.8059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 460 6.4e-05 1024 102 696 158720 45.6819 13.5118 152.365 419.416 631.187 631.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1800 6.4e-05 2048 210 1176 294080 35.3902 28.3119 863.614 838.5 1765.92 1766.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 410 6.4e-05 512 145 552 40960 41.252 6.62704 17.5454 206.371 272.059 272.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 960 0.000512 4096 230 4056 30400 6.6271 362.025 209.498 578.203 578.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 460 0.001024 4096 150 2424 6880 2.71155 48.9887 104.771 156.513 156.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 720 0.000512 512 60 480 33920 1.1471 0.817824 7.51242 26.0187 35.5981 35.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 700 6.4e-05 512 70 288 261120 14.2037 6.71286 38.7214 209.83 269.659 269.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 830 3.2e-05 1024 210 1224 450560 71.774 26.8784 552.937 838.551 1490.36 1490.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 510 0.001024 4096 125 4128 10880 2.71565 132.567 132.731 268.057 268.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 860 0.000512 1024 220 1008 27520 2.33069 1.6425 26.1982 51.8908 82.1619 82.2576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 460 6.4e-05 1024 102 696 153600 45.3821 13.3345 106.414 412.629 577.977 578.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1800 6.4e-05 2048 210 1176 293760 35.3137 28.3069 619.338 838.74 1521.8 1521.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 24 410 6.4e-05 512 145 552 0 6.43155 0.004608 192.595 199.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 960 0.000512 4096 230 4056 30432 6.6233 645.81 209.124 861.61 861.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 460 0.001024 4096 150 2424 6912 2.70957 88.1009 104.494 195.35 195.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 720 0.000512 512 60 480 34560 1.14918 0.827776 13.5468 26.2106 41.8358 41.9313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 700 6.4e-05 512 70 288 261120 14.0152 6.67702 68.8449 208.213 297.937 298.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 830 3.2e-05 1024 210 1224 448512 71.2758 26.7365 986.392 832.189 1916.81 1916.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 510 0.001024 4096 125 4128 10944 2.71469 236.982 132.096 371.837 371.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 860 0.000512 1024 220 1008 28032 2.34454 1.66432 47.6357 52.2719 104.015 104.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 460 6.4e-05 1024 102 696 153600 45.3874 13.3261 190.572 412.143 661.646 661.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1800 6.4e-05 2048 210 1176 293760 35.3275 28.3034 1109.59 837.932 2011.25 2011.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 410 6.4e-05 512 145 552 24576 41.2016 6.54227 13.7135 197.969 259.688 259.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 960 0.000512 4096 230 4056 30336 6.61565 413.91 209.119 629.697 629.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 460 0.001024 4096 150 2424 6720 2.70336 52.1959 103.979 158.923 158.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 720 0.000512 512 60 480 33792 1.14912 0.82128 8.70304 26.0162 36.7899 36.8865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 700 6.4e-05 512 70 288 258048 13.9398 6.6152 44.406 206.214 271.365 271.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 830 3.2e-05 1024 210 1224 442368 70.9397 26.4397 621.341 824.056 1542.99 1543.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 510 0.001024 4096 125 4128 10752 2.7095 149.48 131.932 284.168 284.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 860 0.000512 1024 220 1008 27648 2.33446 1.64221 30.0438 51.8826 86.0036 86.0992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 460 6.4e-05 1024 102 696 147456 46.2927 13.6097 117.133 412.259 589.514 589.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1800 6.4e-05 2048 210 1176 293376 35.408 28.3198 707.585 837.105 1608.52 1608.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 24 410 6.4e-05 512 145 552 0 6.53722 0.004096 197.922 204.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 960 0.000512 4096 230 4056 30500 6.64166 637.368 209.505 853.579 853.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 460 0.001024 4096 150 2424 6900 2.71155 86.2523 104.453 193.461 193.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 720 0.000512 512 60 480 34400 1.1616 0.829984 13.3161 26.2197 41.6314 41.7327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 700 6.4e-05 512 70 288 262400 14.0321 6.7113 68.3503 208.295 297.591 297.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 830 3.2e-05 1024 210 1224 448000 71.6601 26.8168 963.909 832.509 1895.12 1895.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 510 0.001024 4096 125 4128 10900 2.70896 232.468 129.812 365.035 365.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 860 0.000512 1024 220 1008 28000 2.36285 1.66298 46.5049 52.3432 102.983 103.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 460 6.4e-05 1024 102 696 153600 45.5566 13.3612 186.345 412.131 657.618 657.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1800 6.4e-05 2048 210 1176 294000 35.6045 28.3735 1090.23 838.547 1992.86 1992.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 410 6.4e-05 512 145 552 25600 43.2432 6.6336 14.1446 206.2 270.501 270.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 960 0.000512 4096 230 4056 30400 6.64202 431.674 209.557 647.93 647.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 460 0.001024 4096 150 2424 6800 2.70797 56.7521 104.472 163.975 164.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 720 0.000512 512 60 480 33600 1.15443 0.821248 8.90534 26.0265 37.007 37.1034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 700 6.4e-05 512 70 288 256000 14.077 6.62746 45.2404 206.274 272.408 272.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 830 3.2e-05 1024 210 1224 435200 72.0376 26.5042 636.285 824.282 1559.33 1559.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 510 0.001024 4096 125 4128 10800 2.70746 156.416 131.138 290.304 290.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 860 0.000512 1024 220 1008 27200 2.35046 1.64262 30.7855 51.9071 86.7854 86.8775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 460 6.4e-05 1024 102 696 153600 45.5584 13.5967 126.934 412.375 598.676 598.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1800 6.4e-05 2048 210 1176 293600 35.4961 28.3972 738.724 837.86 1640.58 1640.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 24 410 6.4e-05 512 145 552 0 6.63181 0.006144 206.209 212.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 960 0.000512 4096 230 4056 30464 6.62547 624.443 209.373 840.493 840.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 460 0.001024 4096 150 2424 6944 2.7177 84.4943 104.745 191.999 192.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 720 0.000512 512 60 480 34048 1.14902 0.821408 12.8885 26.0462 41.0028 41.0992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 700 6.4e-05 512 70 288 265216 13.9756 6.72358 67.5208 209.247 297.654 297.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 830 3.2e-05 1024 210 1224 451584 71.6269 26.9004 949.23 836.292 1884.26 1884.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 510 0.001024 4096 125 4128 10864 2.7095 226.815 131.118 360.684 360.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 860 0.000512 1024 220 1008 27776 2.33574 1.64557 45.2137 51.946 101.238 101.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 460 6.4e-05 1024 102 696 157696 45.1216 13.3625 187.557 413.518 659.77 659.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1800 6.4e-05 2048 210 1176 293888 35.412 28.459 1071.2 837.604 1972.79 1972.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 24 410 6.4e-05 512 145 552 0 6.47437 0.00496 192.371 198.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 960 0.000512 4096 230 4056 30240 6.59744 409.342 209.018 625.009 625.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 460 0.001024 4096 150 2424 6720 2.70771 53.9509 104.272 160.975 161.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 720 0.000512 512 60 480 34048 1.15402 0.82608 8.59328 26.159 36.8321 36.9276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 700 6.4e-05 512 70 288 258048 14.0347 6.63939 43.8268 207.168 271.852 272.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 830 3.2e-05 1024 210 1224 444416 71.0411 26.5194 621.831 827.818 1547.42 1547.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 510 0.001024 4096 125 4128 10752 2.70541 148.148 131.377 282.274 282.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 860 0.000512 1024 220 1008 27776 2.34374 1.64934 30.1862 52.1614 86.4376 86.5258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 460 6.4e-05 1024 102 696 143360 45.7516 13.2328 113.6 404.543 577.336 577.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1800 6.4e-05 2048 210 1176 292992 35.3529 28.2746 705.019 837.686 1606.44 1606.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 24 410 6.4e-05 512 145 552 0 6.43482 0.006048 192.678 199.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 960 0.000512 4096 230 4056 30480 6.63552 604.131 209.748 820.567 820.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 460 0.001024 4096 150 2424 6840 2.70557 80.7875 104.352 187.888 187.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 720 0.000512 512 60 480 34560 1.15872 0.82944 12.6814 26.325 41.0926 41.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 700 6.4e-05 512 70 288 261120 14.1442 6.71568 64.6122 208.982 294.637 294.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 830 3.2e-05 1024 210 1224 445440 72.2397 26.8758 916.216 835.235 1850.78 1850.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 510 0.001024 4096 125 4128 10920 2.70842 220.525 132.409 355.685 355.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 860 0.000512 1024 220 1008 27840 2.36688 1.66538 44.0566 52.4943 100.681 100.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 460 6.4e-05 1024 102 696 153600 45.5365 13.355 177.938 412.646 649.691 649.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1800 6.4e-05 2048 210 1176 293760 35.483 28.3581 1037.91 837.926 1939.78 1939.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 410 6.4e-05 512 145 552 30720 42.4969 6.63184 16.0844 206.442 271.926 272.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 960 0.000512 4096 230 4056 30240 6.60954 387.85 209.105 603.618 603.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 460 0.001024 4096 150 2424 6720 2.70458 51.8246 104.364 158.936 158.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 720 0.000512 512 60 480 33600 1.15709 0.824736 8.28269 26.0861 36.4576 36.5556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 700 6.4e-05 512 70 288 253440 14.1957 6.62717 40.9416 206.5 268.475 268.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 830 3.2e-05 1024 210 1224 430080 72.6911 26.8828 572.389 825.109 1497.3 1497.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 510 0.001024 4096 125 4128 10800 2.7153 141.388 129.346 273.499 273.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 860 0.000512 1024 220 1008 26880 2.35408 1.64659 27.9587 52.011 84.0776 84.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 460 6.4e-05 1024 102 696 153600 45.4691 13.3308 115.703 412.827 587.554 587.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1800 6.4e-05 2048 210 1176 293760 35.3772 28.3123 669.242 838.741 1571.78 1571.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 24 410 6.4e-05 512 145 552 0 6.63222 0.005504 206.449 213.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 960 0.000512 4096 230 4056 30464 6.62992 578.013 209.468 794.165 794.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 460 0.001024 4096 150 2424 6912 2.72602 78.8067 104.667 186.246 186.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 720 0.000512 512 60 480 34304 1.16166 0.833408 11.9805 26.3208 40.3995 40.5004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 700 6.4e-05 512 70 288 262144 14.0802 6.70925 62.2916 208.929 292.209 292.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 830 3.2e-05 1024 210 1224 450560 71.5588 26.827 885.919 834.979 1819.52 1819.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 510 0.001024 4096 125 4128 10880 2.71043 210.257 132.195 345.21 345.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 860 0.000512 1024 220 1008 28160 2.36195 1.67232 42.5966 52.4902 99.2311 99.3341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 460 6.4e-05 1024 102 696 155648 45.9519 13.488 172.765 417.669 650.105 650.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1800 6.4e-05 2048 210 1176 293888 35.4069 28.3238 992.559 838.462 1894.88 1894.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 24 410 6.4e-05 512 145 552 0 6.54269 0.004512 197.882 204.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 960 0.000512 4096 230 4056 30208 6.5992 387.482 208.771 602.916 602.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 460 0.001024 4096 150 2424 6656 2.70189 49.6826 103.973 156.402 156.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 720 0.000512 512 60 480 32768 1.14416 0.81072 7.84032 25.7169 35.6116 35.7076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 700 6.4e-05 512 70 288 262144 14.0879 6.71066 42.2527 208.995 272.23 272.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 830 3.2e-05 1024 210 1224 442368 72.5919 26.8286 585.377 835.094 1520.1 1520.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 510 0.001024 4096 125 4128 10752 2.70714 138.101 132.223 273.074 273.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 860 0.000512 1024 220 1008 26624 2.32275 1.61443 27.4388 51.2807 82.7551 82.8498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 460 6.4e-05 1024 102 696 147456 47.18 13.4863 110.352 417.825 589.059 589.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1800 6.4e-05 2048 210 1176 292864 35.2976 28.2857 665.442 835.801 1564.93 1565.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 960 0.000512 4096 230 4050 30592 6.63568 467.098 209.779 683.565 683.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 460 0.001024 4096 150 2425 7040 2.72371 64.3461 104.97 172.085 172.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 720 0.000512 512 60 475 34816 1.15005 0.831488 9.42346 26.2818 37.7825 37.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 700 6.4e-05 512 70 300 267264 13.8829 6.71085 56.6216 209.742 287.14 287.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 830 3.2e-05 1024 210 1225 452608 71.641 26.8739 713.358 838.386 1650.48 1650.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 510 0.001024 4096 125 4125 11040 2.71974 172.289 132.067 307.118 307.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 860 0.000512 1024 220 1000 28544 2.34093 1.66502 33.9409 52.4158 90.4637 90.5605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 460 6.4e-05 1024 102 700 165888 44.6403 13.4862 166.023 417.942 642.305 642.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1800 6.4e-05 2048 210 1200 294144 35.4427 28.3054 1554.7 839.307 2457.87 2457.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 410 6.4e-05 512 145 550 40960 41.8265 6.7113 15.6994 209.097 273.603 273.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 960 0.000512 4096 230 4050 30560 6.62499 420.923 209.521 637.122 637.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 460 0.001024 4096 150 2425 7000 2.72 57.1269 104.73 164.621 164.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 720 0.000512 512 60 475 34720 1.14835 0.82944 8.46349 26.2476 36.7897 36.8831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 700 6.4e-05 512 70 300 267520 13.9197 6.73382 48.2782 209.624 278.743 278.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 830 3.2e-05 1024 210 1225 450560 72.1492 26.9455 640.152 837.901 1577.37 1577.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 510 0.001024 4096 125 4125 11040 2.72163 155.081 132.028 289.874 289.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 860 0.000512 1024 220 1000 28480 2.34701 1.65901 30.4163 52.347 86.87 86.9645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 460 6.4e-05 1024 102 700 166400 44.7984 13.5273 132.644 419.074 610.266 610.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1800 6.4e-05 2048 210 1200 293920 48.7836 28.4017 736.082 838.385 1651.77 1651.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 410 6.4e-05 512 145 550 40960 41.3083 6.63408 14.1649 206.232 268.623 268.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 960 0.000512 4096 230 4050 30480 6.62518 271.195 209.475 487.344 487.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 460 0.001024 4096 150 2425 6960 2.71427 37.2613 104.884 144.903 144.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 720 0.000512 512 60 475 34560 1.14902 0.825504 5.62234 26.1878 33.8866 33.9807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 700 6.4e-05 512 70 300 266240 13.9555 6.72499 36.4112 209.826 267.099 267.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 830 3.2e-05 1024 210 1225 450560 71.9511 26.9994 415.337 838.639 1353.15 1353.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 510 0.001024 4096 125 4125 10960 2.70787 99.5695 132.87 235.191 235.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 860 0.000512 1024 220 1000 28160 2.33875 1.64784 19.8245 52.2262 76.1321 76.2265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 460 6.4e-05 1024 102 700 163840 45.1334 13.516 106.355 419.473 584.699 584.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1800 6.4e-05 2048 210 1200 293760 35.4462 28.3218 634.247 838.689 1536.81 1536.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 410 6.4e-05 512 145 550 40960 41.2338 6.62346 9.50192 206.422 264.054 264.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 960 0.000512 4096 230 4050 30576 6.64045 448.243 209.775 664.71 664.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 460 0.001024 4096 150 2425 7008 2.72064 61.4236 104.879 169.067 169.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 720 0.000512 512 60 475 34752 1.15142 0.831488 9.10966 26.3357 37.5258 37.6238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 700 6.4e-05 512 70 300 265728 13.9445 6.72202 48.4621 209.409 278.725 278.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 830 3.2e-05 1024 210 1225 451584 71.7001 26.896 682.59 837.053 1618.45 1618.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 510 0.001024 4096 125 4125 11040 2.72883 164.682 133.114 300.569 300.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 860 0.000512 1024 220 1000 28608 2.34896 1.66707 32.6127 52.5182 89.2443 89.3399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 460 6.4e-05 1024 102 700 165888 44.3865 13.4527 140.897 416.591 615.544 615.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1800 6.4e-05 2048 210 1200 293952 35.4593 28.4278 780.122 838.599 1682.72 1682.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 410 6.4e-05 512 145 550 36864 41.6513 6.62448 13.7309 206.36 268.637 268.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 960 0.000512 4096 230 4050 30528 6.64099 287.503 209.623 503.817 503.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 460 0.001024 4096 150 2425 6912 2.7111 39.1154 104.545 146.416 146.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 720 0.000512 512 60 475 34560 1.15472 0.82944 5.95565 26.218 34.257 34.3537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 700 6.4e-05 512 70 300 264192 13.8654 6.68259 35.7005 208.261 264.696 264.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 830 3.2e-05 1024 210 1225 448512 71.3348 26.7276 439.337 832.685 1370.3 1370.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 510 0.001024 4096 125 4125 10944 2.71037 105.982 131.24 239.977 240.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 860 0.000512 1024 220 1000 28416 2.33712 1.66141 21.2782 52.2817 77.6573 77.7554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 460 6.4e-05 1024 102 700 159744 44.5949 13.3837 87.949 412.232 558.375 558.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1800 6.4e-05 2048 210 1200 293760 35.3595 28.3328 502.492 837.587 1403.88 1403.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 410 6.4e-05 512 145 550 24576 41.202 6.5455 6.33254 198.013 252.361 252.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 960 0.000512 4096 230 4050 30576 6.63581 481.966 209.835 698.489 698.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 460 0.001024 4096 150 2425 7000 2.7177 66.0804 104.887 173.726 173.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 720 0.000512 512 60 475 34720 1.15619 0.832672 9.83568 26.3374 38.261 38.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 700 6.4e-05 512 70 300 267008 13.9202 6.73235 52.5938 209.434 282.871 283.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 830 3.2e-05 1024 210 1225 451584 71.7598 26.9233 729.424 837.115 1665.44 1665.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 510 0.001024 4096 125 4125 11032 2.71974 177.59 132.881 313.236 313.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 860 0.000512 1024 220 1000 28448 2.3575 1.66566 35.11 52.5311 91.7672 91.8618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 460 6.4e-05 1024 102 700 164864 44.9211 13.5227 149.584 418.694 626.932 627.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1800 6.4e-05 2048 210 1200 293888 35.5029 28.3965 841.429 838.352 1743.79 1743.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 410 6.4e-05 512 145 550 28672 41.7227 6.57398 11.6715 202.261 262.494 262.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 960 0.000512 4096 230 4050 30464 6.63347 302.595 209.611 518.89 518.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 460 0.001024 4096 150 2425 6944 2.71978 41.4242 104.889 149.075 149.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 720 0.000512 512 60 475 34048 1.14723 0.822048 6.2169 26.0756 34.3634 34.4576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 700 6.4e-05 512 70 300 265216 13.9733 6.72109 33.6477 209.474 264.003 264.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 830 3.2e-05 1024 210 1225 451584 71.6354 26.8984 464.683 837.219 1400.65 1400.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 510 0.001024 4096 125 4125 10976 2.72112 111.427 132.88 247.07 247.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 860 0.000512 1024 220 1000 27776 2.33638 1.64342 21.8799 52.0058 77.9651 78.0589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 460 6.4e-05 1024 102 700 157696 45.1219 13.3648 91.7685 413.985 564.445 564.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1800 6.4e-05 2048 210 1200 293888 35.388 28.375 536.678 838.737 1439.28 1439.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 25 410 6.4e-05 512 145 550 0 6.43616 0.00416 192.581 199.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 960 0.000512 4096 230 4050 30528 6.62397 491.327 209.447 707.448 707.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 460 0.001024 4096 150 2425 6976 2.71565 68.4073 104.713 175.88 175.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 720 0.000512 512 60 475 34816 1.15027 0.831488 10.1299 26.2818 38.4894 38.5864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 700 6.4e-05 512 70 300 266240 13.8508 6.71158 54.548 208.924 284.222 284.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 830 3.2e-05 1024 210 1225 450560 71.5445 26.8282 757.804 835.063 1691.45 1691.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 510 0.001024 4096 125 4125 11008 2.7143 180.989 132.635 316.381 316.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 860 0.000512 1024 220 1000 28416 2.34682 1.6688 36.5021 52.4119 93.0292 93.1226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 460 6.4e-05 1024 102 700 163840 44.8457 13.487 155.8 417.668 632.019 632.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1800 6.4e-05 2048 210 1200 293888 35.3807 28.3388 874.731 837.85 1776.4 1776.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 410 6.4e-05 512 145 550 32768 42.8396 6.71018 13.6985 208.96 272.475 272.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 960 0.000512 4096 230 4050 30464 6.63069 318.899 209.595 535.173 535.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 460 0.001024 4096 150 2425 6912 2.71565 45.1094 104.788 152.656 152.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 720 0.000512 512 60 475 34816 1.15242 0.83232 6.79424 26.3418 35.2157 35.3087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 700 6.4e-05 512 70 300 266240 13.8586 6.70755 36.9507 209.113 266.812 266.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 830 3.2e-05 1024 210 1225 450560 71.5509 26.8275 497.527 835.747 1431.86 1432.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 510 0.001024 4096 125 4125 10880 2.70746 115.817 132.285 250.853 250.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 860 0.000512 1024 220 1000 28160 2.35587 1.67142 23.9746 52.5328 80.6359 80.7275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 460 6.4e-05 1024 102 700 163840 44.8503 13.488 103.865 418.071 580.489 580.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1800 6.4e-05 2048 210 1200 293888 35.3693 28.3607 583.874 838.611 1486.31 1486.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 25 410 6.4e-05 512 145 550 0 6.53926 0.005504 198.061 204.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 960 0.000512 4096 230 4050 30528 6.63232 530.223 209.695 746.606 746.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 460 0.001024 4096 150 2425 6984 2.72141 72.5092 104.91 180.187 180.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 720 0.000512 512 60 475 34560 1.1567 0.832544 10.7637 26.2923 39.1449 39.2438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 700 6.4e-05 512 70 300 264960 13.9499 6.71962 57.3398 208.959 287.171 287.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 830 3.2e-05 1024 210 1225 446976 72.0223 26.863 798.356 835.175 1732.65 1732.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 510 0.001024 4096 125 4125 11016 2.72874 197.059 131.401 331.233 331.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 860 0.000512 1024 220 1000 28512 2.35155 1.66656 39.0894 52.4323 95.645 95.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 460 6.4e-05 1024 102 700 161280 44.7919 13.3996 161.684 414.765 634.862 635.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1800 6.4e-05 2048 210 1200 293760 35.4911 28.3587 920.345 838.857 1823.16 1823.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 410 6.4e-05 512 145 550 18432 42.0349 6.54861 8.55504 198.188 255.609 255.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 960 0.000512 4096 230 4050 30384 6.61504 380.889 209.099 596.657 596.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 460 0.001024 4096 150 2425 6912 2.71792 51.6221 104.804 159.19 159.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 720 0.000512 512 60 475 33984 1.15632 0.827552 7.76118 26.1215 35.97 36.0725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 700 6.4e-05 512 70 300 262656 13.8639 6.66112 41.1874 207.261 269.173 269.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 830 3.2e-05 1024 210 1225 442368 71.5843 26.5964 570.736 828.297 1497.45 1497.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 510 0.001024 4096 125 4125 10944 2.7241 140.557 132.026 275.352 275.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 860 0.000512 1024 220 1000 28224 2.33578 1.64864 27.9552 52.096 84.1392 84.2435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 460 6.4e-05 1024 102 700 156672 44.4909 13.2645 113.545 408.179 579.709 579.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1800 6.4e-05 2048 210 1200 293760 35.3917 28.3636 660.819 837.727 1562.41 1562.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 25 410 6.4e-05 512 145 550 0 6.5527 0.005472 197.927 204.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 960 0.000512 4096 230 4050 30480 6.62746 514.55 209.304 730.535 730.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 460 0.001024 4096 150 2425 6960 2.7121 70.7605 104.725 178.242 178.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 720 0.000512 512 60 475 34560 1.1464 0.823904 10.5089 26.1666 38.744 38.8374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 700 6.4e-05 512 70 300 266240 13.9461 6.7232 56.0624 209.647 286.571 286.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 830 3.2e-05 1024 210 1225 450560 71.8605 26.9331 782.278 837.932 1719.23 1719.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 510 0.001024 4096 125 4125 10960 2.71037 189.192 131.62 323.569 323.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 860 0.000512 1024 220 1000 28160 2.33859 1.65098 37.4228 52.181 93.6961 93.7868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 460 6.4e-05 1024 102 700 163840 45.0808 13.5117 160.121 419.116 638.043 638.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1800 6.4e-05 2048 210 1200 293760 35.3956 28.3524 897.924 838.009 1799.79 1799.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 410 6.4e-05 512 145 550 40960 41.2485 6.61914 17.7742 206.251 272.164 272.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 960 0.000512 4096 230 4050 30400 6.62528 362.328 209.276 578.289 578.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 460 0.001024 4096 150 2425 6880 2.71878 49.267 104.718 156.747 156.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 720 0.000512 512 60 475 33920 1.14742 0.821248 7.35718 26.0034 35.4328 35.5328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 700 6.4e-05 512 70 300 266240 13.9347 6.88128 39.91 209.678 270.589 270.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 830 3.2e-05 1024 210 1225 450560 71.759 26.8793 553.89 837.948 1490.69 1490.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 510 0.001024 4096 125 4125 10880 2.70787 132.661 133.712 269.122 269.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 860 0.000512 1024 220 1000 27520 2.33677 1.6424 26.0271 51.8536 81.9621 82.0566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 460 6.4e-05 1024 102 700 153600 45.373 13.3983 106.479 412.383 577.85 578.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1800 6.4e-05 2048 210 1200 293760 35.2978 28.3812 631.3 838.397 1533.48 1533.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 25 410 6.4e-05 512 145 550 0 6.90342 0.004608 192.458 199.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 960 0.000512 4096 230 4050 30528 6.63478 630.037 209.624 846.346 846.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 460 0.001024 4096 150 2425 6912 2.7136 85.6699 104.546 192.974 193.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 720 0.000512 512 60 475 34560 1.14822 0.827488 12.9214 26.2172 41.2167 41.3123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 700 6.4e-05 512 70 300 264192 13.8757 6.68467 68.5807 208.265 297.593 297.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 830 3.2e-05 1024 210 1225 448512 71.2977 26.7265 953.105 832.382 1883.73 1883.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 510 0.001024 4096 125 4125 10944 2.71491 230.385 133.212 366.355 366.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 860 0.000512 1024 220 1000 28416 2.33722 1.66115 46.2149 52.2821 102.596 102.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 460 6.4e-05 1024 102 700 159744 44.5898 14.0459 191.125 412.25 662.227 662.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1800 6.4e-05 2048 210 1200 293760 35.3493 28.3689 1094.87 837.616 1996.31 1996.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 410 6.4e-05 512 145 550 24576 41.2045 6.5385 13.373 198.003 259.39 259.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 960 0.000512 4096 230 4050 30336 6.62214 420.687 209.296 636.661 636.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 460 0.001024 4096 150 2425 6720 2.70541 53.0596 104.127 159.937 159.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 720 0.000512 512 60 475 33792 1.15027 0.825472 8.61126 26.0504 36.7413 36.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 700 6.4e-05 512 70 300 258048 13.9503 6.62141 44.9365 206.463 272.167 272.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 830 3.2e-05 1024 210 1225 442368 70.9699 26.4426 629.975 825.033 1552.66 1552.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 510 0.001024 4096 125 4125 10752 2.70502 152.452 130.945 286.147 286.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 860 0.000512 1024 220 1000 27648 2.34032 1.64486 30.0502 51.9513 86.0932 86.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 460 6.4e-05 1024 102 700 159744 44.6704 13.3198 128.577 412.757 599.559 599.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1800 6.4e-05 2048 210 1200 293376 35.4044 28.373 732.286 837.606 1633.78 1633.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 25 410 6.4e-05 512 145 550 0 6.54131 0.005472 198.154 204.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 960 0.000512 4096 230 4050 30500 6.62576 630.792 209.488 846.961 847.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 460 0.001024 4096 150 2425 6900 2.71629 85.3952 104.501 192.657 192.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 720 0.000512 512 60 475 34400 1.15904 0.827616 12.8535 26.2299 41.1716 41.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 700 6.4e-05 512 70 300 265600 13.8854 6.7063 68.8454 208.351 297.977 298.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 830 3.2e-05 1024 210 1225 448000 71.6596 26.8186 948.339 832.73 1879.77 1879.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 510 0.001024 4096 125 4125 10900 2.70816 229.791 131.94 364.484 364.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 860 0.000512 1024 220 1000 28400 2.35181 1.65802 46.0603 52.3075 102.478 102.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 460 6.4e-05 1024 102 700 160000 44.7684 13.3536 190.91 412.489 661.737 661.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1800 6.4e-05 2048 210 1200 294000 35.5963 28.3708 1096.76 838.184 1999.02 1999.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 410 6.4e-05 512 145 550 25600 43.221 8.06582 13.9732 206.245 271.779 272.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 960 0.000512 4096 230 4050 30400 6.62566 424.815 209.449 640.942 640.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 460 0.001024 4096 150 2425 6800 2.71373 56.0435 104.483 163.284 163.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 720 0.000512 512 60 475 33600 1.15581 0.821408 8.63075 26.0223 36.7258 36.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 700 6.4e-05 512 70 300 262400 13.7473 6.62938 45.7576 206.233 272.554 272.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 830 3.2e-05 1024 210 1225 435200 72.0343 26.4972 619.18 824.099 1542.03 1542.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 510 0.001024 4096 125 4125 10800 2.70982 153.619 132.216 288.588 288.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 860 0.000512 1024 220 1000 28000 2.33341 1.63712 30.904 51.8994 86.8746 86.9683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 460 6.4e-05 1024 102 700 153600 45.5491 13.3502 124.101 412.289 595.504 595.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1800 6.4e-05 2048 210 1200 293600 35.4961 28.4145 735.62 837.195 1636.83 1636.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 25 410 6.4e-05 512 145 550 0 6.62902 0.005632 206.167 212.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 960 0.000512 4096 230 4050 30464 6.62323 609.108 209.396 825.178 825.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 460 0.001024 4096 150 2425 6944 2.72029 82.8908 104.814 190.469 190.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 720 0.000512 512 60 475 34048 1.14739 0.82064 12.3487 26.0586 40.4758 40.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 700 6.4e-05 512 70 300 265216 13.9688 6.7239 66.9364 209.332 297.15 297.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 830 3.2e-05 1024 210 1225 451584 71.6288 26.8964 935.32 836.638 1870.7 1870.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 510 0.001024 4096 125 4125 10976 2.72026 224.039 132.809 359.612 359.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 860 0.000512 1024 220 1000 27776 2.33795 1.64704 43.856 51.9698 99.9097 100.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 460 6.4e-05 1024 102 700 157696 45.1397 13.3618 183.557 413.685 655.957 656.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1800 6.4e-05 2048 210 1200 293888 35.4035 28.3402 1063.98 838.409 1966.24 1966.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 25 410 6.4e-05 512 145 550 0 6.43277 0.004608 192.453 198.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 960 0.000512 4096 230 4050 30240 6.60285 397.606 208.789 613.048 613.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 460 0.001024 4096 150 2425 6720 2.70746 52.9039 104.216 159.87 159.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 720 0.000512 512 60 475 34048 1.15098 0.825344 8.21968 26.1339 36.4296 36.5261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 700 6.4e-05 512 70 300 258048 14.0266 6.63962 42.9006 206.99 270.749 270.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 830 3.2e-05 1024 210 1225 444416 71.0178 26.5175 604.34 827.14 1529.23 1529.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 510 0.001024 4096 125 4125 10752 2.70186 144.006 131.289 278.042 278.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 860 0.000512 1024 220 1000 27776 2.3392 1.6504 28.8333 52.1145 85.0369 85.1333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 460 6.4e-05 1024 102 700 143360 45.7306 13.2299 110.09 404.213 573.475 573.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1800 6.4e-05 2048 210 1200 292992 35.3608 28.2792 695.987 837.058 1596.79 1596.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 25 410 6.4e-05 512 145 550 0 6.43206 0.004896 192.512 199.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 960 0.000512 4096 230 4050 30480 6.62938 589.419 209.482 805.583 805.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 460 0.001024 4096 150 2425 6840 2.70422 79.4404 104.283 186.474 186.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 720 0.000512 512 60 475 34560 1.1559 0.833536 12.168 26.2965 40.5546 40.6536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 700 6.4e-05 512 70 300 264960 13.9636 6.7224 64.7373 208.792 294.412 294.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 830 3.2e-05 1024 210 1225 445440 72.2336 26.8618 892.574 834.431 1826.34 1826.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 510 0.001024 4096 125 4125 10920 2.71018 215.296 132.312 350.369 350.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 860 0.000512 1024 220 1000 28320 2.35933 1.66502 43.3996 52.4442 99.9771 100.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 460 6.4e-05 1024 102 700 161280 44.5227 13.353 181.947 412.946 653.002 653.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1800 6.4e-05 2048 210 1200 293280 35.5239 28.3334 1028.26 837.142 1929.37 1929.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 410 6.4e-05 512 145 550 30720 42.5239 6.68672 15.6419 206.253 271.386 271.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 960 0.000512 4096 230 4050 30240 6.61299 388.36 209.017 604.045 604.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 460 0.001024 4096 150 2425 6720 2.70883 50.0613 104.381 157.194 157.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 720 0.000512 512 60 475 33600 1.15555 0.824992 8.13027 26.0833 36.2948 36.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 700 6.4e-05 512 70 300 261120 13.814 6.62938 42.4718 206.477 269.583 269.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 830 3.2e-05 1024 210 1225 430080 72.7122 26.4689 571.591 825.015 1496.01 1496.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 510 0.001024 4096 125 4125 10800 2.7129 138.73 129.378 270.864 270.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 860 0.000512 1024 220 1000 27840 2.33699 1.64493 28.3822 52.0063 84.4738 84.5844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 460 6.4e-05 1024 102 700 153600 45.4594 13.3284 115.197 412.792 587.01 587.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1800 6.4e-05 2048 210 1200 292800 35.3874 28.3201 678.989 838.448 1581.25 1581.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 25 410 6.4e-05 512 145 550 0 6.62374 0.004832 206.417 213.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 960 0.000512 4096 230 4050 30464 6.62506 565.668 209.473 781.819 781.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 460 0.001024 4096 150 2425 6912 2.71987 77.0474 104.696 184.509 184.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 720 0.000512 512 60 475 34816 1.15907 0.834304 11.7001 26.3212 40.122 40.2259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 700 6.4e-05 512 70 300 266240 13.8689 6.7151 62.2104 208.925 291.912 292.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 830 3.2e-05 1024 210 1225 450560 71.5796 26.8587 861.868 834.987 1795.52 1795.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 510 0.001024 4096 125 4125 10880 2.70544 205.821 131.158 339.735 339.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 860 0.000512 1024 220 1000 28160 2.36634 1.67526 41.3409 52.4914 97.979 98.0869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 460 6.4e-05 1024 102 700 163840 44.8785 13.6756 176.482 417.675 652.943 653.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1800 6.4e-05 2048 210 1200 293888 35.3924 28.289 984.65 838.311 1886.76 1886.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 25 410 6.4e-05 512 145 550 0 6.54275 0.00608 197.886 204.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 960 0.000512 4096 230 4050 30208 6.61818 398.913 208.972 614.556 614.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 460 0.001024 4096 150 2425 6656 2.70346 50.7593 104.125 157.633 157.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 720 0.000512 512 60 475 33792 1.13594 0.808128 8.00774 25.7651 35.8223 35.9202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 700 6.4e-05 512 70 300 262144 14.1017 6.7113 43.4545 209.251 273.718 273.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 830 3.2e-05 1024 210 1225 442368 72.6113 26.8268 596.43 836.095 1532.19 1532.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 510 0.001024 4096 125 4125 10752 2.70336 144.399 131.297 278.442 278.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 860 0.000512 1024 220 1000 26624 2.32675 1.61686 27.4568 51.3473 82.857 82.9595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 460 6.4e-05 1024 102 700 163840 44.9011 13.4881 124.673 418.334 601.628 601.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1800 6.4e-05 2048 210 1200 292864 35.3147 28.2432 693.032 836.911 1593.61 1593.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 960 0.000512 4096 230 4064 30560 6.63962 411.307 209.548 627.545 627.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 460 0.001024 4096 150 2432 6976 2.71974 55.8532 104.71 163.325 163.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 720 0.000512 512 60 480 34432 1.15299 0.833184 8.40269 26.2552 36.7424 36.8375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 700 6.4e-05 512 70 288 266240 13.9443 6.71978 49.4628 209.538 279.847 280.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 830 3.2e-05 1024 210 1216 452608 71.6618 26.884 621.546 837.56 1557.87 1558.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 510 0.001024 4096 125 4128 11040 2.71958 150.756 131.619 285.137 285.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 860 0.000512 1024 220 1024 28416 2.34112 1.66282 30.1235 52.3586 86.5855 86.6827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 460 6.4e-05 1024 102 704 155648 45.9582 13.4881 135.942 417.521 613.123 613.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1800 6.4e-05 2048 210 1184 294272 35.4062 28.3668 825.381 837.884 1732.91 1733.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 410 6.4e-05 512 145 544 32768 42.817 6.7072 11.3023 209.931 271.028 271.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 960 0.000512 4096 230 4064 30528 6.63818 264.095 209.619 480.402 480.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 460 0.001024 4096 150 2432 6912 2.71357 35.9165 104.565 143.239 143.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 720 0.000512 512 60 480 34304 1.15514 0.83264 5.5423 26.2793 33.9132 34.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 700 6.4e-05 512 70 288 264192 13.9761 6.7072 43.2206 208.927 273.02 273.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 830 3.2e-05 1024 210 1216 450560 71.634 26.8267 399.943 835.063 1333.68 1333.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 510 0.001024 4096 125 4128 11008 2.72179 97.3707 132.364 232.5 232.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 860 0.000512 1024 220 1024 28416 2.34534 1.67034 19.8743 52.4101 76.3991 76.4947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 460 6.4e-05 1024 102 704 155648 45.9846 13.4838 113.65 417.68 591.018 591.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1800 6.4e-05 2048 210 1184 294144 35.5853 28.3323 1289.1 837.899 2191.02 2191.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 410 6.4e-05 512 145 544 32768 42.8514 6.70886 7.64816 208.964 266.435 266.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 960 0.000512 4096 230 4064 30560 6.64186 420.739 209.712 637.153 637.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 460 0.001024 4096 150 2432 6960 2.71648 57.1898 104.698 164.649 164.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 720 0.000512 512 60 480 34400 1.15616 0.829728 8.67075 26.2468 37.0018 37.0958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 700 6.4e-05 512 70 288 266240 13.9837 6.72973 48.722 209.61 279.229 279.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 830 3.2e-05 1024 210 1216 453120 71.7302 26.9448 636.855 837.836 1573.59 1573.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 510 0.001024 4096 125 4128 11040 2.72794 154.82 132.797 290.389 290.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 860 0.000512 1024 220 1024 28320 2.34906 1.66093 30.9317 52.3405 87.3827 87.4743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 460 6.4e-05 1024 102 704 156160 46.1959 13.5291 124.914 419.033 603.883 604.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1800 6.4e-05 2048 210 1184 294080 35.5592 28.6147 724.62 837.831 1626.73 1626.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 410 6.4e-05 512 145 544 30720 42.4871 6.62979 11.0062 206.215 266.604 266.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 960 0.000512 4096 230 4064 30480 6.63174 268.298 209.581 484.565 484.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 460 0.001024 4096 150 2432 6880 2.71469 36.6394 104.55 143.949 144.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 720 0.000512 512 60 480 34240 1.15821 0.825312 5.70979 26.1804 33.9712 34.0642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 700 6.4e-05 512 70 288 266240 13.9697 6.71949 34.997 209.77 265.638 265.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 830 3.2e-05 1024 210 1216 450560 71.9447 26.9271 408.609 838.418 1346.12 1346.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 510 0.001024 4096 125 4128 10960 2.71187 99.4607 131.336 233.554 233.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 860 0.000512 1024 220 1024 28160 2.33658 1.64714 20.0974 52.2154 76.3932 76.4873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 460 6.4e-05 1024 102 704 153600 46.4915 13.5155 81.0362 419.374 560.636 560.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1800 6.4e-05 2048 210 1184 294080 35.4109 28.3628 467.241 838.499 1369.62 1369.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 410 6.4e-05 512 145 544 20480 43.6039 6.62707 5.14051 206.38 262.02 262.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 960 0.000512 4096 230 4064 30528 6.63686 454.682 209.476 670.844 670.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 460 0.001024 4096 150 2432 6960 2.72166 62.2711 104.713 169.749 169.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 720 0.000512 512 60 480 34368 1.15776 0.83344 9.53139 26.3138 37.9366 38.0309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 700 6.4e-05 512 70 288 265728 13.9548 6.72915 49.8299 209.216 279.913 280.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 830 3.2e-05 1024 210 1216 451584 71.643 26.9461 683.497 836.257 1618.57 1618.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 510 0.001024 4096 125 4128 10992 2.71603 167.253 131.179 301.194 301.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 860 0.000512 1024 220 1024 28416 2.35725 1.6689 33.8342 52.4678 90.4307 90.5421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 460 6.4e-05 1024 102 704 153600 45.9821 13.4529 134.036 416.19 609.878 610.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1800 6.4e-05 2048 210 1184 294144 35.4284 28.3553 784.691 837.799 1686.38 1686.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 410 6.4e-05 512 145 544 24576 43.3281 6.6271 9.73504 206.165 266.124 266.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 960 0.000512 4096 230 4064 30432 6.62624 291.452 209.467 507.602 507.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 460 0.001024 4096 150 2432 6912 2.71421 39.9585 104.836 147.552 147.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 720 0.000512 512 60 480 34176 1.15702 0.8288 6.21302 26.2424 34.5452 34.6434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 700 6.4e-05 512 70 288 264192 13.8766 6.67994 32.4233 208.463 261.641 261.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 830 3.2e-05 1024 210 1216 448512 71.28 27.114 440.914 833.144 1372.69 1372.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 510 0.001024 4096 125 4128 10944 2.71603 106.823 130.823 240.406 240.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 860 0.000512 1024 220 1024 28032 2.34701 1.66093 21.8099 52.3303 78.2527 78.3524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 460 6.4e-05 1024 102 704 147456 46.2292 13.3286 83.3586 412.623 555.761 555.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1800 6.4e-05 2048 210 1184 293760 35.3318 28.3651 502.848 838.374 1405.03 1405.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 32 410 6.4e-05 512 145 544 0 6.53939 0.005568 198.087 204.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 960 0.000512 4096 230 4064 30520 6.62957 448.538 209.552 664.771 664.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 460 0.001024 4096 150 2432 6944 2.71747 61.1515 104.708 168.622 168.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 720 0.000512 512 60 480 34496 1.16038 0.832768 9.38678 26.3242 37.8132 37.9085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 700 6.4e-05 512 70 288 265216 14.0244 6.7304 49.2003 209.309 279.462 279.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 830 3.2e-05 1024 210 1216 451584 71.7814 26.9287 681.115 836.539 1616.61 1616.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 510 0.001024 4096 125 4128 10976 2.71379 164.182 130.017 296.961 297.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 860 0.000512 1024 220 1024 28448 2.36509 1.66938 33.6192 52.5026 90.2655 90.3656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 460 6.4e-05 1024 102 704 157696 45.8772 13.6397 136.1 418.408 614.254 614.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1800 6.4e-05 2048 210 1184 294112 35.5039 28.4303 776.052 837.76 1677.86 1677.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 410 6.4e-05 512 145 544 14336 43.4386 6.57981 5.84038 202.125 258.253 258.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 960 0.000512 4096 230 4064 30464 6.62989 285.374 209.717 501.779 501.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 460 0.001024 4096 150 2432 6832 2.71133 38.8157 104.49 146.059 146.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 720 0.000512 512 60 480 34048 1.14928 0.821632 6.08816 26.0794 34.2366 34.3327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 700 6.4e-05 512 70 288 265216 13.9769 6.72138 31.9779 209.499 262.357 262.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 830 3.2e-05 1024 210 1216 451584 71.6223 26.8923 433.659 837.304 1369.7 1369.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 510 0.001024 4096 125 4128 10864 2.70602 104.087 131.908 238.744 238.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 860 0.000512 1024 220 1024 27776 2.33498 1.64438 21.1098 52.0078 77.1967 77.2866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 460 6.4e-05 1024 102 704 150528 46.0885 13.3612 83.2767 414.024 556.957 557.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1800 6.4e-05 2048 210 1184 293888 35.3809 28.3914 498.906 838.602 1401.38 1401.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 32 410 6.4e-05 512 145 544 0 6.43888 0.006144 192.615 199.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 960 0.000512 4096 230 4064 30408 6.63142 234.822 209.558 451.068 451.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 460 0.001024 4096 150 2432 6720 2.70307 31.018 104.113 137.876 137.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 720 0.000512 512 60 480 33600 1.15082 0.818944 4.98317 25.9502 33.0004 33.0995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 700 6.4e-05 512 70 288 263424 14.0906 6.72973 31.1479 209.369 261.523 261.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 830 3.2e-05 1024 210 1216 451584 71.7329 26.9957 357.922 836.726 1293.59 1293.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 510 0.001024 4096 125 4128 10752 2.70336 84.5704 131.531 218.847 218.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 860 0.000512 1024 220 1024 27552 2.33443 1.62954 17.5091 51.7444 73.3163 73.4156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 460 6.4e-05 1024 102 704 150528 46.8879 13.526 69.2295 418.567 548.429 548.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1800 6.4e-05 2048 210 1184 293664 35.4958 28.4221 414.103 836.945 1315.07 1315.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 32 410 6.4e-05 512 145 544 0 6.57795 0.005952 202.104 208.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 960 0.000512 4096 230 4064 30528 6.64019 444.334 209.602 660.629 660.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 460 0.001024 4096 150 2432 6912 2.7176 61.4931 104.564 168.82 168.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 720 0.000512 512 60 480 34304 1.15683 0.82944 9.4136 26.278 37.7795 37.8758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 700 6.4e-05 512 70 288 264192 13.9792 6.70925 49.7641 208.919 279.561 279.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 830 3.2e-05 1024 210 1216 450560 71.5572 26.8243 680.29 835.115 1614 1614.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 510 0.001024 4096 125 4128 11008 2.71613 163.004 132.209 297.974 298.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 860 0.000512 1024 220 1024 28416 2.34896 1.66781 33.7822 52.4134 90.3139 90.4089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 460 6.4e-05 1024 102 704 155648 45.9083 13.495 136.074 417.663 613.353 613.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1800 6.4e-05 2048 210 1184 294144 35.3915 28.2848 790.025 837.843 1691.65 1691.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 410 6.4e-05 512 145 544 32768 42.826 6.70646 12.7528 208.959 271.508 271.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 960 0.000512 4096 230 4064 30464 6.63462 293.266 209.605 509.556 509.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 460 0.001024 4096 150 2432 6784 2.70746 40.7777 104.219 147.748 147.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 720 0.000512 512 60 480 34304 1.1575 0.831296 6.37318 26.3248 34.786 34.8833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 700 6.4e-05 512 70 288 262144 14.0663 6.70787 34.006 208.967 263.938 264.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 830 3.2e-05 1024 210 1216 450560 71.544 26.8216 453.975 835.154 1387.71 1387.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 510 0.001024 4096 125 4128 10880 2.70998 106.337 132.919 242.01 242.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 860 0.000512 1024 220 1024 28160 2.35914 1.67357 22.5549 52.4952 79.1816 79.2775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 460 6.4e-05 1024 102 704 155648 45.9138 13.4861 92.0024 417.772 569.392 569.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1800 6.4e-05 2048 210 1184 293888 35.3802 28.3279 534.094 838.013 1435.92 1436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 32 410 6.4e-05 512 145 544 0 6.5431 0.006144 197.918 204.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 960 0.000512 4096 230 4064 30336 6.63104 243.284 209.259 459.228 459.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 460 0.001024 4096 150 2432 6720 2.70458 34.0842 104.217 141.048 141.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 720 0.000512 512 60 480 33792 1.14973 0.818304 5.29715 26.0193 33.3862 33.4839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 700 6.4e-05 512 70 288 258048 13.9502 6.6208 27.9834 206.257 254.999 255.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 830 3.2e-05 1024 210 1216 442368 70.9621 26.5341 371.796 824.277 1293.8 1293.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 510 0.001024 4096 125 4128 10752 2.70208 87.626 131.547 221.92 221.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 860 0.000512 1024 220 1024 27648 2.33523 1.64045 18.5316 51.8914 74.4983 74.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 460 6.4e-05 1024 102 704 147456 46.3106 13.3176 72.9573 412.348 545.147 545.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1800 6.4e-05 2048 210 1184 293376 35.379 28.2949 444.285 836.964 1345.02 1345.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 32 410 6.4e-05 512 145 544 0 6.53504 0.006144 197.962 204.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 960 0.000512 4096 230 4064 30528 6.63978 650.607 209.849 867.149 867.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 460 0.001024 4096 150 2432 6912 2.71418 88.4879 104.706 195.954 196.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 720 0.000512 512 60 480 34272 1.15914 0.835296 13.4681 26.2914 41.8554 41.9592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 700 6.4e-05 512 70 288 264960 13.9579 6.71328 70.8022 208.962 300.633 300.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 830 3.2e-05 1024 210 1216 451584 71.5927 26.8718 987.507 835.187 1921.4 1921.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 510 0.001024 4096 125 4128 10944 2.71946 237.078 130.844 370.689 370.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 860 0.000512 1024 220 1024 28224 2.35933 1.66166 48.4909 52.4319 105.049 105.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 460 6.4e-05 1024 102 704 152064 46.0584 13.4098 190.058 414.655 664.407 664.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1800 6.4e-05 2048 210 1184 294048 35.4816 28.3733 1119 838.335 2021.3 2021.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 410 6.4e-05 512 145 544 18432 42.0255 6.556 10.5219 198.183 257.567 257.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 960 0.000512 4096 230 4064 30384 6.63491 413.833 209.437 629.956 630.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 460 0.001024 4096 150 2432 6768 2.70394 53.7268 104.309 160.782 160.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 720 0.000512 512 60 480 33984 1.14944 0.826656 8.78522 26.1383 36.9978 37.0918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 700 6.4e-05 512 70 288 262656 13.8389 6.66054 45.6781 207.437 273.804 273.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 830 3.2e-05 1024 210 1216 442368 71.5892 26.5795 610.097 829.034 1537.52 1537.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 510 0.001024 4096 125 4128 10800 2.70467 150.389 132.021 285.157 285.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 860 0.000512 1024 220 1024 27648 2.34509 1.64454 30.2308 52.1322 86.4554 86.5491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 460 6.4e-05 1024 102 704 147456 45.8045 13.2576 116.612 408.53 584.419 584.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1800 6.4e-05 2048 210 1184 293760 35.367 28.3048 703.124 838.853 1605.76 1605.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 32 410 6.4e-05 512 145 544 0 6.54541 0.006016 198.104 204.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 960 0.000512 4096 230 4064 30240 6.61094 337.098 208.88 552.641 552.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 460 0.001024 4096 150 2432 6696 2.70154 43.7678 104.223 150.737 150.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 720 0.000512 512 60 480 32832 1.15043 0.809696 7.12989 25.7835 34.9743 35.0703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 700 6.4e-05 512 70 288 262656 14.0822 6.71539 37.8343 208.854 267.674 267.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 830 3.2e-05 1024 210 1216 442368 72.6749 26.874 506.718 834.585 1441.07 1441.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 510 0.001024 4096 125 4128 10800 2.71242 122.773 130.789 256.322 256.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 860 0.000512 1024 220 1024 26784 2.34026 1.61162 24.2643 51.415 79.7282 79.8231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 460 6.4e-05 1024 102 704 138240 47.2101 13.288 91.0912 408.277 560.081 560.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1800 6.4e-05 2048 210 1184 293760 35.4656 28.3361 580.623 837.133 1481.67 1481.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 32 410 6.4e-05 512 145 544 0 6.05254 0.006144 185.623 191.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 960 0.000512 4096 230 4064 30480 6.62778 607.64 209.635 823.962 824.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 460 0.001024 4096 150 2432 6880 2.70861 82.2614 104.576 189.588 189.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 720 0.000512 512 60 480 34240 1.15104 0.827392 12.729 26.1856 40.9926 41.0904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 700 6.4e-05 512 70 288 266240 13.9401 6.72566 67.1645 209.992 298.003 298.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 830 3.2e-05 1024 210 1216 450560 71.8809 26.9262 912.339 838.622 1849.98 1850.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 510 0.001024 4096 125 4128 10960 2.70739 222.003 132.368 357.125 357.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 860 0.000512 1024 220 1024 28160 2.33574 1.64486 44.9125 52.2215 101.216 101.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 460 6.4e-05 1024 102 704 153600 46.4993 13.5127 178.099 419.481 657.8 657.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1800 6.4e-05 2048 210 1184 294080 35.382 28.3848 1041.67 839.982 1945.52 1945.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 410 6.4e-05 512 145 544 20480 43.5862 6.62054 11.0846 206.422 267.979 268.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 960 0.000512 4096 230 4064 30400 6.63949 410.043 209.41 626.146 626.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 460 0.001024 4096 150 2432 6720 2.70515 54.2986 104.038 161.089 161.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 720 0.000512 512 60 480 33920 1.14653 0.821248 8.60656 25.9998 36.6754 36.7718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 700 6.4e-05 512 70 288 266240 13.9534 6.7111 45.1576 209.663 275.679 275.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 830 3.2e-05 1024 210 1216 450560 71.746 26.8801 612.356 837.856 1549.06 1549.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 510 0.001024 4096 125 4128 10880 2.71008 150.133 131.246 284.134 284.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 860 0.000512 1024 220 1024 27520 2.33568 1.6425 29.9735 51.8596 85.9101 86.0099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 460 6.4e-05 1024 102 704 143360 46.8431 13.3124 112.366 412.272 585.019 585.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1800 6.4e-05 2048 210 1184 293760 35.3208 28.3066 701.19 838.017 1602.94 1603.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 32 410 6.4e-05 512 145 544 0 6.44051 0.004896 192.43 198.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 960 0.000512 4096 230 4064 30240 6.60909 343.193 209.157 559.01 559.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 460 0.001024 4096 150 2432 6720 2.70746 44.1473 104.552 151.45 151.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 720 0.000512 512 60 480 33600 1.15072 0.821248 7.32029 26.0728 35.4624 35.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 700 6.4e-05 512 70 288 261120 13.8107 6.628 37.2157 206.445 264.288 264.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 830 3.2e-05 1024 210 1216 430080 72.6947 26.4744 491.365 824.915 1415.66 1415.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 510 0.001024 4096 125 4128 10800 2.70963 124.885 132.127 259.763 259.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 860 0.000512 1024 220 1024 27840 2.33584 1.64256 25.3543 51.9987 81.431 81.5148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 460 6.4e-05 1024 102 704 138240 47.7119 13.3366 91.3559 412.721 565.338 565.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1800 6.4e-05 2048 210 1184 293760 35.3673 28.4127 586.515 838.071 1488.47 1488.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 32 410 6.4e-05 512 145 544 0 6.62957 0.004288 206.382 213.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 960 0.000512 4096 230 4064 30432 6.61933 572.244 209.453 788.368 788.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 460 0.001024 4096 150 2432 6912 2.71933 78.211 104.838 185.812 185.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 720 0.000512 512 60 480 34176 1.15334 0.827392 11.9703 26.2388 40.2875 40.3811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 700 6.4e-05 512 70 288 264192 13.8665 6.67987 63.2343 208.454 292.422 292.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 830 3.2e-05 1024 210 1216 448512 71.2869 26.7284 867.406 833.162 1798.79 1798.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 510 0.001024 4096 125 4128 10944 2.71379 209.548 131.879 344.182 344.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 860 0.000512 1024 220 1024 28032 2.34813 1.65888 42.4615 52.3327 98.898 98.9884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 460 6.4e-05 1024 102 704 147456 46.2412 13.3276 163.021 412.631 635.44 635.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1800 6.4e-05 2048 210 1184 293760 35.3395 28.2931 989.759 838.398 1891.89 1891.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 32 410 6.4e-05 512 145 544 0 6.53926 0.005472 198.089 204.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 960 0.000512 4096 230 4064 30336 6.61971 371.918 209.256 587.845 587.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 460 0.001024 4096 150 2432 6720 2.70746 49.992 104.225 156.969 157.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 720 0.000512 512 60 480 33792 1.14688 0.820032 7.8624 26.0202 35.9466 36.0448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 700 6.4e-05 512 70 288 258048 13.9371 6.62125 40.4622 206.264 267.477 267.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 830 3.2e-05 1024 210 1216 442368 70.9292 26.4479 554.76 824.252 1476.61 1476.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 510 0.001024 4096 125 4128 10752 2.70131 133.946 130.49 267.182 267.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 860 0.000512 1024 220 1024 27648 2.3336 1.64454 27.5302 51.8993 83.5069 83.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 460 6.4e-05 1024 102 704 147456 46.299 13.3196 106.256 412.361 578.453 578.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1800 6.4e-05 2048 210 1184 293376 35.3757 28.4388 639.227 836.803 1539.95 1540.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 32 410 6.4e-05 512 145 544 0 6.54131 0.005792 197.965 204.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 960 0.000512 4096 230 4064 30240 6.62301 322.992 209.254 538.921 538.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 460 0.001024 4096 150 2432 6624 2.71002 42.6037 104.223 149.58 149.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 720 0.000512 512 60 480 33408 1.14323 0.813376 6.79786 25.8293 34.6815 34.7772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 700 6.4e-05 512 70 288 258048 13.6759 6.57293 35.1476 204.274 259.857 260.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 830 3.2e-05 1024 210 1216 423936 72.2385 26.2234 462.788 816.144 1377.61 1377.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 510 0.001024 4096 125 4128 10656 2.70358 116.113 129.73 248.59 248.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 860 0.000512 1024 220 1024 26496 2.33782 1.62598 23.4121 51.5092 78.9868 79.0774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 460 6.4e-05 1024 102 704 129024 46.3762 13.1584 81.6092 396.012 537.371 537.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1800 6.4e-05 2048 210 1184 293760 35.301 28.3168 559.272 838.09 1461.08 1461.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 32 410 6.4e-05 512 145 544 0 6.53818 0.005664 198.028 204.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 960 0.000512 4096 230 4064 30500 6.63962 566.6 209.822 783.115 783.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 460 0.001024 4096 150 2432 6900 2.7176 77.0949 104.779 184.633 184.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 720 0.000512 512 60 480 34000 1.16208 0.829792 11.7916 26.2495 40.1342 40.2277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 700 6.4e-05 512 70 288 262400 14.0486 6.70515 61.6928 208.52 291.151 291.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 830 3.2e-05 1024 210 1216 448000 71.6053 26.8165 850.018 833.403 1782.06 1782.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 510 0.001024 4096 125 4128 10900 2.70877 205.576 131.692 340.023 340.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 860 0.000512 1024 220 1024 28000 2.35834 1.65914 41.8564 52.3512 98.3229 98.4207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 460 6.4e-05 1024 102 704 147200 46.466 13.3612 159.698 412.59 632.328 632.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1800 6.4e-05 2048 210 1184 294000 35.61 28.3719 972.877 839.319 1876.29 1876.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 410 6.4e-05 512 145 544 25600 43.2033 6.63306 12.9583 206.408 269.469 269.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 960 0.000512 4096 230 4064 30400 6.63962 394.446 209.636 610.773 610.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 460 0.001024 4096 150 2432 6800 2.71136 52.307 104.698 159.759 159.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 720 0.000512 512 60 480 33600 1.15302 0.819104 8.34154 26.0304 36.4452 36.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 700 6.4e-05 512 70 288 256000 14.0881 6.62707 42.2834 206.261 269.447 269.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 830 3.2e-05 1024 210 1216 435200 72.0289 26.5054 573.244 824.245 1496.24 1496.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 510 0.001024 4096 125 4128 10800 2.70653 141.716 130.789 275.255 275.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 860 0.000512 1024 220 1024 27200 2.35517 1.63923 28.2838 51.9058 84.286 84.3776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 460 6.4e-05 1024 102 704 140800 47.4141 13.352 106.952 412.362 580.294 580.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1800 6.4e-05 2048 210 1184 293600 35.4857 28.3384 675.301 837.332 1576.56 1576.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 32 410 6.4e-05 512 145 544 0 6.62938 0.005856 206.203 212.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 960 0.000512 4096 230 4064 30300 6.64698 326.232 209.803 542.737 542.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 460 0.001024 4096 150 2432 6600 2.70659 42.5046 104.233 149.491 149.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 720 0.000512 512 60 480 33600 1.1672 0.82528 6.80387 26.114 35.0118 35.1131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 700 6.4e-05 512 70 288 259200 13.9826 6.63571 35.723 206.49 263.03 263.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 830 3.2e-05 1024 210 1216 441600 71.3532 26.5241 485.288 825.007 1408.41 1408.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 510 0.001024 4096 125 4128 10500 2.68938 115.316 128.747 246.799 246.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 860 0.000512 1024 220 1024 27600 2.35811 1.64627 24.4492 52.0812 80.6363 80.7383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 460 6.4e-05 1024 102 704 134400 48.4692 13.3604 85.6607 412.808 560.521 560.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1800 6.4e-05 2048 210 1184 292800 35.5614 28.3771 559.846 838.23 1462.13 1462.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 25 32 410 6.4e-05 512 145 544 0 6.64237 0.00448 206.426 213.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 960 0.000512 4096 230 4064 30464 6.63235 548.681 209.693 765.059 765.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 460 0.001024 4096 150 2432 6832 2.70666 72.7491 104.479 179.978 180.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 720 0.000512 512 60 480 34048 1.14707 0.82256 11.5304 26.0766 39.6778 39.7724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 700 6.4e-05 512 70 288 265216 13.9703 6.72406 60.4868 209.478 290.844 291.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 830 3.2e-05 1024 210 1216 451584 71.6257 26.8965 828.344 837.208 1764.29 1764.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 510 0.001024 4096 125 4128 10864 2.70541 199.825 132.958 335.532 335.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 860 0.000512 1024 220 1024 27776 2.3351 1.64474 40.1851 52.0044 96.2693 96.3627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 460 6.4e-05 1024 102 704 150528 46.1044 13.3641 158.016 413.975 631.67 631.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1800 6.4e-05 2048 210 1184 293888 35.4055 28.3345 949.401 838.525 1851.77 1851.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 32 410 6.4e-05 512 145 544 0 6.44141 0.006144 192.58 199.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 960 0.000512 4096 230 4064 30240 6.61603 381.313 208.911 596.89 596.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 460 0.001024 4096 150 2432 6720 2.70726 49.3501 104.394 156.493 156.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 720 0.000512 512 60 480 34048 1.15712 0.825344 8.10982 26.1306 36.3244 36.4245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 700 6.4e-05 512 70 288 258048 14.0395 6.63952 41.4124 206.973 269.252 269.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 830 3.2e-05 1024 210 1216 444416 71.0201 26.5157 570.519 827.042 1495.31 1495.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 510 0.001024 4096 125 4128 10752 2.71091 136.691 131.983 271.427 271.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 860 0.000512 1024 220 1024 27776 2.34278 1.65069 28.0336 52.1111 84.2374 84.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 460 6.4e-05 1024 102 704 143360 45.7395 13.2339 105.904 404.166 569.258 569.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1800 6.4e-05 2048 210 1184 292992 35.3519 28.3145 657.658 836.902 1558.33 1558.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 32 410 6.4e-05 512 145 544 0 6.49578 0.005824 192.487 199.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 960 0.000512 4096 230 4064 30240 6.63757 314.697 209.505 530.891 530.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 460 0.001024 4096 150 2432 6384 2.67827 40.6835 103.209 146.616 146.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 720 0.000512 512 60 480 32256 1.1423 0.801568 6.59882 25.6045 34.2484 34.3605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 700 6.4e-05 512 70 288 258048 14.4467 6.72768 34.4623 209.433 265.265 265.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 830 3.2e-05 1024 210 1216 451584 71.6945 26.9112 480.419 836.749 1416 1416.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 510 0.001024 4096 125 4128 10416 2.67469 110.116 128.551 241.387 241.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 860 0.000512 1024 220 1024 26880 2.3071 1.5959 22.9141 51.0668 77.9912 78.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 460 6.4e-05 1024 102 704 129024 47.8759 13.7564 79.326 404.295 545.485 545.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1800 6.4e-05 2048 210 1184 292992 35.3881 28.3853 541.976 837.149 1443.01 1443.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 960 0.000512 4096 230 4064 30480 6.64144 542.72 209.647 759.06 759.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 460 0.001024 4096 150 2432 6840 2.71219 71.5674 104.477 178.8 178.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 720 0.000512 512 60 480 34080 1.16413 0.830688 11.3511 26.2977 39.7442 39.8374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 700 6.4e-05 512 70 288 264960 13.9399 6.71949 59.0172 208.789 288.654 288.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 830 3.2e-05 1024 210 1216 445440 72.2528 26.8786 793.292 834.453 1727.09 1727.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 510 0.001024 4096 125 4128 10920 2.71363 199.156 131.959 333.873 333.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 860 0.000512 1024 220 1024 28320 2.35773 1.66502 39.9454 52.4405 96.5063 96.5882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 460 6.4e-05 1024 102 704 145920 46.6397 13.3489 149.332 412.543 622.078 622.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1800 6.4e-05 2048 210 1184 293760 35.4632 28.34 929.117 837.139 1830.16 1830.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 410 6.4e-05 512 145 544 30720 42.4902 6.63382 14.8617 206.247 270.508 270.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 960 0.000512 4096 230 4064 30240 6.61107 383.199 209.178 599.039 599.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 460 0.001024 4096 150 2432 6720 2.70538 51.6299 104.561 158.94 159.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 720 0.000512 512 60 480 33600 1.15091 0.819392 8.16915 26.0792 36.3201 36.4134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 700 6.4e-05 512 70 288 261120 13.8069 6.63347 41.7019 206.469 268.796 268.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 830 3.2e-05 1024 210 1216 430080 72.6997 26.4664 558.098 825 1482.48 1482.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 510 0.001024 4096 125 4128 10800 2.7137 139.215 131.094 273.065 273.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 860 0.000512 1024 220 1024 27840 2.332 1.64221 28.8432 52.0009 84.9158 85.0132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 460 6.4e-05 1024 102 704 138240 47.6942 13.3462 103.499 412.77 577.519 577.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1800 6.4e-05 2048 210 1184 293760 35.3677 28.3281 664.694 838.294 1566.79 1566.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 32 410 6.4e-05 512 145 544 0 6.62733 0.005952 206.407 213.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 960 0.000512 4096 230 4064 30240 6.63501 318.573 209.826 535.088 535.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 460 0.001024 4096 150 2432 6480 2.69965 41.8531 103.996 148.593 148.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 720 0.000512 512 60 480 31680 1.14672 0.799296 6.37354 25.5121 33.9282 34.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 700 6.4e-05 512 70 288 264960 13.9694 6.72301 35.6486 209.132 265.657 265.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 830 3.2e-05 1024 210 1216 437760 73.5247 26.8857 469.734 835.491 1405.86 1406.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 510 0.001024 4096 125 4128 10440 2.68349 112.182 131.828 246.737 246.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 860 0.000512 1024 220 1024 25920 2.3159 1.58982 22.3198 50.8785 77.2052 77.3025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 460 6.4e-05 1024 102 704 138240 46.2257 13.6411 85.7494 402.644 548.47 548.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1800 6.4e-05 2048 210 1184 292320 35.489 28.3715 545.409 835.939 1445.31 1445.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 30 32 410 6.4e-05 512 145 544 0 6.06042 0.00544 185.879 192.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 960 0.000512 4096 230 4064 30464 6.64371 541.424 209.601 757.72 757.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 460 0.001024 4096 150 2432 6784 2.71062 72.4363 104.227 179.416 179.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 720 0.000512 512 60 480 34304 1.15936 0.832896 11.339 26.3247 39.7554 39.8495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 700 6.4e-05 512 70 288 262144 14.0623 6.70739 59.1576 208.971 289.088 289.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 830 3.2e-05 1024 210 1216 450560 71.5513 26.8247 820.591 835.201 1754.39 1754.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 510 0.001024 4096 125 4128 10880 2.708 197.03 130.816 330.6 330.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 860 0.000512 1024 220 1024 28160 2.35552 1.67117 40.5103 52.4988 97.1333 97.2291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 460 6.4e-05 1024 102 704 155648 45.9281 13.488 162.261 417.762 639.653 639.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1800 6.4e-05 2048 210 1184 293888 35.3812 28.3076 935.01 838.035 1836.84 1836.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 32 410 6.4e-05 512 145 544 0 6.53635 0.005536 197.921 204.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 960 0.000512 4096 230 4064 30208 6.61536 364.3 208.912 579.879 579.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 460 0.001024 4096 150 2432 6656 2.70909 49.0525 104.219 156.022 156.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 720 0.000512 512 60 480 32768 1.14227 0.810752 7.50762 25.7201 35.2791 35.3751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 700 6.4e-05 512 70 288 262144 14.0864 6.71306 40.3463 209.043 270.377 270.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 830 3.2e-05 1024 210 1216 442368 72.6074 26.8273 546.985 835.313 1481.95 1482.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 510 0.001024 4096 125 4128 10752 2.71331 131.587 131.864 266.208 266.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 860 0.000512 1024 220 1024 26624 2.32634 1.61949 26.0442 51.2945 81.3862 81.4817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 460 6.4e-05 1024 102 704 147456 47.1775 13.4903 105.01 417.923 583.818 583.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1800 6.4e-05 2048 210 1184 292864 35.3035 28.2549 629.846 835.562 1529.07 1529.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 960 0.000512 4096 230 4064 29952 6.57114 331.166 208.425 546.217 546.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 460 0.001024 4096 150 2432 6528 2.7025 42.7866 104.322 149.851 149.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 720 0.000512 512 60 480 33792 1.16029 0.827552 7.03232 26.1738 35.2948 35.3908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 700 6.4e-05 512 70 288 258048 13.9615 6.62262 35.9029 206.583 263.26 263.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 830 3.2e-05 1024 210 1216 442368 70.9954 26.4455 490.346 825.293 1413.29 1413.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 510 0.001024 4096 125 4128 10368 2.67283 116.226 130.624 249.569 249.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 860 0.000512 1024 220 1024 27648 2.35078 1.65139 24.7754 52.2017 81.0858 81.1879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 460 6.4e-05 1024 102 704 122880 47.2587 13.1644 79.4789 396.523 536.633 536.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1800 6.4e-05 2048 210 1184 293376 35.3426 28.3914 571.941 838.138 1473.92 1474.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 32 32 410 6.4e-05 512 145 544 0 6.53706 0.005696 198.285 204.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 960 0.000512 4096 230 4080 30528 6.63894 419.183 209.631 635.505 635.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 460 0.001024 4096 150 2440 6944 2.72125 56.8996 104.79 164.457 164.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 720 0.000512 512 60 480 33920 1.15786 0.8304 8.62986 26.2662 36.9884 37.0889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 700 6.4e-05 512 70 280 262144 14.1728 6.71744 48.701 209.609 279.398 279.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 830 3.2e-05 1024 210 1240 444416 72.7062 26.88 642.142 837.923 1579.89 1580.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 510 0.001024 4096 125 4120 11040 2.71952 153.551 132.628 288.948 289.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 860 0.000512 1024 220 1000 28416 2.35341 1.66643 30.6023 52.3758 87.1077 87.2158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 460 6.4e-05 1024 102 680 157696 45.7008 13.4948 141.214 417.668 618.312 618.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1800 6.4e-05 2048 210 1200 293504 35.3758 28.3501 737.788 838.181 1639.81 1639.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 410 6.4e-05 512 145 560 24576 43.7352 6.70915 8.9184 208.961 268.602 268.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 960 0.000512 4096 230 4080 30464 6.62909 268.093 209.614 484.388 484.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 460 0.001024 4096 150 2440 6912 2.71747 36.4854 104.872 144.118 144.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 720 0.000512 512 60 480 33792 1.1632 0.82992 5.66758 26.3044 34.0647 34.1565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 700 6.4e-05 512 70 280 260096 14.1921 6.70755 35.1821 209.103 265.368 265.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 830 3.2e-05 1024 210 1240 442368 72.5883 26.8206 411.187 835.784 1346.6 1346.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 510 0.001024 4096 125 4120 11008 2.71792 98.7119 132.244 233.718 233.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 860 0.000512 1024 220 1000 28416 2.34842 1.66541 19.9876 52.4553 76.5545 76.6513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 460 6.4e-05 1024 102 680 155648 45.9667 13.4863 110.803 418.044 588.516 588.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1800 6.4e-05 2048 210 1200 293376 35.5512 28.4355 1332.53 838.561 2235.18 2235.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 410 6.4e-05 512 145 560 16384 44.8554 6.70746 4.25312 209.141 265.215 265.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 960 0.000512 4096 230 4080 30520 6.64358 474.681 209.813 691.19 691.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 460 0.001024 4096 150 2440 6920 2.71942 64.8215 104.801 172.384 172.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 720 0.000512 512 60 480 33920 1.16051 0.829408 9.89002 26.2689 38.2496 38.3427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 700 6.4e-05 512 70 280 262400 14.1976 6.73258 52.7776 209.798 283.694 283.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 830 3.2e-05 1024 210 1240 442880 73.1441 26.9468 717.98 838.605 1656.9 1657.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 510 0.001024 4096 125 4120 11040 2.7192 175.366 132.684 310.812 310.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 860 0.000512 1024 220 1000 28320 2.3503 1.66125 34.7927 52.3955 91.3007 91.3972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 460 6.4e-05 1024 102 680 158720 45.7582 13.5292 143.088 419.419 622.01 622.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1800 6.4e-05 2048 210 1200 293280 35.5097 28.3786 829.832 838.593 1732.42 1732.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 410 6.4e-05 512 145 560 20480 43.6247 6.63043 8.46672 206.401 265.387 265.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 960 0.000512 4096 230 4080 30480 6.64131 303.622 209.785 520.099 520.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 460 0.001024 4096 150 2440 6880 2.72512 41.5089 104.787 149.065 149.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 720 0.000512 512 60 480 33600 1.16109 0.824896 6.45046 26.1833 34.7205 34.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 700 6.4e-05 512 70 280 261120 14.2508 6.72358 36.3312 209.798 267.288 267.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 830 3.2e-05 1024 210 1240 440320 73.3477 26.9415 462.896 838.546 1401.95 1402.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 510 0.001024 4096 125 4120 10960 2.72042 110.591 132.332 245.691 245.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 860 0.000512 1024 220 1000 28160 2.34096 1.64864 22.411 52.22 78.7188 78.8105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 460 6.4e-05 1024 102 680 158720 45.6891 13.5147 93.9906 419.436 572.847 573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1800 6.4e-05 2048 210 1200 293120 35.403 28.3328 528.63 838.586 1431.05 1431.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 410 6.4e-05 512 145 560 20480 43.593 6.6265 5.81155 206.403 262.7 262.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 960 0.000512 4096 230 4080 30360 6.62726 247.732 209.356 463.767 463.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 460 0.001024 4096 150 2440 6840 2.71763 33.9599 104.786 141.505 141.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 720 0.000512 512 60 480 33600 1.16893 0.8296 5.42605 26.3185 33.8426 33.9415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 700 6.4e-05 512 70 280 261120 14.1608 6.71744 34.6128 208.964 264.64 264.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 830 3.2e-05 1024 210 1240 437760 73.4911 26.8613 378.413 835.167 1314.15 1314.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 510 0.001024 4096 125 4120 10920 2.71542 90.5066 134.091 227.355 227.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 860 0.000512 1024 220 1000 28320 2.36038 1.66298 18.5762 52.4895 75.1868 75.2843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 460 6.4e-05 1024 102 680 153600 45.6051 13.4328 100.101 412.606 571.963 572.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1800 6.4e-05 2048 210 1200 292800 35.5195 28.4075 620.068 837.896 1522 1522.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 10 40 410 6.4e-05 512 145 560 0 6.63962 0.008032 206.339 213.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 960 0.000512 4096 230 4080 30480 6.63171 439.279 209.641 655.604 655.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 460 0.001024 4096 150 2440 6912 2.71734 59.7443 104.857 167.362 167.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 720 0.000512 512 60 480 33984 1.1607 0.829504 9.12541 26.3383 37.5508 37.6504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 700 6.4e-05 512 70 280 261120 14.2071 6.724 45.5788 209.459 276.161 276.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 830 3.2e-05 1024 210 1240 442368 72.9725 26.8942 670.264 837.248 1607.61 1607.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 510 0.001024 4096 125 4120 11040 2.71878 161.096 132.608 296.467 296.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 860 0.000512 1024 220 1000 28416 2.35309 1.66659 32.2189 52.5275 88.864 88.9572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 460 6.4e-05 1024 102 680 156672 45.544 13.4717 130.46 416.69 606.382 606.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1800 6.4e-05 2048 210 1200 293376 35.4201 28.3411 764.453 839.34 1667.66 1667.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 410 6.4e-05 512 145 560 24576 43.3225 6.6231 9.32538 206.407 265.945 266.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 960 0.000512 4096 230 4080 30432 6.63248 287.973 209.613 504.269 504.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 460 0.001024 4096 150 2440 6816 2.7095 38.9222 104.53 146.204 146.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 720 0.000512 512 60 480 33792 1.15923 0.82992 6.0617 26.2346 34.3915 34.4857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 700 6.4e-05 512 70 280 258048 14.2004 6.68573 29.914 208.438 259.429 259.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 830 3.2e-05 1024 210 1240 436224 73.0254 26.7277 433.824 833.085 1366.88 1367.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 510 0.001024 4096 125 4120 10944 2.71811 104.898 132.848 240.507 240.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 860 0.000512 1024 220 1000 28032 2.34435 1.66186 21.1494 52.3251 77.5809 77.6734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 460 6.4e-05 1024 102 680 153600 45.4175 13.3213 84.7757 412.593 556.313 556.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1800 6.4e-05 2048 210 1200 292992 35.3505 28.2929 500.079 838.305 1402.13 1402.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 40 410 6.4e-05 512 145 560 0 6.54131 0.006144 198.075 204.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 960 0.000512 4096 230 4080 30384 6.62851 235.004 209.641 451.324 451.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 460 0.001024 4096 150 2440 6768 2.70986 31.4061 104.538 138.698 138.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 720 0.000512 512 60 480 33408 1.16035 0.831488 4.97629 26.1499 33.2218 33.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 700 6.4e-05 512 70 280 258048 14.0744 6.65805 28.9001 207.459 257.279 257.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 830 3.2e-05 1024 210 1240 433152 72.8632 26.5795 356.02 829.104 1284.78 1284.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 510 0.001024 4096 125 4120 10944 2.71974 86.3634 133.779 222.904 222.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 860 0.000512 1024 220 1000 27648 2.34685 1.64493 17.2872 52.1391 73.5201 73.6145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 460 6.4e-05 1024 102 680 147456 45.8024 13.2588 67.4353 408.553 535.262 535.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1800 6.4e-05 2048 210 1200 293184 35.3688 28.3916 410.626 838.531 1313.03 1313.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 40 410 6.4e-05 512 145 560 0 6.54557 0.004832 198.121 204.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 960 0.000512 4096 230 4080 30464 6.62899 624.312 209.592 840.586 840.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 460 0.001024 4096 150 2440 6888 2.71226 84.9917 104.71 192.457 192.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 720 0.000512 512 60 480 34048 1.16138 0.831488 13.0372 26.3429 41.4733 41.5698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 700 6.4e-05 512 70 280 261632 14.1921 6.72973 65.5953 209.467 296.169 296.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 830 3.2e-05 1024 210 1240 440832 73.4072 26.923 972.102 837.239 1909.89 1910.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 510 0.001024 4096 125 4120 11032 2.71974 228.819 133.531 365.112 365.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 860 0.000512 1024 220 1000 28448 2.36134 1.6655 46.8317 52.5362 103.495 103.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 460 6.4e-05 1024 102 680 157696 45.8332 13.8618 191.752 418.754 670.415 670.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1800 6.4e-05 2048 210 1200 293216 35.4797 28.3497 1101.86 839.122 2004.92 2005.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 410 6.4e-05 512 145 560 14336 43.392 6.57155 7.93843 202.295 260.467 260.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 960 0.000512 4096 230 4080 30352 6.6255 394.664 209.042 610.383 610.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 460 0.001024 4096 150 2440 6832 2.71152 53.1863 104.591 160.532 160.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 720 0.000512 512 60 480 33600 1.15315 0.821888 8.40413 26.0585 36.5395 36.6329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 700 6.4e-05 512 70 280 261632 14.1671 6.72166 42.3642 209.243 272.684 272.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 830 3.2e-05 1024 210 1240 437248 73.6794 26.8985 603.168 836.292 1540.25 1540.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 510 0.001024 4096 125 4120 10976 2.71971 144.427 134.456 281.647 281.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 860 0.000512 1024 220 1000 27776 2.33552 1.64045 29.0916 51.9475 85.1131 85.2081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 460 6.4e-05 1024 102 680 150528 46.0995 13.4509 114.957 413.522 588.246 588.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1800 6.4e-05 2048 210 1200 292992 35.414 28.3423 692.406 837.59 1593.86 1593.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 40 410 6.4e-05 512 145 560 0 8.78797 0.005888 192.373 201.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 960 0.000512 4096 230 4080 30240 6.60685 319.693 208.796 535.144 535.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 460 0.001024 4096 150 2440 6720 2.70806 41.4004 104.311 148.465 148.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 720 0.000512 512 60 480 32928 1.16115 0.818912 6.81856 25.9436 34.8396 34.9352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 700 6.4e-05 512 70 280 258048 14.4541 6.73168 34.4703 209.337 265.181 265.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 830 3.2e-05 1024 210 1240 440832 73.3545 26.9237 494.937 836.586 1432.02 1432.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 510 0.001024 4096 125 4120 10920 2.72083 115.969 133.433 252.164 252.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 860 0.000512 1024 220 1000 27552 2.33757 1.63021 23.5037 51.7366 79.3062 79.3863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 460 6.4e-05 1024 102 680 150528 46.8721 13.524 93.998 418.518 573.129 573.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1800 6.4e-05 2048 210 1200 292320 35.5514 28.3359 563.976 837.104 1465.07 1465.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 40 410 6.4e-05 512 145 560 0 6.57616 0.004608 202.232 208.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 960 0.000512 4096 230 4080 30464 6.6351 581.273 209.465 797.425 797.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 460 0.001024 4096 150 2440 6912 2.71776 79.3926 104.796 186.951 186.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 720 0.000512 512 60 480 33792 1.1615 0.831488 12.2274 26.2836 40.605 40.7024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 700 6.4e-05 512 70 280 260096 14.1958 6.70541 61.3061 208.959 291.36 291.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 830 3.2e-05 1024 210 1240 442368 72.5488 26.8248 904.8 835.249 1839.64 1839.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 510 0.001024 4096 125 4120 11008 2.7175 212.359 133.209 348.332 348.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 860 0.000512 1024 220 1000 28416 2.34419 1.66739 43.6853 52.4205 100.218 100.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 460 6.4e-05 1024 102 680 155648 45.8987 13.4997 176.139 417.736 653.495 653.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1800 6.4e-05 2048 210 1200 293376 35.3794 28.3024 1027.26 837.971 1929.02 1929.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 410 6.4e-05 512 145 560 16384 44.8492 6.70602 8.5937 209.601 270.019 270.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 960 0.000512 4096 230 4080 30336 6.61674 363.754 209.27 579.693 579.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 460 0.001024 4096 150 2440 6784 2.71056 49.5332 104.527 156.814 156.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 720 0.000512 512 60 480 33792 1.16371 0.834752 7.84806 26.3514 36.3195 36.4174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 700 6.4e-05 512 70 280 258048 14.3228 6.70515 39.9326 209.145 270.287 270.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 830 3.2e-05 1024 210 1240 442368 72.5928 26.8233 568.011 835.853 1503.49 1503.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 510 0.001024 4096 125 4120 10880 2.7136 131.431 132.938 267.126 267.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 860 0.000512 1024 220 1000 28160 2.3615 1.66845 27.3404 52.5394 84.0056 84.0994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 460 6.4e-05 1024 102 680 155648 45.9237 13.4861 112.328 418.125 590.078 590.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1800 6.4e-05 2048 210 1200 293376 35.388 28.3088 656.008 838.724 1558.53 1558.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 40 410 6.4e-05 512 145 560 0 6.5433 0.00608 198.088 204.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 960 0.000512 4096 230 4080 30336 6.63485 297.351 209.632 513.67 513.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 460 0.001024 4096 150 2440 6720 2.71315 40.4623 104.537 147.754 147.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 720 0.000512 512 60 480 33024 1.15738 0.820128 6.47114 26.0459 34.5921 34.6911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 700 6.4e-05 512 70 280 251904 14.278 6.61802 31.6658 206.456 259.21 259.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 830 3.2e-05 1024 210 1240 430080 72.6942 26.4447 449.918 825.041 1374.32 1374.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 510 0.001024 4096 125 4120 10752 2.70131 105.919 131.575 240.239 240.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 860 0.000512 1024 220 1000 27648 2.33923 1.6423 21.9877 51.9423 78.0139 78.1066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 460 6.4e-05 1024 102 680 147456 46.316 13.3243 86.4993 412.75 559.104 559.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1800 6.4e-05 2048 210 1200 292608 35.3818 28.3054 531.493 837.603 1432.89 1432.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 40 410 6.4e-05 512 145 560 0 6.54032 0.004416 198.152 204.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 960 0.000512 4096 230 4080 30456 6.62755 599.333 209.617 815.63 815.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 460 0.001024 4096 150 2440 6912 2.72813 81.9437 104.918 189.635 189.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 720 0.000512 512 60 480 33984 1.16054 0.829696 12.7107 26.2866 41.0873 41.1755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 700 6.4e-05 512 70 280 260352 14.183 6.71741 63.3997 208.936 293.419 293.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 830 3.2e-05 1024 210 1240 437760 73.4302 26.8677 915.562 835.095 1851.17 1851.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 510 0.001024 4096 125 4120 11016 2.7208 219.268 132.233 354.264 354.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 860 0.000512 1024 220 1000 28224 2.35843 1.66045 44.2133 52.4283 100.758 100.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 460 6.4e-05 1024 102 680 152064 46.035 13.3992 175.084 414.614 649.344 649.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1800 6.4e-05 2048 210 1200 293184 35.5035 28.3371 1046.49 838.256 1948.7 1948.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 40 410 6.4e-05 512 145 560 0 6.54275 0.004928 198.056 204.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 960 0.000512 4096 230 4080 30384 6.63728 391.396 209.585 607.68 607.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 460 0.001024 4096 150 2440 6768 2.71155 52.8691 104.517 160.141 160.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 720 0.000512 512 60 480 33408 1.1655 0.827328 8.12269 26.1385 36.3529 36.4668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 700 6.4e-05 512 70 280 258048 14.0899 6.66022 40.8009 207.41 269.161 269.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 830 3.2e-05 1024 210 1240 433152 72.8382 26.5839 588.174 828.896 1516.71 1516.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 510 0.001024 4096 125 4120 10944 2.7215 143.005 130.604 276.375 276.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 860 0.000512 1024 220 1000 27648 2.34838 1.64864 28.4794 52.1387 84.7246 84.8236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 460 6.4e-05 1024 102 680 147456 45.7915 13.2654 111.011 408.469 578.76 578.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1800 6.4e-05 2048 210 1200 293184 35.3832 28.3389 681.065 838.339 1583.24 1583.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 40 410 6.4e-05 512 145 560 0 6.54746 0.004096 198.083 204.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 960 0.000512 4096 230 4080 30240 6.62323 343.603 209.252 559.529 559.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 460 0.001024 4096 150 2440 6696 2.7176 45.5363 104.543 152.841 152.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 720 0.000512 512 60 480 32832 1.15066 0.811008 7.22662 25.8069 35.0919 35.1858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 700 6.4e-05 512 70 280 255744 14.4942 6.7168 36.0423 209.055 266.49 266.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 830 3.2e-05 1024 210 1240 428544 74.9925 26.8921 511.693 835.4 1449.2 1449.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 510 0.001024 4096 125 4120 10800 2.70976 123.905 131.863 258.52 258.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 860 0.000512 1024 220 1000 26784 2.33811 1.6128 24.4984 51.4599 80.0096 80.1034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 460 6.4e-05 1024 102 680 138240 47.1836 13.5944 92.4738 408.674 562.131 562.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1800 6.4e-05 2048 210 1200 292896 35.4877 28.4232 599.212 837.962 1501.19 1501.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 960 0.000512 4096 230 4080 30240 6.62938 305.607 209.582 521.868 521.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 460 0.001024 4096 150 2440 6624 2.7079 40.2429 104.513 147.507 147.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 720 0.000512 512 60 480 32256 1.15952 0.813216 6.396 25.8467 34.3124 34.4096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 700 6.4e-05 512 70 280 248832 14.1726 6.57069 31.3652 204.417 256.709 256.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 830 3.2e-05 1024 210 1240 423936 72.2047 26.2313 452.148 816.714 1367.52 1367.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 510 0.001024 4096 125 4120 10656 2.70947 109.892 130.794 243.438 243.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 860 0.000512 1024 220 1000 26496 2.34208 1.62403 21.4732 51.5476 77.0861 77.1812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 460 6.4e-05 1024 102 680 129024 46.3539 13.1546 76.9344 396.293 532.946 533.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1800 6.4e-05 2048 210 1200 292608 35.3636 28.3832 532.222 838.697 1434.77 1434.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 40 410 6.4e-05 512 145 560 0 6.54064 0.006144 198.178 204.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 960 0.000512 4096 230 4080 30480 6.63562 566.958 209.609 783.257 783.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 460 0.001024 4096 150 2440 6880 2.71718 76.9421 104.697 184.401 184.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 720 0.000512 512 60 480 33600 1.15683 0.824192 11.8567 26.1581 40.0965 40.1861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 700 6.4e-05 512 70 280 261120 14.2493 6.72483 59.3132 209.621 290.092 290.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 830 3.2e-05 1024 210 1240 440320 73.3752 26.9165 859.823 837.841 1798.18 1798.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 510 0.001024 4096 125 4120 10960 2.71357 205.916 133.3 341.977 342.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 860 0.000512 1024 220 1000 28160 2.33926 1.64637 41.4024 52.1803 97.6676 97.7596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 460 6.4e-05 1024 102 680 158720 45.7006 13.5112 171.071 419.078 649.572 649.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1800 6.4e-05 2048 210 1200 293120 35.4051 28.4285 981.181 837.906 1883.03 1883.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 410 6.4e-05 512 145 560 20480 43.6204 6.62384 10.3501 206.225 267.081 267.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 960 0.000512 4096 230 4080 30400 6.636 384.75 209.554 600.996 601.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 460 0.001024 4096 150 2440 6720 2.70736 50.2319 104.246 157.228 157.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 720 0.000512 512 60 480 33280 1.15101 0.822624 8.07312 25.9964 36.1442 36.2373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 700 6.4e-05 512 70 280 261120 14.2297 6.71347 40.8853 209.62 271.636 271.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 830 3.2e-05 1024 210 1240 440320 73.2367 26.8868 584.841 837.814 1523 1523.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 510 0.001024 4096 125 4120 10880 2.7136 139.182 133.272 275.209 275.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 860 0.000512 1024 220 1000 27520 2.33142 1.64176 27.8987 51.8423 83.8157 83.9098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 460 6.4e-05 1024 102 680 153600 45.3641 13.4062 113.594 412.213 584.788 584.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1800 6.4e-05 2048 210 1200 293120 35.3072 28.3074 665.734 837.89 1567.35 1567.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 40 410 6.4e-05 512 145 560 0 6.4375 0.005984 192.4 198.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 960 0.000512 4096 230 4080 30240 6.63347 320.793 209.356 536.835 536.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 460 0.001024 4096 150 2440 6720 2.7177 43.5671 104.793 151.12 151.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 720 0.000512 512 60 480 32640 1.16198 0.821344 6.50845 26.0771 34.6682 34.7646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 700 6.4e-05 512 70 280 253440 14.1739 6.6431 33.2601 206.474 260.74 260.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 830 3.2e-05 1024 210 1240 430080 72.7033 26.4743 480.742 825.33 1405.47 1405.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 510 0.001024 4096 125 4120 10800 2.71376 116.193 132.076 251.025 251.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 860 0.000512 1024 220 1000 27840 2.33693 1.64304 23.7605 52.0007 79.8382 79.9338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 460 6.4e-05 1024 102 680 153600 45.478 13.336 96.0657 412.777 567.867 568.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1800 6.4e-05 2048 210 1200 292800 35.3986 28.3238 558.818 838.177 1460.82 1460.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 40 410 6.4e-05 512 145 560 0 6.62938 0.005056 206.414 213.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 960 0.000512 4096 230 4080 30080 6.60819 319.494 208.926 535.079 535.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 460 0.001024 4096 150 2440 6400 2.69056 40.7523 103.605 147.091 147.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 720 0.000512 512 60 480 33280 1.16643 0.823296 6.65936 26.1425 34.887 34.9839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 700 6.4e-05 512 70 280 256000 14.0578 6.62246 33.2703 206.527 260.663 260.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 830 3.2e-05 1024 210 1240 430080 72.6724 26.4401 465.245 825.124 1389.7 1389.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 510 0.001024 4096 125 4120 10560 2.69824 112.825 131.226 246.795 246.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 860 0.000512 1024 220 1000 26880 2.36106 1.64557 22.7149 52.1093 78.9323 79.0301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 460 6.4e-05 1024 102 680 143360 46.9243 13.3249 87.1191 412.889 560.476 560.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1800 6.4e-05 2048 210 1200 291840 35.3557 28.2616 547.084 835.827 1446.63 1446.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 960 0.000512 4096 230 4080 30432 6.6359 532.619 209.584 748.893 748.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 460 0.001024 4096 150 2440 6816 2.71376 70.8485 104.513 178.122 178.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 720 0.000512 512 60 480 33792 1.16262 0.828768 11.2318 26.2343 39.5627 39.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 700 6.4e-05 512 70 280 258048 14.207 6.68467 55.3136 208.41 284.811 284.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 830 3.2e-05 1024 210 1240 436224 73.0757 26.73 794.932 832.932 1727.9 1728.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 510 0.001024 4096 125 4120 10944 2.71392 194.952 133.051 330.764 330.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 860 0.000512 1024 220 1000 28032 2.34906 1.66166 38.78 52.3185 95.2133 95.3158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 460 6.4e-05 1024 102 680 153600 45.413 13.3243 155.441 412.571 626.981 627.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1800 6.4e-05 2048 210 1200 292992 35.3649 28.2923 923.799 838.185 1825.76 1825.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 40 410 6.4e-05 512 145 560 0 6.54336 0.004512 198.043 204.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 960 0.000512 4096 230 4080 30336 6.62832 378.767 209.435 594.882 594.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 460 0.001024 4096 150 2440 6720 2.71382 49.8566 104.442 157.056 157.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 720 0.000512 512 60 480 33024 1.15712 0.81744 7.97891 26.0232 36.0772 36.1715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 700 6.4e-05 512 70 280 251904 14.2759 6.61414 38.707 206.264 266.042 266.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 830 3.2e-05 1024 210 1240 430080 72.647 26.4376 563.349 824.241 1486.89 1487.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 510 0.001024 4096 125 4120 10752 2.71318 133.942 131.479 268.178 268.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 860 0.000512 1024 220 1000 27648 2.33709 1.64026 27.5019 51.8984 83.48 83.5749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 460 6.4e-05 1024 102 680 147456 46.3024 13.3171 107.07 412.366 579.264 579.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1800 6.4e-05 2048 210 1200 292608 35.4123 28.3025 657.675 837.259 1558.76 1558.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 40 410 6.4e-05 512 145 560 0 6.53722 0.005152 197.969 204.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 960 0.000512 4096 230 4080 30240 6.63939 311.991 209.457 528.138 528.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 460 0.001024 4096 150 2440 6624 2.7095 41.0087 104.45 148.211 148.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 720 0.000512 512 60 480 32256 1.15594 0.814208 6.4727 25.8314 34.3715 34.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 700 6.4e-05 512 70 280 248832 14.1673 6.57203 31.9018 204.277 257.109 257.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 830 3.2e-05 1024 210 1240 423936 72.2665 26.2314 459.905 816.217 1374.83 1374.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 510 0.001024 4096 125 4120 10656 2.7048 111.678 131.777 246.202 246.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 860 0.000512 1024 220 1000 26496 2.34227 1.62528 21.7711 51.5197 77.3587 77.4532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 460 6.4e-05 1024 102 680 129024 46.3601 13.1638 77.9856 396.048 533.762 533.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1800 6.4e-05 2048 210 1200 292608 35.378 28.3255 541.793 838.172 1443.77 1443.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 40 410 6.4e-05 512 145 560 0 6.53866 0.005792 198.048 204.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 960 0.000512 4096 230 4080 29952 6.57594 289.677 208.411 504.719 504.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 460 0.001024 4096 150 2440 6528 2.7095 39.5385 104.444 146.734 146.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 720 0.000512 512 60 480 32256 1.16614 0.827392 6.17472 26.1505 34.417 34.5141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 700 6.4e-05 512 70 280 245760 14.6453 6.61757 29.8112 206.401 257.662 257.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 830 3.2e-05 1024 210 1240 417792 74.7687 26.4453 425.38 824.517 1351.33 1351.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 510 0.001024 4096 125 4120 10368 2.68042 101.198 130.494 234.416 234.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 860 0.000512 1024 220 1000 27648 2.35094 1.65088 22.1812 52.1554 78.4388 78.5348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 460 6.4e-05 1024 102 680 122880 47.2807 13.1587 71.3392 396.14 528.131 528.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1800 6.4e-05 2048 210 1200 291840 35.3989 28.2685 509.65 837.341 1410.76 1410.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 24 40 410 6.4e-05 512 145 560 0 6.53312 0.0056 198.101 204.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 960 0.000512 4096 230 4080 30400 6.62323 550.846 209.491 767.012 767.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 460 0.001024 4096 150 2440 6800 2.7111 73.8872 104.477 181.115 181.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 720 0.000512 512 60 480 33600 1.16957 0.829344 11.578 26.2522 39.9291 40.0225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 700 6.4e-05 512 70 280 259200 14.2083 6.70925 57.9791 208.548 287.63 287.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 830 3.2e-05 1024 210 1240 435200 73.5141 26.8182 830.785 833.5 1764.83 1765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 510 0.001024 4096 125 4120 11000 2.72083 200.783 133.215 336.761 336.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 860 0.000512 1024 220 1000 28000 2.36368 1.65827 40.261 52.3567 96.7384 96.8316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 460 6.4e-05 1024 102 680 153600 45.5452 13.3493 162.131 413.11 634.348 634.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1800 6.4e-05 2048 210 1200 293200 35.5972 28.4763 961.125 838.974 1864.27 1864.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 40 410 6.4e-05 512 145 560 0 6.64118 0.004672 206.345 213.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 960 0.000512 4096 230 4080 30200 6.6064 373.606 209.021 589.283 589.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 460 0.001024 4096 150 2440 6600 2.70093 49.3688 103.944 156.057 156.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 720 0.000512 512 60 480 32800 1.16342 0.823296 7.8656 26.0548 36.0098 36.1089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 700 6.4e-05 512 70 280 256000 14.1084 6.7863 39.354 206.47 266.909 267.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 830 3.2e-05 1024 210 1240 422400 74.1272 26.4996 550.883 825.072 1476.8 1476.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 510 0.001024 4096 125 4120 10800 2.71299 134.905 132.93 270.594 270.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 860 0.000512 1024 220 1000 27200 2.35373 1.64266 26.5624 51.9576 82.6159 82.7126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 460 6.4e-05 1024 102 680 153600 45.5592 13.3468 110.791 412.777 582.686 582.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1800 6.4e-05 2048 210 1200 292800 35.4988 28.3505 653.231 838.654 1555.84 1555.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 40 410 6.4e-05 512 145 560 0 6.63331 0.006144 206.408 213.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 960 0.000512 4096 230 4080 30000 6.56614 328.633 208.393 543.645 543.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 460 0.001024 4096 150 2440 6600 2.71155 42.2495 104.468 149.468 149.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 720 0.000512 512 60 480 32400 1.16707 0.823296 6.69267 26.1157 34.8984 34.9923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 700 6.4e-05 512 70 280 249600 14.5111 6.63872 33.5427 206.511 261.392 261.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 830 3.2e-05 1024 210 1240 422400 74.1618 26.521 475.981 825.099 1401.98 1402.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 510 0.001024 4096 125 4120 10800 2.72291 119.518 133.45 255.733 255.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 860 0.000512 1024 220 1000 27600 2.35741 1.64659 23.572 52.0867 79.7629 79.8584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 460 6.4e-05 1024 102 680 153600 45.5805 13.3806 96.8935 412.854 568.923 569.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1800 6.4e-05 2048 210 1200 292800 35.574 28.3804 564.996 838.337 1467.39 1467.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 25 40 410 6.4e-05 512 145 560 0 6.64198 0.005472 206.453 213.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 960 0.000512 4096 230 4080 30000 6.60701 295.17 208.743 510.573 510.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 460 0.001024 4096 150 2440 6400 2.69786 39.3952 103.837 145.975 146.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 720 0.000512 512 60 480 32000 1.17056 0.827616 6.34266 26.1618 34.6016 34.6972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 700 6.4e-05 512 70 280 256000 14.0723 6.62323 31.8116 206.398 259.093 259.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 830 3.2e-05 1024 210 1240 409600 76.023 26.4745 426.408 824.526 1353.65 1353.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 510 0.001024 4096 125 4120 10400 2.68019 104.66 131.799 239.183 239.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 860 0.000512 1024 220 1000 27200 2.36365 1.64672 21.5263 52.1748 77.8133 77.9078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 460 6.4e-05 1024 102 680 153600 45.4806 13.3391 89.7024 412.643 561.379 561.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1800 6.4e-05 2048 210 1200 292800 35.4308 28.3885 520.944 837.881 1422.75 1422.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 25 40 410 6.4e-05 512 145 560 0 6.63162 0.006016 206.346 213.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 960 0.000512 4096 230 4080 30528 6.64237 454.124 209.76 670.577 670.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 460 0.001024 4096 150 2448 6912 2.7177 62.0134 104.908 169.681 169.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 720 0.000512 512 60 480 34688 1.14893 0.831488 9.34499 26.2807 37.704 37.7991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 700 6.4e-05 512 70 288 254976 14.5741 6.71734 55.3374 209.739 286.554 286.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 830 3.2e-05 1024 210 1248 442368 73.033 26.8755 687.815 838.365 1626.3 1626.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 510 0.001024 4096 125 4128 11040 2.71648 166.552 133.974 303.285 303.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 860 0.000512 1024 220 1008 28288 2.34618 1.66093 33.2062 52.4063 89.7226 89.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 460 6.4e-05 1024 102 720 149504 46.8182 13.5972 152.218 417.932 630.781 630.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1800 6.4e-05 2048 210 1200 294144 35.3215 28.3092 797.275 838.693 1699.71 1699.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 410 6.4e-05 512 145 576 16384 44.803 6.70336 6.87834 209.088 267.742 267.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 960 0.000512 4096 230 4080 30464 6.63552 291.753 209.467 507.909 507.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 460 0.001024 4096 150 2448 6848 2.7145 39.7948 104.675 147.23 147.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 720 0.000512 512 60 480 34560 1.15622 0.831488 6.10458 26.2892 34.484 34.5866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 700 6.4e-05 512 70 288 253952 14.5688 6.70909 40.532 208.958 270.971 271.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 830 3.2e-05 1024 210 1248 438272 73.3228 26.8206 444.127 835.186 1379.69 1379.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 510 0.001024 4096 125 4128 11008 2.72826 106.963 133.682 243.42 243.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 860 0.000512 1024 220 1008 28160 2.36038 1.66861 21.5628 52.4214 78.116 78.2213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 460 6.4e-05 1024 102 720 147456 47.1936 13.4903 110.097 417.749 588.761 588.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1800 6.4e-05 2048 210 1200 293888 35.5069 28.3341 1432.59 837.974 2334.52 2334.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 410 6.4e-05 512 145 576 16384 44.8838 6.70614 4.75715 210.194 266.826 267.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 960 0.000512 4096 230 4080 30432 6.62742 241.488 209.613 457.777 457.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 460 0.001024 4096 150 2448 6816 2.72333 32.9774 104.749 140.492 140.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 720 0.000512 512 60 480 34560 1.15264 0.82736 5.1199 26.2436 33.4395 33.5358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 700 6.4e-05 512 70 288 251904 14.5511 6.68176 46.3011 208.435 276.148 276.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 830 3.2e-05 1024 210 1248 436224 73.0231 26.7217 365.934 833.072 1298.97 1299.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 510 0.001024 4096 125 4128 10944 2.71178 88.3282 134.365 225.449 225.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 860 0.000512 1024 220 1008 28032 2.3487 1.66096 17.9339 52.3243 74.3651 74.4592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 460 6.4e-05 1024 102 720 141312 47.2459 13.3191 113.792 412.571 587.141 587.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1800 6.4e-05 2048 210 1200 293760 35.3821 28.3073 1437.61 838.312 2339.72 2339.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 8 48 410 6.4e-05 512 145 576 0 6.53722 0.005152 198.068 204.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 960 0.000512 4096 230 4080 30520 6.63962 438.018 209.805 654.514 654.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 460 0.001024 4096 150 2448 6880 2.7177 59.316 104.802 166.881 166.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 720 0.000512 512 60 480 34720 1.15306 0.8312 9.09821 26.2717 37.4516 37.5481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 700 6.4e-05 512 70 288 254720 14.6712 6.73299 47.2282 209.788 278.605 278.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 830 3.2e-05 1024 210 1248 442880 73.1549 26.9477 672.424 838.573 1611.32 1611.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 510 0.001024 4096 125 4128 11040 2.72182 161.151 135.214 299.131 299.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 860 0.000512 1024 220 1008 28160 2.35293 1.66493 32.0159 52.3914 88.525 88.6238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 460 6.4e-05 1024 102 720 151040 46.9269 13.5231 131.952 419.407 612.028 612.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1800 6.4e-05 2048 210 1200 293920 35.5273 28.3701 761.674 838.561 1664.24 1664.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 410 6.4e-05 512 145 576 10240 44.9994 6.62938 4.3904 206.393 262.683 262.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 960 0.000512 4096 230 4080 30480 6.63594 288.364 209.762 504.819 504.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 460 0.001024 4096 150 2448 6800 2.70966 38.8396 104.57 146.162 146.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 720 0.000512 512 60 480 34560 1.15107 0.827328 6.02899 26.1791 34.2861 34.3787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 700 6.4e-05 512 70 288 253440 14.6599 6.72413 35.2891 209.776 266.633 266.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 830 3.2e-05 1024 210 1248 440320 73.3369 26.9131 439.215 838.433 1378.11 1378.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 510 0.001024 4096 125 4128 10960 2.70938 105.341 134.898 242.99 243.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 860 0.000512 1024 220 1008 27840 2.34426 1.64723 20.9689 52.2099 77.2701 77.3672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 460 6.4e-05 1024 102 720 148480 47.2012 13.513 85.8184 419.379 566.125 566.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1800 6.4e-05 2048 210 1200 293760 35.3847 28.3759 499.685 838.653 1402.2 1402.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 10 48 410 6.4e-05 512 145 576 0 6.62938 0.005344 206.286 213.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 960 0.000512 4096 230 4080 30360 6.6255 233.091 209.175 448.942 449.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 460 0.001024 4096 150 2448 6720 2.70477 30.7087 104.274 137.73 137.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 720 0.000512 512 60 480 34560 1.15984 0.83184 5.14467 26.297 33.5326 33.6282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 700 6.4e-05 512 70 288 253440 14.606 6.72154 31.7978 208.788 262.099 262.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 830 3.2e-05 1024 210 1248 437760 73.4377 26.8752 359.434 834.456 1294.43 1294.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 510 0.001024 4096 125 4128 10920 2.71357 85.6563 133.421 221.834 221.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 860 0.000512 1024 220 1008 27840 2.37136 1.6671 17.2034 52.4456 73.7868 73.8796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 460 6.4e-05 1024 102 720 145920 46.6218 13.3437 70.8089 412.259 543.242 543.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1800 6.4e-05 2048 210 1200 293280 35.4999 28.4192 408.889 837.148 1310.06 1310.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 10 48 410 6.4e-05 512 145 576 0 6.63178 0.005696 206.156 212.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 960 0.000512 4096 230 4080 30480 6.63693 606.681 209.469 822.841 822.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 460 0.001024 4096 150 2448 6864 2.7128 82.69 104.681 190.129 190.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 720 0.000512 512 60 480 34752 1.15014 0.831488 12.6331 26.3175 41.0296 41.1261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 700 6.4e-05 512 70 288 254976 14.5586 6.72314 65.5075 209.293 296.271 296.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 830 3.2e-05 1024 210 1248 442368 72.9028 26.8996 953.307 836.567 1889.89 1890.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 510 0.001024 4096 125 4128 10992 2.71043 221.91 133.677 358.344 358.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 860 0.000512 1024 220 1008 28224 2.35261 1.6665 45.4811 52.4873 102.09 102.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 460 6.4e-05 1024 102 720 147456 46.898 13.4533 182.521 416.369 659.452 659.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1800 6.4e-05 2048 210 1200 293952 35.405 28.3832 1065.14 838.133 1967.17 1967.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 410 6.4e-05 512 145 576 12288 44.7118 6.62678 6.92125 206.242 264.769 264.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 960 0.000512 4096 230 4080 30432 6.63558 384.314 209.414 600.419 600.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 460 0.001024 4096 150 2448 6816 2.71571 52.297 104.651 159.707 159.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 720 0.000512 512 60 480 34560 1.14826 0.82944 8.16538 26.213 36.4556 36.5548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 700 6.4e-05 512 70 288 251904 14.5502 6.67651 42.039 208.234 271.69 271.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 830 3.2e-05 1024 210 1248 436224 73.0402 26.7231 587.37 832.274 1519.63 1519.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 510 0.001024 4096 125 4128 10944 2.70986 140.511 134.271 277.535 277.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 860 0.000512 1024 220 1008 28032 2.3455 1.66122 28.5818 52.2808 84.9703 85.0687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 460 6.4e-05 1024 102 720 141312 47.2139 13.3325 110.126 412.192 583.079 583.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1800 6.4e-05 2048 210 1200 293760 35.3219 28.3519 668.928 837.853 1570.55 1570.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 48 410 6.4e-05 512 145 576 0 6.54659 0.004928 197.877 204.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 960 0.000512 4096 230 4080 30384 6.63757 309.487 209.626 525.801 525.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 460 0.001024 4096 150 2448 6768 2.72179 41.4204 104.768 148.955 149.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 720 0.000512 512 60 480 33984 1.17213 0.831488 6.49776 26.1507 34.7563 34.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 700 6.4e-05 512 70 288 248832 14.6325 6.66346 41.6148 207.466 270.569 270.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 830 3.2e-05 1024 210 1248 433152 72.8639 26.5841 472.528 829.076 1401.28 1401.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 510 0.001024 4096 125 4128 10800 2.70541 112.351 130.32 245.424 245.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 860 0.000512 1024 220 1008 27648 2.34685 1.6489 22.7803 52.1407 79.0196 79.1244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 460 6.4e-05 1024 102 720 138240 47.1241 13.2567 87.4868 408.562 556.66 556.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1800 6.4e-05 2048 210 1200 293760 35.3848 28.3177 539.775 838.488 1442.07 1442.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 48 410 6.4e-05 512 145 576 0 6.54541 0.004896 198.126 204.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 960 0.000512 4096 230 4080 30336 6.632 261.315 209.462 477.462 477.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 460 0.001024 4096 150 2448 6720 2.71597 35.1077 104.687 142.555 142.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 720 0.000512 512 60 480 33792 1.15834 0.83504 5.64314 26.0236 33.7604 33.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 700 6.4e-05 512 70 288 245760 14.6431 6.62106 36.3208 206.299 264.08 264.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 830 3.2e-05 1024 210 1248 430080 72.7103 26.4964 396.961 824.33 1320.72 1320.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 510 0.001024 4096 125 4128 10752 2.70656 92.6326 129.823 225.212 225.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 860 0.000512 1024 220 1008 27648 2.33485 1.64269 19.3629 51.9115 75.3562 75.4545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 460 6.4e-05 1024 102 720 135168 48.0764 13.3217 74.275 412.407 548.31 548.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1800 6.4e-05 2048 210 1200 293376 35.3986 28.298 456.562 836.891 1357.26 1357.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 48 410 6.4e-05 512 145 576 0 6.54598 0.00528 197.995 204.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 960 0.000512 4096 230 4080 30464 6.62576 562.351 209.417 778.446 778.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 460 0.001024 4096 150 2448 6888 2.71981 76.8942 104.843 184.503 184.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 720 0.000512 512 60 480 34720 1.15626 0.833536 11.8816 26.328 40.2994 40.3925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 700 6.4e-05 512 70 288 254464 14.6138 6.73293 61.3277 209.293 292.155 292.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 830 3.2e-05 1024 210 1248 440832 73.4025 26.9276 878.968 836.541 1816.06 1816.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 510 0.001024 4096 125 4128 10976 2.70944 204.974 133.593 341.32 341.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 860 0.000512 1024 220 1008 28224 2.35997 1.66851 41.9132 52.4943 98.5338 98.6275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 460 6.4e-05 1024 102 720 150528 46.8712 13.5232 172.537 418.402 651.548 651.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1800 6.4e-05 2048 210 1200 293888 35.5078 28.3743 985.899 837.752 1887.64 1887.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 48 410 6.4e-05 512 145 576 0 6.57146 0.004992 202.019 208.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 960 0.000512 4096 230 4080 30352 6.61914 356.162 209.287 572.121 572.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 460 0.001024 4096 150 2448 6832 2.72371 47.7682 104.931 155.466 155.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 720 0.000512 512 60 480 34048 1.1456 0.821248 7.63584 26.0829 35.7854 35.8813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 700 6.4e-05 512 70 288 254464 14.5976 6.72141 40.7349 209.497 271.732 271.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 830 3.2e-05 1024 210 1248 437248 73.6884 27.4164 549.468 837.297 1488.09 1488.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 510 0.001024 4096 125 4128 10864 2.70813 129.191 132.316 264.26 264.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 860 0.000512 1024 220 1008 27776 2.33523 1.64266 26.3333 52.0079 82.4236 82.5188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 460 6.4e-05 1024 102 720 143360 47.1407 13.3683 104.664 414.022 579.411 579.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1800 6.4e-05 2048 210 1200 293888 35.3746 28.3177 627.533 838.645 1529.98 1530.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 960 0.000512 4096 230 4080 30240 6.60467 291.43 208.975 507.062 507.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 460 0.001024 4096 150 2448 6720 2.71875 38.0682 104.621 145.45 145.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 720 0.000512 512 60 480 33600 1.15184 0.81904 6.16947 25.9647 34.2061 34.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 700 6.4e-05 512 70 288 252672 14.7146 6.72973 33.0009 209.583 264.218 264.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 830 3.2e-05 1024 210 1248 440832 73.3726 26.9271 454.63 837.29 1392.44 1392.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 510 0.001024 4096 125 4128 10752 2.70454 103.303 134.117 240.168 240.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 860 0.000512 1024 220 1008 27552 2.34058 1.62816 21.5727 51.7809 77.4224 77.5168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 460 6.4e-05 1024 102 720 150528 46.8955 13.5958 89.9387 418.862 569.505 569.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1800 6.4e-05 2048 210 1200 292992 35.5455 28.4403 513.626 837.473 1415.19 1415.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 48 410 6.4e-05 512 145 576 0 6.57894 0.005824 202.434 209.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 960 0.000512 4096 230 4080 30240 6.61504 263.435 209.291 479.393 479.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 460 0.001024 4096 150 2448 6720 2.73165 34.8774 104.939 142.591 142.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 720 0.000512 512 60 480 34048 1.15536 0.82736 5.7929 26.161 34.042 34.1402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 700 6.4e-05 512 70 288 250880 14.4836 6.63958 29.9162 207.169 258.401 258.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 830 3.2e-05 1024 210 1248 430080 73.0343 26.5205 400.057 827.818 1327.66 1327.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 510 0.001024 4096 125 4128 10752 2.7095 93.0267 130.351 226.13 226.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 860 0.000512 1024 220 1008 27776 2.34381 1.6511 19.9894 52.1686 76.2555 76.3556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 460 6.4e-05 1024 102 720 129024 47.7663 13.2348 70.7728 404.552 536.55 536.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1800 6.4e-05 2048 210 1200 292992 35.3444 28.3464 465.281 837.68 1366.76 1366.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 960 0.000512 4096 230 4080 30464 6.62944 536.573 209.531 752.789 752.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 460 0.001024 4096 150 2448 6848 2.71162 73.9164 104.677 181.35 181.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 720 0.000512 512 60 480 34560 1.15485 0.831488 11.4923 26.2823 39.8604 39.9596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 700 6.4e-05 512 70 288 253952 14.5625 6.71005 60.6863 208.954 291.101 291.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 830 3.2e-05 1024 210 1248 438272 73.317 26.8547 838.495 835.175 1774.05 1774.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 510 0.001024 4096 125 4128 11008 2.71904 196.046 133.683 332.495 332.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 860 0.000512 1024 220 1008 28160 2.35078 1.66502 40.1934 52.4228 96.7329 96.8274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 460 6.4e-05 1024 102 720 147456 47.1224 13.4994 163.122 417.729 641.685 641.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1800 6.4e-05 2048 210 1200 293888 35.3814 28.2952 957.903 838.448 1860.14 1860.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 410 6.4e-05 512 145 576 16384 44.8694 6.70678 8.47034 208.985 269.304 269.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 960 0.000512 4096 230 4080 30336 6.6208 344.439 209.254 560.364 560.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 460 0.001024 4096 150 2448 6784 2.71411 47.1608 104.741 154.659 154.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 720 0.000512 512 60 480 34304 1.15923 0.833536 7.40051 26.3454 35.8337 35.9266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 700 6.4e-05 512 70 288 253952 14.5628 6.70944 39.197 209.126 269.782 269.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 830 3.2e-05 1024 210 1248 434176 73.9481 26.8206 537.616 835.8 1474.4 1474.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 510 0.001024 4096 125 4128 10880 2.71149 125.309 133.405 261.468 261.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 860 0.000512 1024 220 1008 28160 2.36157 1.67098 26.2291 52.5374 82.8965 82.9893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 460 6.4e-05 1024 102 720 147456 47.1527 13.4887 106.416 418.092 585.363 585.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1800 6.4e-05 2048 210 1200 293888 35.3552 28.3652 621.784 838.662 1524.27 1524.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 48 410 6.4e-05 512 145 576 0 6.53805 0.004896 198.074 204.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 960 0.000512 4096 230 4080 30336 6.64166 285.893 209.599 502.187 502.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 460 0.001024 4096 150 2448 6720 2.71734 39.7926 104.737 147.292 147.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 720 0.000512 512 60 480 33792 1.15469 0.823296 6.28214 26.0425 34.4033 34.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 700 6.4e-05 512 70 288 245760 14.6493 6.62221 32.2713 206.413 260.148 260.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 830 3.2e-05 1024 210 1248 430080 72.6742 26.4634 441.69 824.874 1365.93 1366.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 510 0.001024 4096 125 4128 10752 2.70515 101.23 130.938 234.919 234.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 860 0.000512 1024 220 1008 27648 2.33834 1.64531 21.6242 51.9451 77.6586 77.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 460 6.4e-05 1024 102 720 135168 48.081 13.3243 81.8751 412.67 556.174 556.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1800 6.4e-05 2048 210 1200 293376 35.4171 28.291 522.795 837.433 1424.04 1424.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 48 410 6.4e-05 512 145 576 0 6.54349 0.00592 198.106 204.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 960 0.000512 4096 230 4080 30208 6.62118 253.036 209.252 468.96 469.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 460 0.001024 4096 150 2448 6656 2.7168 34.9794 104.74 142.476 142.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 720 0.000512 512 60 480 32768 1.14714 0.810688 5.31037 25.7451 33.1093 33.2025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 700 6.4e-05 512 70 288 253952 14.5717 6.70646 29.0702 209.208 259.741 259.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 830 3.2e-05 1024 210 1248 425984 75.247 26.9627 384.761 835.942 1323.13 1323.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 510 0.001024 4096 125 4128 10752 2.7095 91.8774 133.403 228.032 228.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 860 0.000512 1024 220 1008 26624 2.32064 1.61757 18.7181 51.3331 74.0891 74.1842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 460 6.4e-05 1024 102 720 147456 47.1874 13.484 79.2343 418.259 558.375 558.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1800 6.4e-05 2048 210 1200 292864 35.2868 28.2788 459.44 836.249 1359.35 1359.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 960 0.000512 4096 230 4080 30456 6.6321 541.955 209.468 758.111 758.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 460 0.001024 4096 150 2448 6840 2.71706 72.8758 104.68 180.318 180.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 720 0.000512 512 60 480 34560 1.15635 0.83296 11.3684 26.2726 39.7361 39.8336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 700 6.4e-05 512 70 288 253440 14.6049 6.71667 58.4955 208.789 288.806 288.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 830 3.2e-05 1024 210 1248 437760 73.4533 26.8677 811.55 834.502 1746.61 1746.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 510 0.001024 4096 125 4128 10944 2.71648 196.526 132.217 331.506 331.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 860 0.000512 1024 220 1008 28224 2.35715 1.66298 39.9352 52.3841 96.4415 96.5489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 460 6.4e-05 1024 102 720 147456 46.7074 13.5535 158.194 414.32 632.997 633.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1800 6.4e-05 2048 210 1200 293760 35.5029 28.3791 933.036 838.132 1835.17 1835.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 48 410 6.4e-05 512 145 576 0 6.54685 0.005728 197.915 204.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 960 0.000512 4096 230 4080 30384 6.63283 374.526 209.467 590.678 590.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 460 0.001024 4096 150 2448 6768 2.71565 50.6258 104.681 158.065 158.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 720 0.000512 512 60 480 33984 1.15318 0.82432 7.73245 26.1226 35.9343 36.0299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 700 6.4e-05 512 70 288 248832 14.6278 6.65859 40.301 207.292 269.068 269.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 830 3.2e-05 1024 210 1248 433152 72.8857 26.5833 564.048 828.433 1492.17 1492.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 510 0.001024 4096 125 4128 10800 2.70419 135.568 133.409 271.725 271.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 860 0.000512 1024 220 1008 27648 2.34688 1.64499 27.3192 52.0961 83.5082 83.6075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 460 6.4e-05 1024 102 720 138240 47.1196 13.2792 104.225 408.246 573.086 573.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1800 6.4e-05 2048 210 1200 293760 35.3865 28.3136 648.321 837.848 1549.97 1550.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 48 410 6.4e-05 512 145 576 0 6.54528 0.005824 197.962 204.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 960 0.000512 4096 230 4080 30240 6.6192 316.079 209.079 531.829 531.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 460 0.001024 4096 150 2448 6696 2.71715 42.9158 104.676 150.352 150.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 720 0.000512 512 60 480 33696 1.1473 0.812032 6.6345 25.7847 34.4784 34.5757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 700 6.4e-05 512 70 288 248832 14.8414 6.7175 34.4546 208.881 265.077 265.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 830 3.2e-05 1024 210 1248 428544 74.9846 26.8661 473.64 834.695 1410.4 1410.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 510 0.001024 4096 125 4128 10800 2.71024 115.074 134.364 252.193 252.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 860 0.000512 1024 220 1008 26784 2.34032 1.6129 22.9262 51.4216 78.3971 78.4937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 460 6.4e-05 1024 102 720 138240 47.2076 13.2716 88.9943 408.326 558.016 558.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1800 6.4e-05 2048 210 1200 292896 35.5045 28.3464 547.371 837.256 1448.58 1448.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 960 0.000512 4096 230 4080 30240 6.62797 316.286 209.634 532.603 532.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 460 0.001024 4096 150 2448 6624 2.7201 42.8524 104.864 150.48 150.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 720 0.000512 512 60 480 33408 1.14829 0.811392 6.80035 25.8541 34.7134 34.8082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 700 6.4e-05 512 70 288 239616 14.7049 6.57754 33.2862 204.468 259.221 259.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 830 3.2e-05 1024 210 1248 423936 72.2437 26.2294 469.346 817.077 1385.11 1385.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 510 0.001024 4096 125 4128 10656 2.70186 113.126 131.246 247.116 247.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 860 0.000512 1024 220 1008 26496 2.34134 1.62406 22.8416 51.5583 78.4664 78.5601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 460 6.4e-05 1024 102 720 129024 46.3778 13.1645 83.6743 396.396 539.825 539.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1800 6.4e-05 2048 210 1200 293760 35.3085 28.3075 551.664 838.897 1454.28 1454.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 48 410 6.4e-05 512 145 576 0 6.53648 0.004416 198.216 204.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 960 0.000512 4096 230 4080 30480 6.64509 535.052 209.607 751.356 751.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 460 0.001024 4096 150 2448 6800 2.7136 71.3766 104.491 178.627 178.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 720 0.000512 512 60 480 34560 1.14688 0.828224 11.2531 26.1592 39.4933 39.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 700 6.4e-05 512 70 288 253440 14.682 6.72906 57.4746 209.614 288.699 288.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 830 3.2e-05 1024 210 1248 440320 73.3758 26.9267 805.533 837.819 1743.89 1744.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 510 0.001024 4096 125 4128 10960 2.71907 195.691 132.862 331.318 331.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 860 0.000512 1024 220 1008 27840 2.34915 1.65069 38.6096 52.1752 94.8887 94.9906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 460 6.4e-05 1024 102 720 148480 47.2472 13.5184 157.542 419.127 637.661 637.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1800 6.4e-05 2048 210 1200 293760 35.3972 28.3929 925.269 837.872 1827.05 1827.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 48 410 6.4e-05 512 145 576 0 6.62538 0.005888 206.127 212.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 960 0.000512 4096 230 4080 30400 6.63674 381.731 209.608 598.027 598.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 460 0.001024 4096 150 2448 6720 2.71504 50.5672 104.491 157.817 157.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 720 0.000512 512 60 480 33920 1.14752 0.824256 8.05565 26.0048 36.1351 36.2393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 700 6.4e-05 512 70 288 250880 14.803 6.7215 41.2321 209.67 272.634 272.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 830 3.2e-05 1024 210 1248 440320 73.2801 26.8861 583.008 837.933 1521.34 1521.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 510 0.001024 4096 125 4128 10880 2.71059 138.625 133.76 275.14 275.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 860 0.000512 1024 220 1008 27520 2.33648 1.64726 27.8992 51.8552 83.8416 83.9426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 460 6.4e-05 1024 102 720 143360 46.8747 13.3222 109.992 412.313 582.731 582.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1800 6.4e-05 2048 210 1200 293760 35.3208 28.3631 662.254 838.088 1564.14 1564.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 960 0.000512 4096 230 4080 30240 6.63059 313.686 209.183 529.553 529.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 460 0.001024 4096 150 2448 6480 2.69869 41.5068 103.636 147.887 147.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 720 0.000512 512 60 480 33600 1.15648 0.822272 6.77622 26.0569 34.9171 35.0189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 700 6.4e-05 512 70 288 245760 14.6503 6.62621 33.5433 206.305 261.321 261.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 830 3.2e-05 1024 210 1248 430080 72.7108 26.4779 472.749 824.341 1396.51 1396.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 510 0.001024 4096 125 4128 10800 2.71389 113.545 131.41 247.713 247.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 860 0.000512 1024 220 1008 26880 2.3608 1.64864 22.4303 51.9648 78.5081 78.6131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 460 6.4e-05 1024 102 720 138240 47.7285 13.3384 88.9166 412.438 562.648 562.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1800 6.4e-05 2048 210 1200 292800 35.3963 28.3451 543.76 837.476 1445.1 1445.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 48 410 6.4e-05 512 145 576 0 6.6232 0.006144 206.241 212.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 960 0.000512 4096 230 4080 30080 6.61373 291.75 208.778 507.198 507.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 460 0.001024 4096 150 2448 6400 2.69722 37.4807 103.649 143.873 143.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 720 0.000512 512 60 480 33280 1.16666 0.825344 6.40554 26.1138 34.6149 34.7159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 700 6.4e-05 512 70 288 245760 14.6582 6.62262 31.4913 206.376 259.355 259.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 830 3.2e-05 1024 210 1248 430080 72.6916 26.4462 441.708 824.536 1365.61 1365.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 510 0.001024 4096 125 4128 10560 2.69389 104.215 130.57 237.526 237.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 860 0.000512 1024 220 1008 26880 2.3665 1.64765 21.0456 52.079 77.2468 77.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 460 6.4e-05 1024 102 720 143360 46.955 15.5949 86.0574 412.589 561.422 561.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1800 6.4e-05 2048 210 1200 291840 35.3306 28.3709 507.581 835.211 1406.61 1406.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 960 0.000512 4096 230 4050 30592 6.64131 467.364 209.619 683.678 683.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 460 0.001024 4096 150 2450 6880 2.71658 63.9743 104.72 171.456 171.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 720 0.000512 512 60 500 34560 1.1527 0.833536 10.121 26.2589 38.4657 38.5636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 700 6.4e-05 512 70 300 260096 14.2871 6.71334 56.4666 209.59 287.248 287.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 830 3.2e-05 1024 210 1250 450560 71.7424 26.8777 716.676 837.838 1653.36 1653.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 510 0.001024 4096 125 4150 11008 2.7177 174.192 134.073 311.028 311.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 860 0.000512 1024 220 1000 28032 2.34701 1.66093 34.4744 52.3797 90.9615 91.0601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 460 6.4e-05 1024 102 700 165888 44.5992 13.4861 164.523 417.643 640.468 640.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1800 6.4e-05 2048 210 1200 293760 35.3438 28.4226 835.924 838.103 1737.91 1738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 960 0.000512 4096 230 4050 30528 6.63094 300.038 209.644 516.366 516.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 460 0.001024 4096 150 2450 6848 2.72006 41.2466 104.822 148.834 148.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 720 0.000512 512 60 500 34560 1.15974 0.831808 6.60448 26.3104 35.0084 35.1088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 700 6.4e-05 512 70 300 258048 14.3346 6.71389 40.8582 209.129 271.233 271.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 830 3.2e-05 1024 210 1250 446464 72.0111 26.8194 461.734 835.863 1396.66 1396.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 510 0.001024 4096 125 4150 10944 2.71702 110.811 132.691 246.263 246.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 860 0.000512 1024 220 1000 27904 2.36269 1.67066 22.2844 52.4665 78.8914 78.9934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 460 6.4e-05 1024 102 700 163840 44.9357 13.4902 118.057 418.086 594.805 594.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1800 6.4e-05 2048 210 1200 293632 35.4981 28.3583 1463.09 838.645 2365.7 2365.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 960 0.000512 4096 230 4050 30528 6.64848 246.024 209.627 462.353 462.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 460 0.001024 4096 150 2450 6816 2.71974 33.9122 104.722 141.399 141.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 720 0.000512 512 60 500 34176 1.15952 0.830656 5.53818 26.2244 33.857 33.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 700 6.4e-05 512 70 300 258048 14.2006 6.68454 43.1691 208.268 272.519 272.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 830 3.2e-05 1024 210 1250 442368 71.9633 26.7346 376.818 832.378 1308.13 1308.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 510 0.001024 4096 125 4150 10944 2.72435 90.9271 133.547 227.245 227.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 860 0.000512 1024 220 1000 27648 2.35638 1.66643 18.1684 52.2868 74.5842 74.6906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 460 6.4e-05 1024 102 700 159744 44.6263 13.4267 121.364 412.406 592.053 592.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1800 6.4e-05 2048 210 1200 293376 35.447 28.3177 1470.33 837.596 2371.81 2371.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 960 0.000512 4096 230 4050 30560 6.62557 438.692 209.616 654.988 655.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 460 0.001024 4096 150 2450 6880 2.72794 59.667 104.825 167.262 167.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 720 0.000512 512 60 500 34560 1.15078 0.831488 9.51053 26.2592 37.8544 37.9576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 700 6.4e-05 512 70 300 259840 14.3687 6.73459 47.2946 209.726 278.317 278.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 830 3.2e-05 1024 210 1250 450560 71.9848 26.9476 680.248 838.296 1617.7 1617.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 510 0.001024 4096 125 4150 11000 2.72467 162.24 133.126 298.138 298.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 860 0.000512 1024 220 1000 28000 2.35488 1.65683 32.0931 52.3946 88.6046 88.7132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 460 6.4e-05 1024 102 700 166400 44.7774 13.985 139.95 419.269 618.21 618.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1800 6.4e-05 2048 210 1200 293600 35.5292 28.4322 771.834 838.3 1674.2 1674.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 10 50 410 6.4e-05 512 145 550 0 6.6368 0.004928 206.233 212.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 960 0.000512 4096 230 4050 30480 6.62893 282.038 209.424 498.142 498.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 460 0.001024 4096 150 2450 6800 2.71155 38.6054 104.623 145.983 146.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 720 0.000512 512 60 500 34240 1.1545 0.825344 6.16499 26.1792 34.4205 34.5138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 700 6.4e-05 512 70 300 258560 14.4353 6.72154 35.0843 209.77 266.199 266.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 830 3.2e-05 1024 210 1250 450560 71.8508 26.9169 437.524 838.432 1374.94 1375.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 510 0.001024 4096 125 4150 10960 2.72083 104.414 135.207 242.385 242.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 860 0.000512 1024 220 1000 27840 2.34877 1.64694 20.7998 52.2116 77.1072 77.1979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 460 6.4e-05 1024 102 700 163840 45.0632 13.5155 89.0993 419.378 567.27 567.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1800 6.4e-05 2048 210 1200 293440 35.3873 28.3692 496.045 838.493 1398.4 1398.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 10 50 410 6.4e-05 512 145 550 0 6.62448 0.005312 206.281 212.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 960 0.000512 4096 230 4050 30480 6.62304 234.448 209.439 450.56 450.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 460 0.001024 4096 150 2450 6720 2.70541 31.5905 104.308 138.646 138.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 720 0.000512 512 60 500 34560 1.16166 0.831904 5.3801 26.2928 33.7634 33.8583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 700 6.4e-05 512 70 300 257280 14.4013 6.71942 31.1042 208.738 261.153 261.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 830 3.2e-05 1024 210 1250 445440 72.2436 26.8733 362.819 834.321 1296.46 1296.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 510 0.001024 4096 125 4150 10920 2.71974 86.8512 133.713 223.327 223.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 860 0.000512 1024 220 1000 27840 2.36954 1.66755 17.4714 52.4329 74.041 74.1342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 460 6.4e-05 1024 102 700 161280 44.4885 13.3477 75.1602 412.155 545.359 545.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1800 6.4e-05 2048 210 1200 293280 35.5026 28.4305 415.234 836.923 1316.19 1316.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 10 50 410 6.4e-05 512 145 550 0 6.62723 0.004928 206.105 212.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 960 0.000512 4096 230 4050 30400 6.6241 201.158 209.43 417.264 417.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 460 0.001024 4096 150 2450 6720 2.71565 27.7115 104.625 135.095 135.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 720 0.000512 512 60 500 33920 1.14912 0.82 4.62579 26.019 32.712 32.8033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 700 6.4e-05 512 70 300 256000 14.5103 6.71539 30.2642 209.825 261.496 261.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 830 3.2e-05 1024 210 1250 450560 71.7765 26.8948 315.397 838.553 1252.84 1253.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 510 0.001024 4096 125 4150 10880 2.72179 74.1991 133.104 210.068 210.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 860 0.000512 1024 220 1000 27520 2.33066 1.64243 15.172 51.8912 71.1369 71.2293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 460 6.4e-05 1024 102 700 153600 45.4652 13.4442 82.4357 412.617 554.18 554.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1800 6.4e-05 2048 210 1200 293120 35.4971 28.4667 1314.16 855.982 2234.22 2234.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 960 0.000512 4096 230 4050 30576 6.63546 595.786 209.65 812.125 812.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 460 0.001024 4096 150 2450 6864 2.71558 81.6806 104.737 189.174 189.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 720 0.000512 512 60 500 34560 1.15408 0.832224 12.8916 26.3166 41.2916 41.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 700 6.4e-05 512 70 300 259584 14.2869 6.72243 63.8934 209.294 294.384 294.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 830 3.2e-05 1024 210 1250 448512 71.9501 26.9178 936.506 836.544 1872.13 1872.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 510 0.001024 4096 125 4150 10992 2.72003 220.133 133.943 356.842 356.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 860 0.000512 1024 220 1000 28032 2.35782 1.66618 44.582 52.4842 101.186 101.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 460 6.4e-05 1024 102 700 162816 44.7772 13.4533 189.401 416.346 664.189 664.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1800 6.4e-05 2048 210 1200 293568 35.414 28.3873 1056.16 838.113 1958.18 1958.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 12 50 410 6.4e-05 512 145 550 0 6.6247 0.00528 206.139 212.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 960 0.000512 4096 230 4050 30528 6.63837 373.189 209.619 589.5 589.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 460 0.001024 4096 150 2450 6816 2.71718 51.2505 104.724 158.734 158.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 720 0.000512 512 60 500 34176 1.15562 0.827872 8.27514 26.2144 36.5735 36.6689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 700 6.4e-05 512 70 300 258048 14.2071 6.68522 40.8047 208.252 270.135 270.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 830 3.2e-05 1024 210 1250 442368 71.9474 26.7228 571.294 832.343 1502.53 1502.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 510 0.001024 4096 125 4150 10944 2.7177 137.962 133.535 274.258 274.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 860 0.000512 1024 220 1000 27648 2.35693 1.66269 27.3216 52.2802 83.721 83.8162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 460 6.4e-05 1024 102 700 159744 44.584 13.3202 115.363 412.23 585.71 585.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1800 6.4e-05 2048 210 1200 293376 35.3237 28.2952 655.884 837.571 1557.18 1557.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 960 0.000512 4096 230 4050 30384 6.61914 302.323 209.309 518.302 518.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 460 0.001024 4096 150 2450 6768 2.71965 40.5633 104.822 148.149 148.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 720 0.000512 512 60 500 33984 1.15296 0.825696 6.61635 26.1439 34.8366 34.9304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 700 6.4e-05 512 70 300 253440 14.3507 6.6601 33.0484 207.471 261.718 261.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 830 3.2e-05 1024 210 1250 442368 71.5953 26.5802 466.515 829.136 1394.04 1394.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 510 0.001024 4096 125 4150 10800 2.70448 110.559 133.799 247.105 247.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 860 0.000512 1024 220 1000 27648 2.34349 1.64864 22.4412 52.1435 78.6781 78.7754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 460 6.4e-05 1024 102 700 156672 44.4872 13.2592 92.2017 408.822 558.981 559.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1800 6.4e-05 2048 210 1200 293184 35.366 28.45 534.268 838.545 1436.73 1436.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 960 0.000512 4096 230 4050 30336 6.62688 256.559 209.307 472.547 472.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 460 0.001024 4096 150 2450 6720 2.72086 34.8551 104.825 142.444 142.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 720 0.000512 512 60 500 33792 1.15325 0.819136 5.79942 26.0581 33.932 34.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 700 6.4e-05 512 70 300 251904 14.2901 6.61482 36.0607 206.466 263.633 263.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 830 3.2e-05 1024 210 1250 430080 72.662 26.4499 386.992 825.1 1311.45 1311.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 510 0.001024 4096 125 4150 10752 2.71619 92.7824 130.257 225.8 225.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 860 0.000512 1024 220 1000 26880 2.35258 1.64253 18.8978 51.949 74.9499 75.0469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 460 6.4e-05 1024 102 700 159744 44.6703 13.8865 80.5605 412.747 552.086 552.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1800 6.4e-05 2048 210 1200 292608 35.3831 28.2812 454.566 837.607 1355.95 1356.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 960 0.000512 4096 230 4050 30576 6.62608 544.32 209.668 760.668 760.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 460 0.001024 4096 150 2450 6832 2.71315 73.421 104.593 180.774 180.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 720 0.000512 512 60 500 34496 1.16339 0.833632 12.042 26.3179 40.4618 40.5625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 700 6.4e-05 512 70 300 259840 14.3267 6.73146 59.848 209.261 290.363 290.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 830 3.2e-05 1024 210 1250 448000 72.1916 26.926 862.277 836.417 1798.05 1798.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 510 0.001024 4096 125 4150 10976 2.71974 200.243 133.894 336.902 336.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 860 0.000512 1024 220 1000 28000 2.37184 1.67072 40.9542 52.4902 97.5892 97.6855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 460 6.4e-05 1024 102 700 164864 44.9344 13.7036 177.174 418.349 654.391 654.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1800 6.4e-05 2048 210 1200 293440 35.527 28.3411 972.776 837.815 1874.57 1874.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 960 0.000512 4096 230 4050 30464 6.63392 347.66 209.534 563.883 563.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 460 0.001024 4096 150 2450 6720 2.70742 46.7968 104.387 153.937 153.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 720 0.000512 512 60 500 34048 1.15174 0.82336 7.82138 26.0812 35.9829 36.0834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 700 6.4e-05 512 70 300 258048 14.4188 6.72973 39.429 209.481 270.248 270.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 830 3.2e-05 1024 210 1250 444416 72.5703 26.9005 541.035 837.374 1478.11 1478.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 510 0.001024 4096 125 4150 10864 2.71504 127.37 131.819 261.95 262.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 860 0.000512 1024 220 1000 27328 2.35549 1.6495 25.5875 52.003 81.6991 81.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 460 6.4e-05 1024 102 700 157696 45.1316 13.5741 107.483 413.979 580.391 580.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1800 6.4e-05 2048 210 1200 293440 35.3852 28.3559 618.123 838.512 1520.5 1520.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 960 0.000512 4096 230 4050 30408 6.62829 285.253 209.517 501.452 501.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 460 0.001024 4096 150 2450 6720 2.71475 37.5255 104.671 144.952 145.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 720 0.000512 512 60 500 33600 1.15418 0.817504 6.28557 25.9608 34.3164 34.4116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 700 6.4e-05 512 70 300 258048 14.453 6.73206 31.9779 209.495 262.844 263.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 830 3.2e-05 1024 210 1250 440832 73.3693 26.9289 438.517 837.207 1376.24 1376.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 510 0.001024 4096 125 4150 10752 2.70285 102.836 133.397 238.981 239.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 860 0.000512 1024 220 1000 26880 2.35478 1.62835 20.9506 51.7719 76.8031 76.9004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 460 6.4e-05 1024 102 700 161280 45.3906 13.9784 90.4031 418.867 568.855 569.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1800 6.4e-05 2048 210 1200 292992 35.554 28.4549 507.603 837.898 1409.62 1409.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 960 0.000512 4096 230 4050 30240 6.60576 255.402 208.759 470.818 470.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 460 0.001024 4096 150 2450 6496 2.69312 32.5238 103.685 138.945 139.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 720 0.000512 512 60 500 34048 1.15309 0.826752 5.89555 26.1265 34.1012 34.1972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 700 6.4e-05 512 70 300 250880 14.4797 6.64365 28.3852 206.964 256.66 256.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 830 3.2e-05 1024 210 1250 430080 73.0082 27.689 384.937 827.074 1312.93 1313.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 510 0.001024 4096 125 4150 10752 2.71094 92.1381 132.701 227.593 227.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 860 0.000512 1024 220 1000 26880 2.36134 1.65283 19.1255 52.1113 75.3533 75.4487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 460 6.4e-05 1024 102 700 143360 45.7646 13.2301 72.4923 404.143 535.842 536.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1800 6.4e-05 2048 210 1200 292992 35.3237 28.4262 457.879 836.878 1358.61 1358.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 960 0.000512 4096 230 4050 30528 6.64064 534.905 209.444 751.043 751.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 460 0.001024 4096 150 2450 6848 2.71565 74.3484 104.718 181.824 181.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 720 0.000512 512 60 500 34560 1.15456 0.832864 11.918 26.2798 40.2878 40.3823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 700 6.4e-05 512 70 300 258048 14.3239 6.70755 59.7824 208.918 289.919 290.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 830 3.2e-05 1024 210 1250 446464 72.0237 26.8367 837.218 835.059 1771.35 1771.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 510 0.001024 4096 125 4150 10944 2.71565 196.372 133.634 332.768 332.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 860 0.000512 1024 220 1000 27904 2.35734 1.66742 39.9911 52.4111 96.5274 96.6226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 460 6.4e-05 1024 102 700 163840 44.8461 13.5131 172.282 417.665 648.52 648.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1800 6.4e-05 2048 210 1200 293632 35.3679 28.289 960.47 837.849 1862.08 1862.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 960 0.000512 4096 230 4050 30464 6.62938 348.939 209.621 565.244 565.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 460 0.001024 4096 150 2450 6784 2.72 48.2714 104.809 155.846 155.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 720 0.000512 512 60 500 34304 1.1591 0.831488 7.77763 26.3464 36.2195 36.3182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 700 6.4e-05 512 70 300 258048 14.3457 6.71197 38.9747 209.148 269.378 269.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 830 3.2e-05 1024 210 1250 442368 72.5998 26.8363 538.062 835.855 1473.59 1473.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 510 0.001024 4096 125 4150 10880 2.71802 127.838 132.674 263.274 263.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 860 0.000512 1024 220 1000 27648 2.37501 1.67901 25.8634 52.5429 82.5665 82.6716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 460 6.4e-05 1024 102 700 163840 44.8766 13.487 112.409 418.124 589.122 589.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1800 6.4e-05 2048 210 1200 293376 35.3805 28.2993 623.979 838.719 1526.49 1526.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 960 0.000512 4096 230 4050 30336 6.62118 290.254 209.319 506.246 506.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 460 0.001024 4096 150 2450 6720 2.71597 40.4726 104.795 148.029 148.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 720 0.000512 512 60 500 33792 1.15507 0.819328 6.65514 26.0436 34.7723 34.8679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 700 6.4e-05 512 70 300 251904 14.2831 6.61914 32.5566 206.415 260.064 260.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 830 3.2e-05 1024 210 1250 430080 72.6908 26.4417 443.475 824.858 1367.68 1367.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 510 0.001024 4096 125 4150 10752 2.70896 104.573 132.336 239.661 239.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 860 0.000512 1024 220 1000 26880 2.35456 1.64454 21.7655 51.9341 77.7949 77.8914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 460 6.4e-05 1024 102 700 159744 44.6529 13.3219 93.3678 412.663 564.22 564.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1800 6.4e-05 2048 210 1200 292608 35.4004 28.2755 530.111 837.432 1431.32 1431.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 960 0.000512 4096 230 4050 30208 6.60218 254.616 208.743 470.014 470.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 460 0.001024 4096 150 2450 6656 2.71504 34.8103 104.71 142.278 142.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 720 0.000512 512 60 500 32768 1.14848 0.811008 5.63526 25.7202 33.4145 33.5092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 700 6.4e-05 512 70 300 253952 14.585 6.70733 28.9461 209.035 259.46 259.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 830 3.2e-05 1024 210 1250 442368 72.6004 26.8284 400.852 835.268 1335.77 1335.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 510 0.001024 4096 125 4150 10752 2.7136 92.0162 134.685 229.458 229.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 860 0.000512 1024 220 1000 26624 2.32448 1.61178 18.9461 51.2936 74.2731 74.3669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 460 6.4e-05 1024 102 700 163840 44.9014 13.5415 84.7143 417.9 561.273 561.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1800 6.4e-05 2048 210 1200 291840 35.3342 28.2685 468.536 835.549 1367.79 1367.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 960 0.000512 4096 230 4050 30528 6.62938 562.21 209.691 778.583 778.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 460 0.001024 4096 150 2450 6840 2.71155 76.2696 104.824 183.846 183.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 720 0.000512 512 60 500 34560 1.15843 0.830464 12.3396 26.2915 40.7174 40.8108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 700 6.4e-05 512 70 300 258048 14.3272 6.71917 60.7584 208.958 290.947 291.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 830 3.2e-05 1024 210 1250 446976 71.9993 26.8636 856.841 835.188 1791.11 1791.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 510 0.001024 4096 125 4150 10944 2.7176 206.206 134.768 343.734 343.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 860 0.000512 1024 220 1000 27936 2.36278 1.65859 41.1307 52.4278 97.6793 97.7726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 460 6.4e-05 1024 102 700 161280 44.7705 13.3922 173.257 414.662 646.289 646.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1800 6.4e-05 2048 210 1200 293472 35.4933 28.418 982.063 838.332 1884.42 1884.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 960 0.000512 4096 230 4050 30384 6.61664 398.597 209.304 614.576 614.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 460 0.001024 4096 150 2450 6768 2.71974 52.4186 104.824 160.005 160.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 720 0.000512 512 60 500 33984 1.15018 0.824064 8.59546 26.1419 36.8126 36.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 700 6.4e-05 512 70 300 253440 14.3515 6.65808 42.6069 207.459 271.265 271.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 830 3.2e-05 1024 210 1250 442368 71.5723 26.5789 604.011 829.106 1531.49 1531.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 510 0.001024 4096 125 4150 10800 2.70656 145.2 132.742 280.692 280.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 860 0.000512 1024 220 1000 27648 2.34502 1.64627 29.2296 52.138 85.4595 85.5532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 460 6.4e-05 1024 102 700 156672 44.4793 13.2608 119.696 408.575 586.227 586.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1800 6.4e-05 2048 210 1200 293184 35.3696 28.3955 696.946 838.513 1599.33 1599.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 960 0.000512 4096 230 4050 30240 6.60035 326.752 208.716 542.121 542.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 460 0.001024 4096 150 2450 6696 2.71542 44.4803 104.722 151.96 152.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 720 0.000512 512 60 500 33696 1.14627 0.812864 7.17622 25.7824 35.0143 35.1107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 700 6.4e-05 512 70 300 255744 14.4944 6.72154 35.9305 208.853 266.185 266.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 830 3.2e-05 1024 210 1250 442368 72.6599 26.88 499.769 834.58 1434.11 1434.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 510 0.001024 4096 125 4150 10800 2.71875 120.251 133.612 256.623 256.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 860 0.000512 1024 220 1000 26784 2.34086 1.61382 23.89 51.4124 79.3542 79.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 460 6.4e-05 1024 102 700 152064 45.259 13.2752 96.7645 408.269 563.776 563.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1800 6.4e-05 2048 210 1200 292896 35.4999 28.3788 572.134 837.615 1473.73 1473.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 960 0.000512 4096 230 4050 30240 6.61504 310.78 209.094 526.539 526.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 460 0.001024 4096 150 2450 6624 2.7223 42.0044 104.826 149.595 149.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 720 0.000512 512 60 500 33408 1.14688 0.814112 7.02573 25.832 34.9178 35.0108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 700 6.4e-05 512 70 300 248832 14.17 6.57571 33.1164 204.264 258.312 258.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 830 3.2e-05 1024 210 1250 423936 72.2429 26.2503 456.309 816.182 1371.2 1371.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 510 0.001024 4096 125 4150 10656 2.7072 112.913 132.508 248.171 248.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 860 0.000512 1024 220 1000 26496 2.34048 1.62406 22.9077 51.513 78.4859 78.5813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 460 6.4e-05 1024 102 700 147456 43.6642 13.728 90.0315 396.012 543.654 543.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1800 6.4e-05 2048 210 1200 292608 35.3716 28.2959 545.561 838.097 1447.43 1447.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 960 0.000512 4096 230 4050 30240 6.63142 282.751 209.486 498.918 498.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 460 0.001024 4096 150 2450 6480 2.72102 37.214 104.44 144.418 144.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 720 0.000512 512 60 500 33120 1.13709 0.801248 6.33165 25.4916 33.8672 33.9698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 700 6.4e-05 512 70 300 253440 14.6346 6.72506 31.2779 208.953 261.793 261.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 830 3.2e-05 1024 210 1250 437760 73.5415 26.8883 432.387 834.748 1367.8 1367.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 510 0.001024 4096 125 4150 10440 2.68944 101.573 131.437 235.745 235.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 860 0.000512 1024 220 1000 25920 2.32304 1.5888 20.615 50.8337 75.4626 75.5643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 460 6.4e-05 1024 102 700 138240 46.2398 13.2352 78.1188 402.282 540.099 540.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1800 6.4e-05 2048 210 1200 292320 35.4755 28.332 497.904 835.197 1397.02 1397.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 960 0.000512 4096 230 4050 30480 6.6279 540.068 209.276 756.027 756.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 460 0.001024 4096 150 2450 6800 2.71341 73.1034 104.548 180.408 180.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 720 0.000512 512 60 500 34240 1.14934 0.825888 11.7763 26.1693 40.021 40.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 700 6.4e-05 512 70 300 258560 14.4239 6.72563 59.17 209.623 290.128 290.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 830 3.2e-05 1024 210 1250 450560 71.8843 26.9209 839.601 837.818 1776.44 1776.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 510 0.001024 4096 125 4150 10960 2.71645 198.914 133.024 334.699 334.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 860 0.000512 1024 220 1000 27840 2.34614 1.64864 39.6451 52.1727 95.914 96.0085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 460 6.4e-05 1024 102 700 163840 45.0671 13.5152 170.666 419.07 648.536 648.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1800 6.4e-05 2048 210 1200 293440 35.4038 28.3193 952.497 837.903 1854.23 1854.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 50 410 6.4e-05 512 145 550 0 6.61942 0.005504 206.125 212.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 960 0.000512 4096 230 4050 30400 6.61914 372.986 209.303 588.958 589.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 460 0.001024 4096 150 2450 6720 2.71974 50.6586 104.565 157.985 158.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 720 0.000512 512 60 500 33920 1.14979 0.82144 8.24739 26.0069 36.3245 36.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 700 6.4e-05 512 70 300 256000 14.5218 6.71754 40.2687 209.706 271.398 271.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 830 3.2e-05 1024 210 1250 450560 71.7565 26.8846 579.869 838.05 1516.78 1516.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 510 0.001024 4096 125 4150 10880 2.71821 136.749 134.086 273.597 273.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 860 0.000512 1024 220 1000 27520 2.33472 1.6391 27.5633 51.8631 83.4999 83.5953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 460 6.4e-05 1024 102 700 153600 45.3957 13.3775 111.124 412.372 582.48 582.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1800 6.4e-05 2048 210 1200 293120 35.3493 28.3721 654.595 838.566 1556.98 1557.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 960 0.000512 4096 230 4050 30240 6.60522 317.625 210.883 535.164 535.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 460 0.001024 4096 150 2450 6480 2.69744 41.4372 104.697 148.878 148.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 720 0.000512 512 60 500 33600 1.15334 0.819296 7.05472 26.3021 35.4291 35.5243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 700 6.4e-05 512 70 300 253440 14.1867 6.62163 33.9336 208.306 263.231 263.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 830 3.2e-05 1024 210 1250 430080 72.7264 26.4753 469.523 832.338 1401.28 1401.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 510 0.001024 4096 125 4150 10800 2.72384 116.398 133.787 252.953 253.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 860 0.000512 1024 220 1000 26880 2.36003 1.64045 22.5891 52.468 79.1553 79.2517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 460 6.4e-05 1024 102 700 153600 45.4527 13.3377 94.1695 416.437 569.612 569.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1800 6.4e-05 2048 210 1200 292800 35.3914 28.3612 553.885 845.618 1463.36 1463.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 50 410 6.4e-05 512 145 550 0 6.62832 0.005536 208.243 214.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 960 0.000512 4096 230 4050 30080 6.57379 289.215 208.452 504.291 504.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 460 0.001024 4096 150 2450 6400 2.69722 38.5084 103.705 144.953 145.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 720 0.000512 512 60 500 33280 1.16646 0.823296 6.64291 26.1162 34.8488 34.9426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 700 6.4e-05 512 70 300 245760 14.6416 6.62451 30.8638 206.383 258.704 258.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 830 3.2e-05 1024 210 1250 430080 72.6541 26.4459 434.305 824.546 1358.17 1358.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 510 0.001024 4096 125 4150 10560 2.70336 105.231 131.937 239.915 239.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 860 0.000512 1024 220 1000 26880 2.36413 1.6521 21.3291 52.0771 77.5245 77.6179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 460 6.4e-05 1024 102 700 143360 46.9292 13.3229 83.152 412.594 556.221 556.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1800 6.4e-05 2048 210 1200 291840 35.3637 28.2449 510.367 835.228 1409.31 1409.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 960 0.000512 4096 230 4050 30000 6.57738 277.318 208.564 492.513 492.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 460 0.001024 4096 150 2450 6400 2.70541 36.7698 104.194 143.716 143.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 720 0.000512 512 60 500 33600 1.16726 0.826976 6.47238 26.18 34.7541 34.8547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 700 6.4e-05 512 70 300 243200 14.7877 6.63235 29.4283 206.55 257.603 257.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 830 3.2e-05 1024 210 1250 435200 71.9402 26.4808 420.519 825.108 1344.28 1344.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 510 0.001024 4096 125 4150 10400 2.6968 99.0433 130.52 232.305 232.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 860 0.000512 1024 220 1000 27200 2.36499 1.64659 20.3008 52.2112 76.6245 76.7308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 460 6.4e-05 1024 102 700 153600 45.4986 13.6458 85.0514 412.926 557.344 557.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1800 6.4e-05 2048 210 1200 292800 35.4324 28.326 490.993 838.639 1393.5 1393.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 20 50 410 6.4e-05 512 145 550 0 6.63318 0.006144 206.503 213.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 960 0.000512 4096 230 4080 30528 6.64147 434.674 209.786 651.156 651.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 460 0.001024 4096 150 2460 6848 2.72589 59.2863 104.908 166.965 167.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 720 0.000512 512 60 480 34560 1.15603 0.83152 8.9145 26.2832 37.2903 37.3894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 700 6.4e-05 512 70 300 267264 13.8732 6.72502 53.1239 209.767 283.695 283.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 830 3.2e-05 1024 210 1260 442368 73.0516 26.88 671.479 838.585 1610.22 1610.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 510 0.001024 4096 125 4140 11008 2.71677 160.254 133.532 296.551 296.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 860 0.000512 1024 220 1020 27648 2.3593 1.66502 31.9919 52.4155 88.5343 88.6395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 460 6.4e-05 1024 102 720 139264 48.3109 13.5488 136.035 418.001 616.117 616.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1800 6.4e-05 2048 210 1200 293504 35.3715 28.289 766.838 838.796 1669.4 1669.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 960 0.000512 4096 230 4080 30464 6.63914 286.737 209.443 502.868 502.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 460 0.001024 4096 150 2460 6784 2.71808 38.6442 104.657 146.064 146.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 720 0.000512 512 60 480 34560 1.15814 0.831488 5.9401 26.2962 34.3265 34.4269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 700 6.4e-05 512 70 300 266240 13.8741 6.71018 38.876 208.941 268.596 268.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 830 3.2e-05 1024 210 1260 438272 73.3249 26.8266 438.51 835.091 1373.98 1374.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 510 0.001024 4096 125 4140 10944 2.71907 104.794 131.886 239.446 239.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 860 0.000512 1024 220 1020 27648 2.36746 1.67939 21.3295 52.4114 77.8944 77.9936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 460 6.4e-05 1024 102 720 139264 48.402 13.4922 100.378 417.757 580.253 580.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1800 6.4e-05 2048 210 1200 293376 35.4217 28.4119 655.052 837.86 1556.85 1556.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 960 0.000512 4096 230 4080 30432 6.62982 230.935 209.705 447.325 447.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 460 0.001024 4096 150 2460 6720 2.70954 31.2937 104.565 138.613 138.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 720 0.000512 512 60 480 34176 1.15914 0.829248 4.93392 26.2377 33.2619 33.3614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 700 6.4e-05 512 70 300 264192 13.8676 6.68394 33.8307 208.43 263.011 263.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 830 3.2e-05 1024 210 1260 436224 73.0934 26.7251 356.489 833.051 1289.59 1289.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 510 0.001024 4096 125 4140 10944 2.71571 84.5299 133.98 221.272 221.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 860 0.000512 1024 220 1020 27264 2.36314 1.66486 17.3162 52.326 73.774 73.8734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 460 6.4e-05 1024 102 720 135168 48.0754 13.3234 97.0549 412.565 571.247 571.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1800 6.4e-05 2048 210 1200 292992 35.4873 28.3931 1326.76 838.286 2229.04 2229.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 960 0.000512 4096 230 4080 30336 6.61715 199.592 209.274 415.534 415.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 460 0.001024 4096 150 2460 6656 2.71229 27.0488 104.395 134.2 134.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 720 0.000512 512 60 480 34304 1.16253 0.8352 4.30042 26.3454 32.742 32.8338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 700 6.4e-05 512 70 300 266240 13.9329 6.70947 81.522 209.147 311.497 311.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 830 3.2e-05 1024 210 1260 434176 73.9373 26.8227 306.836 835.874 1243.69 1243.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 510 0.001024 4096 125 4140 10880 2.71421 73.3488 134.076 210.183 210.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 860 0.000512 1024 220 1020 27648 2.36778 1.6704 15.2605 52.5498 71.9428 72.0384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 460 6.4e-05 1024 102 720 139264 48.4381 13.6629 97.6116 418.123 578.049 578.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1800 6.4e-05 2048 210 1200 293376 35.5612 28.2954 1324.08 838.735 2226.79 2226.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 960 0.000512 4096 230 4080 30520 6.63757 599.53 209.567 815.795 815.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 460 0.001024 4096 150 2460 6840 2.71952 81.5793 104.8 189.141 189.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 720 0.000512 512 60 480 34560 1.14771 0.827808 12.2798 26.2372 40.5927 40.6876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 700 6.4e-05 512 70 300 266240 13.975 6.73142 66.1772 209.554 296.623 296.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 830 3.2e-05 1024 210 1260 442880 73.0983 26.9414 945.226 837.614 1883.1 1883.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 510 0.001024 4096 125 4140 11000 2.71978 220.065 134.41 357.24 357.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 860 0.000512 1024 220 1020 27680 2.36346 1.65888 45.0488 52.3265 101.497 101.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 460 6.4e-05 1024 102 720 140800 48.3486 13.7557 173.533 418.936 654.79 654.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1800 6.4e-05 2048 210 1200 293280 35.5413 28.398 1054.52 837.627 1956.19 1956.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 960 0.000512 4096 230 4080 30480 6.6335 375.185 209.806 591.677 591.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 460 0.001024 4096 150 2460 6800 2.72022 51.2943 104.919 158.978 159.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 720 0.000512 512 60 480 34240 1.15258 0.825632 7.91885 26.1849 36.1789 36.2748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 700 6.4e-05 512 70 300 266240 13.9651 6.72992 48.4877 209.817 279.184 279.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 830 3.2e-05 1024 210 1260 440320 73.3501 26.9189 581.279 838.63 1520.4 1520.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 510 0.001024 4096 125 4140 10960 2.71846 138.082 134.519 275.364 275.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 860 0.000512 1024 220 1020 27520 2.35469 1.64864 27.8708 52.2279 84.2009 84.2945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 460 6.4e-05 1024 102 720 138240 48.7981 13.5166 105.265 419.461 587.255 587.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1800 6.4e-05 2048 210 1200 293120 35.4077 28.3292 652.349 838.936 1555.13 1555.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 960 0.000512 4096 230 4080 30360 6.62938 304.477 209.386 520.54 520.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 460 0.001024 4096 150 2460 6720 2.71254 40.6387 104.712 148.108 148.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 720 0.000512 512 60 480 34560 1.15971 0.829344 6.6271 26.3215 35.0373 35.1334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 700 6.4e-05 512 70 300 264960 13.9493 6.71581 40.3773 209.001 270.227 270.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 830 3.2e-05 1024 210 1260 437760 73.4379 26.8737 472.377 835.314 1408.22 1408.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 510 0.001024 4096 125 4140 10920 2.71952 111.573 133.133 247.47 247.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 860 0.000512 1024 220 1020 27360 2.38 1.66298 22.7458 52.4943 79.3785 79.4731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 460 6.4e-05 1024 102 720 130560 48.8989 13.3794 83.1181 412.692 558.301 558.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1800 6.4e-05 2048 210 1200 292800 35.5 28.3329 532.942 837.968 1434.84 1434.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 960 0.000512 4096 230 4080 30400 6.65318 258.096 209.758 474.56 474.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 460 0.001024 4096 150 2460 6720 2.71974 34.897 104.896 142.556 142.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 720 0.000512 512 60 480 33920 1.15117 0.830944 5.47296 26.0256 33.5896 33.6942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 700 6.4e-05 512 70 300 266240 13.9588 6.72429 42.1079 209.828 272.816 272.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 830 3.2e-05 1024 210 1260 440320 73.2767 26.8892 403.53 838.527 1342.44 1342.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 510 0.001024 4096 125 4140 10880 2.72016 94.6498 132.398 229.813 229.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 860 0.000512 1024 220 1020 26880 2.34803 1.6384 18.9414 51.8947 74.9255 75.0231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 460 6.4e-05 1024 102 720 133120 48.5064 13.3504 104.665 412.608 579.353 579.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1800 6.4e-05 2048 210 1200 293120 35.337 28.6065 452.679 838.704 1355.43 1355.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 960 0.000512 4096 230 4080 30480 6.6272 547.628 209.436 763.743 763.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 460 0.001024 4096 150 2460 6816 2.71418 74.0122 104.737 181.506 181.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 720 0.000512 512 60 480 34560 1.15347 0.831264 11.2372 26.3129 39.6363 39.7341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 700 6.4e-05 512 70 300 265728 13.9563 6.72282 60.5663 209.256 290.688 290.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 830 3.2e-05 1024 210 1260 439296 73.3184 26.9083 863.46 836.409 1800.31 1800.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 510 0.001024 4096 125 4140 10992 2.71667 200.728 133.224 336.716 336.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 860 0.000512 1024 220 1020 27648 2.36976 1.66707 41.328 52.4747 97.9389 98.0337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 460 6.4e-05 1024 102 720 138240 48.1916 13.4729 156.509 416.283 634.671 634.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1800 6.4e-05 2048 210 1200 293376 35.39 28.3313 966.048 838.673 1868.55 1868.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 960 0.000512 4096 230 4080 30432 6.63347 345.736 209.433 561.855 561.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 460 0.001024 4096 150 2460 6720 2.71418 46.721 104.478 153.956 154.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 720 0.000512 512 60 480 34176 1.15693 0.827392 7.40602 26.2149 35.7022 35.7974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 700 6.4e-05 512 70 300 264192 13.8669 6.6865 40.482 208.256 269.475 269.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 830 3.2e-05 1024 210 1260 436224 73.0504 26.7297 537.729 832.347 1470.07 1470.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 510 0.001024 4096 125 4140 10944 2.71658 126.54 133.891 263.192 263.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 860 0.000512 1024 220 1020 27264 2.36483 1.66298 25.8098 52.2827 82.2198 82.3101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 460 6.4e-05 1024 102 720 135168 47.9932 13.3161 96.3785 412.227 570.129 570.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1800 6.4e-05 2048 210 1200 292992 35.3473 28.323 604.719 837.575 1506.07 1506.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 960 0.000512 4096 230 4080 30384 6.62653 284.309 209.463 500.448 500.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 460 0.001024 4096 150 2460 6624 2.70746 37.0436 104.238 144.029 144.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 720 0.000512 512 60 480 33984 1.15917 0.822752 6.06243 26.1221 34.2661 34.3593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 700 6.4e-05 512 70 300 262656 13.8592 6.656 32.5299 207.29 260.52 260.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 830 3.2e-05 1024 210 1260 433152 72.8543 26.5789 436.599 828.42 1364.67 1364.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 510 0.001024 4096 125 4140 10800 2.7063 103.29 133.015 239.054 239.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 860 0.000512 1024 220 1020 27072 2.3583 1.6448 21.0976 52.0942 77.2942 77.3845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 460 6.4e-05 1024 102 720 129024 48.5453 13.2569 76.233 408.237 546.489 546.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1800 6.4e-05 2048 210 1200 293184 35.3858 28.3263 496.589 837.831 1398.24 1398.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 960 0.000512 4096 230 4080 30336 6.63347 256.766 209.61 473.061 473.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 460 0.001024 4096 150 2460 6528 2.70685 33.8066 104.052 140.611 140.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 720 0.000512 512 60 480 33792 1.15194 0.82288 5.37194 26.0492 33.4995 33.5992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 700 6.4e-05 512 70 300 258048 13.9544 6.6199 33.8326 206.448 261.051 261.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 830 3.2e-05 1024 210 1260 430080 72.7054 26.452 390.102 824.947 1314.44 1314.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 510 0.001024 4096 125 4140 10752 2.71226 92.0569 132.703 227.52 227.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 860 0.000512 1024 220 1020 26880 2.35386 1.64659 19.2107 51.9415 75.2585 75.3623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 460 6.4e-05 1024 102 720 135168 48.0716 13.371 71.9404 412.718 546.329 546.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1800 6.4e-05 2048 210 1200 292608 35.4047 28.3251 448.829 837.53 1350.2 1350.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 960 0.000512 4096 230 4080 30240 6.6287 221.135 209.205 437.018 437.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 460 0.001024 4096 150 2460 6480 2.69942 28.9928 103.979 135.714 135.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 720 0.000512 512 60 480 33600 1.15315 0.820384 4.90259 26.057 33.0351 33.1325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 700 6.4e-05 512 70 300 261120 13.8196 6.63043 30.4964 206.325 257.456 257.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 830 3.2e-05 1024 210 1260 430080 72.7152 26.4724 339.686 824.431 1263.53 1263.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 510 0.001024 4096 125 4140 10800 2.71251 78.7149 133.147 214.616 214.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 860 0.000512 1024 220 1020 26880 2.36208 1.64454 16.3852 51.9699 72.465 72.5598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 460 6.4e-05 1024 102 720 122880 49.9878 13.3306 58.3704 412.478 534.381 534.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1800 6.4e-05 2048 210 1200 292800 35.3984 28.3115 387.955 837.576 1289.35 1289.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 960 0.000512 4096 230 4080 30464 6.6265 524.825 209.395 740.896 740.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 460 0.001024 4096 150 2460 6832 2.72109 71.5365 104.863 179.164 179.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 720 0.000512 512 60 480 34496 1.16144 0.831744 11.0885 26.3172 39.5022 39.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 700 6.4e-05 512 70 300 265216 14.0163 6.72851 59.666 209.26 289.856 290.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 830 3.2e-05 1024 210 1260 440832 73.3981 26.9221 821.258 836.425 1758.22 1758.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 510 0.001024 4096 125 4140 10976 2.7136 192.207 134.231 329.195 329.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 860 0.000512 1024 220 1020 27776 2.3727 1.66707 39.4146 52.4878 96.0424 96.1346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 460 6.4e-05 1024 102 720 139776 48.4647 13.527 150.181 418.352 630.734 630.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1800 6.4e-05 2048 210 1200 293216 35.5032 28.3542 922.784 837.659 1824.4 1824.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 960 0.000512 4096 230 4080 30352 6.62118 334.837 209.266 550.775 550.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 460 0.001024 4096 150 2460 6720 2.71152 45.7374 104.654 153.145 153.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 720 0.000512 512 60 480 34048 1.15232 0.821248 7.11488 26.0756 35.2607 35.3551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 700 6.4e-05 512 70 300 265216 13.9778 6.72154 38.5709 209.477 268.927 269.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 830 3.2e-05 1024 210 1260 437248 73.6692 26.9028 517.508 837.221 1455.51 1455.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 510 0.001024 4096 125 4140 10864 2.7087 122.36 135.07 260.179 260.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 860 0.000512 1024 220 1020 27328 2.34528 1.64301 24.9601 52.0037 81.0506 81.1451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 460 6.4e-05 1024 102 720 136192 48.1182 13.361 93.5371 413.974 569.202 569.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1800 6.4e-05 2048 210 1200 292992 35.417 28.3473 587.234 838.523 1489.62 1489.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 960 0.000512 4096 230 4080 30240 6.6048 279.089 208.791 494.538 494.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 460 0.001024 4096 150 2460 6720 2.72019 37.9841 104.866 145.613 145.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 720 0.000512 512 60 480 33600 1.1552 0.820224 5.99878 25.9462 34.0172 34.1141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 700 6.4e-05 512 70 300 263424 14.0993 6.7327 32.6196 209.333 262.968 263.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 830 3.2e-05 1024 210 1260 440832 73.3674 26.9248 438.481 836.555 1375.54 1375.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 510 0.001024 4096 125 4140 10752 2.7072 99.5267 134.729 237.006 237.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 860 0.000512 1024 220 1020 26880 2.3537 1.63226 20.7603 51.7373 76.5834 76.6792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 460 6.4e-05 1024 102 720 139776 48.5252 13.5571 81.0034 418.496 561.798 561.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1800 6.4e-05 2048 210 1200 292320 35.5624 28.3566 494.433 836.743 1395.2 1395.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 960 0.000512 4096 230 4080 30240 6.61958 245.203 209.09 460.964 461.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 460 0.001024 4096 150 2460 6496 2.70317 31.6164 103.963 138.323 138.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 720 0.000512 512 60 480 34048 1.1569 0.825952 5.33248 26.1302 33.5451 33.6407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 700 6.4e-05 512 70 300 258048 14.0453 6.63773 28.0343 206.966 255.874 256.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 830 3.2e-05 1024 210 1260 430080 73.0545 26.5209 375.71 827.023 1302.53 1302.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 510 0.001024 4096 125 4140 10752 2.70755 86.4461 133.049 222.247 222.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 860 0.000512 1024 220 1020 26880 2.36029 1.65123 18.1998 52.1149 74.4276 74.5206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 460 6.4e-05 1024 102 720 129024 47.9999 13.2331 66.5483 404.149 532.147 532.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1800 6.4e-05 2048 210 1200 292096 35.3807 28.2972 434.484 836.874 1335.13 1335.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 960 0.000512 4096 230 4080 30240 6.63139 216.131 209.637 432.449 432.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 460 0.001024 4096 150 2460 6440 2.70541 27.7381 104.051 134.536 134.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 720 0.000512 512 60 480 33600 1.15066 0.814848 4.8471 25.8925 32.8043 32.8954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 700 6.4e-05 512 70 300 250880 14.1324 6.58925 24.4199 204.777 250.109 250.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 830 3.2e-05 1024 210 1260 412160 74.7732 26.3116 319.039 818.198 1238.54 1238.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 510 0.001024 4096 125 4140 10640 2.70669 77.2178 131.887 211.855 211.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 860 0.000512 1024 220 1020 26880 2.34586 1.62579 16.2038 51.6292 71.9019 71.9945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 460 6.4e-05 1024 102 720 125440 49.2177 13.2865 58.3046 409.379 530.396 530.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1800 6.4e-05 2048 210 1200 292320 35.4924 28.3832 388.011 836.566 1288.55 1288.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 960 0.000512 4096 230 4080 30464 6.63606 488.485 209.431 704.606 704.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 460 0.001024 4096 150 2460 6784 2.70746 67.3794 104.649 174.781 174.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 720 0.000512 512 60 480 34560 1.15485 0.831296 10.5034 26.2821 38.8762 38.9778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 700 6.4e-05 512 70 300 266240 13.8793 6.70915 57.861 208.921 287.572 287.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 830 3.2e-05 1024 210 1260 438272 73.3316 26.8286 773.623 835.191 1709.21 1709.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 510 0.001024 4096 125 4140 10944 2.71565 178.357 132.938 314.055 314.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 860 0.000512 1024 220 1020 27648 2.36166 1.67149 37.3174 52.4109 93.8661 93.9693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 460 6.4e-05 1024 102 720 139264 48.3284 13.4942 142.488 417.667 622.207 622.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1800 6.4e-05 2048 210 1200 293376 35.3874 28.2971 880.162 837.821 1781.78 1781.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 960 0.000512 4096 230 4080 30336 6.6272 331.667 209.095 547.441 547.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 460 0.001024 4096 150 2460 6656 2.70493 45.1297 104.318 152.197 152.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 720 0.000512 512 60 480 34304 1.16538 0.835456 7.09862 26.3226 35.5253 35.6212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 700 6.4e-05 512 70 300 266240 13.8787 6.71539 39.2359 208.965 268.991 269.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 830 3.2e-05 1024 210 1260 434176 73.9711 26.8302 515.286 835.147 1451.47 1451.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 510 0.001024 4096 125 4140 10880 2.71392 120.823 131.893 255.477 255.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 860 0.000512 1024 220 1020 27648 2.37171 1.68157 25.3842 52.5059 82.047 82.1468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 460 6.4e-05 1024 102 720 139264 48.3649 13.4887 97.0847 417.762 576.928 577.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1800 6.4e-05 2048 210 1200 293376 35.3614 28.3095 599.596 838.301 1501.69 1501.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 960 0.000512 4096 230 4080 30336 6.64371 275.289 209.613 491.6 491.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 460 0.001024 4096 150 2460 6528 2.70131 37.1973 104.062 144.003 144.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 720 0.000512 512 60 480 33792 1.15526 0.829888 5.88682 26.0445 34.0184 34.1296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 700 6.4e-05 512 70 300 258048 13.9596 6.61552 31.6419 206.44 258.847 259.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 830 3.2e-05 1024 210 1260 430080 72.6906 26.4335 424.59 824.927 1348.87 1349.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 510 0.001024 4096 125 4140 10752 2.70998 97.8513 131.646 232.252 232.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 860 0.000512 1024 220 1020 26880 2.3617 1.64061 20.8977 51.9475 76.9511 77.0556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 460 6.4e-05 1024 102 720 135168 48.083 13.6208 79.3296 412.714 553.97 554.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1800 6.4e-05 2048 210 1200 292608 35.3999 28.3464 497.987 837.511 1399.36 1399.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 960 0.000512 4096 230 4080 30208 6.62118 249.737 209.252 465.658 465.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 460 0.001024 4096 150 2460 6400 2.69312 34.4146 103.694 140.844 140.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 720 0.000512 512 60 480 32768 1.15072 0.809504 5.47539 25.7422 33.2783 33.3722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 700 6.4e-05 512 70 300 262144 14.0787 6.70768 30.0882 209.276 260.333 260.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 830 3.2e-05 1024 210 1260 425984 75.2378 26.8223 386.832 835.948 1325.06 1325.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 510 0.001024 4096 125 4140 10752 2.71059 89.3379 134.068 226.16 226.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 860 0.000512 1024 220 1020 26624 2.32995 1.61587 19.0612 51.333 74.4416 74.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 460 6.4e-05 1024 102 720 131072 49.5914 13.5028 71.7111 418.236 553.257 553.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1800 6.4e-05 2048 210 1200 291840 35.3316 28.3025 463.022 836.239 1362.99 1363.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 960 0.000512 4096 230 4080 30080 6.6049 226.238 208.744 441.64 441.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 460 0.001024 4096 150 2460 6400 2.71008 31.826 103.965 138.545 138.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 720 0.000512 512 60 480 33280 1.16435 0.827296 5.31178 26.1128 33.513 33.6086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 700 6.4e-05 512 70 300 256000 14.0744 6.62304 26.7233 206.346 253.95 254.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 830 3.2e-05 1024 210 1260 430080 72.6878 26.4408 357.209 824.415 1280.97 1281.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 510 0.001024 4096 125 4140 10560 2.70093 80.0627 132.268 215.075 215.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 860 0.000512 1024 220 1020 26880 2.36515 1.64778 17.4549 52.0694 73.6363 73.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 460 6.4e-05 1024 102 720 122880 49.9782 13.3386 61.5695 412.532 537.634 537.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1800 6.4e-05 2048 210 1200 291840 35.3506 28.2711 421.353 835.089 1320.17 1320.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 960 0.000512 4096 230 4096 30496 6.64486 430.98 209.819 647.495 647.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 460 0.001024 4096 150 2432 6976 2.72294 58.6524 104.901 166.319 166.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 720 0.000512 512 60 512 34304 1.15789 0.831424 9.31187 26.283 37.6871 37.7834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 700 6.4e-05 512 70 320 264192 14.0399 6.72157 55.2001 209.788 285.934 286.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 830 3.2e-05 1024 210 1216 452608 71.523 26.8828 650.249 838.593 1587.47 1587.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 510 0.001024 4096 125 4160 10976 2.72384 158.061 132.541 293.369 293.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 860 0.000512 1024 220 1024 28416 2.34397 1.66176 32.0242 52.4196 88.5527 88.6503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 460 6.4e-05 1024 102 704 155648 45.9613 13.5311 141.432 418.029 619.172 619.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1800 6.4e-05 2048 210 1216 292608 35.3843 28.377 769.458 838.923 1672.25 1672.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 960 0.000512 4096 230 4096 30464 6.64826 277.643 209.563 493.906 493.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 460 0.001024 4096 150 2432 6912 2.70954 37.8936 104.539 145.186 145.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 720 0.000512 512 60 512 34304 1.15968 0.833536 6.14192 26.2764 34.5106 34.6102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 700 6.4e-05 512 70 320 262144 14.0585 6.70688 39.6354 208.866 269.453 269.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 830 3.2e-05 1024 210 1216 450560 71.517 26.825 417.039 834.857 1350.46 1350.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 510 0.001024 4096 125 4160 10944 2.71853 101.719 133.241 237.723 237.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 860 0.000512 1024 220 1024 28416 2.34243 1.66918 20.8935 52.3988 77.4068 77.5045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 460 6.4e-05 1024 102 704 155648 45.9772 13.4971 101.64 417.574 578.902 579.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1800 6.4e-05 2048 210 1216 292352 35.49 28.3167 654.716 837.626 1556.25 1556.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 960 0.000512 4096 230 4096 30432 6.64227 227.213 209.566 443.474 443.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 460 0.001024 4096 150 2432 6912 2.7177 31.3999 104.712 138.872 138.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 720 0.000512 512 60 512 34176 1.15917 0.82944 5.15498 26.2094 33.4541 33.5507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 700 6.4e-05 512 70 320 261120 14.0134 6.68678 34.8779 208.211 263.972 264.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 830 3.2e-05 1024 210 1216 448512 71.2805 26.7243 345.367 832.18 1275.77 1275.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 510 0.001024 4096 125 4160 10848 2.7136 83.3853 132.639 218.783 218.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 860 0.000512 1024 220 1024 28032 2.34528 1.66298 17.1115 52.2722 73.4905 73.5845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 460 6.4e-05 1024 102 704 147456 46.3087 13.3202 94.985 412.13 566.96 567.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1800 6.4e-05 2048 210 1216 292224 35.5257 28.2768 1303.15 837.412 2204.47 2204.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 960 0.000512 4096 230 4096 30336 6.62323 196.744 209.455 412.873 412.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 460 0.001024 4096 150 2432 6784 2.70746 26.6803 104.375 133.805 133.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 720 0.000512 512 60 512 34304 1.16102 0.836544 4.48755 26.3438 32.9302 33.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 700 6.4e-05 512 70 320 262144 14.1222 6.70541 83.875 209.145 314.035 314.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 830 3.2e-05 1024 210 1216 450560 71.5475 26.8227 298.701 835.872 1233.16 1233.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 510 0.001024 4096 125 4160 10880 2.71789 72.493 133.353 208.606 208.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 860 0.000512 1024 220 1024 28160 2.3616 1.67165 15.0624 52.5461 71.7405 71.8356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 460 6.4e-05 1024 102 704 155648 46.0323 14.0247 99.4285 418.115 577.808 577.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1800 6.4e-05 2048 210 1216 292352 35.5652 28.3281 1299.8 838.74 2202.53 2202.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 960 0.000512 4096 230 4096 30480 6.63926 581.203 209.721 797.615 797.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 460 0.001024 4096 150 2432 6960 2.71891 79.5097 104.766 187.039 187.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 720 0.000512 512 60 512 34240 1.1616 0.831488 12.4271 26.2608 40.7806 40.8774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 700 6.4e-05 512 70 320 263680 14.1168 6.73382 67.2597 209.741 298.04 298.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 830 3.2e-05 1024 210 1216 453120 71.6257 26.9444 886.047 838.356 1823.19 1823.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 510 0.001024 4096 125 4160 10960 2.7177 212.406 132.48 347.648 347.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 860 0.000512 1024 220 1024 28320 2.35117 1.6625 43.6068 52.3734 100.095 100.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 460 6.4e-05 1024 102 704 156160 46.1773 13.5446 175.941 419.314 655.189 655.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1800 6.4e-05 2048 210 1216 292480 35.5726 28.3628 1033.53 838.372 1935.94 1936.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 960 0.000512 4096 230 4096 30400 6.62608 354.82 209.394 570.89 570.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 460 0.001024 4096 150 2432 6880 2.70746 48.595 104.498 155.845 155.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 720 0.000512 512 60 512 33920 1.15747 0.827392 7.94458 26.1646 36.1915 36.2892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 700 6.4e-05 512 70 320 263680 14.0968 6.72541 49.123 209.655 279.787 279.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 830 3.2e-05 1024 210 1216 450560 71.8735 26.9241 540.13 837.961 1477.11 1477.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 510 0.001024 4096 125 4160 10880 2.7129 128.864 133.252 264.87 264.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 860 0.000512 1024 220 1024 28160 2.33747 1.64422 26.699 52.1827 82.9654 83.0576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 460 6.4e-05 1024 102 704 153600 46.4949 13.6704 106.849 419.14 586.366 586.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1800 6.4e-05 2048 210 1216 292480 35.4208 28.3326 629.313 838.028 1531.2 1531.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 960 0.000512 4096 230 4096 30360 6.62941 293.667 209.355 509.705 509.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 460 0.001024 4096 150 2432 6840 2.71331 39.2851 104.483 146.524 146.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 720 0.000512 512 60 512 34080 1.16346 0.831488 6.72877 26.3031 35.1291 35.2246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 700 6.4e-05 512 70 320 261120 14.15 6.71382 39.8559 208.782 269.689 269.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 830 3.2e-05 1024 210 1216 445440 72.2345 26.8717 439.375 834.449 1373.15 1373.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 510 0.001024 4096 125 4160 10800 2.7095 107.117 131.666 241.538 241.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 860 0.000512 1024 220 1024 28320 2.35846 1.66733 22.3164 52.4442 78.8836 78.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 460 6.4e-05 1024 102 704 145920 46.6079 13.3462 84.8892 412.266 557.329 557.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1800 6.4e-05 2048 210 1216 291840 35.5404 28.3993 519.128 837.304 1420.47 1420.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 960 0.000512 4096 230 4096 30240 6.61299 250.406 209.106 466.178 466.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 460 0.001024 4096 150 2432 6720 2.70493 33.3701 104.14 140.259 140.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 720 0.000512 512 60 512 33280 1.15658 0.824128 5.65795 26.0227 33.7672 33.8705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 700 6.4e-05 512 70 320 261120 14.2331 6.71398 42.2891 209.852 273.282 273.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 830 3.2e-05 1024 210 1216 450560 71.7768 26.8883 382.761 838.64 1320.3 1320.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 510 0.001024 4096 125 4160 10720 2.70509 90.9066 130.832 224.491 224.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 860 0.000512 1024 220 1024 27520 2.33725 1.64432 18.8631 51.8963 74.8452 74.9464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 460 6.4e-05 1024 102 704 143360 46.8685 13.5441 100.335 412.657 573.633 573.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1800 6.4e-05 2048 210 1216 292480 35.3669 28.3053 448.807 839.683 1352.27 1352.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 960 0.000512 4096 230 4096 30200 6.61299 228.26 209.103 444.03 444.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 460 0.001024 4096 150 2432 6800 2.7233 30.0462 104.782 137.596 137.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 720 0.000512 512 60 512 33600 1.16336 0.821792 5.14406 26.0509 33.2823 33.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 700 6.4e-05 512 70 320 256000 14.0925 6.62797 38.9021 206.442 266.26 266.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 830 3.2e-05 1024 210 1216 435200 72.092 28.0134 336.485 824.955 1261.78 1261.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 510 0.001024 4096 125 4160 10800 2.71974 82.8129 130.177 215.754 215.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 860 0.000512 1024 220 1024 27200 2.36125 1.63805 16.633 51.9532 72.6895 72.7929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 460 6.4e-05 1024 102 704 140800 47.4607 13.3507 94.5576 412.703 568.299 568.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1800 6.4e-05 2048 210 1216 292000 35.5612 28.3378 1829.39 838.042 2731.44 2731.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 960 0.000512 4096 230 4096 30480 6.63958 532.855 209.771 749.32 749.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 460 0.001024 4096 150 2432 6960 2.71418 73.0624 104.813 180.633 180.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 720 0.000512 512 60 512 34368 1.15498 0.832896 11.5469 26.3302 39.9676 40.0609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 700 6.4e-05 512 70 320 262656 14.092 6.72214 61.9045 209.403 292.312 292.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 830 3.2e-05 1024 210 1216 451584 71.629 26.897 820.456 837.019 1756.22 1756.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 510 0.001024 4096 125 4160 10944 2.71155 193.978 132.317 329.051 329.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 860 0.000512 1024 220 1024 28416 2.34896 1.6752 40.4541 52.5135 97.0932 97.1891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 460 6.4e-05 1024 102 704 153600 45.9996 13.4574 160.516 416.58 636.767 636.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1800 6.4e-05 2048 210 1216 292608 35.4509 28.3263 952.686 838.601 1855.17 1855.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 960 0.000512 4096 230 4096 30432 6.64013 333.022 209.624 549.34 549.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 460 0.001024 4096 150 2432 6912 2.7177 45.5781 104.741 153.081 153.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 720 0.000512 512 60 512 34176 1.16237 0.830272 7.64349 26.2163 35.9546 36.0606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 700 6.4e-05 512 70 320 261120 14.0303 6.68762 40.7423 208.267 269.925 270.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 830 3.2e-05 1024 210 1216 448512 71.3201 26.7265 510.438 832.354 1441.07 1441.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 510 0.001024 4096 125 4160 10848 2.7136 121.587 130.545 254.891 254.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 860 0.000512 1024 220 1024 28032 2.34909 1.66298 25.0692 52.284 81.4731 81.5756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 460 6.4e-05 1024 102 704 147456 46.2655 13.3222 97.3259 412.246 569.387 569.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1800 6.4e-05 2048 210 1216 292224 35.3604 28.3743 594.189 837.584 1495.62 1495.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 960 0.000512 4096 230 4096 30384 6.64019 275.044 209.794 491.53 491.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 460 0.001024 4096 150 2432 6768 2.7096 36.598 104.313 143.666 143.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 720 0.000512 512 60 512 33984 1.15411 0.828416 6.23731 26.1407 34.4638 34.5661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 700 6.4e-05 512 70 320 258048 14.0906 6.66006 32.8926 207.434 261.279 261.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 830 3.2e-05 1024 210 1216 442368 71.5992 27.5933 410.825 828.984 1339.24 1339.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 510 0.001024 4096 125 4160 10800 2.7096 99.5769 130.25 232.582 232.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 860 0.000512 1024 220 1024 27648 2.35315 1.65008 20.5882 52.1349 76.8305 76.9308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 460 6.4e-05 1024 102 704 147456 45.8087 14.2635 79.7713 408.51 548.582 548.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1800 6.4e-05 2048 210 1216 292032 35.4318 28.323 487.69 838.405 1389.96 1390.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 960 0.000512 4096 230 4096 30336 6.64198 245.18 209.618 461.494 461.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 460 0.001024 4096 150 2432 6720 2.71152 32.9211 104.221 139.898 139.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 720 0.000512 512 60 512 33792 1.15619 0.821504 5.44256 26.0227 33.5444 33.6486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 700 6.4e-05 512 70 320 258048 13.9525 7.68634 34.243 206.266 262.347 262.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 830 3.2e-05 1024 210 1216 442368 70.9577 26.4808 363.841 824.235 1285.75 1285.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 510 0.001024 4096 125 4160 10752 2.70886 88.873 129.779 221.407 221.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 860 0.000512 1024 220 1024 27648 2.3377 1.64675 18.2339 51.8949 74.22 74.3244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 460 6.4e-05 1024 102 704 147456 46.3205 13.3386 71.1122 412.51 543.513 543.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1800 6.4e-05 2048 210 1216 291840 35.4337 28.3581 434.114 836.803 1334.83 1334.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 960 0.000512 4096 230 4096 30240 6.62957 213.334 209.539 429.555 429.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 460 0.001024 4096 150 2432 6720 2.71158 28.0824 104.567 135.405 135.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 720 0.000512 512 60 512 33600 1.15808 0.824 5.04451 26.0778 33.2101 33.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 700 6.4e-05 512 70 320 253440 14.2004 6.62925 30.4305 206.576 258.035 258.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 830 3.2e-05 1024 210 1216 430080 72.7384 26.474 312.802 825.019 1237.26 1237.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 510 0.001024 4096 125 4160 10560 2.69853 75.5753 129.106 207.423 207.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 860 0.000512 1024 220 1024 27840 2.33546 1.6473 16.6949 52.0041 72.7898 72.8863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 460 6.4e-05 1024 102 704 138240 47.7525 13.3392 59.4459 412.767 533.528 533.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1800 6.4e-05 2048 210 1216 291840 35.4351 28.3233 381.25 838.174 1283.29 1283.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 960 0.000512 4096 230 4096 30464 6.64166 504.832 209.57 721.096 721.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 460 0.001024 4096 150 2432 6944 2.72384 69.123 104.695 176.589 176.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 720 0.000512 512 60 512 34272 1.16691 0.83296 11.1322 26.3199 39.5609 39.6615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 700 6.4e-05 512 70 320 263424 14.0934 6.73053 60.2162 209.259 290.493 290.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 830 3.2e-05 1024 210 1216 451584 71.7732 26.9272 763.916 836.491 1699.35 1699.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 510 0.001024 4096 125 4160 10920 2.7136 184.591 131.105 318.454 318.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 860 0.000512 1024 220 1024 28448 2.36067 1.66912 37.9707 52.4878 94.5949 94.6949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 460 6.4e-05 1024 102 704 154112 46.4691 13.5252 150.853 418.349 629.427 629.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1800 6.4e-05 2048 210 1216 292320 35.5684 28.3798 893.919 837.642 1795.62 1795.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 960 0.000512 4096 230 4096 30352 6.62323 318.98 209.47 535.125 535.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 460 0.001024 4096 150 2432 6832 2.71155 43.3837 104.495 150.635 150.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 720 0.000512 512 60 512 33600 1.15936 0.829984 7.23754 26.0844 35.4229 35.5287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 700 6.4e-05 512 70 320 261632 14.1753 6.7247 38.9771 209.495 269.572 269.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 830 3.2e-05 1024 210 1216 451584 71.6164 26.9483 484.192 837.281 1420.26 1420.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 510 0.001024 4096 125 4160 10864 2.70854 116.309 130.147 249.209 249.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 860 0.000512 1024 220 1024 27776 2.33853 1.64454 23.6382 52.0067 79.7376 79.8351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 460 6.4e-05 1024 102 704 150528 46.1148 13.3712 93.7106 414.026 567.448 567.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1800 6.4e-05 2048 210 1216 292096 35.4594 28.4058 570.755 838.606 1473.33 1473.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 960 0.000512 4096 230 4096 30240 6.6089 268.942 209.175 484.777 484.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 460 0.001024 4096 150 2432 6720 2.70541 35.8131 104.193 142.757 142.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 720 0.000512 512 60 512 33600 1.15757 0.818848 6.0896 25.9769 34.147 34.2462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 700 6.4e-05 512 70 320 263424 14.1161 6.72973 33.1054 209.531 263.68 263.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 830 3.2e-05 1024 210 1216 451584 71.7328 26.9264 412.324 837.369 1348.58 1348.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 510 0.001024 4096 125 4160 10752 2.71379 97.3312 129.853 229.941 230.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 860 0.000512 1024 220 1024 27552 2.33949 1.63338 20.3545 51.7834 76.2113 76.3187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 460 6.4e-05 1024 102 704 150528 46.906 13.5557 80.3381 418.909 559.93 560.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1800 6.4e-05 2048 210 1216 291648 35.5883 28.3999 483.567 837.541 1385.2 1385.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 960 0.000512 4096 230 4096 30240 6.61747 236.476 209.427 452.572 452.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 460 0.001024 4096 150 2432 6720 2.71155 30.6903 104.466 137.913 137.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 720 0.000512 512 60 512 33152 1.16531 0.826848 5.45197 26.1497 33.7037 33.8142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 700 6.4e-05 512 70 320 258048 14.0457 6.64957 28.7205 207.125 256.743 256.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 830 3.2e-05 1024 210 1216 444416 71.047 26.5202 356.635 827.639 1282.07 1282.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 510 0.001024 4096 125 4160 10752 2.71155 83.1538 129.239 215.151 215.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 860 0.000512 1024 220 1024 27776 2.34406 1.65069 18.157 52.1443 74.3981 74.4984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 460 6.4e-05 1024 102 704 143360 45.77 13.228 67.5733 404.449 531.243 531.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1800 6.4e-05 2048 210 1216 291200 35.412 28.3119 424.622 837.484 1325.94 1326.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 960 0.000512 4096 230 4096 30240 6.6432 208.146 209.778 424.619 424.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 460 0.001024 4096 150 2432 6720 2.71974 27.9224 104.796 135.482 135.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 720 0.000512 512 60 512 32480 1.16864 0.8192 4.71779 25.8944 32.7037 32.8098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 700 6.4e-05 512 70 320 250880 14.1485 6.59312 25.1096 204.798 250.847 251.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 830 3.2e-05 1024 210 1216 430080 71.7411 26.327 305.714 818.293 1222.31 1222.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 510 0.001024 4096 125 4160 10640 2.71155 73.8937 130.161 206.813 206.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 860 0.000512 1024 220 1024 26880 2.34861 1.62608 15.4369 51.6388 71.1556 71.2548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 460 6.4e-05 1024 102 704 143360 46.5307 13.2894 60.0347 409.431 529.517 529.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1800 6.4e-05 2048 210 1216 291200 35.5268 28.3319 382.121 836.65 1282.74 1282.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 960 0.000512 4096 230 4096 30464 6.64074 487.847 209.613 704.155 704.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 460 0.001024 4096 150 2432 6912 2.71654 67.3594 104.561 174.68 174.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 720 0.000512 512 60 512 34304 1.15834 0.831488 11.0848 26.28 39.4519 39.5458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 700 6.4e-05 512 70 320 262144 14.0535 6.6993 60.2201 208.983 290.14 290.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 830 3.2e-05 1024 210 1216 450560 71.5295 26.8208 753.454 835.035 1687.06 1687.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 510 0.001024 4096 125 4160 10944 2.72006 177.932 132.205 312.903 312.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 860 0.000512 1024 220 1024 28416 2.34291 1.66765 37.4714 52.4118 93.9943 94.0865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 460 6.4e-05 1024 102 704 155648 45.9057 13.4852 151.023 417.66 628.284 628.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1800 6.4e-05 2048 210 1216 292352 35.4365 28.3621 887.886 837.927 1789.72 1789.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 960 0.000512 4096 230 4096 30336 6.63072 324.03 209.445 540.154 540.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 460 0.001024 4096 150 2432 6784 2.70576 44.3375 104.315 151.403 151.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 720 0.000512 512 60 512 34304 1.16474 0.834432 7.37786 26.3485 35.822 35.9204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 700 6.4e-05 512 70 320 262144 14.0654 6.70925 40.4571 209.151 270.573 270.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 830 3.2e-05 1024 210 1216 450560 71.5489 26.8248 500.41 835.857 1434.87 1435.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 510 0.001024 4096 125 4160 10880 2.72122 118.468 130.2 251.434 251.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 860 0.000512 1024 220 1024 28160 2.36349 1.67443 24.9455 52.5496 81.6364 81.7479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 460 6.4e-05 1024 102 704 155648 45.9559 13.6236 101.926 418.12 579.849 580.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1800 6.4e-05 2048 210 1216 292352 35.4105 28.3668 599.368 839.77 1503.02 1503.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 960 0.000512 4096 230 4096 30336 6.63779 268.148 209.795 484.633 484.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 460 0.001024 4096 150 2432 6720 2.70746 36.5343 104.309 143.593 143.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 720 0.000512 512 60 512 33792 1.15056 0.820256 6.11107 26.0424 34.2205 34.3161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 700 6.4e-05 512 70 320 258048 13.9444 6.61693 32.9482 206.436 260.13 260.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 830 3.2e-05 1024 210 1216 442368 70.9338 26.5663 406.92 824.952 1329.59 1329.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 510 0.001024 4096 125 4160 10752 2.70835 94.89 129.88 227.523 227.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 860 0.000512 1024 220 1024 27648 2.34003 1.64115 20.3326 51.939 76.3522 76.4456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 460 6.4e-05 1024 102 704 147456 46.316 13.3203 80.6027 412.808 553.259 553.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1800 6.4e-05 2048 210 1216 291840 35.4424 28.5603 497.344 837.526 1398.98 1399.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 960 0.000512 4096 230 4096 30208 6.6248 242.913 209.279 458.867 458.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 460 0.001024 4096 150 2432 6656 2.70672 33.5748 104.22 140.545 140.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 720 0.000512 512 60 512 32768 1.14902 0.81008 5.69357 25.7249 33.4769 33.5737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 700 6.4e-05 512 70 320 262144 14.0947 6.70947 31.1052 209.195 261.293 261.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 830 3.2e-05 1024 210 1216 442368 72.6036 26.8247 373.431 835.333 1308.41 1308.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 510 0.001024 4096 125 4160 10752 2.72125 87.2692 132.203 222.237 222.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 860 0.000512 1024 220 1024 26624 2.32586 1.61587 18.0234 51.2975 73.3639 73.4577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 460 6.4e-05 1024 102 704 147456 47.1944 13.484 75.1152 417.936 553.938 554.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1800 6.4e-05 2048 210 1216 290816 35.3839 28.3111 457.842 835.814 1357.45 1357.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 960 0.000512 4096 230 4096 30080 6.61235 223.121 209.086 438.872 438.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 460 0.001024 4096 150 2432 6400 2.68246 30.707 103.266 136.703 136.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 720 0.000512 512 60 512 33280 1.1601 0.826752 5.52435 26.1388 33.7523 33.8513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 700 6.4e-05 512 70 320 256000 14.0669 6.62582 27.9903 206.504 255.379 255.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 830 3.2e-05 1024 210 1216 430080 72.694 26.4489 334.697 825.015 1259.09 1259.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 510 0.001024 4096 125 4160 10560 2.70218 78.7745 128.471 209.994 210.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 860 0.000512 1024 220 1024 26880 2.36893 1.64864 16.884 52.1059 73.1078 73.2069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 460 6.4e-05 1024 102 704 143360 46.9627 13.3226 67.5433 412.819 540.87 541.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1800 6.4e-05 2048 210 1216 290560 35.3698 28.3095 420.9 835.705 1320.39 1320.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 960 0.000512 4096 230 4096 29952 6.59146 207.845 208.658 423.145 423.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 460 0.001024 4096 150 2432 6528 2.70746 29.358 104.221 136.329 136.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 720 0.000512 512 60 512 33792 1.16426 0.825504 5.16883 26.1492 33.4091 33.5035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 700 6.4e-05 512 70 320 258048 13.9628 6.62045 27.1929 206.393 254.354 254.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 830 3.2e-05 1024 210 1216 442368 70.9892 26.4484 323.974 824.526 1246.15 1246.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 510 0.001024 4096 125 4160 10368 2.68083 71.8041 129.814 204.34 204.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 860 0.000512 1024 220 1024 27648 2.34858 1.65331 16.7849 52.1523 73.0401 73.1301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 460 6.4e-05 1024 102 704 122880 47.2547 13.1599 55.6503 396.139 512.418 512.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1800 6.4e-05 2048 210 1216 291840 35.4035 28.2829 401.792 837.342 1302.93 1303.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 960 0.000512 4096 230 4096 30512 6.64166 430.377 209.788 646.858 646.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 460 0.001024 4096 150 2432 7008 2.71626 102.322 104.905 209.988 210.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 720 0.000512 512 60 512 32576 1.17005 0.832576 9.76259 26.3611 38.2288 38.3235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 700 6.4e-05 512 70 384 247808 15.0461 6.71926 91.7543 209.743 323.455 323.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 830 3.2e-05 1024 210 1280 436224 74.2815 26.9175 782.53 838.494 1722.44 1722.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 510 0.001024 4096 125 4224 10864 2.72384 158.463 134.816 296.047 296.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 860 0.000512 1024 220 1024 27776 2.37091 1.6704 31.5392 52.5617 88.2433 88.3387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 460 6.4e-05 1024 102 768 123904 51.0993 13.5343 182.277 419.325 666.453 666.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1800 6.4e-05 2048 210 1280 292224 35.6676 28.3158 1416.34 838.743 2319.18 2319.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 960 0.000512 4096 230 4096 30496 6.64387 481.112 209.771 697.581 697.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 460 0.001024 4096 150 2432 6976 2.71958 65.324 104.812 172.897 172.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 720 0.000512 512 60 512 32384 1.16688 0.828128 10.4997 26.2755 38.8695 38.9615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 700 6.4e-05 512 70 384 247808 14.9677 6.71424 62.5457 209.737 294.148 294.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 830 3.2e-05 1024 210 1280 436224 73.9308 26.8789 762.273 838.374 1701.67 1701.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 510 0.001024 4096 125 4224 10848 2.72134 176.804 134.419 313.991 314.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 860 0.000512 1024 220 1024 27648 2.35885 1.6655 35.9671 52.4067 92.4967 92.5918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 460 6.4e-05 1024 102 768 122880 50.8085 13.487 124.298 417.927 606.733 606.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1800 6.4e-05 2048 210 1280 292224 35.3945 28.3083 898.352 838.722 1800.88 1800.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 960 0.000512 4096 230 4096 30464 6.64115 311.355 209.65 527.703 527.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 460 0.001024 4096 150 2432 6912 2.7136 43.1146 104.581 150.453 150.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 720 0.000512 512 60 512 32256 1.18355 0.831808 7.13878 26.2838 35.5411 35.6404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 700 6.4e-05 512 70 384 245760 15.0235 6.70925 46.9677 208.953 277.844 278.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 830 3.2e-05 1024 210 1280 434176 73.9136 26.8322 491.339 835.173 1427.48 1427.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 510 0.001024 4096 125 4224 10816 2.72179 115.408 134.098 252.273 252.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 860 0.000512 1024 220 1024 27648 2.36374 1.67069 23.3209 52.4201 79.8765 79.9727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 460 6.4e-05 1024 102 768 122880 50.9155 13.4894 94.3435 417.745 576.717 576.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1800 6.4e-05 2048 210 1280 292096 35.4223 28.3236 581.587 837.946 1483.39 1483.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 960 0.000512 4096 230 4096 30432 6.63923 253.812 209.645 470.153 470.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 460 0.001024 4096 150 2432 6912 2.72013 35.0085 104.749 142.524 142.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 720 0.000512 512 60 512 32256 1.17379 0.827552 5.90118 26.2185 34.2365 34.3344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 700 6.4e-05 512 70 384 245760 14.9068 6.6897 40.217 208.298 270.305 270.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 830 3.2e-05 1024 210 1280 430080 74.0301 26.738 395.237 832.471 1328.72 1328.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 510 0.001024 4096 125 4224 10752 2.72387 93.2373 132.599 228.604 228.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 860 0.000512 1024 220 1024 27264 2.36131 1.66198 19.2994 52.291 75.7155 75.8129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 460 6.4e-05 1024 102 768 116736 50.9953 14.9502 77.8754 412.286 556.335 556.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1800 6.4e-05 2048 210 1280 291840 35.3974 28.378 478.213 837.695 1379.8 1379.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 960 0.000512 4096 230 4096 30336 6.63142 225.317 209.345 441.343 441.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 460 0.001024 4096 150 2432 6784 2.70803 29.8045 104.224 136.781 136.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 720 0.000512 512 60 512 32256 1.18061 0.834336 5.1895 26.3493 33.6588 33.7646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 700 6.4e-05 512 70 384 245760 15.0213 6.70915 37.2836 208.965 268.175 268.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 830 3.2e-05 1024 210 1280 434176 73.975 26.8288 356.866 835.123 1293.02 1293.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 510 0.001024 4096 125 4224 10752 2.72589 82.8376 133.018 218.627 218.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 860 0.000512 1024 220 1024 27648 2.37014 1.67142 17.3442 52.5037 73.9932 74.0885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 460 6.4e-05 1024 102 768 122880 50.9571 13.4849 75.4089 417.756 557.842 558.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1800 6.4e-05 2048 210 1280 291840 35.4837 28.4715 611.369 837.986 1513.42 1513.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 960 0.000512 4096 230 4096 30240 6.60614 207.722 209.095 423.475 423.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 460 0.001024 4096 150 2432 6720 2.70736 27.2747 104.128 134.152 134.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 720 0.000512 512 60 512 31360 1.17642 0.81872 4.79533 26.0221 32.9082 33.0035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 700 6.4e-05 512 70 384 245760 15.0927 6.70899 35.5792 209.833 267.398 267.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 830 3.2e-05 1024 210 1280 430080 74.918 26.886 325.054 838.575 1265.66 1265.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 510 0.001024 4096 125 4224 10720 2.72058 75.9747 134.429 213.168 213.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 860 0.000512 1024 220 1024 26880 2.35011 1.64262 15.2337 51.8947 71.2205 71.3155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 460 6.4e-05 1024 102 768 112640 51.645 13.3178 67.1086 412.613 544.896 545.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1800 6.4e-05 2048 210 1280 291840 35.5084 28.289 1439.68 838.897 2342.49 2342.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 960 0.000512 4096 230 4096 30336 6.63427 191.853 209.595 408.133 408.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 460 0.001024 4096 150 2432 6720 2.70762 25.1843 104.205 132.139 132.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 720 0.000512 512 60 512 31488 1.17066 0.818592 4.59971 26.0174 32.7058 32.8044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 700 6.4e-05 512 70 384 239616 14.9822 6.61299 32.7972 206.236 260.811 260.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 830 3.2e-05 1024 210 1280 417792 74.8096 26.4401 290.45 824.246 1216.17 1216.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 510 0.001024 4096 125 4224 10560 2.70192 68.1482 133.362 204.258 204.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 860 0.000512 1024 220 1024 26880 2.35453 1.64262 14.8338 51.8903 70.823 70.9171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 460 6.4e-05 1024 102 768 110592 51.9996 16.5151 69.1642 412.356 550.244 550.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1800 6.4e-05 2048 210 1280 291072 35.6107 28.4115 1432.61 836.7 2333.44 2333.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 960 0.000512 4096 230 4096 30240 6.61725 180.487 209.304 396.462 396.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 460 0.001024 4096 150 2432 6720 2.71603 25.0734 104.403 132.236 132.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 720 0.000512 512 60 512 31360 1.18026 0.825344 4.68842 26.1294 32.9264 33.0181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 700 6.4e-05 512 70 384 243712 14.8268 6.64026 31.4535 206.998 260.104 260.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 830 3.2e-05 1024 210 1280 415744 75.4453 26.5196 272.931 827.144 1202.26 1202.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 510 0.001024 4096 125 4224 10528 2.70688 64.1965 132.606 199.554 199.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 860 0.000512 1024 220 1024 26880 2.36262 1.6481 14.2117 52.1165 70.4369 70.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 460 6.4e-05 1024 102 768 100352 52.3525 13.2262 65.7391 404.227 535.756 535.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1800 6.4e-05 2048 210 1280 291200 35.5434 28.2833 1435.72 837.012 2336.67 2336.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 960 0.000512 4096 230 4096 30208 6.62682 170.002 209.431 386.111 386.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 460 0.001024 4096 150 2432 6656 2.704 24.0831 104.292 131.124 131.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 720 0.000512 512 60 512 30720 1.1657 0.80896 4.31018 25.7414 32.1228 32.2193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 700 6.4e-05 512 70 384 245760 15.0603 6.70928 93.6842 209.199 324.84 324.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 830 3.2e-05 1024 210 1280 425984 75.2402 26.8206 267.151 835.934 1205.36 1205.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 510 0.001024 4096 125 4224 10496 2.70442 60.2701 133.476 196.491 196.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 860 0.000512 1024 220 1024 26624 2.3289 1.61587 13.8461 51.3326 69.2212 69.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 460 6.4e-05 1024 102 768 114688 52.3372 13.6274 73.1801 418.239 557.595 557.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1800 6.4e-05 2048 210 1280 290816 35.542 28.2832 1427.25 836.213 2327.39 2327.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 960 0.000512 4096 230 4080 30240 6.62269 166.449 209.263 382.385 382.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 460 0.001024 4096 150 2460 6496 2.70138 97.094 104.049 203.887 203.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 720 0.000512 512 60 480 34048 1.15542 0.825344 3.93686 26.154 32.1723 32.2663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 700 6.4e-05 512 70 300 258048 14.0888 6.64166 79.22 207.461 307.601 307.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 830 3.2e-05 1024 210 1260 430080 73.0314 26.5145 253.209 827.743 1180.72 1180.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 510 0.001024 4096 125 4140 10752 2.70906 60.572 132.086 195.411 195.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 860 0.000512 1024 220 1020 26880 2.36515 1.64659 12.5612 52.1547 68.8249 68.9251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 460 6.4e-05 1024 102 720 129024 47.8872 13.2882 189.313 404.501 655.204 655.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1800 6.4e-05 2048 210 1200 292096 35.5066 28.399 1323.38 838.085 2225.47 2225.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 960 0.000512 4096 230 4096 30240 6.62323 162.919 209.272 378.867 378.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 460 0.001024 4096 150 2432 6720 2.71574 96.6222 104.39 203.774 203.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 720 0.000512 512 60 512 33152 1.16694 0.825344 4.14576 26.1399 32.3808 32.4848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 700 6.4e-05 512 70 320 258048 14.0914 6.63818 82.7329 206.966 310.628 310.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 830 3.2e-05 1024 210 1216 444416 71.039 26.5255 245.48 827.017 1170.3 1170.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 510 0.001024 4096 125 4160 10752 2.71315 59.0295 129.172 190.959 191.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 860 0.000512 1024 220 1024 27776 2.34464 1.64989 12.7656 52.1104 68.9777 69.0839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 460 6.4e-05 1024 102 704 143360 45.8738 13.2321 195.652 404.155 659.136 659.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1800 6.4e-05 2048 210 1216 291200 35.5894 28.2726 1301.16 836.881 2202.02 2202.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 960 0.000512 4096 230 4050 30240 6.61661 165.138 209.213 381.02 381.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 460 0.001024 4096 150 2450 6440 2.69722 97.0293 103.76 203.529 203.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 720 0.000512 512 60 500 33600 1.15226 0.815104 4.04784 25.89 32.0025 32.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 700 6.4e-05 512 70 300 250880 14.1732 6.5888 78.7921 204.751 304.498 304.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 830 3.2e-05 1024 210 1250 430080 71.7466 26.3168 249.441 818.086 1165.81 1165.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 510 0.001024 4096 125 4150 10640 2.70413 60.4447 131.561 194.753 194.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 860 0.000512 1024 220 1000 26880 2.34627 1.62426 12.5093 51.6209 68.1967 68.2991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 460 6.4e-05 1024 102 700 143360 46.6563 13.3816 206.587 409.336 676.181 676.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1800 6.4e-05 2048 210 1200 292320 35.6617 28.3279 1344.56 836.438 2245.1 2245.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 960 0.000512 4096 230 4080 30240 6.62374 166.283 209.424 382.382 382.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 460 0.001024 4096 150 2448 6440 2.69312 95.3836 103.649 201.77 201.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 720 0.000512 512 60 480 33600 1.14973 0.815584 3.86179 25.879 31.8081 31.9054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 700 6.4e-05 512 70 288 241920 14.7071 6.59456 78.4072 204.639 304.536 304.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 830 3.2e-05 1024 210 1248 412160 74.7762 26.3229 241.845 817.758 1160.92 1161.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 510 0.001024 4096 125 4128 10640 2.70765 60.5102 132.211 195.473 195.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 860 0.000512 1024 220 1008 26880 2.3433 1.62253 12.2569 51.5905 67.9173 68.0202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 460 6.4e-05 1024 102 720 143360 46.641 13.2868 217.125 409.111 686.388 686.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1800 6.4e-05 2048 210 1200 292320 35.6686 28.3736 1343.13 835.99 2243.27 2243.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 960 0.000512 4096 230 4064 30464 6.63626 189.418 209.551 405.661 405.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 460 0.001024 4096 150 2432 6784 2.70582 97.9882 104.193 204.933 204.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 720 0.000512 512 60 480 34304 1.15821 0.833824 4.45187 26.3214 32.9849 33.0845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 700 6.4e-05 512 70 288 262144 14.2126 6.70669 79.1429 209.07 309.321 309.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 830 3.2e-05 1024 210 1216 450560 71.8285 26.8268 482.085 834.941 1415.9 1416.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 510 0.001024 4096 125 4128 10880 2.71139 69.4088 132.572 204.735 204.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 860 0.000512 1024 220 1024 28160 2.35632 1.66707 14.4372 52.4866 71.0451 71.1408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 460 6.4e-05 1024 102 704 155648 46.0761 13.4865 218.102 417.665 695.551 695.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1800 6.4e-05 2048 210 1184 293888 35.5959 28.3266 1286.82 837.815 2188.68 2188.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 8 32 410 6.4e-05 512 145 544 0 6.53722 0.004064 197.875 204.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 960 0.000512 4096 230 4064 29760 6.54746 284.321 207.738 498.666 498.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 460 0.001024 4096 150 2432 6240 2.67654 36.3212 103.223 142.264 142.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 720 0.000512 512 60 480 32640 1.17459 0.82976 6.20886 26.2258 34.543 34.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 700 6.4e-05 512 70 288 261120 13.7944 6.62528 107.162 206.482 334.266 334.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 830 3.2e-05 1024 210 1216 430080 72.7134 26.4417 422.05 824.736 1346.17 1346.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 510 0.001024 4096 125 4128 10560 2.7136 102.902 128.952 234.609 234.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 860 0.000512 1024 220 1024 26880 2.37882 1.67322 21.2521 52.3001 77.7057 77.8076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 460 6.4e-05 1024 102 704 122880 49.9532 13.3538 114.378 412.801 590.71 590.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1800 6.4e-05 2048 210 1184 291840 35.3055 28.2719 1835.89 836.165 2735.74 2735.85
