ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccOty2bH.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f0xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  24              	HAL_MspInit:
  25              	.LFB40:
  26              		.file 1 "Core/Src/stm32f0xx_hal_msp.c"
   1:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f0xx_hal_msp.c **** /**
   3:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f0xx_hal_msp.c ****   * @file         stm32f0xx_hal_msp.c
   5:Core/Src/stm32f0xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f0xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f0xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f0xx_hal_msp.c ****   *
  10:Core/Src/stm32f0xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32f0xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f0xx_hal_msp.c ****   *
  13:Core/Src/stm32f0xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f0xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f0xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f0xx_hal_msp.c ****   *
  17:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f0xx_hal_msp.c ****   */
  19:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f0xx_hal_msp.c **** 
  21:Core/Src/stm32f0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f0xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f0xx_hal_msp.c **** 
  25:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f0xx_hal_msp.c **** 
  27:Core/Src/stm32f0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f0xx_hal_msp.c **** 
  30:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f0xx_hal_msp.c **** 
  32:Core/Src/stm32f0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccOty2bH.s 			page 2


  33:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f0xx_hal_msp.c **** 
  35:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f0xx_hal_msp.c **** 
  37:Core/Src/stm32f0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f0xx_hal_msp.c **** 
  40:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f0xx_hal_msp.c **** 
  42:Core/Src/stm32f0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f0xx_hal_msp.c **** 
  45:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f0xx_hal_msp.c **** 
  47:Core/Src/stm32f0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f0xx_hal_msp.c **** 
  50:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f0xx_hal_msp.c **** 
  52:Core/Src/stm32f0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f0xx_hal_msp.c **** 
  55:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f0xx_hal_msp.c **** 
  57:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f0xx_hal_msp.c **** 
  59:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f0xx_hal_msp.c **** /**
  61:Core/Src/stm32f0xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f0xx_hal_msp.c ****   */
  63:Core/Src/stm32f0xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f0xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32f0xx_hal_msp.c **** 
  67:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32f0xx_hal_msp.c **** 
  69:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  35              		.loc 1 69 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 69 3 view .LVU2
  38              		.loc 1 69 3 view .LVU3
  39 0002 0A4B     		ldr	r3, .L2
  40 0004 9969     		ldr	r1, [r3, #24]
  41 0006 0122     		movs	r2, #1
  42 0008 1143     		orrs	r1, r2
  43 000a 9961     		str	r1, [r3, #24]
  44              		.loc 1 69 3 view .LVU4
  45 000c 9969     		ldr	r1, [r3, #24]
  46 000e 0A40     		ands	r2, r1
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccOty2bH.s 			page 3


  47 0010 0092     		str	r2, [sp]
  48              		.loc 1 69 3 view .LVU5
  49 0012 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 70 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 70 3 view .LVU8
  55              		.loc 1 70 3 view .LVU9
  56 0014 DA69     		ldr	r2, [r3, #28]
  57 0016 8021     		movs	r1, #128
  58 0018 4905     		lsls	r1, r1, #21
  59 001a 0A43     		orrs	r2, r1
  60 001c DA61     		str	r2, [r3, #28]
  61              		.loc 1 70 3 view .LVU10
  62 001e DB69     		ldr	r3, [r3, #28]
  63 0020 0B40     		ands	r3, r1
  64 0022 0193     		str	r3, [sp, #4]
  65              		.loc 1 70 3 view .LVU11
  66 0024 019B     		ldr	r3, [sp, #4]
  67              	.LBE3:
  68              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32f0xx_hal_msp.c **** 
  72:Core/Src/stm32f0xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32f0xx_hal_msp.c **** 
  74:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  75:Core/Src/stm32f0xx_hal_msp.c **** 
  76:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  77:Core/Src/stm32f0xx_hal_msp.c **** }
  69              		.loc 1 77 1 is_stmt 0 view .LVU13
  70 0026 02B0     		add	sp, sp, #8
  71              		@ sp needed
  72 0028 7047     		bx	lr
  73              	.L3:
  74 002a C046     		.align	2
  75              	.L2:
  76 002c 00100240 		.word	1073876992
  77              		.cfi_endproc
  78              	.LFE40:
  80              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  81              		.align	1
  82              		.global	HAL_TIM_Base_MspInit
  83              		.syntax unified
  84              		.code	16
  85              		.thumb_func
  87              	HAL_TIM_Base_MspInit:
  88              	.LVL0:
  89              	.LFB41:
  78:Core/Src/stm32f0xx_hal_msp.c **** 
  79:Core/Src/stm32f0xx_hal_msp.c **** /**
  80:Core/Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  81:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
  82:Core/Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  83:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
  84:Core/Src/stm32f0xx_hal_msp.c **** */
  85:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccOty2bH.s 			page 4


  86:Core/Src/stm32f0xx_hal_msp.c **** {
  90              		.loc 1 86 1 is_stmt 1 view -0
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 8
  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94              		.loc 1 86 1 is_stmt 0 view .LVU15
  95 0000 00B5     		push	{lr}
  96              	.LCFI1:
  97              		.cfi_def_cfa_offset 4
  98              		.cfi_offset 14, -4
  99 0002 83B0     		sub	sp, sp, #12
 100              	.LCFI2:
 101              		.cfi_def_cfa_offset 16
  87:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM14)
 102              		.loc 1 87 3 is_stmt 1 view .LVU16
 103              		.loc 1 87 15 is_stmt 0 view .LVU17
 104 0004 0368     		ldr	r3, [r0]
 105              		.loc 1 87 5 view .LVU18
 106 0006 174A     		ldr	r2, .L9
 107 0008 9342     		cmp	r3, r2
 108 000a 04D0     		beq	.L7
  88:Core/Src/stm32f0xx_hal_msp.c ****   {
  89:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 0 */
  90:Core/Src/stm32f0xx_hal_msp.c **** 
  91:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM14_MspInit 0 */
  92:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
  93:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM14_CLK_ENABLE();
  94:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM14 interrupt Init */
  95:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM14_IRQn, 2, 0);
  96:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM14_IRQn);
  97:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
  98:Core/Src/stm32f0xx_hal_msp.c **** 
  99:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM14_MspInit 1 */
 100:Core/Src/stm32f0xx_hal_msp.c ****   }
 101:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM16)
 109              		.loc 1 101 8 is_stmt 1 view .LVU19
 110              		.loc 1 101 10 is_stmt 0 view .LVU20
 111 000c 164A     		ldr	r2, .L9+4
 112 000e 9342     		cmp	r3, r2
 113 0010 14D0     		beq	.L8
 114              	.LVL1:
 115              	.L4:
 102:Core/Src/stm32f0xx_hal_msp.c ****   {
 103:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 0 */
 104:Core/Src/stm32f0xx_hal_msp.c **** 
 105:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 0 */
 106:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 107:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_ENABLE();
 108:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 109:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM16_IRQn, 1, 0);
 110:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM16_IRQn);
 111:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 112:Core/Src/stm32f0xx_hal_msp.c **** 
 113:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 1 */
 114:Core/Src/stm32f0xx_hal_msp.c ****   }
 115:Core/Src/stm32f0xx_hal_msp.c **** 
 116:Core/Src/stm32f0xx_hal_msp.c **** }
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccOty2bH.s 			page 5


 116              		.loc 1 116 1 view .LVU21
 117 0012 03B0     		add	sp, sp, #12
 118              		@ sp needed
 119 0014 00BD     		pop	{pc}
 120              	.LVL2:
 121              	.L7:
  93:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM14 interrupt Init */
 122              		.loc 1 93 5 is_stmt 1 view .LVU22
 123              	.LBB4:
  93:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM14 interrupt Init */
 124              		.loc 1 93 5 view .LVU23
  93:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM14 interrupt Init */
 125              		.loc 1 93 5 view .LVU24
 126 0016 154A     		ldr	r2, .L9+8
 127 0018 D169     		ldr	r1, [r2, #28]
 128 001a 8020     		movs	r0, #128
 129              	.LVL3:
  93:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM14 interrupt Init */
 130              		.loc 1 93 5 is_stmt 0 view .LVU25
 131 001c 4000     		lsls	r0, r0, #1
 132 001e 0143     		orrs	r1, r0
 133 0020 D161     		str	r1, [r2, #28]
  93:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM14 interrupt Init */
 134              		.loc 1 93 5 is_stmt 1 view .LVU26
 135 0022 D369     		ldr	r3, [r2, #28]
 136 0024 0340     		ands	r3, r0
 137 0026 0093     		str	r3, [sp]
  93:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM14 interrupt Init */
 138              		.loc 1 93 5 view .LVU27
 139 0028 009B     		ldr	r3, [sp]
 140              	.LBE4:
  93:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM14 interrupt Init */
 141              		.loc 1 93 5 view .LVU28
  95:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM14_IRQn);
 142              		.loc 1 95 5 view .LVU29
 143 002a 0022     		movs	r2, #0
 144 002c 0221     		movs	r1, #2
 145 002e ED38     		subs	r0, r0, #237
 146 0030 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 147              	.LVL4:
  96:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 148              		.loc 1 96 5 view .LVU30
 149 0034 1320     		movs	r0, #19
 150 0036 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 151              	.LVL5:
 152 003a EAE7     		b	.L4
 153              	.LVL6:
 154              	.L8:
 107:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 155              		.loc 1 107 5 view .LVU31
 156              	.LBB5:
 107:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 157              		.loc 1 107 5 view .LVU32
 107:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 158              		.loc 1 107 5 view .LVU33
 159 003c 0B4A     		ldr	r2, .L9+8
 160 003e 9169     		ldr	r1, [r2, #24]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccOty2bH.s 			page 6


 161 0040 8020     		movs	r0, #128
 162              	.LVL7:
 107:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 163              		.loc 1 107 5 is_stmt 0 view .LVU34
 164 0042 8002     		lsls	r0, r0, #10
 165 0044 0143     		orrs	r1, r0
 166 0046 9161     		str	r1, [r2, #24]
 107:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 167              		.loc 1 107 5 is_stmt 1 view .LVU35
 168 0048 9369     		ldr	r3, [r2, #24]
 169 004a 0340     		ands	r3, r0
 170 004c 0193     		str	r3, [sp, #4]
 107:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 171              		.loc 1 107 5 view .LVU36
 172 004e 019B     		ldr	r3, [sp, #4]
 173              	.LBE5:
 107:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 174              		.loc 1 107 5 view .LVU37
 109:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM16_IRQn);
 175              		.loc 1 109 5 view .LVU38
 176 0050 0022     		movs	r2, #0
 177 0052 0121     		movs	r1, #1
 178 0054 1520     		movs	r0, #21
 179 0056 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 180              	.LVL8:
 110:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 181              		.loc 1 110 5 view .LVU39
 182 005a 1520     		movs	r0, #21
 183 005c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 184              	.LVL9:
 185              		.loc 1 116 1 is_stmt 0 view .LVU40
 186 0060 D7E7     		b	.L4
 187              	.L10:
 188 0062 C046     		.align	2
 189              	.L9:
 190 0064 00200040 		.word	1073750016
 191 0068 00440140 		.word	1073824768
 192 006c 00100240 		.word	1073876992
 193              		.cfi_endproc
 194              	.LFE41:
 196              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 197              		.align	1
 198              		.global	HAL_TIM_Base_MspDeInit
 199              		.syntax unified
 200              		.code	16
 201              		.thumb_func
 203              	HAL_TIM_Base_MspDeInit:
 204              	.LVL10:
 205              	.LFB42:
 117:Core/Src/stm32f0xx_hal_msp.c **** 
 118:Core/Src/stm32f0xx_hal_msp.c **** /**
 119:Core/Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 120:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 121:Core/Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 122:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 123:Core/Src/stm32f0xx_hal_msp.c **** */
 124:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccOty2bH.s 			page 7


 125:Core/Src/stm32f0xx_hal_msp.c **** {
 206              		.loc 1 125 1 is_stmt 1 view -0
 207              		.cfi_startproc
 208              		@ args = 0, pretend = 0, frame = 0
 209              		@ frame_needed = 0, uses_anonymous_args = 0
 210              		.loc 1 125 1 is_stmt 0 view .LVU42
 211 0000 10B5     		push	{r4, lr}
 212              	.LCFI3:
 213              		.cfi_def_cfa_offset 8
 214              		.cfi_offset 4, -8
 215              		.cfi_offset 14, -4
 126:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM14)
 216              		.loc 1 126 3 is_stmt 1 view .LVU43
 217              		.loc 1 126 15 is_stmt 0 view .LVU44
 218 0002 0368     		ldr	r3, [r0]
 219              		.loc 1 126 5 view .LVU45
 220 0004 0C4A     		ldr	r2, .L16
 221 0006 9342     		cmp	r3, r2
 222 0008 03D0     		beq	.L14
 127:Core/Src/stm32f0xx_hal_msp.c ****   {
 128:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 0 */
 129:Core/Src/stm32f0xx_hal_msp.c **** 
 130:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM14_MspDeInit 0 */
 131:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 132:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM14_CLK_DISABLE();
 133:Core/Src/stm32f0xx_hal_msp.c **** 
 134:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM14 interrupt DeInit */
 135:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM14_IRQn);
 136:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 1 */
 137:Core/Src/stm32f0xx_hal_msp.c **** 
 138:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM14_MspDeInit 1 */
 139:Core/Src/stm32f0xx_hal_msp.c ****   }
 140:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM16)
 223              		.loc 1 140 8 is_stmt 1 view .LVU46
 224              		.loc 1 140 10 is_stmt 0 view .LVU47
 225 000a 0C4A     		ldr	r2, .L16+4
 226 000c 9342     		cmp	r3, r2
 227 000e 09D0     		beq	.L15
 228              	.LVL11:
 229              	.L11:
 141:Core/Src/stm32f0xx_hal_msp.c ****   {
 142:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 0 */
 143:Core/Src/stm32f0xx_hal_msp.c **** 
 144:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 0 */
 145:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 146:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_DISABLE();
 147:Core/Src/stm32f0xx_hal_msp.c **** 
 148:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt DeInit */
 149:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM16_IRQn);
 150:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 151:Core/Src/stm32f0xx_hal_msp.c **** 
 152:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 1 */
 153:Core/Src/stm32f0xx_hal_msp.c ****   }
 154:Core/Src/stm32f0xx_hal_msp.c **** 
 155:Core/Src/stm32f0xx_hal_msp.c **** }
 230              		.loc 1 155 1 view .LVU48
 231              		@ sp needed
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccOty2bH.s 			page 8


 232 0010 10BD     		pop	{r4, pc}
 233              	.LVL12:
 234              	.L14:
 132:Core/Src/stm32f0xx_hal_msp.c **** 
 235              		.loc 1 132 5 is_stmt 1 view .LVU49
 236 0012 0B4A     		ldr	r2, .L16+8
 237 0014 D369     		ldr	r3, [r2, #28]
 238 0016 0B49     		ldr	r1, .L16+12
 239 0018 0B40     		ands	r3, r1
 240 001a D361     		str	r3, [r2, #28]
 135:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 1 */
 241              		.loc 1 135 5 view .LVU50
 242 001c 1320     		movs	r0, #19
 243              	.LVL13:
 135:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 1 */
 244              		.loc 1 135 5 is_stmt 0 view .LVU51
 245 001e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 246              	.LVL14:
 247 0022 F5E7     		b	.L11
 248              	.LVL15:
 249              	.L15:
 146:Core/Src/stm32f0xx_hal_msp.c **** 
 250              		.loc 1 146 5 is_stmt 1 view .LVU52
 251 0024 064A     		ldr	r2, .L16+8
 252 0026 9369     		ldr	r3, [r2, #24]
 253 0028 0749     		ldr	r1, .L16+16
 254 002a 0B40     		ands	r3, r1
 255 002c 9361     		str	r3, [r2, #24]
 149:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 256              		.loc 1 149 5 view .LVU53
 257 002e 1520     		movs	r0, #21
 258              	.LVL16:
 149:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 259              		.loc 1 149 5 is_stmt 0 view .LVU54
 260 0030 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 261              	.LVL17:
 262              		.loc 1 155 1 view .LVU55
 263 0034 ECE7     		b	.L11
 264              	.L17:
 265 0036 C046     		.align	2
 266              	.L16:
 267 0038 00200040 		.word	1073750016
 268 003c 00440140 		.word	1073824768
 269 0040 00100240 		.word	1073876992
 270 0044 FFFEFFFF 		.word	-257
 271 0048 FFFFFDFF 		.word	-131073
 272              		.cfi_endproc
 273              	.LFE42:
 275              		.text
 276              	.Letext0:
 277              		.file 2 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\machine\\_default_types.h"
 278              		.file 3 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\sys\\_stdint.h"
 279              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x8.h"
 280              		.file 5 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 281              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 282              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 283              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_cortex.h"
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccOty2bH.s 			page 9


ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccOty2bH.s 			page 10


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f0xx_hal_msp.c
C:\Users\jisu8\AppData\Local\Temp\ccOty2bH.s:18     .text.HAL_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccOty2bH.s:24     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccOty2bH.s:76     .text.HAL_MspInit:0000002c $d
C:\Users\jisu8\AppData\Local\Temp\ccOty2bH.s:81     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccOty2bH.s:87     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccOty2bH.s:190    .text.HAL_TIM_Base_MspInit:00000064 $d
C:\Users\jisu8\AppData\Local\Temp\ccOty2bH.s:197    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccOty2bH.s:203    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccOty2bH.s:267    .text.HAL_TIM_Base_MspDeInit:00000038 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
