
             Lattice Mapping Report File for Design Module 'main'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HC -t TQFP144 -s 5 -oc Commercial
     P3050FG_impl1.ngd -o P3050FG_impl1_map.ncd -pr P3050FG_impl1.prf -mp
     P3050FG_impl1.mrp -lpf C:/Firmware/P3050FG/impl1/P3050FG_impl1.lpf -lpf
     C:/Firmware/P3050FG/P3050FG.lpf -c 0 -gui -msgset
     C:/Firmware/P3050FG/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HCTQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.12.0.240.2
Mapped on:  12/18/23  15:13:47

Design Summary
--------------

   Number of registers:    248 out of  7209 (3%)
      PFU registers:          248 out of  6864 (4%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:       186 out of  3432 (5%)
      SLICEs as Logic/ROM:    186 out of  3432 (5%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:        113 out of  3432 (3%)
   Number of LUT4s:        366 out of  6864 (5%)
      Number used as logic LUTs:        140
      Number used as distributed RAM:     0
      Number used as ripple logic:      226
      Number used as shift registers:     0
   Number of PIO sites used: 60 + 4(JTAG) out of 115 (56%)
   Number of block RAMs:  16 out of 26 (62%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  3
     Net FCK_c: 151 loads, 135 rising, 16 falling (Driver: PIO FCK )
     Net I_c: 7 loads, 0 rising, 7 falling (Driver: DIVCKA_490 )
     Net J_c: 7 loads, 0 rising, 7 falling (Driver: DIVCKB_492 )

                                    Page 1




Design:  main                                          Date:  12/18/23  15:13:47

Design Summary (cont)
---------------------
   Number of Clock Enables:  18
     Net FCK_c_enable_141: 4 loads, 4 LSLICEs
     Net FCK_c_enable_127: 5 loads, 5 LSLICEs
     Net FCK_c_enable_96: 4 loads, 4 LSLICEs
     Net FCK_c_enable_112: 4 loads, 4 LSLICEs
     Net FCK_c_enable_66: 4 loads, 4 LSLICEs
     Net FCK_c_enable_36: 4 loads, 4 LSLICEs
     Net FCK_c_enable_21: 4 loads, 4 LSLICEs
     Net FCK_c_enable_73: 4 loads, 4 LSLICEs
     Net FCK_c_enable_142: 4 loads, 4 LSLICEs
     Net FCK_c_enable_43: 4 loads, 4 LSLICEs
     Net FCK_c_enable_14: 4 loads, 4 LSLICEs
     Net FCK_c_enable_29: 4 loads, 4 LSLICEs
     Net FCK_c_enable_51: 4 loads, 4 LSLICEs
     Net FCK_c_enable_59: 4 loads, 4 LSLICEs
     Net FCK_c_enable_81: 4 loads, 4 LSLICEs
     Net FCK_c_enable_89: 4 loads, 4 LSLICEs
     Net FCK_c_enable_104: 4 loads, 4 LSLICEs
     Net FCK_c_enable_120: 4 loads, 4 LSLICEs
   Number of LSRs:  7
     Net Clock_Divider_1.count_30__N_404: 16 loads, 16 LSLICEs
     Net data_addr_15: 2 loads, 2 LSLICEs
     Net Clock_Divider_2.count_30__N_498: 16 loads, 16 LSLICEs
     Net n6248: 1 loads, 1 LSLICEs
     Net RAM1_read.count_12__N_572: 7 loads, 7 LSLICEs
     Net RAM2_read.count_12__N_615: 7 loads, 7 LSLICEs
     Net n4105: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net n1713: 62 loads
     Net n1851: 62 loads
     Net n2633: 36 loads
     Net V_c_0: 33 loads
     Net data_addr_1: 31 loads
     Net data_addr_2: 31 loads
     Net data_addr_3: 31 loads
     Net cont_addr_c_0: 23 loads
     Net data_addr_31_N_242_24: 21 loads
     Net data_addr_31_N_242_25: 21 loads




   Number of warnings:  9
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: C:/Firmware/P3050FG/P3050FG.lpf(47): Semantic error in "IOBUF
     PORT "UPLOAD" IO_TYPE=LVCMOS33 PULLMODE=UP ;": Port "UPLOAD" does not exist
     in the design. This preference has been disabled.
WARNING - map: C:/Firmware/P3050FG/P3050FG.lpf(48): Semantic error in "IOBUF
     PORT "ACTIV" IO_TYPE=LVCMOS33 PULLMODE=UP ;": Port "ACTIV" does not exist
     in the design. This preference has been disabled.

                                    Page 2




Design:  main                                          Date:  12/18/23  15:13:47

Design Errors/Warnings (cont)
-----------------------------
WARNING - map: C:/Firmware/P3050FG/P3050FG.lpf(49): Semantic error in "IOBUF
     PORT "EMPTY" IO_TYPE=LVCMOS33 PULLMODE=UP ;": Port "EMPTY" does not exist
     in the design. This preference has been disabled.
WARNING - map: input pad net 'UPLOAD' has no legal load.
WARNING - map: input pad net 'EMPTY' has no legal load.
WARNING - map: input pad net 'ACTIV' has no legal load.
WARNING - map: IO buffer missing for top level port UPLOAD...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port EMPTY...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port ACTIV...logic will be
     discarded.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| cont_data[6]        | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cont_data[7]        | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cont_data[5]        | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cont_data[4]        | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cont_data[3]        | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cont_data[2]        | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cont_data[1]        | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cont_data[0]        | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| EGRN                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| EYLW                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DACA_OUT[7]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DACA_OUT[6]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DACA_OUT[5]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DACA_OUT[4]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DACA_OUT[3]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DACA_OUT[2]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DACA_OUT[1]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DACA_OUT[0]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

                                    Page 3




Design:  main                                          Date:  12/18/23  15:13:47

IO (PIO) Attributes (cont)
--------------------------
| DACB_OUT[7]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DACB_OUT[6]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DACB_OUT[5]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DACB_OUT[4]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DACB_OUT[3]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DACB_OUT[2]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DACB_OUT[1]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DACB_OUT[0]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| A                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| B                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| C                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| D                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| E                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| F                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| G                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| H                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| I                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| J                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| K                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| L                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| M                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| N                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| O                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| P                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Q                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| R                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| S                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| T                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

                                    Page 4




Design:  main                                          Date:  12/18/23  15:13:47

IO (PIO) Attributes (cont)
--------------------------
| V                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| W                   | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| CK                  | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| FCK                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cont_addr[5]        | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cont_addr[4]        | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cont_addr[3]        | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cont_addr[2]        | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cont_addr[1]        | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cont_addr[0]        | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| CWR_in              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| CDS_in              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| ETH                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| NOT_RESET           | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Signal J_N_587 was merged into signal J_c
Signal FCK_N_652 was merged into signal FCK_c
Signal I_N_544 was merged into signal I_c
Signal n3860 was merged into signal cont_data_2__N_12
Signal data_addr_15__N_639 was merged into signal data_addr_15
Signal sub_672_add_2_9/S1 undriven or does not drive anything - clipped.
Signal sub_672_add_2_9/S0 undriven or does not drive anything - clipped.
Signal sub_668_add_2_3/S1 undriven or does not drive anything - clipped.
Signal sub_668_add_2_3/S0 undriven or does not drive anything - clipped.
Signal sub_668_add_2_5/S1 undriven or does not drive anything - clipped.
Signal sub_668_add_2_5/S0 undriven or does not drive anything - clipped.
Signal sub_670_add_2_5/S1 undriven or does not drive anything - clipped.
Signal sub_670_add_2_5/S0 undriven or does not drive anything - clipped.
Signal sub_668_add_2_7/S1 undriven or does not drive anything - clipped.
Signal sub_668_add_2_7/S0 undriven or does not drive anything - clipped.
Signal sub_668_add_2_9/S1 undriven or does not drive anything - clipped.
Signal sub_668_add_2_9/S0 undriven or does not drive anything - clipped.
Signal sub_668_add_2_11/S1 undriven or does not drive anything - clipped.
Signal sub_668_add_2_11/S0 undriven or does not drive anything - clipped.
Signal sub_670_add_2_7/S1 undriven or does not drive anything - clipped.
Signal sub_670_add_2_7/S0 undriven or does not drive anything - clipped.
Signal sub_671_add_2_7/S1 undriven or does not drive anything - clipped.
Signal sub_671_add_2_7/S0 undriven or does not drive anything - clipped.

                                    Page 5




Design:  main                                          Date:  12/18/23  15:13:47

Removed logic (cont)
--------------------
Signal sub_668_add_2_13/S1 undriven or does not drive anything - clipped.
Signal sub_668_add_2_13/S0 undriven or does not drive anything - clipped.
Signal sub_668_add_2_cout/S1 undriven or does not drive anything - clipped.
Signal sub_668_add_2_cout/CO undriven or does not drive anything - clipped.
Signal Clock_Divider_1.count_722_add_4_31/CO undriven or does not drive anything
     - clipped.
Signal RAM1_read.count_725_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal RAM1_read.count_725_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal add_721_1/S0 undriven or does not drive anything - clipped.
Signal add_721_1/CI undriven or does not drive anything - clipped.
Signal sub_672_add_2_11/S1 undriven or does not drive anything - clipped.
Signal sub_672_add_2_11/S0 undriven or does not drive anything - clipped.
Signal sub_671_add_2_9/S1 undriven or does not drive anything - clipped.
Signal sub_671_add_2_9/S0 undriven or does not drive anything - clipped.
Signal RAM1_read.count_725_add_4_13/CO undriven or does not drive anything -
     clipped.
Signal sub_670_add_2_9/S1 undriven or does not drive anything - clipped.
Signal sub_670_add_2_9/S0 undriven or does not drive anything - clipped.
Signal RAM2_read.count_727_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal RAM2_read.count_727_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal sub_670_add_2_11/S1 undriven or does not drive anything - clipped.
Signal sub_670_add_2_11/S0 undriven or does not drive anything - clipped.
Signal sub_671_add_2_11/S1 undriven or does not drive anything - clipped.
Signal sub_671_add_2_11/S0 undriven or does not drive anything - clipped.
Signal sub_671_add_2_13/S1 undriven or does not drive anything - clipped.
Signal sub_671_add_2_13/S0 undriven or does not drive anything - clipped.
Signal sub_671_add_2_15/S1 undriven or does not drive anything - clipped.
Signal sub_671_add_2_15/S0 undriven or does not drive anything - clipped.
Signal sub_671_add_2_17/S1 undriven or does not drive anything - clipped.
Signal sub_671_add_2_17/S0 undriven or does not drive anything - clipped.
Signal RAM2_read.count_727_add_4_13/CO undriven or does not drive anything -
     clipped.
Signal sub_672_add_2_1/S1 undriven or does not drive anything - clipped.
Signal sub_672_add_2_1/S0 undriven or does not drive anything - clipped.
Signal sub_672_add_2_1/CI undriven or does not drive anything - clipped.
Signal sub_672_add_2_13/S1 undriven or does not drive anything - clipped.
Signal sub_672_add_2_13/S0 undriven or does not drive anything - clipped.
Signal sub_672_add_2_3/S1 undriven or does not drive anything - clipped.
Signal sub_672_add_2_3/S0 undriven or does not drive anything - clipped.
Signal sub_671_add_2_19/S1 undriven or does not drive anything - clipped.
Signal sub_671_add_2_19/S0 undriven or does not drive anything - clipped.
Signal Clock_Divider_2.count_723_add_4_1/S0 undriven or does not drive anything
     - clipped.
Signal Clock_Divider_2.count_723_add_4_1/CI undriven or does not drive anything
     - clipped.
Signal sub_670_add_2_13/S1 undriven or does not drive anything - clipped.
Signal sub_670_add_2_13/S0 undriven or does not drive anything - clipped.
Signal sub_672_add_2_cout/S1 undriven or does not drive anything - clipped.
Signal sub_672_add_2_cout/CO undriven or does not drive anything - clipped.
Signal sub_671_add_2_21/S1 undriven or does not drive anything - clipped.
Signal sub_671_add_2_21/S0 undriven or does not drive anything - clipped.
Signal sub_671_add_2_23/S1 undriven or does not drive anything - clipped.

                                    Page 6




Design:  main                                          Date:  12/18/23  15:13:47

Removed logic (cont)
--------------------
Signal sub_671_add_2_23/S0 undriven or does not drive anything - clipped.
Signal sub_672_add_2_5/S1 undriven or does not drive anything - clipped.
Signal sub_672_add_2_5/S0 undriven or does not drive anything - clipped.
Signal sub_671_add_2_25/S1 undriven or does not drive anything - clipped.
Signal sub_671_add_2_25/S0 undriven or does not drive anything - clipped.
Signal sub_671_add_2_1/S1 undriven or does not drive anything - clipped.
Signal sub_671_add_2_1/S0 undriven or does not drive anything - clipped.
Signal sub_671_add_2_1/CI undriven or does not drive anything - clipped.
Signal sub_670_add_2_15/S1 undriven or does not drive anything - clipped.
Signal sub_670_add_2_15/S0 undriven or does not drive anything - clipped.
Signal sub_671_add_2_3/S1 undriven or does not drive anything - clipped.
Signal sub_671_add_2_3/S0 undriven or does not drive anything - clipped.
Signal Clock_Divider_2.count_723_add_4_31/CO undriven or does not drive anything
     - clipped.
Signal sub_670_add_2_17/S1 undriven or does not drive anything - clipped.
Signal sub_670_add_2_17/S0 undriven or does not drive anything - clipped.
Signal add_721_cout/S1 undriven or does not drive anything - clipped.
Signal add_721_cout/CO undriven or does not drive anything - clipped.
Signal Clock_Divider_1.count_722_add_4_1/S0 undriven or does not drive anything
     - clipped.
Signal Clock_Divider_1.count_722_add_4_1/CI undriven or does not drive anything
     - clipped.
Signal sub_670_add_2_19/S1 undriven or does not drive anything - clipped.
Signal sub_670_add_2_19/S0 undriven or does not drive anything - clipped.
Signal sub_671_add_2_27/S1 undriven or does not drive anything - clipped.
Signal sub_671_add_2_27/S0 undriven or does not drive anything - clipped.
Signal sub_670_add_2_21/S1 undriven or does not drive anything - clipped.
Signal sub_670_add_2_21/S0 undriven or does not drive anything - clipped.
Signal sub_670_add_2_23/S1 undriven or does not drive anything - clipped.
Signal sub_670_add_2_23/S0 undriven or does not drive anything - clipped.
Signal sub_671_add_2_29/S1 undriven or does not drive anything - clipped.
Signal sub_671_add_2_29/S0 undriven or does not drive anything - clipped.
Signal sub_671_add_2_5/S1 undriven or does not drive anything - clipped.
Signal sub_671_add_2_5/S0 undriven or does not drive anything - clipped.
Signal sub_671_add_2_31/S1 undriven or does not drive anything - clipped.
Signal sub_671_add_2_31/S0 undriven or does not drive anything - clipped.
Signal sub_670_add_2_25/S1 undriven or does not drive anything - clipped.
Signal sub_670_add_2_25/S0 undriven or does not drive anything - clipped.
Signal sub_670_add_2_27/S1 undriven or does not drive anything - clipped.
Signal sub_670_add_2_27/S0 undriven or does not drive anything - clipped.
Signal sub_670_add_2_29/S1 undriven or does not drive anything - clipped.
Signal sub_670_add_2_29/S0 undriven or does not drive anything - clipped.
Signal sub_672_add_2_7/S1 undriven or does not drive anything - clipped.
Signal sub_672_add_2_7/S0 undriven or does not drive anything - clipped.
Signal sub_671_add_2_cout/S1 undriven or does not drive anything - clipped.
Signal sub_671_add_2_cout/CO undriven or does not drive anything - clipped.
Signal sub_670_add_2_31/S1 undriven or does not drive anything - clipped.
Signal sub_670_add_2_31/S0 undriven or does not drive anything - clipped.
Signal sub_670_add_2_1/S1 undriven or does not drive anything - clipped.
Signal sub_670_add_2_1/S0 undriven or does not drive anything - clipped.
Signal sub_670_add_2_1/CI undriven or does not drive anything - clipped.
Signal sub_670_add_2_cout/S1 undriven or does not drive anything - clipped.
Signal sub_670_add_2_cout/CO undriven or does not drive anything - clipped.
Signal sub_668_add_2_1/S1 undriven or does not drive anything - clipped.
Signal sub_668_add_2_1/S0 undriven or does not drive anything - clipped.
Signal sub_668_add_2_1/CI undriven or does not drive anything - clipped.

                                    Page 7




Design:  main                                          Date:  12/18/23  15:13:47

Removed logic (cont)
--------------------
Signal sub_670_add_2_3/S1 undriven or does not drive anything - clipped.
Signal sub_670_add_2_3/S0 undriven or does not drive anything - clipped.
Block i3455 was optimized away.
Block i3457 was optimized away.
Block i3456 was optimized away.
Block i805_1_lut was optimized away.
Block i844_1_lut was optimized away.

Memory Usage
------------

/RAM1:
    EBRs: 8
    RAM SLICEs: 0
    Logic SLICEs: 0
    PFU Registers: 0
    -Contains EBR DAQ_RAM_0_0_2_5:  TYPE= DP8KC,  Width_B= 1,  Depth_A= 8192,
         Depth_B= 8192,  REGMODE_A= NOREG,  REGMODE_B= NOREG,  RESETMODE= ASYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= DISABLED,  MEM_INIT_FILE= INIT_ALL_0s,  MEM_LPC_FILE= DAQ_RAM.lpc
    -Contains EBR DAQ_RAM_0_0_7_0:  TYPE= DP8KC,  Width_B= 1,  Depth_A= 8192,
         Depth_B= 8192,  REGMODE_A= NOREG,  REGMODE_B= NOREG,  RESETMODE= ASYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= DISABLED,  MEM_INIT_FILE= INIT_ALL_0s,  MEM_LPC_FILE= DAQ_RAM.lpc
    -Contains EBR DAQ_RAM_0_0_1_6:  TYPE= DP8KC,  Width_B= 1,  Depth_A= 8192,
         Depth_B= 8192,  REGMODE_A= NOREG,  REGMODE_B= NOREG,  RESETMODE= ASYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= DISABLED,  MEM_INIT_FILE= INIT_ALL_0s,  MEM_LPC_FILE= DAQ_RAM.lpc
    -Contains EBR DAQ_RAM_0_0_0_7:  TYPE= DP8KC,  Width_B= 1,  Depth_A= 8192,
         Depth_B= 8192,  REGMODE_A= NOREG,  REGMODE_B= NOREG,  RESETMODE= ASYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= DISABLED,  MEM_INIT_FILE= INIT_ALL_0s,  MEM_LPC_FILE= DAQ_RAM.lpc
    -Contains EBR DAQ_RAM_0_0_3_4:  TYPE= DP8KC,  Width_B= 1,  Depth_A= 8192,
         Depth_B= 8192,  REGMODE_A= NOREG,  REGMODE_B= NOREG,  RESETMODE= ASYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= DISABLED,  MEM_INIT_FILE= INIT_ALL_0s,  MEM_LPC_FILE= DAQ_RAM.lpc
    -Contains EBR DAQ_RAM_0_0_4_3:  TYPE= DP8KC,  Width_B= 1,  Depth_A= 8192,
         Depth_B= 8192,  REGMODE_A= NOREG,  REGMODE_B= NOREG,  RESETMODE= ASYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= DISABLED,  MEM_INIT_FILE= INIT_ALL_0s,  MEM_LPC_FILE= DAQ_RAM.lpc
    -Contains EBR DAQ_RAM_0_0_5_2:  TYPE= DP8KC,  Width_B= 1,  Depth_A= 8192,
         Depth_B= 8192,  REGMODE_A= NOREG,  REGMODE_B= NOREG,  RESETMODE= ASYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= DISABLED,  MEM_INIT_FILE= INIT_ALL_0s,  MEM_LPC_FILE= DAQ_RAM.lpc
    -Contains EBR DAQ_RAM_0_0_6_1:  TYPE= DP8KC,  Width_B= 1,  Depth_A= 8192,
         Depth_B= 8192,  REGMODE_A= NOREG,  REGMODE_B= NOREG,  RESETMODE= ASYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= DISABLED,  MEM_INIT_FILE= INIT_ALL_0s,  MEM_LPC_FILE= DAQ_RAM.lpc
/RAM2:
    EBRs: 8
    RAM SLICEs: 0
    Logic SLICEs: 0
    PFU Registers: 0
    -Contains EBR DAQ_RAM_0_0_7_0:  TYPE= DP8KC,  Width_B= 1,  Depth_A= 8192,
         Depth_B= 8192,  REGMODE_A= NOREG,  REGMODE_B= NOREG,  RESETMODE= ASYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,

                                    Page 8




Design:  main                                          Date:  12/18/23  15:13:47

Memory Usage (cont)
-------------------
         GSR= DISABLED,  MEM_INIT_FILE= INIT_ALL_0s,  MEM_LPC_FILE= DAQ_RAM.lpc
    -Contains EBR DAQ_RAM_0_0_0_7:  TYPE= DP8KC,  Width_B= 1,  Depth_A= 8192,
         Depth_B= 8192,  REGMODE_A= NOREG,  REGMODE_B= NOREG,  RESETMODE= ASYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= DISABLED,  MEM_INIT_FILE= INIT_ALL_0s,  MEM_LPC_FILE= DAQ_RAM.lpc
    -Contains EBR DAQ_RAM_0_0_1_6:  TYPE= DP8KC,  Width_B= 1,  Depth_A= 8192,
         Depth_B= 8192,  REGMODE_A= NOREG,  REGMODE_B= NOREG,  RESETMODE= ASYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= DISABLED,  MEM_INIT_FILE= INIT_ALL_0s,  MEM_LPC_FILE= DAQ_RAM.lpc
    -Contains EBR DAQ_RAM_0_0_2_5:  TYPE= DP8KC,  Width_B= 1,  Depth_A= 8192,
         Depth_B= 8192,  REGMODE_A= NOREG,  REGMODE_B= NOREG,  RESETMODE= ASYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= DISABLED,  MEM_INIT_FILE= INIT_ALL_0s,  MEM_LPC_FILE= DAQ_RAM.lpc
    -Contains EBR DAQ_RAM_0_0_3_4:  TYPE= DP8KC,  Width_B= 1,  Depth_A= 8192,
         Depth_B= 8192,  REGMODE_A= NOREG,  REGMODE_B= NOREG,  RESETMODE= ASYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= DISABLED,  MEM_INIT_FILE= INIT_ALL_0s,  MEM_LPC_FILE= DAQ_RAM.lpc
    -Contains EBR DAQ_RAM_0_0_4_3:  TYPE= DP8KC,  Width_B= 1,  Depth_A= 8192,
         Depth_B= 8192,  REGMODE_A= NOREG,  REGMODE_B= NOREG,  RESETMODE= ASYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= DISABLED,  MEM_INIT_FILE= INIT_ALL_0s,  MEM_LPC_FILE= DAQ_RAM.lpc
    -Contains EBR DAQ_RAM_0_0_5_2:  TYPE= DP8KC,  Width_B= 1,  Depth_A= 8192,
         Depth_B= 8192,  REGMODE_A= NOREG,  REGMODE_B= NOREG,  RESETMODE= ASYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= DISABLED,  MEM_INIT_FILE= INIT_ALL_0s,  MEM_LPC_FILE= DAQ_RAM.lpc
    -Contains EBR DAQ_RAM_0_0_6_1:  TYPE= DP8KC,  Width_B= 1,  Depth_A= 8192,
         Depth_B= 8192,  REGMODE_A= NOREG,  REGMODE_B= NOREG,  RESETMODE= ASYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= DISABLED,  MEM_INIT_FILE= INIT_ALL_0s,  MEM_LPC_FILE= DAQ_RAM.lpc

     

ASIC Components
---------------

Instance Name: RAM1/DAQ_RAM_0_0_2_5
         Type: DP8KC
Instance Name: RAM1/DAQ_RAM_0_0_7_0
         Type: DP8KC
Instance Name: RAM1/DAQ_RAM_0_0_1_6
         Type: DP8KC
Instance Name: RAM1/DAQ_RAM_0_0_0_7
         Type: DP8KC
Instance Name: RAM1/DAQ_RAM_0_0_3_4
         Type: DP8KC
Instance Name: RAM1/DAQ_RAM_0_0_4_3
         Type: DP8KC
Instance Name: RAM1/DAQ_RAM_0_0_5_2
         Type: DP8KC
Instance Name: RAM1/DAQ_RAM_0_0_6_1
         Type: DP8KC
Instance Name: RAM2/DAQ_RAM_0_0_7_0
         Type: DP8KC
Instance Name: RAM2/DAQ_RAM_0_0_0_7
         Type: DP8KC
Instance Name: RAM2/DAQ_RAM_0_0_1_6

                                    Page 9




Design:  main                                          Date:  12/18/23  15:13:47

ASIC Components (cont)
----------------------
         Type: DP8KC
Instance Name: RAM2/DAQ_RAM_0_0_2_5
         Type: DP8KC
Instance Name: RAM2/DAQ_RAM_0_0_3_4
         Type: DP8KC
Instance Name: RAM2/DAQ_RAM_0_0_4_3
         Type: DP8KC
Instance Name: RAM2/DAQ_RAM_0_0_5_2
         Type: DP8KC
Instance Name: RAM2/DAQ_RAM_0_0_6_1
         Type: DP8KC

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 64 MB
        






































                                   Page 10


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.
