==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -clock_enable=false
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=none
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=false
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=false
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_bitwidth=1024
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_read_burst_length=16
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_write_burst_length=16
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_min_bitwidth=8
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_num_read_outstanding=16
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_num_write_outstanding=16
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=off
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=off
INFO: [HLS 200-1464] Running solution command: config_interface -s_axilite_data64=false
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
