
<!DOCTYPE html>


<html lang="en" data-content_root="../" >

  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>Struct sio &#8212; docs</title>
  
  
  
  <script data-cfasync="false">
    document.documentElement.dataset.mode = localStorage.getItem("mode") || "";
    document.documentElement.dataset.theme = localStorage.getItem("theme") || "";
  </script>
  
  <!-- Loaded before other Sphinx assets -->
  <link href="../_static/styles/theme.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />
<link href="../_static/styles/bootstrap.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />
<link href="../_static/styles/pydata-sphinx-theme.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />

  
  <link href="../_static/vendor/fontawesome/6.5.2/css/all.min.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />
  <link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.5.2/webfonts/fa-solid-900.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.5.2/webfonts/fa-brands-400.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.5.2/webfonts/fa-regular-400.woff2" />

    <link rel="stylesheet" type="text/css" href="../_static/pygments.css?v=8f2a1f02" />
    <link rel="stylesheet" type="text/css" href="../_static/styles/sphinx-book-theme.css?v=eba8b062" />
    <link rel="stylesheet" type="text/css" href="../_static/collapsible-lists/css/tree_view.css?v=a885cde7" />
  
  <!-- Pre-loaded scripts that we'll load fully later -->
  <link rel="preload" as="script" href="../_static/scripts/bootstrap.js?digest=dfe6caa3a7d634c4db9b" />
<link rel="preload" as="script" href="../_static/scripts/pydata-sphinx-theme.js?digest=dfe6caa3a7d634c4db9b" />
  <script src="../_static/vendor/fontawesome/6.5.2/js/all.min.js?digest=dfe6caa3a7d634c4db9b"></script>

    <script src="../_static/documentation_options.js?v=bd21b5a6"></script>
    <script src="../_static/doctools.js?v=fd6eb6e6"></script>
    <script src="../_static/sphinx_highlight.js?v=6ffebe34"></script>
    <script src="../_static/scripts/sphinx-book-theme.js?v=887ef09a"></script>
    <script src="../_static/collapsible-lists/js/CollapsibleLists.compressed.js?v=73120307"></script>
    <script src="../_static/collapsible-lists/js/apply-collapsible-lists.js?v=660e4f45"></script>
    <script>DOCUMENTATION_OPTIONS.pagename = 'generated/structRP2040_1_1sio';</script>
    <link rel="icon" href="https://www.libre-embedded.com/favicon.ico"/>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="Struct spi" href="structRP2040_1_1spi.html" />
    <link rel="prev" title="Struct rtc" href="structRP2040_1_1rtc.html" />
  <meta name="viewport" content="width=device-width, initial-scale=1"/>
  <meta name="docsearch:language" content="en"/>
  </head>
  
  
  <body data-bs-spy="scroll" data-bs-target=".bd-toc-nav" data-offset="180" data-bs-root-margin="0px 0px -60%" data-default-mode="">

  
  
  <div id="pst-skip-link" class="skip-link d-print-none"><a href="#main-content">Skip to main content</a></div>
  
  <div id="pst-scroll-pixel-helper"></div>
  
  <button type="button" class="btn rounded-pill" id="pst-back-to-top">
    <i class="fa-solid fa-arrow-up"></i>Back to top</button>

  
  <input type="checkbox"
          class="sidebar-toggle"
          id="pst-primary-sidebar-checkbox"/>
  <label class="overlay overlay-primary" for="pst-primary-sidebar-checkbox"></label>
  
  <input type="checkbox"
          class="sidebar-toggle"
          id="pst-secondary-sidebar-checkbox"/>
  <label class="overlay overlay-secondary" for="pst-secondary-sidebar-checkbox"></label>
  
  <div class="search-button__wrapper">
    <div class="search-button__overlay"></div>
    <div class="search-button__search-container">
<form class="bd-search d-flex align-items-center"
      action="../search.html"
      method="get">
  <i class="fa-solid fa-magnifying-glass"></i>
  <input type="search"
         class="form-control"
         name="q"
         id="search-input"
         placeholder="Search..."
         aria-label="Search..."
         autocomplete="off"
         autocorrect="off"
         autocapitalize="off"
         spellcheck="false"/>
  <span class="search-button__kbd-shortcut"><kbd class="kbd-shortcut__modifier">Ctrl</kbd>+<kbd>K</kbd></span>
</form></div>
  </div>

  <div class="pst-async-banner-revealer d-none">
  <aside id="bd-header-version-warning" class="d-none d-print-none" aria-label="Version warning"></aside>
</div>

  
    <header class="bd-header navbar navbar-expand-lg bd-navbar d-print-none">
    </header>
  

  <div class="bd-container">
    <div class="bd-container__inner bd-page-width">
      
      
      
      <div class="bd-sidebar-primary bd-sidebar">
        

  
  <div class="sidebar-header-items sidebar-primary__section">
    
    
    
    
  </div>
  
    <div class="sidebar-primary-items__start sidebar-primary__section">
        <div class="sidebar-primary-item">

  
    
  

<a class="navbar-brand logo" href="../index.html">
  
  
  
  
  
    
    
      
    
    
    <img src="https://www.libre-embedded.com/static/png/chip-circle-bootstrap/128x128.png" class="logo__image only-light" alt="docs - Home"/>
    <script>document.write(`<img src="https://www.libre-embedded.com/static/png/chip-circle-bootstrap/128x128.png" class="logo__image only-dark" alt="docs - Home"/>`);</script>
  
  
</a></div>
        <div class="sidebar-primary-item">

 <script>
 document.write(`
   <button class="btn search-button-field search-button__button" title="Search" aria-label="Search" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="fa-solid fa-magnifying-glass"></i>
    <span class="search-button__default-text">Search</span>
    <span class="search-button__kbd-shortcut"><kbd class="kbd-shortcut__modifier">Ctrl</kbd>+<kbd class="kbd-shortcut__modifier">K</kbd></span>
   </button>
 `);
 </script></div>
        <div class="sidebar-primary-item"><nav class="bd-links bd-docs-nav" aria-label="Main">
    <div class="bd-toc-item navbar-nav active">
        <p aria-level="2" class="caption" role="heading"><span class="caption-text">Interface Documentation</span></p>
<ul class="current nav bd-sidenav">
<li class="toctree-l1 current active has-children"><a class="reference internal" href="root.html">Library API</a><details open="open"><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="namespace_RP2040.html">Namespace RP2040</a></li>
<li class="toctree-l2"><a class="reference internal" href="conceptRP2040_1_1byte__size.html">Concept byte_size</a></li>
<li class="toctree-l2"><a class="reference internal" href="conceptRP2040_1_1ifgen__struct.html">Concept ifgen_struct</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1adc.html">Struct adc</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1busctrl.html">Struct busctrl</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1clocks.html">Struct clocks</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1dma.html">Struct dma</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1dma__control.html">Struct dma_control</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1dma__debug.html">Struct dma_debug</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1i2c.html">Struct i2c</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1interrupt__cluster.html">Struct interrupt_cluster</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1io__bank.html">Struct io_bank</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1io__qspi.html">Struct io_qspi</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pads__bank.html">Struct pads_bank</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pads__qspi.html">Struct pads_qspi</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pio.html">Struct pio</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pio__interrupt__cluster.html">Struct pio_interrupt_cluster</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pio__sm.html">Struct pio_sm</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pll__sys.html">Struct pll_sys</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1ppb.html">Struct ppb</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1psm.html">Struct psm</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pwm.html">Struct pwm</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1resets.html">Struct resets</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1rosc.html">Struct rosc</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1rtc.html">Struct rtc</a></li>
<li class="toctree-l2 current active"><a class="current reference internal" href="#">Struct sio</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1spi.html">Struct spi</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1syscfg.html">Struct syscfg</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1sysinfo.html">Struct sysinfo</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1tbman.html">Struct tbman</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1timer.html">Struct timer</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1uart.html">Struct uart</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1usbctrl__dpram.html">Struct usbctrl_dpram</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1usbctrl__regs.html">Struct usbctrl_regs</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1vreg__and__chip__reset.html">Struct vreg_and_chip_reset</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1watchdog.html">Struct watchdog</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1xip__ctrl.html">Struct xip_ctrl</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1xip__ssi.html">Struct xip_ssi</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1xosc.html">Struct xosc</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_BUSCTRL__PERFSEL_8h_1a91ea0d6cf206bdb8c1d14baddba930b9.html">Enum BUSCTRL_PERFSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1a538de767e8970cc3ad10111eef4223b2.html">Enum CLOCKS_CLK_ADC_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1ae4c9b948e6d8e4d6b52f3dcf7f82d013.html">Enum CLOCKS_CLK_GPOUT0_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1ae9e37ac43e0545cc1c2304753ab4af4d.html">Enum CLOCKS_CLK_GPOUT1_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1aa07fd69b38b19b6e1c68c5b912c600f9.html">Enum CLOCKS_CLK_GPOUT2_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1a5525fdaf8fc994805cf9dfeaa9ed7594.html">Enum CLOCKS_CLK_GPOUT3_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1a4e17fc805aa2734f9a7e0eb5c7da8e1f.html">Enum CLOCKS_CLK_PERI_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a5d6f4ad6838e30d915c48b93b521ac40.html">Enum CLOCKS_CLK_REF_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__REF__CTRL__SRC_8h_1a7077a7e0a8404fc43f9dea61815b1fff.html">Enum CLOCKS_CLK_REF_CTRL_SRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1ad714821df0446576d8bd0920a1dc6791.html">Enum CLOCKS_CLK_RTC_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a83c373ba89043b1c9187d2dd71b6a162.html">Enum CLOCKS_CLK_SYS_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1af633000a50b5a3b95cab2dba3caf9373.html">Enum CLOCKS_CLK_USB_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__FC0__SRC__FC0__SRC_8h_1a1edf2efccbbb67db8803dc9feb052aa0.html">Enum CLOCKS_FC0_SRC_FC0_SRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__DATA__SIZE_8h_1a3e958f711faedc3333374318fea44f08.html">Enum DMA_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__SNIFF__CTRL__CALC_8h_1a2b87e13ee6e074361427558978fcae02.html">Enum DMA_SNIFF_CTRL_CALC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__TREQ__SEL_8h_1acb739c71946429c5e7de7a20c970f1c7.html">Enum DMA_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_I2C__IC__CON__SPEED_8h_1ab67aadafa8ffbf95c056a36ddcd265a8.html">Enum I2C_IC_CON_SPEED</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO0__CTRL__FUNCSEL_8h_1ae76634199be351525653613c0e5c52bf.html">Enum IO_BANK_GPIO0_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO10__CTRL__FUNCSEL_8h_1ae78e6e9d1a3607c4b1b664035e4d6066.html">Enum IO_BANK_GPIO10_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO11__CTRL__FUNCSEL_8h_1a5daa6b56d9defad0be0847239f862b1a.html">Enum IO_BANK_GPIO11_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO12__CTRL__FUNCSEL_8h_1a252dc0a9943bd86b1b73522c2dc32793.html">Enum IO_BANK_GPIO12_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO13__CTRL__FUNCSEL_8h_1a91d56d035264b874929bf00485b9157b.html">Enum IO_BANK_GPIO13_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO14__CTRL__FUNCSEL_8h_1a6bdb537c4c3df8e550bc356ce389e94e.html">Enum IO_BANK_GPIO14_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO15__CTRL__FUNCSEL_8h_1a3c64de7444faf3e6baa8ee9c7dbcf985.html">Enum IO_BANK_GPIO15_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO16__CTRL__FUNCSEL_8h_1ad91a5db1ef2b54b66b920d33304a90f9.html">Enum IO_BANK_GPIO16_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO17__CTRL__FUNCSEL_8h_1ae0d4f2696f356ca77fc7df9d6865e6d4.html">Enum IO_BANK_GPIO17_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO18__CTRL__FUNCSEL_8h_1a13396fe9b0955308778ed0e77e3d8a29.html">Enum IO_BANK_GPIO18_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO19__CTRL__FUNCSEL_8h_1a3e62d29edb3d2629382036ea57ce5ea3.html">Enum IO_BANK_GPIO19_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO1__CTRL__FUNCSEL_8h_1a1b2bdee7316e75503a495d4eb22c91bb.html">Enum IO_BANK_GPIO1_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO20__CTRL__FUNCSEL_8h_1a13addbe6e94c79cac718041162a96ffa.html">Enum IO_BANK_GPIO20_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO21__CTRL__FUNCSEL_8h_1a08ea3276a9cc40a82be2b5b21fe80d0b.html">Enum IO_BANK_GPIO21_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO22__CTRL__FUNCSEL_8h_1a80bed9a176b704e2312e0a66e56f6e57.html">Enum IO_BANK_GPIO22_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO23__CTRL__FUNCSEL_8h_1a9a24ae70978de1ef32f437d7062456a9.html">Enum IO_BANK_GPIO23_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO24__CTRL__FUNCSEL_8h_1ac416b1ba420cc0ede83118abd90b49cf.html">Enum IO_BANK_GPIO24_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO25__CTRL__FUNCSEL_8h_1a097165813182192fcf6d9f2429a0aeff.html">Enum IO_BANK_GPIO25_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO26__CTRL__FUNCSEL_8h_1a6279936f1db57fd8c9792508129f9012.html">Enum IO_BANK_GPIO26_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO27__CTRL__FUNCSEL_8h_1ad88f3c6e1fb05c24037232feb158a3fa.html">Enum IO_BANK_GPIO27_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO28__CTRL__FUNCSEL_8h_1ae32f70d90d2b30a76ad996982279424b.html">Enum IO_BANK_GPIO28_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO29__CTRL__FUNCSEL_8h_1a6392ab9177e5d5b785b43ce49ec1ae4f.html">Enum IO_BANK_GPIO29_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO2__CTRL__FUNCSEL_8h_1a6db378ed5384b2bc9c423f3848910924.html">Enum IO_BANK_GPIO2_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO3__CTRL__FUNCSEL_8h_1a0977c3fecd62b856cd128ae21daa405a.html">Enum IO_BANK_GPIO3_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO4__CTRL__FUNCSEL_8h_1a7dec36efc41f461c329c45cd609b658f.html">Enum IO_BANK_GPIO4_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO5__CTRL__FUNCSEL_8h_1ae80d81332ae40e79f57ce3f9ea23ebf8.html">Enum IO_BANK_GPIO5_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO6__CTRL__FUNCSEL_8h_1a91c25f6d12884cf06019f6f9255e21a8.html">Enum IO_BANK_GPIO6_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO7__CTRL__FUNCSEL_8h_1a529eb025d4ac76c724a17c5ac27e38b7.html">Enum IO_BANK_GPIO7_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO8__CTRL__FUNCSEL_8h_1acae6d08b34b919c87584225858ab58ff.html">Enum IO_BANK_GPIO8_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO9__CTRL__FUNCSEL_8h_1af20357ddc3bb53d3ff56d73642808f5e.html">Enum IO_BANK_GPIO9_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__OEOVER_8h_1abcd6bb75f6b4475c8de1ddf1259dffd9.html">Enum IO_BANK_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__OVER_8h_1a7ade5efca0736f34c051d701f991ae22.html">Enum IO_BANK_OVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a9366559bcaa8d352a269824bf2d2205f.html">Enum IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1a5792251adfb1c111493249eeee7c20a5.html">Enum IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a03fd6a0102916a744ab4105f4fee5f54.html">Enum IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a90a32833c8412bf171ef47964f64c892.html">Enum IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a8ba4b186e35131ec11eae4b6642a4ed0.html">Enum IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1aabde7b66ee51755f396a39b7dab72971.html">Enum IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__OEOVER_8h_1aa43402a1c2198ffe23a2a932f22cdee5.html">Enum IO_QSPI_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html">Enum IO_QSPI_OVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK__DRIVE_8h_1a029394b85dc84a7b5b76ef1d6b22b1fa.html">Enum PADS_BANK_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__QSPI__DRIVE_8h_1aba00e8934a3273c49acf20c82d88b2f8.html">Enum PADS_QSPI_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html">Enum PWM_DIVMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__CTRL__ENABLE_8h_1a3570faca3972fd3da6afb00bbd217276.html">Enum ROSC_CTRL_ENABLE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__CTRL__FREQ__RANGE_8h_1a0ebff2e60693c15a35356f0ccb4bfc9e.html">Enum ROSC_CTRL_FREQ_RANGE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__DIV__DIV_8h_1a8847629124ffea7dd3ad4141c64b74f4.html">Enum ROSC_DIV_DIV</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__FREQA__PASSWD_8h_1a8b16f73fc898ba5e40875b284eeb0724.html">Enum ROSC_FREQA_PASSWD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__FREQB__PASSWD_8h_1a7685c62221caa19ef61436d63a3338ee.html">Enum ROSC_FREQB_PASSWD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__ENDPOINT__TYPE_8h_1a5f36e461ccbecea4a3e0b68ecbdf6618.html">Enum USBCTRL_DPRAM_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__ISO__OFFSET_8h_1ae10683e74bf9aa662192be85b13d914a.html">Enum USBCTRL_DPRAM_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__CTRLR0__SPI__FRF_8h_1a5e607f6cf8b26adf8cfe17da1f39f831.html">Enum XIP_SSI_CTRLR0_SPI_FRF</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__CTRLR0__TMOD_8h_1a0a19e44e64772621a71f387c1e455435.html">Enum XIP_SSI_CTRLR0_TMOD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__SPI__CTRLR0__INST__L_8h_1a5c55168b6c6dcfd960e404e21b7469a3.html">Enum XIP_SSI_SPI_CTRLR0_INST_L</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1a5d1e8f22429f4624ad07ebfefaa01e88.html">Enum XIP_SSI_SPI_CTRLR0_TRANS_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XOSC__CTRL__ENABLE_8h_1a3f8895aac6a4e34c918d67fe2f083cb9.html">Enum XOSC_CTRL_ENABLE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XOSC__CTRL__FREQ__RANGE_8h_1a4d20b2b85550b28fff85dbab673e344b.html">Enum XOSC_CTRL_FREQ_RANGE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XOSC__STATUS__FREQ__RANGE_8h_1a4c0a3d6fc14dd5b6a6a4f2d6a59bbf08.html">Enum XOSC_STATUS_FREQ_RANGE</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_test__common_8cc_1a840291bc02cba5474a4cb46a9b9566fe.html">Function main(void)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_test__generated_8cc_1a840291bc02cba5474a4cb46a9b9566fe.html">Function main(void)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_test__generated2_8cc_1a840291bc02cba5474a4cb46a9b9566fe.html">Function main(void)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL_8h_1ad73e527db70ffd4ea8d979fff0900256.html">Function RP2040::from_string(const char *, BUSCTRL_PERFSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1af10c56302eb98996fe3a419b63c64875.html">Function RP2040::from_string(const char *, CLOCKS_CLK_ADC_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1ada691ce965e3ed555cc570a75a3f174b.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT0_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1a2424d8c92523a4da93b6c3191aa353fb.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT1_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1a0b67863198f6a43a40e5bee978966249.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT2_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1abc1f2a3dd705f5d4f9547a830af3bfa0.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT3_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1ad46fddfec0e3eddaca6ef8930edb791f.html">Function RP2040::from_string(const char *, CLOCKS_CLK_PERI_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a886c72abd525f917cfa62a90fcce9f63.html">Function RP2040::from_string(const char *, CLOCKS_CLK_REF_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__SRC_8h_1a7dd2f0969e47fdb394c6acbca430784e.html">Function RP2040::from_string(const char *, CLOCKS_CLK_REF_CTRL_SRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1ac915605f64c53317ee5e382e0dc49818.html">Function RP2040::from_string(const char *, CLOCKS_CLK_RTC_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1abbc017deefea3fa9a079ef9eb58d0471.html">Function RP2040::from_string(const char *, CLOCKS_CLK_SYS_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1ae43d2aaab19cc1f79d163c6078a1f68d.html">Function RP2040::from_string(const char *, CLOCKS_CLK_USB_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__FC0__SRC__FC0__SRC_8h_1a2c783d6efc059e6873f319ebf851c337.html">Function RP2040::from_string(const char *, CLOCKS_FC0_SRC_FC0_SRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__DATA__SIZE_8h_1a745c295960dcc77db25ef5e3bc39bca1.html">Function RP2040::from_string(const char *, DMA_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__SNIFF__CTRL__CALC_8h_1aff42bdae9df90dba3cd3cde082374083.html">Function RP2040::from_string(const char *, DMA_SNIFF_CTRL_CALC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__TREQ__SEL_8h_1aa745a915043b4a444d1f676ae43e4fd6.html">Function RP2040::from_string(const char *, DMA_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_I2C__IC__CON__SPEED_8h_1a7a7466c4a6291112b5c0bf2cae7c4ef0.html">Function RP2040::from_string(const char *, I2C_IC_CON_SPEED&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO0__CTRL__FUNCSEL_8h_1a989c97e9f750f5dbfa4e88d2a5a07358.html">Function RP2040::from_string(const char *, IO_BANK_GPIO0_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO10__CTRL__FUNCSEL_8h_1a67d7bfd831d8fa8943562b26a13e6e3e.html">Function RP2040::from_string(const char *, IO_BANK_GPIO10_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO11__CTRL__FUNCSEL_8h_1a65f6c256352c42615546163bd0620890.html">Function RP2040::from_string(const char *, IO_BANK_GPIO11_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO12__CTRL__FUNCSEL_8h_1a4b14e8b3ad12249750f97ddeb6307f35.html">Function RP2040::from_string(const char *, IO_BANK_GPIO12_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO13__CTRL__FUNCSEL_8h_1a23f3fcd57b863af6bae3d57a733e1243.html">Function RP2040::from_string(const char *, IO_BANK_GPIO13_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO14__CTRL__FUNCSEL_8h_1ac192d64dfc6c7359d7a63c0d8e34bba6.html">Function RP2040::from_string(const char *, IO_BANK_GPIO14_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO15__CTRL__FUNCSEL_8h_1ab031fa763032b08132b38dbe154bfc52.html">Function RP2040::from_string(const char *, IO_BANK_GPIO15_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO16__CTRL__FUNCSEL_8h_1a01e71684f576d605dee65e41e78b52f0.html">Function RP2040::from_string(const char *, IO_BANK_GPIO16_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO17__CTRL__FUNCSEL_8h_1a7f6a4904ac32327267c1656546f342ac.html">Function RP2040::from_string(const char *, IO_BANK_GPIO17_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO18__CTRL__FUNCSEL_8h_1ac77cb38ea5123563b2cc1f8440339984.html">Function RP2040::from_string(const char *, IO_BANK_GPIO18_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO19__CTRL__FUNCSEL_8h_1a24db16b09881e458cd332f5e9345263f.html">Function RP2040::from_string(const char *, IO_BANK_GPIO19_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO1__CTRL__FUNCSEL_8h_1a68aff1cfa74afe46df3d3f61d6368748.html">Function RP2040::from_string(const char *, IO_BANK_GPIO1_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO20__CTRL__FUNCSEL_8h_1a9d02e0af542482e0bcb9b64b84bbf772.html">Function RP2040::from_string(const char *, IO_BANK_GPIO20_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO21__CTRL__FUNCSEL_8h_1a1396f7740a98d7ca9ecc31aaad60146f.html">Function RP2040::from_string(const char *, IO_BANK_GPIO21_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO22__CTRL__FUNCSEL_8h_1a0c76f387eece73a4ca2f30ac14b12f65.html">Function RP2040::from_string(const char *, IO_BANK_GPIO22_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO23__CTRL__FUNCSEL_8h_1a1fc0aa88dab32334811eac858a87e0c6.html">Function RP2040::from_string(const char *, IO_BANK_GPIO23_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO24__CTRL__FUNCSEL_8h_1a8366cab20f4de1e5e497cfa880b41245.html">Function RP2040::from_string(const char *, IO_BANK_GPIO24_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO25__CTRL__FUNCSEL_8h_1aa0297599b6890150e6153168256b5c14.html">Function RP2040::from_string(const char *, IO_BANK_GPIO25_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO26__CTRL__FUNCSEL_8h_1a84f1d8c499c393681af34055780fa5fc.html">Function RP2040::from_string(const char *, IO_BANK_GPIO26_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO27__CTRL__FUNCSEL_8h_1a91d845b5581d2ad6ca07528b3ad92b58.html">Function RP2040::from_string(const char *, IO_BANK_GPIO27_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO28__CTRL__FUNCSEL_8h_1a582c0ee84bd343c4c35bf5a873d9b5cc.html">Function RP2040::from_string(const char *, IO_BANK_GPIO28_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO29__CTRL__FUNCSEL_8h_1a8b9cfa60a212f7b6b30c22ebed6299c9.html">Function RP2040::from_string(const char *, IO_BANK_GPIO29_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO2__CTRL__FUNCSEL_8h_1a533ad8973d708be890677943d93b5989.html">Function RP2040::from_string(const char *, IO_BANK_GPIO2_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO3__CTRL__FUNCSEL_8h_1a30b6a70e6136aeb07e56ecbe237d6a1f.html">Function RP2040::from_string(const char *, IO_BANK_GPIO3_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO4__CTRL__FUNCSEL_8h_1acc9f3a64d610ab7e5cb396739205d0d5.html">Function RP2040::from_string(const char *, IO_BANK_GPIO4_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO5__CTRL__FUNCSEL_8h_1a38aa345e13da7bb18fa3a71e341d2a75.html">Function RP2040::from_string(const char *, IO_BANK_GPIO5_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO6__CTRL__FUNCSEL_8h_1a08061355f9752f0469fc6cd33bb34a1b.html">Function RP2040::from_string(const char *, IO_BANK_GPIO6_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO7__CTRL__FUNCSEL_8h_1a89243a5ebfedc174dcd1726a89e415d7.html">Function RP2040::from_string(const char *, IO_BANK_GPIO7_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO8__CTRL__FUNCSEL_8h_1ae7ced33be86afd41ee90a3ce29c221ed.html">Function RP2040::from_string(const char *, IO_BANK_GPIO8_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO9__CTRL__FUNCSEL_8h_1a6e1c9779e2f50b48c1e786375aa9a99f.html">Function RP2040::from_string(const char *, IO_BANK_GPIO9_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OEOVER_8h_1a3cd34257d31ee8518c48a1c37c34ff57.html">Function RP2040::from_string(const char *, IO_BANK_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OVER_8h_1afba5c1b479836c2527d1b76d259357a1.html">Function RP2040::from_string(const char *, IO_BANK_OVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a81976f291539dc6a90ce3e6dc252c0ae.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1ad37b083a1a6605451a6acba538e2253a.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a761f16bf7ec164a18d24e8212c35722e.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a180f5a664bcdf1646af84f693375e8b5.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1af619ff15af8a53ec0392176672156d8a.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1a023e87878a3394eedaf5504ffec3f851.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OEOVER_8h_1a62cb92ae43bbf0dfe4c0bccdd4fd5715.html">Function RP2040::from_string(const char *, IO_QSPI_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OVER_8h_1af4404f3178452c93dd04ab503124177d.html">Function RP2040::from_string(const char *, IO_QSPI_OVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK__DRIVE_8h_1a192b66c28dced37b0a7f1a6db1ab00f9.html">Function RP2040::from_string(const char *, PADS_BANK_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__DRIVE_8h_1a280e3d78c375aafc0cba9717c93f50ff.html">Function RP2040::from_string(const char *, PADS_QSPI_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__DIVMODE_8h_1ae1186d521494005120a18e6899931edc.html">Function RP2040::from_string(const char *, PWM_DIVMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__ENABLE_8h_1ac21d9eaa29308b37dc27ade9bf318b0a.html">Function RP2040::from_string(const char *, ROSC_CTRL_ENABLE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__FREQ__RANGE_8h_1aef7a55da107efa799c6b9b20c59d2617.html">Function RP2040::from_string(const char *, ROSC_CTRL_FREQ_RANGE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__DIV__DIV_8h_1acd343d8509d0bf69a9ab65ba930fe267.html">Function RP2040::from_string(const char *, ROSC_DIV_DIV&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQA__PASSWD_8h_1a12a81d28c957bc7d3b11ad033ee79e30.html">Function RP2040::from_string(const char *, ROSC_FREQA_PASSWD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQB__PASSWD_8h_1ad01541112286c190686befb17fcdf650.html">Function RP2040::from_string(const char *, ROSC_FREQB_PASSWD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ENDPOINT__TYPE_8h_1a0220c7c05657f0b681986946beaa6277.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ISO__OFFSET_8h_1a6d4657aca914f36f843ca5139f75fc35.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__SPI__FRF_8h_1aa82a146ff5caafdeefa18ff56a635d19.html">Function RP2040::from_string(const char *, XIP_SSI_CTRLR0_SPI_FRF&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__TMOD_8h_1aaf081d5bedf99b3e2e5c24c844e6e9e9.html">Function RP2040::from_string(const char *, XIP_SSI_CTRLR0_TMOD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__INST__L_8h_1aa05679f3418b0205b8b44ddcbf9fc67d.html">Function RP2040::from_string(const char *, XIP_SSI_SPI_CTRLR0_INST_L&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1a1c6ea7bd536c0a622c8e9d46a2f14329.html">Function RP2040::from_string(const char *, XIP_SSI_SPI_CTRLR0_TRANS_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__ENABLE_8h_1aeaf70c93b9b325bdd85f3d002dad8ea5.html">Function RP2040::from_string(const char *, XOSC_CTRL_ENABLE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__FREQ__RANGE_8h_1ac4576136381f416907a240f81d04830e.html">Function RP2040::from_string(const char *, XOSC_CTRL_FREQ_RANGE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__STATUS__FREQ__RANGE_8h_1ae409249f30af95b4622ea79254c265ff.html">Function RP2040::from_string(const char *, XOSC_STATUS_FREQ_RANGE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1aec8e46eb5219b21de92ec55c5b0a061f.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a7d4aef984a9b516f241f13f63139aed7.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1aa76943bb8b8229f11207fc06be759644.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a926531f035d4b6da6c3ebf5ddf188756.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a4d45d700d1b99c4cfb9f367675d3907e.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a4854f4487974551a8bbe3eb468e87569.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1ae27fc5b8c130fa60e93f3d81c493b7ec.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a9a880d1d35be166b5738b83611892bb5.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a2a7a9687de33ac0ecde0c74cad004d3e.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1af8dc268e8962f2335357821937efb14a.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a074d21d4a89b300ea7d2182e99d374e7.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1afda520f86e08211eef8fc57026dfec52.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL_8h_1a8381385689b6d931fd2d985248d2bf84.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, BUSCTRL_PERFSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1ae34aecc5b19d346921f25fe4c9c0334c.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_ADC_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1aaf881dd7b273d2f7c3c0bf368d281873.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_GPOUT0_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1ad3272235db0a4e165a8f36f93eea1276.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_GPOUT1_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1ae34def65bf114a97649c0071061fd2d2.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_GPOUT2_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1a437a6f97bf87e07d0ef0efefa3effc76.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_GPOUT3_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1aca524092de8820804cb01905e079b1b8.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_PERI_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1adc17ad23775ea2a42cec0c10000362ba.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_REF_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__SRC_8h_1a93b98eafdecbd5e7fac2190dc6de7ab5.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_REF_CTRL_SRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1a78ea8172b1abc3466c32c9b16d4c156f.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_RTC_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a7d1b7f4d6a8583c281ae8484059ee266.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_SYS_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1ae3dde60b45369d9eaf2add6f1d181398.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_USB_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__FC0__SRC__FC0__SRC_8h_1a9fcf6f291c9dca3f85269d2ae834c79d.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_FC0_SRC_FC0_SRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__DATA__SIZE_8h_1a13eecffa3e5de91051397c94d952a7db.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, DMA_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__SNIFF__CTRL__CALC_8h_1a0b5de265af9fd0f915856ca7504b5d1b.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, DMA_SNIFF_CTRL_CALC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__TREQ__SEL_8h_1a82dfd628f219250b32705b3eabf08c3e.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, DMA_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_I2C__IC__CON__SPEED_8h_1ab5dd6a60b86b6b24980858c68043d19b.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, I2C_IC_CON_SPEED)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO0__CTRL__FUNCSEL_8h_1a374386af3d5e0b11c1225d1534aecd2b.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO0_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO10__CTRL__FUNCSEL_8h_1a32acb10b357f132dc7538f5b289a42c0.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO10_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO11__CTRL__FUNCSEL_8h_1aefc3e523193c0d1b2a2ecbb7099c55af.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO11_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO12__CTRL__FUNCSEL_8h_1a964f9540758366d17e1c2108510d87cd.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO12_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO13__CTRL__FUNCSEL_8h_1a245044834e52e49063789d6e9a49ce9c.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO13_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO14__CTRL__FUNCSEL_8h_1a070a24f2c774f9374a7a7b89f45dab62.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO14_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO15__CTRL__FUNCSEL_8h_1a4bbb1cb9cac9f95ed32086c0b17929fd.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO15_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO16__CTRL__FUNCSEL_8h_1a6ea59fea34ccb41370ba121a273062c8.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO16_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO17__CTRL__FUNCSEL_8h_1a89c1550a47ed678b789c2e0d741a1e38.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO17_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO18__CTRL__FUNCSEL_8h_1a42fdbd32f2810becffdb77cfc1487232.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO18_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO19__CTRL__FUNCSEL_8h_1af8e33ddfe0a007daf4f09bbae2dcf4f4.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO19_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO1__CTRL__FUNCSEL_8h_1abab6d17b6bd2ebd575580fec389f2833.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO1_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO20__CTRL__FUNCSEL_8h_1a508571e76094426d48965ec60eaf4a31.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO20_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO21__CTRL__FUNCSEL_8h_1a17d119b7a8acbb5410be58f008c6e77b.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO21_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO22__CTRL__FUNCSEL_8h_1a17cc14b6aa9b600a231286afec233287.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO22_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO23__CTRL__FUNCSEL_8h_1a5be60416a18a6e3fe9fea4ce07ea8258.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO23_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO24__CTRL__FUNCSEL_8h_1a88d43fe23d3307c166278526452e0cfe.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO24_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO25__CTRL__FUNCSEL_8h_1ac17775eaa11fd3061a00380d9da76540.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO25_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO26__CTRL__FUNCSEL_8h_1a8fdd33470372387f00d24b1f4b7e1626.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO26_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO27__CTRL__FUNCSEL_8h_1a3c27b6133634fce8d19cd4083dc58dad.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO27_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO28__CTRL__FUNCSEL_8h_1a4e11f05070a6411616c8d37e17397770.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO28_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO29__CTRL__FUNCSEL_8h_1a4e7be6f74f3a68c8d4e563c6ff9e57f4.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO29_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO2__CTRL__FUNCSEL_8h_1a9a655cfbf028bf91242a5a3a3d668a32.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO2_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO3__CTRL__FUNCSEL_8h_1ac15020ad93472d3b64e56cb4851f9210.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO3_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO4__CTRL__FUNCSEL_8h_1a346e17d850b795756c1ea208e910efa8.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO4_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO5__CTRL__FUNCSEL_8h_1adb4192dd85c60090d72beab548c5b5ee.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO5_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO6__CTRL__FUNCSEL_8h_1a5e524345499dc99692c368e8fc8117af.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO6_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO7__CTRL__FUNCSEL_8h_1a6565565a2a0bbd00f09354ba8386995d.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO7_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO8__CTRL__FUNCSEL_8h_1a65f9742db6a75cace2d5e90b0167fcbe.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO8_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO9__CTRL__FUNCSEL_8h_1af88ebbc4c493e01d9f69bc0090d3de08.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO9_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OEOVER_8h_1a440a2cc24a0fc3f691ce834b6251eb00.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OVER_8h_1ad41e9ed67682c67d762c514cbc60808b.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_OVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a8fde21a02e90e27d8121ea92de0f7c31.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1ae105714c93d697ca602dbbbf82e44a90.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a2a78c6979296c909747434da560c04df.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a1e9b25266683ce50f6340bcbd2d3ebdc.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a5db95d0aa290fc0c2c3ec34afbb24405.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1a7ef646cf75662d2844df1593a597b575.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OEOVER_8h_1a8bf8b08b12a6bb260df83ba74ca15a21.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OVER_8h_1a0bc73404a9a6c6d2333b890e934f1853.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_OVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK__DRIVE_8h_1a76a4da7bc19044be03b77eac635554f6.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, PADS_BANK_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__DRIVE_8h_1a13618d51ab90c6702ffc21e802a3fe62.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, PADS_QSPI_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__DIVMODE_8h_1aac7d998d632d4ca47749a11c8bea2f43.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, PWM_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__ENABLE_8h_1ac26a9328d83bbbe873638019887d358c.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, ROSC_CTRL_ENABLE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__FREQ__RANGE_8h_1ae277a3e2d65841d9079048b11debc741.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, ROSC_CTRL_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__DIV__DIV_8h_1aeffb0cda25ad138f8112b65acb9b093e.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, ROSC_DIV_DIV)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQA__PASSWD_8h_1a290c91e245554b7ab50ed72d54c56d4c.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, ROSC_FREQA_PASSWD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQB__PASSWD_8h_1a27463f0c2d16db60fecfc65623b4e24e.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, ROSC_FREQB_PASSWD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ENDPOINT__TYPE_8h_1a9427e53f5322494239399d23af8395b6.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, USBCTRL_DPRAM_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ISO__OFFSET_8h_1af0e1db60ef158a28b955c59c11594303.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, USBCTRL_DPRAM_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__SPI__FRF_8h_1a28469b0f79d8668b9bb0b301bf53bc33.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XIP_SSI_CTRLR0_SPI_FRF)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__TMOD_8h_1a7c8302b06cdf32569d17a26c16cd4cfe.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XIP_SSI_CTRLR0_TMOD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__INST__L_8h_1aecf4213a07ae2c98c48f0cde2c5de480.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XIP_SSI_SPI_CTRLR0_INST_L)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1a5d70f6b85d92f4269601b33042e8adc6.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XIP_SSI_SPI_CTRLR0_TRANS_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__ENABLE_8h_1ab61608e0a008220aec3faa4c9599c0e0.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XOSC_CTRL_ENABLE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__FREQ__RANGE_8h_1a4145392ea6889ed21b87a743326007de.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XOSC_CTRL_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__STATUS__FREQ__RANGE_8h_1a733de8c6e229d60f250d368fb61e8214.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XOSC_STATUS_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL_8h_1a6c6a1e5869d758e68f40b308afdd7bbe.html">Function RP2040::to_string(BUSCTRL_PERFSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1a97fd9b012e4b7643f628aa5907c3b68c.html">Function RP2040::to_string(CLOCKS_CLK_ADC_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1a7c385cce0e4d6a1da347cfc708e556a4.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT0_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1a5dc5c5da7bbf10276c6e23a3cf4db2ef.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT1_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1a26422a2d01506d6b3cde398980a84d45.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT2_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1aebee46d9c35b73af731705f9767e1c4d.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT3_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1a44ccb23d69aaaa0659bce2849816c6bf.html">Function RP2040::to_string(CLOCKS_CLK_PERI_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a5a3a689afd72317c354233c19e4317cc.html">Function RP2040::to_string(CLOCKS_CLK_REF_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__SRC_8h_1a8cea234e6eb8ee3a15e0cedfa9226849.html">Function RP2040::to_string(CLOCKS_CLK_REF_CTRL_SRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1a6230594496687659e47bbccdf3b7fc3b.html">Function RP2040::to_string(CLOCKS_CLK_RTC_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a102eddfaec54200ccc1944ca1a4a7a0e.html">Function RP2040::to_string(CLOCKS_CLK_SYS_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1adc769038d30a62f27d0a4080baa44e80.html">Function RP2040::to_string(CLOCKS_CLK_USB_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__FC0__SRC__FC0__SRC_8h_1ab0c389630018ecfb8f826eab9f516898.html">Function RP2040::to_string(CLOCKS_FC0_SRC_FC0_SRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__DATA__SIZE_8h_1ab2d82bb5907ec53876527adbd25118aa.html">Function RP2040::to_string(DMA_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__SNIFF__CTRL__CALC_8h_1a7e9acafc7d91b512a03034df932f40b9.html">Function RP2040::to_string(DMA_SNIFF_CTRL_CALC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__TREQ__SEL_8h_1a402c315463b1c749d92f504c19df0d90.html">Function RP2040::to_string(DMA_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_I2C__IC__CON__SPEED_8h_1ac750dbecce1af4b4eadacff6bfc79e68.html">Function RP2040::to_string(I2C_IC_CON_SPEED)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO0__CTRL__FUNCSEL_8h_1a2a70f0075b033382dcf3881a74c1465a.html">Function RP2040::to_string(IO_BANK_GPIO0_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO10__CTRL__FUNCSEL_8h_1aef5e980826467e80cd4a47e7d776c3d0.html">Function RP2040::to_string(IO_BANK_GPIO10_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO11__CTRL__FUNCSEL_8h_1a792d8925a2f49fe2563eca0805a7d941.html">Function RP2040::to_string(IO_BANK_GPIO11_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO12__CTRL__FUNCSEL_8h_1a5aa7e91be8eb8f8cc8c8c37b25821028.html">Function RP2040::to_string(IO_BANK_GPIO12_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO13__CTRL__FUNCSEL_8h_1a513b34c6a9550bf01659972647ece3cd.html">Function RP2040::to_string(IO_BANK_GPIO13_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO14__CTRL__FUNCSEL_8h_1a063c0f0c25ed50f5d58cd756a9ec9b1e.html">Function RP2040::to_string(IO_BANK_GPIO14_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO15__CTRL__FUNCSEL_8h_1a77efb350fe3808e0d1c01541137d36af.html">Function RP2040::to_string(IO_BANK_GPIO15_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO16__CTRL__FUNCSEL_8h_1afebdb55a507404794f84f92e297dcb04.html">Function RP2040::to_string(IO_BANK_GPIO16_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO17__CTRL__FUNCSEL_8h_1aa0f8f17367f37e0216a588f74398475b.html">Function RP2040::to_string(IO_BANK_GPIO17_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO18__CTRL__FUNCSEL_8h_1ab26d2be3cfefcb6ed79d4a3fb4028254.html">Function RP2040::to_string(IO_BANK_GPIO18_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO19__CTRL__FUNCSEL_8h_1a7365340508386bdb3b9cdb57a2a89c1b.html">Function RP2040::to_string(IO_BANK_GPIO19_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO1__CTRL__FUNCSEL_8h_1a6fd22e37a0e316c0ae803d4d0188d4a2.html">Function RP2040::to_string(IO_BANK_GPIO1_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO20__CTRL__FUNCSEL_8h_1a9f4896681cbb4c253102cb843c2905da.html">Function RP2040::to_string(IO_BANK_GPIO20_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO21__CTRL__FUNCSEL_8h_1aeba4cc7f5c63d64fd7f4e6f915d980a2.html">Function RP2040::to_string(IO_BANK_GPIO21_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO22__CTRL__FUNCSEL_8h_1a4a600905902b11e0dd5314fd9d450131.html">Function RP2040::to_string(IO_BANK_GPIO22_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO23__CTRL__FUNCSEL_8h_1a8b3ed2c87bb766bf41263d4dd3e4f9f3.html">Function RP2040::to_string(IO_BANK_GPIO23_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO24__CTRL__FUNCSEL_8h_1a1c46408e5dad35e67af9590d297b9c45.html">Function RP2040::to_string(IO_BANK_GPIO24_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO25__CTRL__FUNCSEL_8h_1a838e4bf0625fd2096784ca28c66b93e0.html">Function RP2040::to_string(IO_BANK_GPIO25_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO26__CTRL__FUNCSEL_8h_1aabd1510d7f17bf4b5fedeb304765c616.html">Function RP2040::to_string(IO_BANK_GPIO26_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO27__CTRL__FUNCSEL_8h_1a76a03e2046051e0df4371e66694ccc8a.html">Function RP2040::to_string(IO_BANK_GPIO27_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO28__CTRL__FUNCSEL_8h_1ad99ee21e24ba84891f215947a61a5a92.html">Function RP2040::to_string(IO_BANK_GPIO28_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO29__CTRL__FUNCSEL_8h_1aa7cd1fba0198ae9540851091ab314416.html">Function RP2040::to_string(IO_BANK_GPIO29_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO2__CTRL__FUNCSEL_8h_1a59e9b153b197a9cac625364a2d9576d4.html">Function RP2040::to_string(IO_BANK_GPIO2_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO3__CTRL__FUNCSEL_8h_1ae5021878e8a9d53a6d79ffff971c4205.html">Function RP2040::to_string(IO_BANK_GPIO3_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO4__CTRL__FUNCSEL_8h_1a54033788846062a716280d900e3431b3.html">Function RP2040::to_string(IO_BANK_GPIO4_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO5__CTRL__FUNCSEL_8h_1a30d394e4bc5797cdac797251a76de67d.html">Function RP2040::to_string(IO_BANK_GPIO5_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO6__CTRL__FUNCSEL_8h_1ad5155beaf5b2ca69985d39917c009668.html">Function RP2040::to_string(IO_BANK_GPIO6_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO7__CTRL__FUNCSEL_8h_1a6d7b428ffcedd4d77106f5b30df1bfb5.html">Function RP2040::to_string(IO_BANK_GPIO7_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO8__CTRL__FUNCSEL_8h_1a17419f096374a91cd6ccb9c4d12eb347.html">Function RP2040::to_string(IO_BANK_GPIO8_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO9__CTRL__FUNCSEL_8h_1ae1ce5e909dfee742e4b81096f4a119bd.html">Function RP2040::to_string(IO_BANK_GPIO9_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OEOVER_8h_1a5e992427aaf4fdcedf40fb67334c0c59.html">Function RP2040::to_string(IO_BANK_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OVER_8h_1a6d17f66fe732707284b0aef76471c7c6.html">Function RP2040::to_string(IO_BANK_OVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a8d8b03cd096b2871b5e16cfb0898e972.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1a94bad3ae13010a42f6b6532b94ddd574.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1abb5354e60bf9cc3eb307b3e38b27631b.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a5be9abb57b98c76874439e3f724b6148.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a64b63cc2ad36e5f5d453987481408217.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1ae032b1914d933e29be7522ab0cccc174.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OEOVER_8h_1a53cccf6e5539df9a76386e1147e80963.html">Function RP2040::to_string(IO_QSPI_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OVER_8h_1a5ab2c8c1f99eadd821df89dca4d49656.html">Function RP2040::to_string(IO_QSPI_OVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK__DRIVE_8h_1ac855e507c6e104b4459e127770689d4f.html">Function RP2040::to_string(PADS_BANK_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__DRIVE_8h_1a49b251d6a3ebed500efd0c952de490e9.html">Function RP2040::to_string(PADS_QSPI_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__DIVMODE_8h_1a36241fcbc3bc24bfe44687925d24e6f1.html">Function RP2040::to_string(PWM_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__ENABLE_8h_1a303a1a8ff85995598870000ccfd29c6c.html">Function RP2040::to_string(ROSC_CTRL_ENABLE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__FREQ__RANGE_8h_1a9f314b39c43cc23d03c84e2538e22b79.html">Function RP2040::to_string(ROSC_CTRL_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__DIV__DIV_8h_1abfee971ca95dcd1e9fbc8516bd37cf67.html">Function RP2040::to_string(ROSC_DIV_DIV)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQA__PASSWD_8h_1a8b585b2980b8b6025e86ba7151f58791.html">Function RP2040::to_string(ROSC_FREQA_PASSWD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQB__PASSWD_8h_1a8b14933c40df91a38dd08439d23b9328.html">Function RP2040::to_string(ROSC_FREQB_PASSWD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ENDPOINT__TYPE_8h_1ac8eaa9e02f05a29bad4eb89e73087991.html">Function RP2040::to_string(USBCTRL_DPRAM_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ISO__OFFSET_8h_1a9cdacc3d011546daa1c1f78b94e91ef5.html">Function RP2040::to_string(USBCTRL_DPRAM_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__SPI__FRF_8h_1a1c1b22432334801a566d0a26432beb7c.html">Function RP2040::to_string(XIP_SSI_CTRLR0_SPI_FRF)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__TMOD_8h_1a209a6676d12f0030abcc3c781d01bb92.html">Function RP2040::to_string(XIP_SSI_CTRLR0_TMOD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__INST__L_8h_1a4f68d533ece47bc709296d130d9cab58.html">Function RP2040::to_string(XIP_SSI_SPI_CTRLR0_INST_L)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1a8485ac1040e82a75e13eb630e8892a15.html">Function RP2040::to_string(XIP_SSI_SPI_CTRLR0_TRANS_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__ENABLE_8h_1a77475975061b754567fcd720d4980937.html">Function RP2040::to_string(XOSC_CTRL_ENABLE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__FREQ__RANGE_8h_1a85ed0a79c46c41eee377af216e32a731.html">Function RP2040::to_string(XOSC_CTRL_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__STATUS__FREQ__RANGE_8h_1a7d2f35161e60b8837c0ccfe6b3588a32.html">Function RP2040::to_string(XOSC_STATUS_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_adc_8h_1a1d4de6bda11dc674b3b7d6ade2a32914.html">Variable RP2040::ADC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_busctrl_8h_1a5a41b954cf1be08b08b1f07519f3c0b0.html">Variable RP2040::BUSCTRL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_clocks_8h_1abfe36d0db3f02ce8363e425c3b938f6d.html">Variable RP2040::CLOCKS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_common_8h_1a1ea4b64e32472c7b863964b734c61840.html">Variable RP2040::default_endian</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dma_8h_1a9a524d0dc47b597b4cbb3e87f9d7ea7b.html">Variable RP2040::DMA</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dma__control_8h_1a6de14d2cde4d2b9ccaf6996c15945a17.html">Variable RP2040::DMA_CONTROL_NULL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dma__debug_8h_1aefe38c7eb401031588b5a028ae488330.html">Variable RP2040::DMA_DEBUG_NULL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_i2c_8h_1a94df85e2a206d4ccaeb0bd6468a553b0.html">Variable RP2040::I2C0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_i2c_8h_1aeb0332460d1e518c1ca35fdc322889af.html">Variable RP2040::I2C1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_interrupt__cluster_8h_1aab1dc9fec8288be17718e8c2a8cb4552.html">Variable RP2040::INTERRUPT_CLUSTER_NULL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_io__bank_8h_1a0a2be52a99b02814804346c6ac762e40.html">Variable RP2040::IO_BANK0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_io__qspi_8h_1aed84253c950672b80830eb54707a47e4.html">Variable RP2040::IO_QSPI</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pads__bank_8h_1a629d4262fb879b646a7c9680c1ad905e.html">Variable RP2040::PADS_BANK0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pads__qspi_8h_1a83ec6aef28f8772c448f2c396e5e6dda.html">Variable RP2040::PADS_QSPI</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pio_8h_1ae575bab16443dfa379076f1c18bcf0cc.html">Variable RP2040::PIO0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pio_8h_1a688aad3f740cf43456cabb774981fc99.html">Variable RP2040::PIO1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pio__interrupt__cluster_8h_1a9023974561ac718d94176c7df7f168e1.html">Variable RP2040::PIO_INTERRUPT_CLUSTER_NULL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pio__sm_8h_1a7b1e519e4c61b6891ea622c27442e953.html">Variable RP2040::PIO_SM_NULL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pll__sys_8h_1aa153e8c0d55b5b5c68530af75f80656c.html">Variable RP2040::PLL_SYS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pll__sys_8h_1a523b3e17074bcc779d524c90832dfdcf.html">Variable RP2040::PLL_USB</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ppb_8h_1a3a6b87deb62e990b9fd2ec86f591cf8d.html">Variable RP2040::PPB</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_psm_8h_1a7bab85efe46533f505e53b05424c63a4.html">Variable RP2040::PSM</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pwm_8h_1aca390d4f6b5076074bd006c3fa1eb69a.html">Variable RP2040::PWM</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_resets_8h_1afd721b2810df1577ff2814f80791d33a.html">Variable RP2040::RESETS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_rosc_8h_1ac2a09fffd3d1db9fb04c94216a5ca4fe.html">Variable RP2040::ROSC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_rtc_8h_1a8484a1ea4d64efd9da6c009c834935f5.html">Variable RP2040::RTC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_sio_8h_1a340dc660911d8373c114eeaaac0903a2.html">Variable RP2040::SIO</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_spi_8h_1a290c6b9963ed083d74485595755607aa.html">Variable RP2040::SPI0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_spi_8h_1a8e6eeeb7f88dc4c4d9196ea05f668ae1.html">Variable RP2040::SPI1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_syscfg_8h_1a9ff7f1a9fba56cf8980f545c2f76bb38.html">Variable RP2040::SYSCFG</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_sysinfo_8h_1a7100f052e69cfa90b35e9549e1e04ae8.html">Variable RP2040::SYSINFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_tbman_8h_1a933ab585dea19f1832e146d4e8dd81de.html">Variable RP2040::TBMAN</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_timer_8h_1a082ac41590c7bc2c77fc24c41c54983d.html">Variable RP2040::TIMER</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_uart_8h_1a05de92114bd72e75e99e4d5f3501ad87.html">Variable RP2040::UART0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_uart_8h_1ae9d24bd6636f97caa1cf701d5cf0856f.html">Variable RP2040::UART1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usbctrl__dpram_8h_1a91397ada2714c964aa8d61009d5442c1.html">Variable RP2040::USBCTRL_DPRAM</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usbctrl__regs_8h_1a4f6ff4ecaecd1f719344a5b0d5c02da1.html">Variable RP2040::USBCTRL_REGS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_vreg__and__chip__reset_8h_1a5d42e304b0365812798df16fe8f8d370.html">Variable RP2040::VREG_AND_CHIP_RESET</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_watchdog_8h_1a0d21fe7c8d57e3c2d75f5f8acff5a2c0.html">Variable RP2040::WATCHDOG</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_xip__ctrl_8h_1aa0d007ea13e7d8a5d9b5ed404e18f603.html">Variable RP2040::XIP_CTRL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_xip__ssi_8h_1a1c87d50eacd8e8cd31b69d0858e7094b.html">Variable RP2040::XIP_SSI</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_xosc_8h_1a1501d9bf722d97cef0600a0fd300bab8.html">Variable RP2040::XOSC</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_BUSCTRL__PERFSEL_8h_1a94f38f7a37bcd0c512bf103f3d5ba1e1.html">Define RP2040_ENUMS_BUSCTRL_PERFSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1a40dd9e0706991129710b4332667895d1.html">Define RP2040_ENUMS_CLOCKS_CLK_ADC_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1ad6a7dd45a03f088aa98dedda47810cf6.html">Define RP2040_ENUMS_CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1a891449d8ee35c1c8f51df4b363c3bece.html">Define RP2040_ENUMS_CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1a4fda4fd0c164fac48bcdfe68503aac12.html">Define RP2040_ENUMS_CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1a1c611755fd33a76e468862a73d20b2db.html">Define RP2040_ENUMS_CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1ac13aeb4b4bff47317c3a3a3366c2593b.html">Define RP2040_ENUMS_CLOCKS_CLK_PERI_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a9fb56fb592d7347833ff000840c6da44.html">Define RP2040_ENUMS_CLOCKS_CLK_REF_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__REF__CTRL__SRC_8h_1ac05728ff480686be7eaef134a75a5996.html">Define RP2040_ENUMS_CLOCKS_CLK_REF_CTRL_SRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1a6835975d081db54c0c737bec050350d0.html">Define RP2040_ENUMS_CLOCKS_CLK_RTC_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a6894fc299d92c8cd9f9851752bfde9b3.html">Define RP2040_ENUMS_CLOCKS_CLK_SYS_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1ae69bcb5dc3c8bf01fd39ffd8b1a740e8.html">Define RP2040_ENUMS_CLOCKS_CLK_USB_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__FC0__SRC__FC0__SRC_8h_1ae4019828b06e2e6294b3d65859eb99cc.html">Define RP2040_ENUMS_CLOCKS_FC0_SRC_FC0_SRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_DMA__DATA__SIZE_8h_1a54e25df26b19a290935fedeeeea0cae7.html">Define RP2040_ENUMS_DMA_DATA_SIZE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_DMA__SNIFF__CTRL__CALC_8h_1a03f316e5e2873b15860abf0ba45bd3d4.html">Define RP2040_ENUMS_DMA_SNIFF_CTRL_CALC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_DMA__TREQ__SEL_8h_1aca5218f68848f619f16efd990da18cdd.html">Define RP2040_ENUMS_DMA_TREQ_SEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_I2C__IC__CON__SPEED_8h_1a37f85aa223e1529081ceff8118d2efbc.html">Define RP2040_ENUMS_I2C_IC_CON_SPEED_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO0__CTRL__FUNCSEL_8h_1ac5354ff66acf829a63d3651b707b400d.html">Define RP2040_ENUMS_IO_BANK_GPIO0_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO10__CTRL__FUNCSEL_8h_1a7db47448ed548d4ecf760c93622fe962.html">Define RP2040_ENUMS_IO_BANK_GPIO10_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO11__CTRL__FUNCSEL_8h_1a544320e3e57ba2b95a965c3d62957363.html">Define RP2040_ENUMS_IO_BANK_GPIO11_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO12__CTRL__FUNCSEL_8h_1a8dec38e84dd37e029427e5adaf1b129f.html">Define RP2040_ENUMS_IO_BANK_GPIO12_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO13__CTRL__FUNCSEL_8h_1aa93cc0200d70cb4b0cdb0f0a54b0886b.html">Define RP2040_ENUMS_IO_BANK_GPIO13_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO14__CTRL__FUNCSEL_8h_1a8640f32dedfd3a5970137f553d970b09.html">Define RP2040_ENUMS_IO_BANK_GPIO14_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO15__CTRL__FUNCSEL_8h_1a4d17373a4e98e7f737da70dfe9b711f3.html">Define RP2040_ENUMS_IO_BANK_GPIO15_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO16__CTRL__FUNCSEL_8h_1aca4dead08e137205bf2c39732d8e35bc.html">Define RP2040_ENUMS_IO_BANK_GPIO16_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO17__CTRL__FUNCSEL_8h_1acc96c6069792afa61d5a767aaffa8663.html">Define RP2040_ENUMS_IO_BANK_GPIO17_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO18__CTRL__FUNCSEL_8h_1afb0e9b224af54865e58c3daf91f2881a.html">Define RP2040_ENUMS_IO_BANK_GPIO18_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO19__CTRL__FUNCSEL_8h_1a1c2c04771153a701275ba25d3c70b06d.html">Define RP2040_ENUMS_IO_BANK_GPIO19_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO1__CTRL__FUNCSEL_8h_1a274d90dcd895cb147e411ad4bcd919c4.html">Define RP2040_ENUMS_IO_BANK_GPIO1_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO20__CTRL__FUNCSEL_8h_1a179de94278c2352a5304c8babeece81c.html">Define RP2040_ENUMS_IO_BANK_GPIO20_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO21__CTRL__FUNCSEL_8h_1a1b9eeee91f083446e433c7a54b1085db.html">Define RP2040_ENUMS_IO_BANK_GPIO21_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO22__CTRL__FUNCSEL_8h_1aff36aad38b5992b4715d513b530dfee4.html">Define RP2040_ENUMS_IO_BANK_GPIO22_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO23__CTRL__FUNCSEL_8h_1a2d343a696e87160d1e01463ec273ac05.html">Define RP2040_ENUMS_IO_BANK_GPIO23_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO24__CTRL__FUNCSEL_8h_1aa6bf2affe51cc0ad732d77c62f3a4ea3.html">Define RP2040_ENUMS_IO_BANK_GPIO24_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO25__CTRL__FUNCSEL_8h_1a84ff63a16618de24d0ff92cc7a89cad6.html">Define RP2040_ENUMS_IO_BANK_GPIO25_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO26__CTRL__FUNCSEL_8h_1a4b62a7b5fbc9a5eab7945b063804c851.html">Define RP2040_ENUMS_IO_BANK_GPIO26_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO27__CTRL__FUNCSEL_8h_1ac208875a5b409903678065049e7189cb.html">Define RP2040_ENUMS_IO_BANK_GPIO27_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO28__CTRL__FUNCSEL_8h_1aae235b3075e0a5dff0e27ebfcde0a86c.html">Define RP2040_ENUMS_IO_BANK_GPIO28_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO29__CTRL__FUNCSEL_8h_1a174d021ffe3ea303361d83c5a42b1d5e.html">Define RP2040_ENUMS_IO_BANK_GPIO29_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO2__CTRL__FUNCSEL_8h_1acd41df4119da5826009439d8d23dafc8.html">Define RP2040_ENUMS_IO_BANK_GPIO2_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO3__CTRL__FUNCSEL_8h_1aed5221a94a2a87eae8b88fb9f95959fc.html">Define RP2040_ENUMS_IO_BANK_GPIO3_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO4__CTRL__FUNCSEL_8h_1abd843f9c1d69e09e0c9222d623260b05.html">Define RP2040_ENUMS_IO_BANK_GPIO4_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO5__CTRL__FUNCSEL_8h_1a205ecfe0148c0bd4bba7392bb838b0a2.html">Define RP2040_ENUMS_IO_BANK_GPIO5_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO6__CTRL__FUNCSEL_8h_1a042943a3629fb44641d0c744179a4489.html">Define RP2040_ENUMS_IO_BANK_GPIO6_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO7__CTRL__FUNCSEL_8h_1a1b3a5c95d75b74a0ce172ff674da5205.html">Define RP2040_ENUMS_IO_BANK_GPIO7_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO8__CTRL__FUNCSEL_8h_1afc62b486e4b27fd7cdf35c869fbfca79.html">Define RP2040_ENUMS_IO_BANK_GPIO8_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO9__CTRL__FUNCSEL_8h_1a3d96cf05ac077302fb79889751ab6c19.html">Define RP2040_ENUMS_IO_BANK_GPIO9_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__OEOVER_8h_1a3a0bdc41e12e52f77ba90e10abf6cd54.html">Define RP2040_ENUMS_IO_BANK_OEOVER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__OVER_8h_1a9384bb977b37014d7638d64234e53cb4.html">Define RP2040_ENUMS_IO_BANK_OVER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a3611da08d3f42653f3475cd970615ae4.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1a87ed4e000b108090b5b41c63ed824bfc.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a474a1c3eb1ef08ad6a846ba8e9efa0b8.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1aaf28315913e214dc1218dc4d7bca05a6.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a11881944c08d0d9ea80c4810df2177ff.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1aaeb1591d890d451df73bc18d33a59414.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__OEOVER_8h_1a00f86df61f6356d2d7fed5614743f5b3.html">Define RP2040_ENUMS_IO_QSPI_OEOVER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__OVER_8h_1a7488908b78aaf1186d29ff9c7ace15d2.html">Define RP2040_ENUMS_IO_QSPI_OVER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_PADS__BANK__DRIVE_8h_1adde5100d19a9bd94d3e5cdc07a6ef09f.html">Define RP2040_ENUMS_PADS_BANK_DRIVE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_PADS__QSPI__DRIVE_8h_1a55b6196bf9e276cd92839343730c912e.html">Define RP2040_ENUMS_PADS_QSPI_DRIVE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_PWM__DIVMODE_8h_1ae5a934a89eb55ca6aacf23bcc5c21289.html">Define RP2040_ENUMS_PWM_DIVMODE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ROSC__CTRL__ENABLE_8h_1a1c2a47d90c49e7b8ac06ca285391c712.html">Define RP2040_ENUMS_ROSC_CTRL_ENABLE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ROSC__CTRL__FREQ__RANGE_8h_1a867f5d2b3d60c59e05815b0915bbb977.html">Define RP2040_ENUMS_ROSC_CTRL_FREQ_RANGE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ROSC__DIV__DIV_8h_1ae9d787dc703456dcc98cbc1d4db9c2d0.html">Define RP2040_ENUMS_ROSC_DIV_DIV_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ROSC__FREQA__PASSWD_8h_1ac37e9d1ae97729a21cbca7ea43775c50.html">Define RP2040_ENUMS_ROSC_FREQA_PASSWD_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ROSC__FREQB__PASSWD_8h_1afd9291fe9fc5833b462e979565dd2534.html">Define RP2040_ENUMS_ROSC_FREQB_PASSWD_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_USBCTRL__DPRAM__ENDPOINT__TYPE_8h_1aab00bb488738fec51ea44cf513be62c6.html">Define RP2040_ENUMS_USBCTRL_DPRAM_ENDPOINT_TYPE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_USBCTRL__DPRAM__ISO__OFFSET_8h_1a1dc1ec4a24dcc92adf77d0deb43aa1c8.html">Define RP2040_ENUMS_USBCTRL_DPRAM_ISO_OFFSET_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XIP__SSI__CTRLR0__SPI__FRF_8h_1a92ef28fd22c28f79c017db984e19c648.html">Define RP2040_ENUMS_XIP_SSI_CTRLR0_SPI_FRF_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XIP__SSI__CTRLR0__TMOD_8h_1a8531da05fd3650601ea90cdd071650a3.html">Define RP2040_ENUMS_XIP_SSI_CTRLR0_TMOD_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XIP__SSI__SPI__CTRLR0__INST__L_8h_1a09a0a883c9ea99cb3239ac9c04b1738e.html">Define RP2040_ENUMS_XIP_SSI_SPI_CTRLR0_INST_L_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1ad4d2169e5f5b56957eda0342e36ced0f.html">Define RP2040_ENUMS_XIP_SSI_SPI_CTRLR0_TRANS_TYPE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XOSC__CTRL__ENABLE_8h_1a614b4faed94e6e4db5c53bd129c20169.html">Define RP2040_ENUMS_XOSC_CTRL_ENABLE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XOSC__CTRL__FREQ__RANGE_8h_1a76cc6d58b78699195265e1bcb8322c6e.html">Define RP2040_ENUMS_XOSC_CTRL_FREQ_RANGE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XOSC__STATUS__FREQ__RANGE_8h_1ad55aa24844a491e9f607056f8cd5b942.html">Define RP2040_ENUMS_XOSC_STATUS_FREQ_RANGE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_common_8h_1a207a999f714c275f12f79494ff04a316.html">Define RP2040_IFGEN_COMMON_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_adc_8h_1aa66a84d4b73056600f0cf9725d0b7171.html">Define RP2040_STRUCTS_ADC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_busctrl_8h_1a564910620cd54c54e77d15199215c085.html">Define RP2040_STRUCTS_BUSCTRL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_clocks_8h_1a23e23ec33f5834e6cdb83693a69acc98.html">Define RP2040_STRUCTS_CLOCKS_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_dma__control_8h_1ad93b540f432df86d47fcd411ef99cdb4.html">Define RP2040_STRUCTS_DMA_CONTROL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_dma__debug_8h_1a7c14a8710ece66bc080d3ca05b20f632.html">Define RP2040_STRUCTS_DMA_DEBUG_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_dma_8h_1a1b827b2405d392f67ca015074e19895f.html">Define RP2040_STRUCTS_DMA_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_i2c_8h_1ab38d25e47e1eef95e46b382de2549ccc.html">Define RP2040_STRUCTS_I2C_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_interrupt__cluster_8h_1a9c5a14c0ecdde3f4b136cd0324b0f1a6.html">Define RP2040_STRUCTS_INTERRUPT_CLUSTER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_io__bank_8h_1a574ef89b5c80e30c8f325f27723f187e.html">Define RP2040_STRUCTS_IO_BANK_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_io__qspi_8h_1acef8929288df914da030d8a693a5cdd4.html">Define RP2040_STRUCTS_IO_QSPI_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pads__bank_8h_1a580625d4be1732cb5ffeb5a581ccfb45.html">Define RP2040_STRUCTS_PADS_BANK_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pads__qspi_8h_1a321da89356a789b6bd49a3e286d74ab9.html">Define RP2040_STRUCTS_PADS_QSPI_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pio_8h_1a4306007fa75a72aedcfc5de917d7e752.html">Define RP2040_STRUCTS_PIO_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pio__interrupt__cluster_8h_1a728a568380eb0f22f5a601f10c5cf24d.html">Define RP2040_STRUCTS_PIO_INTERRUPT_CLUSTER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pio__sm_8h_1ab55058003493ff095a8bc70ab6e7c40b.html">Define RP2040_STRUCTS_PIO_SM_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pll__sys_8h_1aa38bf151784a06289a56d2d0f66d8a95.html">Define RP2040_STRUCTS_PLL_SYS_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ppb_8h_1a7ffb646e7c5499c06d36ab95a3a5f5fb.html">Define RP2040_STRUCTS_PPB_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_psm_8h_1abee2759369733ed8dbb59fe7ff5d900e.html">Define RP2040_STRUCTS_PSM_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pwm_8h_1a9dd6d28c6ab3b0f89606bc6f165d004f.html">Define RP2040_STRUCTS_PWM_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_resets_8h_1a928b032b2dc56bca5159649958d9b268.html">Define RP2040_STRUCTS_RESETS_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_rosc_8h_1a859504356f17f84becb3ef76323d1559.html">Define RP2040_STRUCTS_ROSC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_rtc_8h_1aee66b423c02dc3d6b4321f0b19e033ce.html">Define RP2040_STRUCTS_RTC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_sio_8h_1a46401caa90b3ab19e9928570e9d1498d.html">Define RP2040_STRUCTS_SIO_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_spi_8h_1a8444795c50c553f8b4b81230305285f3.html">Define RP2040_STRUCTS_SPI_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_syscfg_8h_1a7a0fcb31dac827370917e755b0088d32.html">Define RP2040_STRUCTS_SYSCFG_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_sysinfo_8h_1a2afc7d1003a0ec839885624d86e4b5ee.html">Define RP2040_STRUCTS_SYSINFO_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_tbman_8h_1adb80db37d340c01c0c686e36506c7e42.html">Define RP2040_STRUCTS_TBMAN_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_timer_8h_1a162505cbc33474815fa67ffa598525de.html">Define RP2040_STRUCTS_TIMER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_uart_8h_1a5ebd7450c3a72a6c259a07bc1a7e6ed1.html">Define RP2040_STRUCTS_UART_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_usbctrl__dpram_8h_1a91eceb42735a2137d5b18dd529707022.html">Define RP2040_STRUCTS_USBCTRL_DPRAM_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_usbctrl__regs_8h_1a6997aeedbc0199464d73f01f22bc18b3.html">Define RP2040_STRUCTS_USBCTRL_REGS_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_vreg__and__chip__reset_8h_1a7391981a90e42e45b7b69319d0cca05d.html">Define RP2040_STRUCTS_VREG_AND_CHIP_RESET_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_watchdog_8h_1aedc004b5fe047ef90aa14afaf3b0d108.html">Define RP2040_STRUCTS_WATCHDOG_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_xip__ctrl_8h_1ab87ea3934d7d3262a36136f14e9302e4.html">Define RP2040_STRUCTS_XIP_CTRL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_xip__ssi_8h_1a63afd39f99f0a5ea760cdc196e13aaef.html">Define RP2040_STRUCTS_XIP_SSI_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_xosc_8h_1aed697587b671e1a428cec43db9749d09.html">Define RP2040_STRUCTS_XOSC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a039b662ae926d72b2114688f6e7b6612.html">Typedef RP2040::byte_array</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1ab6003b08f24d1fb81d0d62dcd916fb64.html">Typedef RP2040::byte_istream</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a7da87a6a71a84074bbefc893bb657fe3.html">Typedef RP2040::byte_ostream</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a4258d1f4583893fe90c7b18aa972f3e7.html">Typedef RP2040::byte_span</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1acd5068cec5be794f01d3f0d7bec6d0b3.html">Typedef RP2040::byte_spanbuf</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a69a2fa9eb10e155d7f18ceabd0456ab7.html">Typedef RP2040::byte_spanstream</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a3dcab1853822d1b181f34b0c379f3a6d.html">Typedef RP2040::enum_id_t</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a375d47fed92908b132cf5d7c543df596.html">Typedef RP2040::struct_id_t</a></li>
</ul>
</details></li>
</ul>

    </div>
</nav></div>
    </div>
  
  
  <div class="sidebar-primary-items__end sidebar-primary__section">
  </div>
  
  <div id="rtd-footer-container"></div>


      </div>
      
      <main id="main-content" class="bd-main" role="main">
        
        

<div class="sbt-scroll-pixel-helper"></div>

          <div class="bd-content">
            <div class="bd-article-container">
              
              <div class="bd-header-article d-print-none">
<div class="header-article-items header-article__inner">
  
    <div class="header-article-items__start">
      
        <div class="header-article-item"><button class="sidebar-toggle primary-toggle btn btn-sm" title="Toggle primary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
  <span class="fa-solid fa-bars"></span>
</button></div>
      
    </div>
  
  
    <div class="header-article-items__end">
      
        <div class="header-article-item">

<div class="article-header-buttons">





<div class="dropdown dropdown-download-buttons">
  <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false" aria-label="Download this page">
    <i class="fas fa-download"></i>
  </button>
  <ul class="dropdown-menu">
      
      
      
      <li><a href="../_sources/generated/structRP2040_1_1sio.rst" target="_blank"
   class="btn btn-sm btn-download-source-button dropdown-item"
   title="Download source file"
   data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file"></i>
  </span>
<span class="btn__text-container">.rst</span>
</a>
</li>
      
      
      
      
      <li>
<button onclick="window.print()"
  class="btn btn-sm btn-download-pdf-button dropdown-item"
  title="Print to PDF"
  data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file-pdf"></i>
  </span>
<span class="btn__text-container">.pdf</span>
</button>
</li>
      
  </ul>
</div>




<button onclick="toggleFullScreen()"
  class="btn btn-sm btn-fullscreen-button"
  title="Fullscreen mode"
  data-bs-placement="bottom" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-expand"></i>
  </span>

</button>



<script>
document.write(`
  <button class="btn btn-sm nav-link pst-navbar-icon theme-switch-button" title="light/dark" aria-label="light/dark" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="theme-switch fa-solid fa-sun fa-lg" data-mode="light"></i>
    <i class="theme-switch fa-solid fa-moon fa-lg" data-mode="dark"></i>
    <i class="theme-switch fa-solid fa-circle-half-stroke fa-lg" data-mode="auto"></i>
  </button>
`);
</script>


<script>
document.write(`
  <button class="btn btn-sm pst-navbar-icon search-button search-button__button" title="Search" aria-label="Search" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="fa-solid fa-magnifying-glass fa-lg"></i>
  </button>
`);
</script>
<button class="sidebar-toggle secondary-toggle btn btn-sm" title="Toggle secondary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <span class="fa-solid fa-list"></span>
</button>
</div></div>
      
    </div>
  
</div>
</div>
              
              

<div id="jb-print-docs-body" class="onlyprint">
    <h1>Struct sio</h1>
    <!-- Table of contents -->
    <div id="print-main-content">
        <div id="jb-print-toc">
            
            <div>
                <h2> Contents </h2>
            </div>
            <nav aria-label="Page">
                <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#struct-documentation">Struct Documentation</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sioE"><code class="docutils literal notranslate"><span class="pre">RP2040::sio</span></code></a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio11get_GPIO_INEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_IN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio14get_GPIO_HI_INEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_HI_IN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio12get_GPIO_OUTEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_OUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio12set_GPIO_OUTE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_GPIO_OUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio16set_GPIO_OUT_SETE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_GPIO_OUT_SET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio16set_GPIO_OUT_CLRE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_GPIO_OUT_CLR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio16set_GPIO_OUT_XORE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_GPIO_OUT_XOR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio11get_GPIO_OEEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_OE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio11set_GPIO_OEE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_GPIO_OE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio15set_GPIO_OE_SETE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_GPIO_OE_SET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio15set_GPIO_OE_CLRE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_GPIO_OE_CLR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio15set_GPIO_OE_XORE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_GPIO_OE_XOR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio15get_GPIO_HI_OUTEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_HI_OUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio15set_GPIO_HI_OUTE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_GPIO_HI_OUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio19set_GPIO_HI_OUT_SETE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_GPIO_HI_OUT_SET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio19set_GPIO_HI_OUT_CLRE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_GPIO_HI_OUT_CLR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio19set_GPIO_HI_OUT_XORE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_GPIO_HI_OUT_XOR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio14get_GPIO_HI_OEEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_HI_OE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio14set_GPIO_HI_OEE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_GPIO_HI_OE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio18set_GPIO_HI_OE_SETE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_GPIO_HI_OE_SET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio18set_GPIO_HI_OE_CLRE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_GPIO_HI_OE_CLR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio18set_GPIO_HI_OE_XORE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_GPIO_HI_OE_XOR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio15get_FIFO_ST_VLDEv"><code class="docutils literal notranslate"><span class="pre">get_FIFO_ST_VLD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio15get_FIFO_ST_RDYEv"><code class="docutils literal notranslate"><span class="pre">get_FIFO_ST_RDY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio15get_FIFO_ST_WOFEv"><code class="docutils literal notranslate"><span class="pre">get_FIFO_ST_WOF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio15set_FIFO_ST_WOFEv"><code class="docutils literal notranslate"><span class="pre">set_FIFO_ST_WOF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio17clear_FIFO_ST_WOFEv"><code class="docutils literal notranslate"><span class="pre">clear_FIFO_ST_WOF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio18toggle_FIFO_ST_WOFEv"><code class="docutils literal notranslate"><span class="pre">toggle_FIFO_ST_WOF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio15get_FIFO_ST_ROEEv"><code class="docutils literal notranslate"><span class="pre">get_FIFO_ST_ROE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio15set_FIFO_ST_ROEEv"><code class="docutils literal notranslate"><span class="pre">set_FIFO_ST_ROE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio17clear_FIFO_ST_ROEEv"><code class="docutils literal notranslate"><span class="pre">clear_FIFO_ST_ROE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio18toggle_FIFO_ST_ROEEv"><code class="docutils literal notranslate"><span class="pre">toggle_FIFO_ST_ROE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio11get_FIFO_STERbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_FIFO_ST()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio11set_FIFO_STEbb"><code class="docutils literal notranslate"><span class="pre">set_FIFO_ST()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio17get_DIV_CSR_READYEv"><code class="docutils literal notranslate"><span class="pre">get_DIV_CSR_READY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio17get_DIV_CSR_DIRTYEv"><code class="docutils literal notranslate"><span class="pre">get_DIV_CSR_DIRTY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio11get_DIV_CSRERbRb"><code class="docutils literal notranslate"><span class="pre">get_DIV_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio28get_INTERP0_CTRL_LANE0_SHIFTEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE0_SHIFT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio28set_INTERP0_CTRL_LANE0_SHIFTE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE0_SHIFT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31get_INTERP0_CTRL_LANE0_MASK_LSBEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE0_MASK_LSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31set_INTERP0_CTRL_LANE0_MASK_LSBE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE0_MASK_LSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31get_INTERP0_CTRL_LANE0_MASK_MSBEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE0_MASK_MSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31set_INTERP0_CTRL_LANE0_MASK_MSBE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE0_MASK_MSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio29get_INTERP0_CTRL_LANE0_SIGNEDEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE0_SIGNED()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio29set_INTERP0_CTRL_LANE0_SIGNEDEv"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE0_SIGNED()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31clear_INTERP0_CTRL_LANE0_SIGNEDEv"><code class="docutils literal notranslate"><span class="pre">clear_INTERP0_CTRL_LANE0_SIGNED()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio32toggle_INTERP0_CTRL_LANE0_SIGNEDEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTERP0_CTRL_LANE0_SIGNED()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio34get_INTERP0_CTRL_LANE0_CROSS_INPUTEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE0_CROSS_INPUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio34set_INTERP0_CTRL_LANE0_CROSS_INPUTEv"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE0_CROSS_INPUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio36clear_INTERP0_CTRL_LANE0_CROSS_INPUTEv"><code class="docutils literal notranslate"><span class="pre">clear_INTERP0_CTRL_LANE0_CROSS_INPUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio37toggle_INTERP0_CTRL_LANE0_CROSS_INPUTEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTERP0_CTRL_LANE0_CROSS_INPUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio35get_INTERP0_CTRL_LANE0_CROSS_RESULTEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE0_CROSS_RESULT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio35set_INTERP0_CTRL_LANE0_CROSS_RESULTEv"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE0_CROSS_RESULT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio37clear_INTERP0_CTRL_LANE0_CROSS_RESULTEv"><code class="docutils literal notranslate"><span class="pre">clear_INTERP0_CTRL_LANE0_CROSS_RESULT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio38toggle_INTERP0_CTRL_LANE0_CROSS_RESULTEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTERP0_CTRL_LANE0_CROSS_RESULT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio30get_INTERP0_CTRL_LANE0_ADD_RAWEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE0_ADD_RAW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio30set_INTERP0_CTRL_LANE0_ADD_RAWEv"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE0_ADD_RAW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio32clear_INTERP0_CTRL_LANE0_ADD_RAWEv"><code class="docutils literal notranslate"><span class="pre">clear_INTERP0_CTRL_LANE0_ADD_RAW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio33toggle_INTERP0_CTRL_LANE0_ADD_RAWEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTERP0_CTRL_LANE0_ADD_RAW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio32get_INTERP0_CTRL_LANE0_FORCE_MSBEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE0_FORCE_MSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio32set_INTERP0_CTRL_LANE0_FORCE_MSBE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE0_FORCE_MSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio28get_INTERP0_CTRL_LANE0_BLENDEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE0_BLEND()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio28set_INTERP0_CTRL_LANE0_BLENDEv"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE0_BLEND()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio30clear_INTERP0_CTRL_LANE0_BLENDEv"><code class="docutils literal notranslate"><span class="pre">clear_INTERP0_CTRL_LANE0_BLEND()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31toggle_INTERP0_CTRL_LANE0_BLENDEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTERP0_CTRL_LANE0_BLEND()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio29get_INTERP0_CTRL_LANE0_OVERF0Ev"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE0_OVERF0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio29get_INTERP0_CTRL_LANE0_OVERF1Ev"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE0_OVERF1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio28get_INTERP0_CTRL_LANE0_OVERFEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE0_OVERF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio22get_INTERP0_CTRL_LANE0ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_tRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio22set_INTERP0_CTRL_LANE0E7uint8_t7uint8_t7uint8_tbbbb7uint8_tb"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio28get_INTERP0_CTRL_LANE1_SHIFTEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE1_SHIFT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio28set_INTERP0_CTRL_LANE1_SHIFTE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE1_SHIFT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31get_INTERP0_CTRL_LANE1_MASK_LSBEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE1_MASK_LSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31set_INTERP0_CTRL_LANE1_MASK_LSBE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE1_MASK_LSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31get_INTERP0_CTRL_LANE1_MASK_MSBEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE1_MASK_MSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31set_INTERP0_CTRL_LANE1_MASK_MSBE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE1_MASK_MSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio29get_INTERP0_CTRL_LANE1_SIGNEDEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE1_SIGNED()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio29set_INTERP0_CTRL_LANE1_SIGNEDEv"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE1_SIGNED()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31clear_INTERP0_CTRL_LANE1_SIGNEDEv"><code class="docutils literal notranslate"><span class="pre">clear_INTERP0_CTRL_LANE1_SIGNED()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio32toggle_INTERP0_CTRL_LANE1_SIGNEDEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTERP0_CTRL_LANE1_SIGNED()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio34get_INTERP0_CTRL_LANE1_CROSS_INPUTEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE1_CROSS_INPUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio34set_INTERP0_CTRL_LANE1_CROSS_INPUTEv"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE1_CROSS_INPUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio36clear_INTERP0_CTRL_LANE1_CROSS_INPUTEv"><code class="docutils literal notranslate"><span class="pre">clear_INTERP0_CTRL_LANE1_CROSS_INPUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio37toggle_INTERP0_CTRL_LANE1_CROSS_INPUTEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTERP0_CTRL_LANE1_CROSS_INPUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio35get_INTERP0_CTRL_LANE1_CROSS_RESULTEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE1_CROSS_RESULT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio35set_INTERP0_CTRL_LANE1_CROSS_RESULTEv"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE1_CROSS_RESULT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio37clear_INTERP0_CTRL_LANE1_CROSS_RESULTEv"><code class="docutils literal notranslate"><span class="pre">clear_INTERP0_CTRL_LANE1_CROSS_RESULT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio38toggle_INTERP0_CTRL_LANE1_CROSS_RESULTEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTERP0_CTRL_LANE1_CROSS_RESULT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio30get_INTERP0_CTRL_LANE1_ADD_RAWEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE1_ADD_RAW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio30set_INTERP0_CTRL_LANE1_ADD_RAWEv"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE1_ADD_RAW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio32clear_INTERP0_CTRL_LANE1_ADD_RAWEv"><code class="docutils literal notranslate"><span class="pre">clear_INTERP0_CTRL_LANE1_ADD_RAW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio33toggle_INTERP0_CTRL_LANE1_ADD_RAWEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTERP0_CTRL_LANE1_ADD_RAW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio32get_INTERP0_CTRL_LANE1_FORCE_MSBEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE1_FORCE_MSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio32set_INTERP0_CTRL_LANE1_FORCE_MSBE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE1_FORCE_MSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio22get_INTERP0_CTRL_LANE1ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio22set_INTERP0_CTRL_LANE1E7uint8_t7uint8_t7uint8_tbbbb7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio22get_INTERP0_ACCUM0_ADDEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_ACCUM0_ADD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio22set_INTERP0_ACCUM0_ADDE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_ACCUM0_ADD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio22get_INTERP0_ACCUM1_ADDEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_ACCUM1_ADD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio22set_INTERP0_ACCUM1_ADDE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_ACCUM1_ADD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio28get_INTERP1_CTRL_LANE0_SHIFTEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE0_SHIFT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio28set_INTERP1_CTRL_LANE0_SHIFTE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE0_SHIFT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31get_INTERP1_CTRL_LANE0_MASK_LSBEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE0_MASK_LSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31set_INTERP1_CTRL_LANE0_MASK_LSBE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE0_MASK_LSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31get_INTERP1_CTRL_LANE0_MASK_MSBEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE0_MASK_MSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31set_INTERP1_CTRL_LANE0_MASK_MSBE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE0_MASK_MSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio29get_INTERP1_CTRL_LANE0_SIGNEDEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE0_SIGNED()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio29set_INTERP1_CTRL_LANE0_SIGNEDEv"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE0_SIGNED()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31clear_INTERP1_CTRL_LANE0_SIGNEDEv"><code class="docutils literal notranslate"><span class="pre">clear_INTERP1_CTRL_LANE0_SIGNED()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio32toggle_INTERP1_CTRL_LANE0_SIGNEDEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTERP1_CTRL_LANE0_SIGNED()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio34get_INTERP1_CTRL_LANE0_CROSS_INPUTEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE0_CROSS_INPUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio34set_INTERP1_CTRL_LANE0_CROSS_INPUTEv"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE0_CROSS_INPUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio36clear_INTERP1_CTRL_LANE0_CROSS_INPUTEv"><code class="docutils literal notranslate"><span class="pre">clear_INTERP1_CTRL_LANE0_CROSS_INPUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio37toggle_INTERP1_CTRL_LANE0_CROSS_INPUTEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTERP1_CTRL_LANE0_CROSS_INPUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio35get_INTERP1_CTRL_LANE0_CROSS_RESULTEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE0_CROSS_RESULT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio35set_INTERP1_CTRL_LANE0_CROSS_RESULTEv"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE0_CROSS_RESULT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio37clear_INTERP1_CTRL_LANE0_CROSS_RESULTEv"><code class="docutils literal notranslate"><span class="pre">clear_INTERP1_CTRL_LANE0_CROSS_RESULT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio38toggle_INTERP1_CTRL_LANE0_CROSS_RESULTEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTERP1_CTRL_LANE0_CROSS_RESULT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio30get_INTERP1_CTRL_LANE0_ADD_RAWEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE0_ADD_RAW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio30set_INTERP1_CTRL_LANE0_ADD_RAWEv"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE0_ADD_RAW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio32clear_INTERP1_CTRL_LANE0_ADD_RAWEv"><code class="docutils literal notranslate"><span class="pre">clear_INTERP1_CTRL_LANE0_ADD_RAW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio33toggle_INTERP1_CTRL_LANE0_ADD_RAWEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTERP1_CTRL_LANE0_ADD_RAW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio32get_INTERP1_CTRL_LANE0_FORCE_MSBEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE0_FORCE_MSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio32set_INTERP1_CTRL_LANE0_FORCE_MSBE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE0_FORCE_MSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio28get_INTERP1_CTRL_LANE0_CLAMPEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE0_CLAMP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio28set_INTERP1_CTRL_LANE0_CLAMPEv"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE0_CLAMP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio30clear_INTERP1_CTRL_LANE0_CLAMPEv"><code class="docutils literal notranslate"><span class="pre">clear_INTERP1_CTRL_LANE0_CLAMP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31toggle_INTERP1_CTRL_LANE0_CLAMPEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTERP1_CTRL_LANE0_CLAMP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio29get_INTERP1_CTRL_LANE0_OVERF0Ev"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE0_OVERF0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio29get_INTERP1_CTRL_LANE0_OVERF1Ev"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE0_OVERF1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio28get_INTERP1_CTRL_LANE0_OVERFEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE0_OVERF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio22get_INTERP1_CTRL_LANE0ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_tRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio22set_INTERP1_CTRL_LANE0E7uint8_t7uint8_t7uint8_tbbbb7uint8_tb"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio28get_INTERP1_CTRL_LANE1_SHIFTEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE1_SHIFT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio28set_INTERP1_CTRL_LANE1_SHIFTE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE1_SHIFT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31get_INTERP1_CTRL_LANE1_MASK_LSBEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE1_MASK_LSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31set_INTERP1_CTRL_LANE1_MASK_LSBE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE1_MASK_LSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31get_INTERP1_CTRL_LANE1_MASK_MSBEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE1_MASK_MSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31set_INTERP1_CTRL_LANE1_MASK_MSBE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE1_MASK_MSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio29get_INTERP1_CTRL_LANE1_SIGNEDEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE1_SIGNED()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio29set_INTERP1_CTRL_LANE1_SIGNEDEv"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE1_SIGNED()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31clear_INTERP1_CTRL_LANE1_SIGNEDEv"><code class="docutils literal notranslate"><span class="pre">clear_INTERP1_CTRL_LANE1_SIGNED()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio32toggle_INTERP1_CTRL_LANE1_SIGNEDEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTERP1_CTRL_LANE1_SIGNED()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio34get_INTERP1_CTRL_LANE1_CROSS_INPUTEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE1_CROSS_INPUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio34set_INTERP1_CTRL_LANE1_CROSS_INPUTEv"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE1_CROSS_INPUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio36clear_INTERP1_CTRL_LANE1_CROSS_INPUTEv"><code class="docutils literal notranslate"><span class="pre">clear_INTERP1_CTRL_LANE1_CROSS_INPUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio37toggle_INTERP1_CTRL_LANE1_CROSS_INPUTEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTERP1_CTRL_LANE1_CROSS_INPUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio35get_INTERP1_CTRL_LANE1_CROSS_RESULTEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE1_CROSS_RESULT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio35set_INTERP1_CTRL_LANE1_CROSS_RESULTEv"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE1_CROSS_RESULT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio37clear_INTERP1_CTRL_LANE1_CROSS_RESULTEv"><code class="docutils literal notranslate"><span class="pre">clear_INTERP1_CTRL_LANE1_CROSS_RESULT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio38toggle_INTERP1_CTRL_LANE1_CROSS_RESULTEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTERP1_CTRL_LANE1_CROSS_RESULT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio30get_INTERP1_CTRL_LANE1_ADD_RAWEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE1_ADD_RAW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio30set_INTERP1_CTRL_LANE1_ADD_RAWEv"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE1_ADD_RAW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio32clear_INTERP1_CTRL_LANE1_ADD_RAWEv"><code class="docutils literal notranslate"><span class="pre">clear_INTERP1_CTRL_LANE1_ADD_RAW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio33toggle_INTERP1_CTRL_LANE1_ADD_RAWEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTERP1_CTRL_LANE1_ADD_RAW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio32get_INTERP1_CTRL_LANE1_FORCE_MSBEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE1_FORCE_MSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio32set_INTERP1_CTRL_LANE1_FORCE_MSBE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE1_FORCE_MSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio22get_INTERP1_CTRL_LANE1ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio22set_INTERP1_CTRL_LANE1E7uint8_t7uint8_t7uint8_tbbbb7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio22get_INTERP1_ACCUM0_ADDEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_ACCUM0_ADD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio22set_INTERP1_ACCUM0_ADDE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_ACCUM0_ADD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio22get_INTERP1_ACCUM1_ADDEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_ACCUM1_ADD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio22set_INTERP1_ACCUM1_ADDE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_ACCUM1_ADD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio5CPUIDE"><code class="docutils literal notranslate"><span class="pre">CPUID</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio7GPIO_INE"><code class="docutils literal notranslate"><span class="pre">GPIO_IN</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio10GPIO_HI_INE"><code class="docutils literal notranslate"><span class="pre">GPIO_HI_IN</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio17reserved_padding0E"><code class="docutils literal notranslate"><span class="pre">reserved_padding0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio8GPIO_OUTE"><code class="docutils literal notranslate"><span class="pre">GPIO_OUT</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio12GPIO_OUT_SETE"><code class="docutils literal notranslate"><span class="pre">GPIO_OUT_SET</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio12GPIO_OUT_CLRE"><code class="docutils literal notranslate"><span class="pre">GPIO_OUT_CLR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio12GPIO_OUT_XORE"><code class="docutils literal notranslate"><span class="pre">GPIO_OUT_XOR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio7GPIO_OEE"><code class="docutils literal notranslate"><span class="pre">GPIO_OE</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio11GPIO_OE_SETE"><code class="docutils literal notranslate"><span class="pre">GPIO_OE_SET</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio11GPIO_OE_CLRE"><code class="docutils literal notranslate"><span class="pre">GPIO_OE_CLR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio11GPIO_OE_XORE"><code class="docutils literal notranslate"><span class="pre">GPIO_OE_XOR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio11GPIO_HI_OUTE"><code class="docutils literal notranslate"><span class="pre">GPIO_HI_OUT</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio15GPIO_HI_OUT_SETE"><code class="docutils literal notranslate"><span class="pre">GPIO_HI_OUT_SET</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio15GPIO_HI_OUT_CLRE"><code class="docutils literal notranslate"><span class="pre">GPIO_HI_OUT_CLR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio15GPIO_HI_OUT_XORE"><code class="docutils literal notranslate"><span class="pre">GPIO_HI_OUT_XOR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio10GPIO_HI_OEE"><code class="docutils literal notranslate"><span class="pre">GPIO_HI_OE</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio14GPIO_HI_OE_SETE"><code class="docutils literal notranslate"><span class="pre">GPIO_HI_OE_SET</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio14GPIO_HI_OE_CLRE"><code class="docutils literal notranslate"><span class="pre">GPIO_HI_OE_CLR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio14GPIO_HI_OE_XORE"><code class="docutils literal notranslate"><span class="pre">GPIO_HI_OE_XOR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio7FIFO_STE"><code class="docutils literal notranslate"><span class="pre">FIFO_ST</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio7FIFO_WRE"><code class="docutils literal notranslate"><span class="pre">FIFO_WR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio7FIFO_RDE"><code class="docutils literal notranslate"><span class="pre">FIFO_RD</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio11SPINLOCK_STE"><code class="docutils literal notranslate"><span class="pre">SPINLOCK_ST</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio13DIV_UDIVIDENDE"><code class="docutils literal notranslate"><span class="pre">DIV_UDIVIDEND</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio12DIV_UDIVISORE"><code class="docutils literal notranslate"><span class="pre">DIV_UDIVISOR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio13DIV_SDIVIDENDE"><code class="docutils literal notranslate"><span class="pre">DIV_SDIVIDEND</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio12DIV_SDIVISORE"><code class="docutils literal notranslate"><span class="pre">DIV_SDIVISOR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio12DIV_QUOTIENTE"><code class="docutils literal notranslate"><span class="pre">DIV_QUOTIENT</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio13DIV_REMAINDERE"><code class="docutils literal notranslate"><span class="pre">DIV_REMAINDER</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio7DIV_CSRE"><code class="docutils literal notranslate"><span class="pre">DIV_CSR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio17reserved_padding1E"><code class="docutils literal notranslate"><span class="pre">reserved_padding1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio14INTERP0_ACCUM0E"><code class="docutils literal notranslate"><span class="pre">INTERP0_ACCUM0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio14INTERP0_ACCUM1E"><code class="docutils literal notranslate"><span class="pre">INTERP0_ACCUM1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio13INTERP0_BASE0E"><code class="docutils literal notranslate"><span class="pre">INTERP0_BASE0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio13INTERP0_BASE1E"><code class="docutils literal notranslate"><span class="pre">INTERP0_BASE1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio13INTERP0_BASE2E"><code class="docutils literal notranslate"><span class="pre">INTERP0_BASE2</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio17INTERP0_POP_LANE0E"><code class="docutils literal notranslate"><span class="pre">INTERP0_POP_LANE0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio17INTERP0_POP_LANE1E"><code class="docutils literal notranslate"><span class="pre">INTERP0_POP_LANE1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio16INTERP0_POP_FULLE"><code class="docutils literal notranslate"><span class="pre">INTERP0_POP_FULL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio18INTERP0_PEEK_LANE0E"><code class="docutils literal notranslate"><span class="pre">INTERP0_PEEK_LANE0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio18INTERP0_PEEK_LANE1E"><code class="docutils literal notranslate"><span class="pre">INTERP0_PEEK_LANE1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio17INTERP0_PEEK_FULLE"><code class="docutils literal notranslate"><span class="pre">INTERP0_PEEK_FULL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio18INTERP0_CTRL_LANE0E"><code class="docutils literal notranslate"><span class="pre">INTERP0_CTRL_LANE0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio18INTERP0_CTRL_LANE1E"><code class="docutils literal notranslate"><span class="pre">INTERP0_CTRL_LANE1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio18INTERP0_ACCUM0_ADDE"><code class="docutils literal notranslate"><span class="pre">INTERP0_ACCUM0_ADD</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio18INTERP0_ACCUM1_ADDE"><code class="docutils literal notranslate"><span class="pre">INTERP0_ACCUM1_ADD</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio18INTERP0_BASE_1AND0E"><code class="docutils literal notranslate"><span class="pre">INTERP0_BASE_1AND0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio14INTERP1_ACCUM0E"><code class="docutils literal notranslate"><span class="pre">INTERP1_ACCUM0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio14INTERP1_ACCUM1E"><code class="docutils literal notranslate"><span class="pre">INTERP1_ACCUM1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio13INTERP1_BASE0E"><code class="docutils literal notranslate"><span class="pre">INTERP1_BASE0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio13INTERP1_BASE1E"><code class="docutils literal notranslate"><span class="pre">INTERP1_BASE1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio13INTERP1_BASE2E"><code class="docutils literal notranslate"><span class="pre">INTERP1_BASE2</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio17INTERP1_POP_LANE0E"><code class="docutils literal notranslate"><span class="pre">INTERP1_POP_LANE0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio17INTERP1_POP_LANE1E"><code class="docutils literal notranslate"><span class="pre">INTERP1_POP_LANE1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio16INTERP1_POP_FULLE"><code class="docutils literal notranslate"><span class="pre">INTERP1_POP_FULL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio18INTERP1_PEEK_LANE0E"><code class="docutils literal notranslate"><span class="pre">INTERP1_PEEK_LANE0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio18INTERP1_PEEK_LANE1E"><code class="docutils literal notranslate"><span class="pre">INTERP1_PEEK_LANE1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio17INTERP1_PEEK_FULLE"><code class="docutils literal notranslate"><span class="pre">INTERP1_PEEK_FULL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio18INTERP1_CTRL_LANE0E"><code class="docutils literal notranslate"><span class="pre">INTERP1_CTRL_LANE0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio18INTERP1_CTRL_LANE1E"><code class="docutils literal notranslate"><span class="pre">INTERP1_CTRL_LANE1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio18INTERP1_ACCUM0_ADDE"><code class="docutils literal notranslate"><span class="pre">INTERP1_ACCUM0_ADD</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio18INTERP1_ACCUM1_ADDE"><code class="docutils literal notranslate"><span class="pre">INTERP1_ACCUM1_ADD</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio18INTERP1_BASE_1AND0E"><code class="docutils literal notranslate"><span class="pre">INTERP1_BASE_1AND0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio9SPINLOCKSE"><code class="docutils literal notranslate"><span class="pre">SPINLOCKS</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio2idE"><code class="docutils literal notranslate"><span class="pre">id</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio4sizeE"><code class="docutils literal notranslate"><span class="pre">size</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio16SPINLOCKS_lengthE"><code class="docutils literal notranslate"><span class="pre">SPINLOCKS_length</span></code></a></li>
</ul>
</li>
</ul>
</li>
</ul>
            </nav>
        </div>
    </div>
</div>

              
                
<div id="searchbox"></div>
                <article class="bd-article">
                  
  <section id="struct-sio">
<span id="exhale-struct-structrp2040-1-1sio"></span><h1>Struct sio<a class="headerlink" href="#struct-sio" title="Link to this heading">#</a></h1>
<ul class="simple">
<li><p>Defined in <a class="reference internal" href="file_src_generated_structs_sio.h.html#file-src-generated-structs-sio-h"><span class="std std-ref">File sio.h</span></a></p></li>
</ul>
<section id="struct-documentation">
<h2>Struct Documentation<a class="headerlink" href="#struct-documentation" title="Link to this heading">#</a></h2>
<dl class="cpp struct">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sioE">
<span id="_CPPv3N6RP20403sioE"></span><span id="_CPPv2N6RP20403sioE"></span><span id="RP2040::sio"></span><span class="target" id="structRP2040_1_1sio"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">sio</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sioE" title="Link to this definition">#</a><br /></dt>
<dd><p>Single-cycle IO block Provides core-local and inter-core hardware for the two processors, with single-cycle access. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-functions">Public Functions</p>
<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio11get_GPIO_INEv">
<span id="_CPPv3NV6RP20403sio11get_GPIO_INEv"></span><span id="_CPPv2NV6RP20403sio11get_GPIO_INEv"></span><span id="RP2040::sio::get_GPIO_INV"></span><span class="target" id="structRP2040_1_1sio_1af45a50b690978fac784dfdc6f84f73f8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_IN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio11get_GPIO_INEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_INs GPIO_IN field.</p>
<p>Input value for GPIO029 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio14get_GPIO_HI_INEv">
<span id="_CPPv3NV6RP20403sio14get_GPIO_HI_INEv"></span><span id="_CPPv2NV6RP20403sio14get_GPIO_HI_INEv"></span><span id="RP2040::sio::get_GPIO_HI_INV"></span><span class="target" id="structRP2040_1_1sio_1a39ccd3f1471d0a219082006e09360233"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_HI_IN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio14get_GPIO_HI_INEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_HI_INs GPIO_HI_IN field.</p>
<p>Input value on QSPI IO in order 0..5: SCLK, SSn, SD0, SD1, SD2, SD3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio12get_GPIO_OUTEv">
<span id="_CPPv3NV6RP20403sio12get_GPIO_OUTEv"></span><span id="_CPPv2NV6RP20403sio12get_GPIO_OUTEv"></span><span id="RP2040::sio::get_GPIO_OUTV"></span><span class="target" id="structRP2040_1_1sio_1ad936b5d41bcee584366b3cce632cdf25"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_OUT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio12get_GPIO_OUTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_OUTs GPIO_OUT field.</p>
<p>Set output level (1/0 -&gt; high/low) for GPIO029. Reading back gives the last value written, NOT the input value from the pins. If core 0 and core 1 both write to GPIO_OUT simultaneously (or to a SET/CLR/XOR alias), the result is as though the write from core 0 took place first, and the write from core 1 was then applied to that intermediate result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio12set_GPIO_OUTE8uint32_t">
<span id="_CPPv3NV6RP20403sio12set_GPIO_OUTE8uint32_t"></span><span id="_CPPv2NV6RP20403sio12set_GPIO_OUTE8uint32_t"></span><span id="RP2040::sio::set_GPIO_OUT__uint32_tV"></span><span class="target" id="structRP2040_1_1sio_1a7d648ef22f31ecd61b5966705df17b8d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_OUT</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio12set_GPIO_OUTE8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_OUTs GPIO_OUT field.</p>
<p>Set output level (1/0 -&gt; high/low) for GPIO029. Reading back gives the last value written, NOT the input value from the pins. If core 0 and core 1 both write to GPIO_OUT simultaneously (or to a SET/CLR/XOR alias), the result is as though the write from core 0 took place first, and the write from core 1 was then applied to that intermediate result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio16set_GPIO_OUT_SETE8uint32_t">
<span id="_CPPv3NV6RP20403sio16set_GPIO_OUT_SETE8uint32_t"></span><span id="_CPPv2NV6RP20403sio16set_GPIO_OUT_SETE8uint32_t"></span><span id="RP2040::sio::set_GPIO_OUT_SET__uint32_tV"></span><span class="target" id="structRP2040_1_1sio_1aa403c18437c2e8cf3d84183a0ad11698"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_OUT_SET</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio16set_GPIO_OUT_SETE8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_OUT_SETs GPIO_OUT_SET field.</p>
<p>Perform an atomic bit-set on GPIO_OUT, i.e. <code class="docutils literal notranslate"><span class="pre">GPIO_OUT</span> <span class="pre">|=</span> <span class="pre">wdata</span></code></p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio16set_GPIO_OUT_CLRE8uint32_t">
<span id="_CPPv3NV6RP20403sio16set_GPIO_OUT_CLRE8uint32_t"></span><span id="_CPPv2NV6RP20403sio16set_GPIO_OUT_CLRE8uint32_t"></span><span id="RP2040::sio::set_GPIO_OUT_CLR__uint32_tV"></span><span class="target" id="structRP2040_1_1sio_1a8d8cac5f48f548a1c4b5e8bbcd3f6ec8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_OUT_CLR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio16set_GPIO_OUT_CLRE8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_OUT_CLRs GPIO_OUT_CLR field.</p>
<p>Perform an atomic bit-clear on GPIO_OUT, i.e. <code class="docutils literal notranslate"><span class="pre">GPIO_OUT</span> <span class="pre">&amp;=</span> <span class="pre">~wdata</span></code></p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio16set_GPIO_OUT_XORE8uint32_t">
<span id="_CPPv3NV6RP20403sio16set_GPIO_OUT_XORE8uint32_t"></span><span id="_CPPv2NV6RP20403sio16set_GPIO_OUT_XORE8uint32_t"></span><span id="RP2040::sio::set_GPIO_OUT_XOR__uint32_tV"></span><span class="target" id="structRP2040_1_1sio_1a389cb0075a855905564f16920f4568a4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_OUT_XOR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio16set_GPIO_OUT_XORE8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_OUT_XORs GPIO_OUT_XOR field.</p>
<p>Perform an atomic bitwise XOR on GPIO_OUT, i.e. <code class="docutils literal notranslate"><span class="pre">GPIO_OUT</span> <span class="pre">^=</span> <span class="pre">wdata</span></code></p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio11get_GPIO_OEEv">
<span id="_CPPv3NV6RP20403sio11get_GPIO_OEEv"></span><span id="_CPPv2NV6RP20403sio11get_GPIO_OEEv"></span><span id="RP2040::sio::get_GPIO_OEV"></span><span class="target" id="structRP2040_1_1sio_1aab7df0afdb977d18822746bc586f921a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_OE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio11get_GPIO_OEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_OEs GPIO_OE field.</p>
<p>Set output enable (1/0 -&gt; output/input) for GPIO029. Reading back gives the last value written. If core 0 and core 1 both write to GPIO_OE simultaneously (or to a SET/CLR/XOR alias), the result is as though the write from core 0 took place first, and the write from core 1 was then applied to that intermediate result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio11set_GPIO_OEE8uint32_t">
<span id="_CPPv3NV6RP20403sio11set_GPIO_OEE8uint32_t"></span><span id="_CPPv2NV6RP20403sio11set_GPIO_OEE8uint32_t"></span><span id="RP2040::sio::set_GPIO_OE__uint32_tV"></span><span class="target" id="structRP2040_1_1sio_1ad5f9765a63c726b778c5724835f6b785"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_OE</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio11set_GPIO_OEE8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_OEs GPIO_OE field.</p>
<p>Set output enable (1/0 -&gt; output/input) for GPIO029. Reading back gives the last value written. If core 0 and core 1 both write to GPIO_OE simultaneously (or to a SET/CLR/XOR alias), the result is as though the write from core 0 took place first, and the write from core 1 was then applied to that intermediate result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio15set_GPIO_OE_SETE8uint32_t">
<span id="_CPPv3NV6RP20403sio15set_GPIO_OE_SETE8uint32_t"></span><span id="_CPPv2NV6RP20403sio15set_GPIO_OE_SETE8uint32_t"></span><span id="RP2040::sio::set_GPIO_OE_SET__uint32_tV"></span><span class="target" id="structRP2040_1_1sio_1a7eda4de908467b23f7279efee751d1ef"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_OE_SET</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio15set_GPIO_OE_SETE8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_OE_SETs GPIO_OE_SET field.</p>
<p>Perform an atomic bit-set on GPIO_OE, i.e. <code class="docutils literal notranslate"><span class="pre">GPIO_OE</span> <span class="pre">|=</span> <span class="pre">wdata</span></code></p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio15set_GPIO_OE_CLRE8uint32_t">
<span id="_CPPv3NV6RP20403sio15set_GPIO_OE_CLRE8uint32_t"></span><span id="_CPPv2NV6RP20403sio15set_GPIO_OE_CLRE8uint32_t"></span><span id="RP2040::sio::set_GPIO_OE_CLR__uint32_tV"></span><span class="target" id="structRP2040_1_1sio_1a0010e85c25b5f74bc2bd26b8419787c5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_OE_CLR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio15set_GPIO_OE_CLRE8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_OE_CLRs GPIO_OE_CLR field.</p>
<p>Perform an atomic bit-clear on GPIO_OE, i.e. <code class="docutils literal notranslate"><span class="pre">GPIO_OE</span> <span class="pre">&amp;=</span> <span class="pre">~wdata</span></code></p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio15set_GPIO_OE_XORE8uint32_t">
<span id="_CPPv3NV6RP20403sio15set_GPIO_OE_XORE8uint32_t"></span><span id="_CPPv2NV6RP20403sio15set_GPIO_OE_XORE8uint32_t"></span><span id="RP2040::sio::set_GPIO_OE_XOR__uint32_tV"></span><span class="target" id="structRP2040_1_1sio_1aa3f5aabc3b3db5d545a699c5fb855675"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_OE_XOR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio15set_GPIO_OE_XORE8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_OE_XORs GPIO_OE_XOR field.</p>
<p>Perform an atomic bitwise XOR on GPIO_OE, i.e. <code class="docutils literal notranslate"><span class="pre">GPIO_OE</span> <span class="pre">^=</span> <span class="pre">wdata</span></code></p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio15get_GPIO_HI_OUTEv">
<span id="_CPPv3NV6RP20403sio15get_GPIO_HI_OUTEv"></span><span id="_CPPv2NV6RP20403sio15get_GPIO_HI_OUTEv"></span><span id="RP2040::sio::get_GPIO_HI_OUTV"></span><span class="target" id="structRP2040_1_1sio_1a8b4595b06ad4143bff9db43a404aa499"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_HI_OUT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio15get_GPIO_HI_OUTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_HI_OUTs GPIO_HI_OUT field.</p>
<p>Set output level (1/0 -&gt; high/low) for QSPI IO05. Reading back gives the last value written, NOT the input value from the pins. If core 0 and core 1 both write to GPIO_HI_OUT simultaneously (or to a SET/CLR/XOR alias), the result is as though the write from core 0 took place first, and the write from core 1 was then applied to that intermediate result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio15set_GPIO_HI_OUTE7uint8_t">
<span id="_CPPv3NV6RP20403sio15set_GPIO_HI_OUTE7uint8_t"></span><span id="_CPPv2NV6RP20403sio15set_GPIO_HI_OUTE7uint8_t"></span><span id="RP2040::sio::set_GPIO_HI_OUT__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1a9e3ced73cbbb4be9e66654575c7731e0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_HI_OUT</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio15set_GPIO_HI_OUTE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_HI_OUTs GPIO_HI_OUT field.</p>
<p>Set output level (1/0 -&gt; high/low) for QSPI IO05. Reading back gives the last value written, NOT the input value from the pins. If core 0 and core 1 both write to GPIO_HI_OUT simultaneously (or to a SET/CLR/XOR alias), the result is as though the write from core 0 took place first, and the write from core 1 was then applied to that intermediate result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio19set_GPIO_HI_OUT_SETE7uint8_t">
<span id="_CPPv3NV6RP20403sio19set_GPIO_HI_OUT_SETE7uint8_t"></span><span id="_CPPv2NV6RP20403sio19set_GPIO_HI_OUT_SETE7uint8_t"></span><span id="RP2040::sio::set_GPIO_HI_OUT_SET__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1a0b456fc8f9cd25aeb575c4aa4d6b3fec"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_HI_OUT_SET</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio19set_GPIO_HI_OUT_SETE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_HI_OUT_SETs GPIO_HI_OUT_SET field.</p>
<p>Perform an atomic bit-set on GPIO_HI_OUT, i.e. <code class="docutils literal notranslate"><span class="pre">GPIO_HI_OUT</span> <span class="pre">|=</span> <span class="pre">wdata</span></code></p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio19set_GPIO_HI_OUT_CLRE7uint8_t">
<span id="_CPPv3NV6RP20403sio19set_GPIO_HI_OUT_CLRE7uint8_t"></span><span id="_CPPv2NV6RP20403sio19set_GPIO_HI_OUT_CLRE7uint8_t"></span><span id="RP2040::sio::set_GPIO_HI_OUT_CLR__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1a41c48cb11654e9b6ebf4c9b6dbf6a540"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_HI_OUT_CLR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio19set_GPIO_HI_OUT_CLRE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_HI_OUT_CLRs GPIO_HI_OUT_CLR field.</p>
<p>Perform an atomic bit-clear on GPIO_HI_OUT, i.e. <code class="docutils literal notranslate"><span class="pre">GPIO_HI_OUT</span> <span class="pre">&amp;=</span> <span class="pre">~wdata</span></code></p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio19set_GPIO_HI_OUT_XORE7uint8_t">
<span id="_CPPv3NV6RP20403sio19set_GPIO_HI_OUT_XORE7uint8_t"></span><span id="_CPPv2NV6RP20403sio19set_GPIO_HI_OUT_XORE7uint8_t"></span><span id="RP2040::sio::set_GPIO_HI_OUT_XOR__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1ac78990a29cac0b463bd134c13c811135"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_HI_OUT_XOR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio19set_GPIO_HI_OUT_XORE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_HI_OUT_XORs GPIO_HI_OUT_XOR field.</p>
<p>Perform an atomic bitwise XOR on GPIO_HI_OUT, i.e. <code class="docutils literal notranslate"><span class="pre">GPIO_HI_OUT</span> <span class="pre">^=</span> <span class="pre">wdata</span></code></p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio14get_GPIO_HI_OEEv">
<span id="_CPPv3NV6RP20403sio14get_GPIO_HI_OEEv"></span><span id="_CPPv2NV6RP20403sio14get_GPIO_HI_OEEv"></span><span id="RP2040::sio::get_GPIO_HI_OEV"></span><span class="target" id="structRP2040_1_1sio_1a93d19fd94ab48db59fafa0849e5ac926"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_GPIO_HI_OE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio14get_GPIO_HI_OEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get GPIO_HI_OEs GPIO_HI_OE field.</p>
<p>Set output enable (1/0 -&gt; output/input) for QSPI IO05. Reading back gives the last value written. If core 0 and core 1 both write to GPIO_HI_OE simultaneously (or to a SET/CLR/XOR alias), the result is as though the write from core 0 took place first, and the write from core 1 was then applied to that intermediate result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio14set_GPIO_HI_OEE7uint8_t">
<span id="_CPPv3NV6RP20403sio14set_GPIO_HI_OEE7uint8_t"></span><span id="_CPPv2NV6RP20403sio14set_GPIO_HI_OEE7uint8_t"></span><span id="RP2040::sio::set_GPIO_HI_OE__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1a9338dc8791fbf510a2fd910802654737"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_HI_OE</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio14set_GPIO_HI_OEE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_HI_OEs GPIO_HI_OE field.</p>
<p>Set output enable (1/0 -&gt; output/input) for QSPI IO05. Reading back gives the last value written. If core 0 and core 1 both write to GPIO_HI_OE simultaneously (or to a SET/CLR/XOR alias), the result is as though the write from core 0 took place first, and the write from core 1 was then applied to that intermediate result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio18set_GPIO_HI_OE_SETE7uint8_t">
<span id="_CPPv3NV6RP20403sio18set_GPIO_HI_OE_SETE7uint8_t"></span><span id="_CPPv2NV6RP20403sio18set_GPIO_HI_OE_SETE7uint8_t"></span><span id="RP2040::sio::set_GPIO_HI_OE_SET__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1ac8edf5be28bce4dde59ad5df3aa60b81"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_HI_OE_SET</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio18set_GPIO_HI_OE_SETE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_HI_OE_SETs GPIO_HI_OE_SET field.</p>
<p>Perform an atomic bit-set on GPIO_HI_OE, i.e. <code class="docutils literal notranslate"><span class="pre">GPIO_HI_OE</span> <span class="pre">|=</span> <span class="pre">wdata</span></code></p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio18set_GPIO_HI_OE_CLRE7uint8_t">
<span id="_CPPv3NV6RP20403sio18set_GPIO_HI_OE_CLRE7uint8_t"></span><span id="_CPPv2NV6RP20403sio18set_GPIO_HI_OE_CLRE7uint8_t"></span><span id="RP2040::sio::set_GPIO_HI_OE_CLR__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1a20c30c6b0f2f68f99418469eada59fa9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_HI_OE_CLR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio18set_GPIO_HI_OE_CLRE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_HI_OE_CLRs GPIO_HI_OE_CLR field.</p>
<p>Perform an atomic bit-clear on GPIO_HI_OE, i.e. <code class="docutils literal notranslate"><span class="pre">GPIO_HI_OE</span> <span class="pre">&amp;=</span> <span class="pre">~wdata</span></code></p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio18set_GPIO_HI_OE_XORE7uint8_t">
<span id="_CPPv3NV6RP20403sio18set_GPIO_HI_OE_XORE7uint8_t"></span><span id="_CPPv2NV6RP20403sio18set_GPIO_HI_OE_XORE7uint8_t"></span><span id="RP2040::sio::set_GPIO_HI_OE_XOR__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1a84a54d147c10cf1c1f64590062817b69"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_GPIO_HI_OE_XOR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio18set_GPIO_HI_OE_XORE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set GPIO_HI_OE_XORs GPIO_HI_OE_XOR field.</p>
<p>Perform an atomic bitwise XOR on GPIO_HI_OE, i.e. <code class="docutils literal notranslate"><span class="pre">GPIO_HI_OE</span> <span class="pre">^=</span> <span class="pre">wdata</span></code></p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio15get_FIFO_ST_VLDEv">
<span id="_CPPv3NV6RP20403sio15get_FIFO_ST_VLDEv"></span><span id="_CPPv2NV6RP20403sio15get_FIFO_ST_VLDEv"></span><span id="RP2040::sio::get_FIFO_ST_VLDV"></span><span class="target" id="structRP2040_1_1sio_1ac76d9b2b5b376c3db04daae1be3c4e84"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FIFO_ST_VLD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio15get_FIFO_ST_VLDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get FIFO_STs VLD bit.</p>
<p>Value is 1 if this cores RX FIFO is not empty (i.e. if FIFO_RD is valid) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio15get_FIFO_ST_RDYEv">
<span id="_CPPv3NV6RP20403sio15get_FIFO_ST_RDYEv"></span><span id="_CPPv2NV6RP20403sio15get_FIFO_ST_RDYEv"></span><span id="RP2040::sio::get_FIFO_ST_RDYV"></span><span class="target" id="structRP2040_1_1sio_1a08e9917d187beaedfcb6e9e9c2434d9c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FIFO_ST_RDY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio15get_FIFO_ST_RDYEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get FIFO_STs RDY bit.</p>
<p>Value is 1 if this cores TX FIFO is not full (i.e. if FIFO_WR is ready for more data) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio15get_FIFO_ST_WOFEv">
<span id="_CPPv3NV6RP20403sio15get_FIFO_ST_WOFEv"></span><span id="_CPPv2NV6RP20403sio15get_FIFO_ST_WOFEv"></span><span id="RP2040::sio::get_FIFO_ST_WOFV"></span><span class="target" id="structRP2040_1_1sio_1a5c900106146a57256f1b854963574f92"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FIFO_ST_WOF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio15get_FIFO_ST_WOFEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get FIFO_STs WOF bit.</p>
<p>Sticky flag indicating the TX FIFO was written when full. This write was ignored by the FIFO. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio15set_FIFO_ST_WOFEv">
<span id="_CPPv3NV6RP20403sio15set_FIFO_ST_WOFEv"></span><span id="_CPPv2NV6RP20403sio15set_FIFO_ST_WOFEv"></span><span id="RP2040::sio::set_FIFO_ST_WOFV"></span><span class="target" id="structRP2040_1_1sio_1a49729a653a09d4fa25e957aebaf3c90a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FIFO_ST_WOF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio15set_FIFO_ST_WOFEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set FIFO_STs WOF bit.</p>
<p>Sticky flag indicating the TX FIFO was written when full. This write was ignored by the FIFO. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio17clear_FIFO_ST_WOFEv">
<span id="_CPPv3NV6RP20403sio17clear_FIFO_ST_WOFEv"></span><span id="_CPPv2NV6RP20403sio17clear_FIFO_ST_WOFEv"></span><span id="RP2040::sio::clear_FIFO_ST_WOFV"></span><span class="target" id="structRP2040_1_1sio_1a9ab161039cea28c8a3b5c18c3a6cd747"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_FIFO_ST_WOF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio17clear_FIFO_ST_WOFEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear FIFO_STs WOF bit.</p>
<p>Sticky flag indicating the TX FIFO was written when full. This write was ignored by the FIFO. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio18toggle_FIFO_ST_WOFEv">
<span id="_CPPv3NV6RP20403sio18toggle_FIFO_ST_WOFEv"></span><span id="_CPPv2NV6RP20403sio18toggle_FIFO_ST_WOFEv"></span><span id="RP2040::sio::toggle_FIFO_ST_WOFV"></span><span class="target" id="structRP2040_1_1sio_1ae3e694a0ac605bca9a9000970f36eb4b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_FIFO_ST_WOF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio18toggle_FIFO_ST_WOFEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle FIFO_STs WOF bit.</p>
<p>Sticky flag indicating the TX FIFO was written when full. This write was ignored by the FIFO. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio15get_FIFO_ST_ROEEv">
<span id="_CPPv3NV6RP20403sio15get_FIFO_ST_ROEEv"></span><span id="_CPPv2NV6RP20403sio15get_FIFO_ST_ROEEv"></span><span id="RP2040::sio::get_FIFO_ST_ROEV"></span><span class="target" id="structRP2040_1_1sio_1a3d5cbd6177e2e9b84f34f99202c37300"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FIFO_ST_ROE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio15get_FIFO_ST_ROEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get FIFO_STs ROE bit.</p>
<p>Sticky flag indicating the RX FIFO was read when empty. This read was ignored by the FIFO. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio15set_FIFO_ST_ROEEv">
<span id="_CPPv3NV6RP20403sio15set_FIFO_ST_ROEEv"></span><span id="_CPPv2NV6RP20403sio15set_FIFO_ST_ROEEv"></span><span id="RP2040::sio::set_FIFO_ST_ROEV"></span><span class="target" id="structRP2040_1_1sio_1a9a811a9210a9d0c9fb5d7f4caeff2600"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FIFO_ST_ROE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio15set_FIFO_ST_ROEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set FIFO_STs ROE bit.</p>
<p>Sticky flag indicating the RX FIFO was read when empty. This read was ignored by the FIFO. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio17clear_FIFO_ST_ROEEv">
<span id="_CPPv3NV6RP20403sio17clear_FIFO_ST_ROEEv"></span><span id="_CPPv2NV6RP20403sio17clear_FIFO_ST_ROEEv"></span><span id="RP2040::sio::clear_FIFO_ST_ROEV"></span><span class="target" id="structRP2040_1_1sio_1a25703b99528555d25a21f27af4bbbe40"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_FIFO_ST_ROE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio17clear_FIFO_ST_ROEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear FIFO_STs ROE bit.</p>
<p>Sticky flag indicating the RX FIFO was read when empty. This read was ignored by the FIFO. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio18toggle_FIFO_ST_ROEEv">
<span id="_CPPv3NV6RP20403sio18toggle_FIFO_ST_ROEEv"></span><span id="_CPPv2NV6RP20403sio18toggle_FIFO_ST_ROEEv"></span><span id="RP2040::sio::toggle_FIFO_ST_ROEV"></span><span class="target" id="structRP2040_1_1sio_1a7fe2e363a1739fbcc1a74d00c458e173"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_FIFO_ST_ROE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio18toggle_FIFO_ST_ROEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle FIFO_STs ROE bit.</p>
<p>Sticky flag indicating the RX FIFO was read when empty. This read was ignored by the FIFO. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio11get_FIFO_STERbRbRbRb">
<span id="_CPPv3NV6RP20403sio11get_FIFO_STERbRbRbRb"></span><span id="_CPPv2NV6RP20403sio11get_FIFO_STERbRbRbRb"></span><span id="RP2040::sio::get_FIFO_ST__bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1sio_1a4b10c0330b34500e599b44b529bef7f7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FIFO_ST</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">VLD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RDY</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">WOF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ROE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio11get_FIFO_STERbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of FIFO_STs bit fields.</p>
<p>(read-write) Status register for inter-core FIFOs (mailboxes). There is one FIFO in the core 0 -&gt; core 1 direction, and one core 1 -&gt; core 0. Both are 32 bits wide and 8 words deep. Core 0 can see the read side of the 1-&gt;0 FIFO (RX), and the write side of 0-&gt;1 FIFO (TX). Core 1 can see the read side of the 0-&gt;1 FIFO (RX), and the write side of 1-&gt;0 FIFO (TX). The SIO IRQ for each core is the logical OR of the VLD, WOF and ROE fields of its FIFO_ST register. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio11set_FIFO_STEbb">
<span id="_CPPv3NV6RP20403sio11set_FIFO_STEbb"></span><span id="_CPPv2NV6RP20403sio11set_FIFO_STEbb"></span><span id="RP2040::sio::set_FIFO_ST__b.bV"></span><span class="target" id="structRP2040_1_1sio_1afc61779b4e139c9c76aa6fc37452368a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_FIFO_ST</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">WOF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ROE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio11set_FIFO_STEbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of FIFO_STs bit fields.</p>
<p>(read-write) Status register for inter-core FIFOs (mailboxes). There is one FIFO in the core 0 -&gt; core 1 direction, and one core 1 -&gt; core 0. Both are 32 bits wide and 8 words deep. Core 0 can see the read side of the 1-&gt;0 FIFO (RX), and the write side of 0-&gt;1 FIFO (TX). Core 1 can see the read side of the 0-&gt;1 FIFO (RX), and the write side of 1-&gt;0 FIFO (TX). The SIO IRQ for each core is the logical OR of the VLD, WOF and ROE fields of its FIFO_ST register. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio17get_DIV_CSR_READYEv">
<span id="_CPPv3NV6RP20403sio17get_DIV_CSR_READYEv"></span><span id="_CPPv2NV6RP20403sio17get_DIV_CSR_READYEv"></span><span id="RP2040::sio::get_DIV_CSR_READYV"></span><span class="target" id="structRP2040_1_1sio_1aa46d89c061538b78d71c26216b83acc1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DIV_CSR_READY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio17get_DIV_CSR_READYEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DIV_CSRs READY bit.</p>
<p>Reads as 0 when a calculation is in progress, 1 otherwise. Writing an operand (xDIVIDEND, xDIVISOR) will immediately start a new calculation, no matter if one is already in progress. Writing to a result register will immediately terminate any in-progress calculation and set the READY and DIRTY flags. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio17get_DIV_CSR_DIRTYEv">
<span id="_CPPv3NV6RP20403sio17get_DIV_CSR_DIRTYEv"></span><span id="_CPPv2NV6RP20403sio17get_DIV_CSR_DIRTYEv"></span><span id="RP2040::sio::get_DIV_CSR_DIRTYV"></span><span class="target" id="structRP2040_1_1sio_1af53352ea0c5fbee8045b5bbe1a3e989b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DIV_CSR_DIRTY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio17get_DIV_CSR_DIRTYEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get DIV_CSRs DIRTY bit.</p>
<p>Changes to 1 when any register is written, and back to 0 when QUOTIENT is read. Software can use this flag to make save/restore more efficient (skip if not DIRTY). If the flag is used in this way, its recommended to either read QUOTIENT only, or REMAINDER and then QUOTIENT, to prevent data loss on context switch. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio11get_DIV_CSRERbRb">
<span id="_CPPv3NV6RP20403sio11get_DIV_CSRERbRb"></span><span id="_CPPv2NV6RP20403sio11get_DIV_CSRERbRb"></span><span id="RP2040::sio::get_DIV_CSR__bR.bRV"></span><span class="target" id="structRP2040_1_1sio_1a3997d0ec9f75b14e122185c49d094d42"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_DIV_CSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">READY</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DIRTY</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio11get_DIV_CSRERbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of DIV_CSRs bit fields.</p>
<p>(read-only) Control and status register for divider. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio28get_INTERP0_CTRL_LANE0_SHIFTEv">
<span id="_CPPv3NV6RP20403sio28get_INTERP0_CTRL_LANE0_SHIFTEv"></span><span id="_CPPv2NV6RP20403sio28get_INTERP0_CTRL_LANE0_SHIFTEv"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE0_SHIFTV"></span><span class="target" id="structRP2040_1_1sio_1a1ba9564500dbf02916961c6f694f2b48"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE0_SHIFT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio28get_INTERP0_CTRL_LANE0_SHIFTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE0s SHIFT field.</p>
<p>Logical right-shift applied to accumulator before masking </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio28set_INTERP0_CTRL_LANE0_SHIFTE7uint8_t">
<span id="_CPPv3NV6RP20403sio28set_INTERP0_CTRL_LANE0_SHIFTE7uint8_t"></span><span id="_CPPv2NV6RP20403sio28set_INTERP0_CTRL_LANE0_SHIFTE7uint8_t"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE0_SHIFT__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1a018b9c92f92e486f44d4a9a488a6c93f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE0_SHIFT</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio28set_INTERP0_CTRL_LANE0_SHIFTE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_CTRL_LANE0s SHIFT field.</p>
<p>Logical right-shift applied to accumulator before masking </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31get_INTERP0_CTRL_LANE0_MASK_LSBEv">
<span id="_CPPv3NV6RP20403sio31get_INTERP0_CTRL_LANE0_MASK_LSBEv"></span><span id="_CPPv2NV6RP20403sio31get_INTERP0_CTRL_LANE0_MASK_LSBEv"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE0_MASK_LSBV"></span><span class="target" id="structRP2040_1_1sio_1a6e840190c7512bed59837dac16d8e95c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE0_MASK_LSB</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31get_INTERP0_CTRL_LANE0_MASK_LSBEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE0s MASK_LSB field.</p>
<p>The least-significant bit allowed to pass by the mask (inclusive) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31set_INTERP0_CTRL_LANE0_MASK_LSBE7uint8_t">
<span id="_CPPv3NV6RP20403sio31set_INTERP0_CTRL_LANE0_MASK_LSBE7uint8_t"></span><span id="_CPPv2NV6RP20403sio31set_INTERP0_CTRL_LANE0_MASK_LSBE7uint8_t"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE0_MASK_LSB__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1a01298790c29666d0234a4835102069cf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE0_MASK_LSB</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31set_INTERP0_CTRL_LANE0_MASK_LSBE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_CTRL_LANE0s MASK_LSB field.</p>
<p>The least-significant bit allowed to pass by the mask (inclusive) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31get_INTERP0_CTRL_LANE0_MASK_MSBEv">
<span id="_CPPv3NV6RP20403sio31get_INTERP0_CTRL_LANE0_MASK_MSBEv"></span><span id="_CPPv2NV6RP20403sio31get_INTERP0_CTRL_LANE0_MASK_MSBEv"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE0_MASK_MSBV"></span><span class="target" id="structRP2040_1_1sio_1a0fdefdc53f2802839a7305d10caf509b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE0_MASK_MSB</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31get_INTERP0_CTRL_LANE0_MASK_MSBEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE0s MASK_MSB field.</p>
<p>The most-significant bit allowed to pass by the mask (inclusive) Setting MSB &lt; LSB may cause chip to turn inside-out </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31set_INTERP0_CTRL_LANE0_MASK_MSBE7uint8_t">
<span id="_CPPv3NV6RP20403sio31set_INTERP0_CTRL_LANE0_MASK_MSBE7uint8_t"></span><span id="_CPPv2NV6RP20403sio31set_INTERP0_CTRL_LANE0_MASK_MSBE7uint8_t"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE0_MASK_MSB__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1a87ff7d15df029752f446902f1dd6c78d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE0_MASK_MSB</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31set_INTERP0_CTRL_LANE0_MASK_MSBE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_CTRL_LANE0s MASK_MSB field.</p>
<p>The most-significant bit allowed to pass by the mask (inclusive) Setting MSB &lt; LSB may cause chip to turn inside-out </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio29get_INTERP0_CTRL_LANE0_SIGNEDEv">
<span id="_CPPv3NV6RP20403sio29get_INTERP0_CTRL_LANE0_SIGNEDEv"></span><span id="_CPPv2NV6RP20403sio29get_INTERP0_CTRL_LANE0_SIGNEDEv"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE0_SIGNEDV"></span><span class="target" id="structRP2040_1_1sio_1ac5cf0b3324c7dcce04eebe6c1f4c6c00"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE0_SIGNED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio29get_INTERP0_CTRL_LANE0_SIGNEDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE0s SIGNED bit.</p>
<p>If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits before adding to BASE0, and LANE0 PEEK/POP appear extended to 32 bits when read by processor. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio29set_INTERP0_CTRL_LANE0_SIGNEDEv">
<span id="_CPPv3NV6RP20403sio29set_INTERP0_CTRL_LANE0_SIGNEDEv"></span><span id="_CPPv2NV6RP20403sio29set_INTERP0_CTRL_LANE0_SIGNEDEv"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE0_SIGNEDV"></span><span class="target" id="structRP2040_1_1sio_1ae8885d33ae68a0ca73beacaa07610965"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE0_SIGNED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio29set_INTERP0_CTRL_LANE0_SIGNEDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_CTRL_LANE0s SIGNED bit.</p>
<p>If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits before adding to BASE0, and LANE0 PEEK/POP appear extended to 32 bits when read by processor. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31clear_INTERP0_CTRL_LANE0_SIGNEDEv">
<span id="_CPPv3NV6RP20403sio31clear_INTERP0_CTRL_LANE0_SIGNEDEv"></span><span id="_CPPv2NV6RP20403sio31clear_INTERP0_CTRL_LANE0_SIGNEDEv"></span><span id="RP2040::sio::clear_INTERP0_CTRL_LANE0_SIGNEDV"></span><span class="target" id="structRP2040_1_1sio_1a8babd2b0cac1ba2bc4d5c15888e80eed"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTERP0_CTRL_LANE0_SIGNED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31clear_INTERP0_CTRL_LANE0_SIGNEDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTERP0_CTRL_LANE0s SIGNED bit.</p>
<p>If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits before adding to BASE0, and LANE0 PEEK/POP appear extended to 32 bits when read by processor. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio32toggle_INTERP0_CTRL_LANE0_SIGNEDEv">
<span id="_CPPv3NV6RP20403sio32toggle_INTERP0_CTRL_LANE0_SIGNEDEv"></span><span id="_CPPv2NV6RP20403sio32toggle_INTERP0_CTRL_LANE0_SIGNEDEv"></span><span id="RP2040::sio::toggle_INTERP0_CTRL_LANE0_SIGNEDV"></span><span class="target" id="structRP2040_1_1sio_1a7984af780ff5f34d9cbc9a7263ca0302"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTERP0_CTRL_LANE0_SIGNED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio32toggle_INTERP0_CTRL_LANE0_SIGNEDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTERP0_CTRL_LANE0s SIGNED bit.</p>
<p>If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits before adding to BASE0, and LANE0 PEEK/POP appear extended to 32 bits when read by processor. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio34get_INTERP0_CTRL_LANE0_CROSS_INPUTEv">
<span id="_CPPv3NV6RP20403sio34get_INTERP0_CTRL_LANE0_CROSS_INPUTEv"></span><span id="_CPPv2NV6RP20403sio34get_INTERP0_CTRL_LANE0_CROSS_INPUTEv"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE0_CROSS_INPUTV"></span><span class="target" id="structRP2040_1_1sio_1a5601cfc0c6a52bfab53032754c4f8342"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE0_CROSS_INPUT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio34get_INTERP0_CTRL_LANE0_CROSS_INPUTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE0s CROSS_INPUT bit.</p>
<p>If 1, feed the opposite lanes accumulator into this lanes shift + mask hardware. Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio34set_INTERP0_CTRL_LANE0_CROSS_INPUTEv">
<span id="_CPPv3NV6RP20403sio34set_INTERP0_CTRL_LANE0_CROSS_INPUTEv"></span><span id="_CPPv2NV6RP20403sio34set_INTERP0_CTRL_LANE0_CROSS_INPUTEv"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE0_CROSS_INPUTV"></span><span class="target" id="structRP2040_1_1sio_1a0d0b95b6144fa790266631c21858c3f7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE0_CROSS_INPUT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio34set_INTERP0_CTRL_LANE0_CROSS_INPUTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_CTRL_LANE0s CROSS_INPUT bit.</p>
<p>If 1, feed the opposite lanes accumulator into this lanes shift + mask hardware. Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio36clear_INTERP0_CTRL_LANE0_CROSS_INPUTEv">
<span id="_CPPv3NV6RP20403sio36clear_INTERP0_CTRL_LANE0_CROSS_INPUTEv"></span><span id="_CPPv2NV6RP20403sio36clear_INTERP0_CTRL_LANE0_CROSS_INPUTEv"></span><span id="RP2040::sio::clear_INTERP0_CTRL_LANE0_CROSS_INPUTV"></span><span class="target" id="structRP2040_1_1sio_1a4560229ad80dcc2baf1dd868932ec791"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTERP0_CTRL_LANE0_CROSS_INPUT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio36clear_INTERP0_CTRL_LANE0_CROSS_INPUTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTERP0_CTRL_LANE0s CROSS_INPUT bit.</p>
<p>If 1, feed the opposite lanes accumulator into this lanes shift + mask hardware. Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio37toggle_INTERP0_CTRL_LANE0_CROSS_INPUTEv">
<span id="_CPPv3NV6RP20403sio37toggle_INTERP0_CTRL_LANE0_CROSS_INPUTEv"></span><span id="_CPPv2NV6RP20403sio37toggle_INTERP0_CTRL_LANE0_CROSS_INPUTEv"></span><span id="RP2040::sio::toggle_INTERP0_CTRL_LANE0_CROSS_INPUTV"></span><span class="target" id="structRP2040_1_1sio_1a8417a1f11fbf56ee60e8cb81dfbfd8a6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTERP0_CTRL_LANE0_CROSS_INPUT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio37toggle_INTERP0_CTRL_LANE0_CROSS_INPUTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTERP0_CTRL_LANE0s CROSS_INPUT bit.</p>
<p>If 1, feed the opposite lanes accumulator into this lanes shift + mask hardware. Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio35get_INTERP0_CTRL_LANE0_CROSS_RESULTEv">
<span id="_CPPv3NV6RP20403sio35get_INTERP0_CTRL_LANE0_CROSS_RESULTEv"></span><span id="_CPPv2NV6RP20403sio35get_INTERP0_CTRL_LANE0_CROSS_RESULTEv"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE0_CROSS_RESULTV"></span><span class="target" id="structRP2040_1_1sio_1ab073e23757b8926db1a50674480bd934"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE0_CROSS_RESULT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio35get_INTERP0_CTRL_LANE0_CROSS_RESULTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE0s CROSS_RESULT bit.</p>
<p>If 1, feed the opposite lanes result into this lanes accumulator on POP. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio35set_INTERP0_CTRL_LANE0_CROSS_RESULTEv">
<span id="_CPPv3NV6RP20403sio35set_INTERP0_CTRL_LANE0_CROSS_RESULTEv"></span><span id="_CPPv2NV6RP20403sio35set_INTERP0_CTRL_LANE0_CROSS_RESULTEv"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE0_CROSS_RESULTV"></span><span class="target" id="structRP2040_1_1sio_1a150cd4f79d2f41ec0eca71b11b4453a9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE0_CROSS_RESULT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio35set_INTERP0_CTRL_LANE0_CROSS_RESULTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_CTRL_LANE0s CROSS_RESULT bit.</p>
<p>If 1, feed the opposite lanes result into this lanes accumulator on POP. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio37clear_INTERP0_CTRL_LANE0_CROSS_RESULTEv">
<span id="_CPPv3NV6RP20403sio37clear_INTERP0_CTRL_LANE0_CROSS_RESULTEv"></span><span id="_CPPv2NV6RP20403sio37clear_INTERP0_CTRL_LANE0_CROSS_RESULTEv"></span><span id="RP2040::sio::clear_INTERP0_CTRL_LANE0_CROSS_RESULTV"></span><span class="target" id="structRP2040_1_1sio_1aea544c8b788205ba1ea32f6650464886"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTERP0_CTRL_LANE0_CROSS_RESULT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio37clear_INTERP0_CTRL_LANE0_CROSS_RESULTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTERP0_CTRL_LANE0s CROSS_RESULT bit.</p>
<p>If 1, feed the opposite lanes result into this lanes accumulator on POP. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio38toggle_INTERP0_CTRL_LANE0_CROSS_RESULTEv">
<span id="_CPPv3NV6RP20403sio38toggle_INTERP0_CTRL_LANE0_CROSS_RESULTEv"></span><span id="_CPPv2NV6RP20403sio38toggle_INTERP0_CTRL_LANE0_CROSS_RESULTEv"></span><span id="RP2040::sio::toggle_INTERP0_CTRL_LANE0_CROSS_RESULTV"></span><span class="target" id="structRP2040_1_1sio_1a43527416c9d0726401bf10bcd9926011"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTERP0_CTRL_LANE0_CROSS_RESULT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio38toggle_INTERP0_CTRL_LANE0_CROSS_RESULTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTERP0_CTRL_LANE0s CROSS_RESULT bit.</p>
<p>If 1, feed the opposite lanes result into this lanes accumulator on POP. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio30get_INTERP0_CTRL_LANE0_ADD_RAWEv">
<span id="_CPPv3NV6RP20403sio30get_INTERP0_CTRL_LANE0_ADD_RAWEv"></span><span id="_CPPv2NV6RP20403sio30get_INTERP0_CTRL_LANE0_ADD_RAWEv"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE0_ADD_RAWV"></span><span class="target" id="structRP2040_1_1sio_1a1d2045c4697cbe3a2be490c6e0bda73d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE0_ADD_RAW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio30get_INTERP0_CTRL_LANE0_ADD_RAWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE0s ADD_RAW bit.</p>
<p>If 1, mask + shift is bypassed for LANE0 result. This does not affect FULL result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio30set_INTERP0_CTRL_LANE0_ADD_RAWEv">
<span id="_CPPv3NV6RP20403sio30set_INTERP0_CTRL_LANE0_ADD_RAWEv"></span><span id="_CPPv2NV6RP20403sio30set_INTERP0_CTRL_LANE0_ADD_RAWEv"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE0_ADD_RAWV"></span><span class="target" id="structRP2040_1_1sio_1a5760b95e1f1e86d4580c165ac87d143a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE0_ADD_RAW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio30set_INTERP0_CTRL_LANE0_ADD_RAWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_CTRL_LANE0s ADD_RAW bit.</p>
<p>If 1, mask + shift is bypassed for LANE0 result. This does not affect FULL result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio32clear_INTERP0_CTRL_LANE0_ADD_RAWEv">
<span id="_CPPv3NV6RP20403sio32clear_INTERP0_CTRL_LANE0_ADD_RAWEv"></span><span id="_CPPv2NV6RP20403sio32clear_INTERP0_CTRL_LANE0_ADD_RAWEv"></span><span id="RP2040::sio::clear_INTERP0_CTRL_LANE0_ADD_RAWV"></span><span class="target" id="structRP2040_1_1sio_1ad0bf2e0885ff2771ea3dcfe5324320ce"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTERP0_CTRL_LANE0_ADD_RAW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio32clear_INTERP0_CTRL_LANE0_ADD_RAWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTERP0_CTRL_LANE0s ADD_RAW bit.</p>
<p>If 1, mask + shift is bypassed for LANE0 result. This does not affect FULL result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio33toggle_INTERP0_CTRL_LANE0_ADD_RAWEv">
<span id="_CPPv3NV6RP20403sio33toggle_INTERP0_CTRL_LANE0_ADD_RAWEv"></span><span id="_CPPv2NV6RP20403sio33toggle_INTERP0_CTRL_LANE0_ADD_RAWEv"></span><span id="RP2040::sio::toggle_INTERP0_CTRL_LANE0_ADD_RAWV"></span><span class="target" id="structRP2040_1_1sio_1a9e9356ba53a83eceea91fdf6f0bc0499"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTERP0_CTRL_LANE0_ADD_RAW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio33toggle_INTERP0_CTRL_LANE0_ADD_RAWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTERP0_CTRL_LANE0s ADD_RAW bit.</p>
<p>If 1, mask + shift is bypassed for LANE0 result. This does not affect FULL result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio32get_INTERP0_CTRL_LANE0_FORCE_MSBEv">
<span id="_CPPv3NV6RP20403sio32get_INTERP0_CTRL_LANE0_FORCE_MSBEv"></span><span id="_CPPv2NV6RP20403sio32get_INTERP0_CTRL_LANE0_FORCE_MSBEv"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE0_FORCE_MSBV"></span><span class="target" id="structRP2040_1_1sio_1aefbbac87d15e62cf3a92f8c75be79b4d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE0_FORCE_MSB</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio32get_INTERP0_CTRL_LANE0_FORCE_MSBEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE0s FORCE_MSB field.</p>
<p>ORed into bits 29:28 of the lane result presented to the processor on the bus. No effect on the internal 32-bit datapath. Handy for using a lane to generate sequence of pointers into flash or SRAM. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio32set_INTERP0_CTRL_LANE0_FORCE_MSBE7uint8_t">
<span id="_CPPv3NV6RP20403sio32set_INTERP0_CTRL_LANE0_FORCE_MSBE7uint8_t"></span><span id="_CPPv2NV6RP20403sio32set_INTERP0_CTRL_LANE0_FORCE_MSBE7uint8_t"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE0_FORCE_MSB__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1a00df23b1659a30aff41005e7c1e5e661"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE0_FORCE_MSB</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio32set_INTERP0_CTRL_LANE0_FORCE_MSBE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_CTRL_LANE0s FORCE_MSB field.</p>
<p>ORed into bits 29:28 of the lane result presented to the processor on the bus. No effect on the internal 32-bit datapath. Handy for using a lane to generate sequence of pointers into flash or SRAM. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio28get_INTERP0_CTRL_LANE0_BLENDEv">
<span id="_CPPv3NV6RP20403sio28get_INTERP0_CTRL_LANE0_BLENDEv"></span><span id="_CPPv2NV6RP20403sio28get_INTERP0_CTRL_LANE0_BLENDEv"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE0_BLENDV"></span><span class="target" id="structRP2040_1_1sio_1a9730c731c75615e5eeec2d840630661d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE0_BLEND</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio28get_INTERP0_CTRL_LANE0_BLENDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE0s BLEND bit.</p>
<p>Only present on INTERP0 on each core. If BLEND mode is enabled:<ul class="simple">
<li><p>LANE1 result is a linear interpolation between BASE0 and BASE1, controlled by the 8 LSBs of lane 1 shift and mask value (a fractional number between 0 and 255/256ths)</p></li>
<li><p>LANE0 result does not have BASE0 added (yields only the 8 LSBs of lane 1 shift+mask value)</p></li>
<li><p>FULL result does not have lane 1 shift+mask value added (BASE2 + lane 0 shift+mask) LANE1 SIGNED flag controls whether the interpolation is signed or unsigned. </p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio28set_INTERP0_CTRL_LANE0_BLENDEv">
<span id="_CPPv3NV6RP20403sio28set_INTERP0_CTRL_LANE0_BLENDEv"></span><span id="_CPPv2NV6RP20403sio28set_INTERP0_CTRL_LANE0_BLENDEv"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE0_BLENDV"></span><span class="target" id="structRP2040_1_1sio_1a01349d48d137dfc95699c3866ce93724"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE0_BLEND</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio28set_INTERP0_CTRL_LANE0_BLENDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_CTRL_LANE0s BLEND bit.</p>
<p>Only present on INTERP0 on each core. If BLEND mode is enabled:<ul class="simple">
<li><p>LANE1 result is a linear interpolation between BASE0 and BASE1, controlled by the 8 LSBs of lane 1 shift and mask value (a fractional number between 0 and 255/256ths)</p></li>
<li><p>LANE0 result does not have BASE0 added (yields only the 8 LSBs of lane 1 shift+mask value)</p></li>
<li><p>FULL result does not have lane 1 shift+mask value added (BASE2 + lane 0 shift+mask) LANE1 SIGNED flag controls whether the interpolation is signed or unsigned. </p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio30clear_INTERP0_CTRL_LANE0_BLENDEv">
<span id="_CPPv3NV6RP20403sio30clear_INTERP0_CTRL_LANE0_BLENDEv"></span><span id="_CPPv2NV6RP20403sio30clear_INTERP0_CTRL_LANE0_BLENDEv"></span><span id="RP2040::sio::clear_INTERP0_CTRL_LANE0_BLENDV"></span><span class="target" id="structRP2040_1_1sio_1ae4ef3693972278d2df629874c1a3f672"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTERP0_CTRL_LANE0_BLEND</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio30clear_INTERP0_CTRL_LANE0_BLENDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTERP0_CTRL_LANE0s BLEND bit.</p>
<p>Only present on INTERP0 on each core. If BLEND mode is enabled:<ul class="simple">
<li><p>LANE1 result is a linear interpolation between BASE0 and BASE1, controlled by the 8 LSBs of lane 1 shift and mask value (a fractional number between 0 and 255/256ths)</p></li>
<li><p>LANE0 result does not have BASE0 added (yields only the 8 LSBs of lane 1 shift+mask value)</p></li>
<li><p>FULL result does not have lane 1 shift+mask value added (BASE2 + lane 0 shift+mask) LANE1 SIGNED flag controls whether the interpolation is signed or unsigned. </p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31toggle_INTERP0_CTRL_LANE0_BLENDEv">
<span id="_CPPv3NV6RP20403sio31toggle_INTERP0_CTRL_LANE0_BLENDEv"></span><span id="_CPPv2NV6RP20403sio31toggle_INTERP0_CTRL_LANE0_BLENDEv"></span><span id="RP2040::sio::toggle_INTERP0_CTRL_LANE0_BLENDV"></span><span class="target" id="structRP2040_1_1sio_1a7b8e3e24806e46ada9bf35efb14d168c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTERP0_CTRL_LANE0_BLEND</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31toggle_INTERP0_CTRL_LANE0_BLENDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTERP0_CTRL_LANE0s BLEND bit.</p>
<p>Only present on INTERP0 on each core. If BLEND mode is enabled:<ul class="simple">
<li><p>LANE1 result is a linear interpolation between BASE0 and BASE1, controlled by the 8 LSBs of lane 1 shift and mask value (a fractional number between 0 and 255/256ths)</p></li>
<li><p>LANE0 result does not have BASE0 added (yields only the 8 LSBs of lane 1 shift+mask value)</p></li>
<li><p>FULL result does not have lane 1 shift+mask value added (BASE2 + lane 0 shift+mask) LANE1 SIGNED flag controls whether the interpolation is signed or unsigned. </p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio29get_INTERP0_CTRL_LANE0_OVERF0Ev">
<span id="_CPPv3NV6RP20403sio29get_INTERP0_CTRL_LANE0_OVERF0Ev"></span><span id="_CPPv2NV6RP20403sio29get_INTERP0_CTRL_LANE0_OVERF0Ev"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE0_OVERF0V"></span><span class="target" id="structRP2040_1_1sio_1ae9f42df8acb7e551e6e2d61ac56027e6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE0_OVERF0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio29get_INTERP0_CTRL_LANE0_OVERF0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE0s OVERF0 bit.</p>
<p>Indicates if any masked-off MSBs in ACCUM0 are set. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio29get_INTERP0_CTRL_LANE0_OVERF1Ev">
<span id="_CPPv3NV6RP20403sio29get_INTERP0_CTRL_LANE0_OVERF1Ev"></span><span id="_CPPv2NV6RP20403sio29get_INTERP0_CTRL_LANE0_OVERF1Ev"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE0_OVERF1V"></span><span class="target" id="structRP2040_1_1sio_1a3599b87a330b75273b6c520566bee7b2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE0_OVERF1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio29get_INTERP0_CTRL_LANE0_OVERF1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE0s OVERF1 bit.</p>
<p>Indicates if any masked-off MSBs in ACCUM1 are set. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio28get_INTERP0_CTRL_LANE0_OVERFEv">
<span id="_CPPv3NV6RP20403sio28get_INTERP0_CTRL_LANE0_OVERFEv"></span><span id="_CPPv2NV6RP20403sio28get_INTERP0_CTRL_LANE0_OVERFEv"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE0_OVERFV"></span><span class="target" id="structRP2040_1_1sio_1a78cb1bc5bda9192a7b10b67eb55d97a0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE0_OVERF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio28get_INTERP0_CTRL_LANE0_OVERFEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE0s OVERF bit.</p>
<p>Set if either OVERF0 or OVERF1 is set. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio22get_INTERP0_CTRL_LANE0ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_tRbRbRbRb">
<span id="_CPPv3NV6RP20403sio22get_INTERP0_CTRL_LANE0ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_tRbRbRbRb"></span><span id="_CPPv2NV6RP20403sio22get_INTERP0_CTRL_LANE0ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_tRbRbRbRb"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE0__uint8_tR.uint8_tR.uint8_tR.bR.bR.bR.bR.uint8_tR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1sio_1a1046ebd7198e34f94afcbc2d57d7d042"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SHIFT</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">MASK_LSB</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">MASK_MSB</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SIGNED</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CROSS_INPUT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CROSS_RESULT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ADD_RAW</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FORCE_MSB</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BLEND</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OVERF0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OVERF1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OVERF</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio22get_INTERP0_CTRL_LANE0ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_tRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of INTERP0_CTRL_LANE0s bit fields.</p>
<p>(read-write) Control register for lane 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio22set_INTERP0_CTRL_LANE0E7uint8_t7uint8_t7uint8_tbbbb7uint8_tb">
<span id="_CPPv3NV6RP20403sio22set_INTERP0_CTRL_LANE0E7uint8_t7uint8_t7uint8_tbbbb7uint8_tb"></span><span id="_CPPv2NV6RP20403sio22set_INTERP0_CTRL_LANE0E7uint8_t7uint8_t7uint8_tbbbb7uint8_tb"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE0__uint8_t.uint8_t.uint8_t.b.b.b.b.uint8_t.bV"></span><span class="target" id="structRP2040_1_1sio_1a18b977ad257f0e83d93519df91e272bb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SHIFT</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">MASK_LSB</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">MASK_MSB</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SIGNED</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CROSS_INPUT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CROSS_RESULT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ADD_RAW</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FORCE_MSB</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BLEND</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio22set_INTERP0_CTRL_LANE0E7uint8_t7uint8_t7uint8_tbbbb7uint8_tb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of INTERP0_CTRL_LANE0s bit fields.</p>
<p>(read-write) Control register for lane 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio28get_INTERP0_CTRL_LANE1_SHIFTEv">
<span id="_CPPv3NV6RP20403sio28get_INTERP0_CTRL_LANE1_SHIFTEv"></span><span id="_CPPv2NV6RP20403sio28get_INTERP0_CTRL_LANE1_SHIFTEv"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE1_SHIFTV"></span><span class="target" id="structRP2040_1_1sio_1a778cbcea297312bf3495913cdfc3b0da"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE1_SHIFT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio28get_INTERP0_CTRL_LANE1_SHIFTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE1s SHIFT field.</p>
<p>Logical right-shift applied to accumulator before masking </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio28set_INTERP0_CTRL_LANE1_SHIFTE7uint8_t">
<span id="_CPPv3NV6RP20403sio28set_INTERP0_CTRL_LANE1_SHIFTE7uint8_t"></span><span id="_CPPv2NV6RP20403sio28set_INTERP0_CTRL_LANE1_SHIFTE7uint8_t"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE1_SHIFT__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1abca084c5d2f8c491458d5f665a2a9fe3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE1_SHIFT</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio28set_INTERP0_CTRL_LANE1_SHIFTE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_CTRL_LANE1s SHIFT field.</p>
<p>Logical right-shift applied to accumulator before masking </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31get_INTERP0_CTRL_LANE1_MASK_LSBEv">
<span id="_CPPv3NV6RP20403sio31get_INTERP0_CTRL_LANE1_MASK_LSBEv"></span><span id="_CPPv2NV6RP20403sio31get_INTERP0_CTRL_LANE1_MASK_LSBEv"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE1_MASK_LSBV"></span><span class="target" id="structRP2040_1_1sio_1a2858d8788d0740bee3f44afe07a41f9b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE1_MASK_LSB</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31get_INTERP0_CTRL_LANE1_MASK_LSBEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE1s MASK_LSB field.</p>
<p>The least-significant bit allowed to pass by the mask (inclusive) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31set_INTERP0_CTRL_LANE1_MASK_LSBE7uint8_t">
<span id="_CPPv3NV6RP20403sio31set_INTERP0_CTRL_LANE1_MASK_LSBE7uint8_t"></span><span id="_CPPv2NV6RP20403sio31set_INTERP0_CTRL_LANE1_MASK_LSBE7uint8_t"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE1_MASK_LSB__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1aa182242e11cff269959830538e484d08"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE1_MASK_LSB</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31set_INTERP0_CTRL_LANE1_MASK_LSBE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_CTRL_LANE1s MASK_LSB field.</p>
<p>The least-significant bit allowed to pass by the mask (inclusive) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31get_INTERP0_CTRL_LANE1_MASK_MSBEv">
<span id="_CPPv3NV6RP20403sio31get_INTERP0_CTRL_LANE1_MASK_MSBEv"></span><span id="_CPPv2NV6RP20403sio31get_INTERP0_CTRL_LANE1_MASK_MSBEv"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE1_MASK_MSBV"></span><span class="target" id="structRP2040_1_1sio_1a46fc2c9cdd429a06e1bd0482bc2e5646"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE1_MASK_MSB</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31get_INTERP0_CTRL_LANE1_MASK_MSBEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE1s MASK_MSB field.</p>
<p>The most-significant bit allowed to pass by the mask (inclusive) Setting MSB &lt; LSB may cause chip to turn inside-out </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31set_INTERP0_CTRL_LANE1_MASK_MSBE7uint8_t">
<span id="_CPPv3NV6RP20403sio31set_INTERP0_CTRL_LANE1_MASK_MSBE7uint8_t"></span><span id="_CPPv2NV6RP20403sio31set_INTERP0_CTRL_LANE1_MASK_MSBE7uint8_t"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE1_MASK_MSB__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1a8725f2ce5370dae8069a4c6f0fd2c3f1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE1_MASK_MSB</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31set_INTERP0_CTRL_LANE1_MASK_MSBE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_CTRL_LANE1s MASK_MSB field.</p>
<p>The most-significant bit allowed to pass by the mask (inclusive) Setting MSB &lt; LSB may cause chip to turn inside-out </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio29get_INTERP0_CTRL_LANE1_SIGNEDEv">
<span id="_CPPv3NV6RP20403sio29get_INTERP0_CTRL_LANE1_SIGNEDEv"></span><span id="_CPPv2NV6RP20403sio29get_INTERP0_CTRL_LANE1_SIGNEDEv"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE1_SIGNEDV"></span><span class="target" id="structRP2040_1_1sio_1a147cb37fea71e2ec7fcf9e807ffd3867"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE1_SIGNED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio29get_INTERP0_CTRL_LANE1_SIGNEDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE1s SIGNED bit.</p>
<p>If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits before adding to BASE1, and LANE1 PEEK/POP appear extended to 32 bits when read by processor. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio29set_INTERP0_CTRL_LANE1_SIGNEDEv">
<span id="_CPPv3NV6RP20403sio29set_INTERP0_CTRL_LANE1_SIGNEDEv"></span><span id="_CPPv2NV6RP20403sio29set_INTERP0_CTRL_LANE1_SIGNEDEv"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE1_SIGNEDV"></span><span class="target" id="structRP2040_1_1sio_1ad4c2afcb3131dd1908104e1b8cdac7cc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE1_SIGNED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio29set_INTERP0_CTRL_LANE1_SIGNEDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_CTRL_LANE1s SIGNED bit.</p>
<p>If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits before adding to BASE1, and LANE1 PEEK/POP appear extended to 32 bits when read by processor. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31clear_INTERP0_CTRL_LANE1_SIGNEDEv">
<span id="_CPPv3NV6RP20403sio31clear_INTERP0_CTRL_LANE1_SIGNEDEv"></span><span id="_CPPv2NV6RP20403sio31clear_INTERP0_CTRL_LANE1_SIGNEDEv"></span><span id="RP2040::sio::clear_INTERP0_CTRL_LANE1_SIGNEDV"></span><span class="target" id="structRP2040_1_1sio_1a3ee3eb6ca71ab138a7f64ab712001728"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTERP0_CTRL_LANE1_SIGNED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31clear_INTERP0_CTRL_LANE1_SIGNEDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTERP0_CTRL_LANE1s SIGNED bit.</p>
<p>If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits before adding to BASE1, and LANE1 PEEK/POP appear extended to 32 bits when read by processor. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio32toggle_INTERP0_CTRL_LANE1_SIGNEDEv">
<span id="_CPPv3NV6RP20403sio32toggle_INTERP0_CTRL_LANE1_SIGNEDEv"></span><span id="_CPPv2NV6RP20403sio32toggle_INTERP0_CTRL_LANE1_SIGNEDEv"></span><span id="RP2040::sio::toggle_INTERP0_CTRL_LANE1_SIGNEDV"></span><span class="target" id="structRP2040_1_1sio_1a108e7d186a754127471122fd5369f413"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTERP0_CTRL_LANE1_SIGNED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio32toggle_INTERP0_CTRL_LANE1_SIGNEDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTERP0_CTRL_LANE1s SIGNED bit.</p>
<p>If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits before adding to BASE1, and LANE1 PEEK/POP appear extended to 32 bits when read by processor. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio34get_INTERP0_CTRL_LANE1_CROSS_INPUTEv">
<span id="_CPPv3NV6RP20403sio34get_INTERP0_CTRL_LANE1_CROSS_INPUTEv"></span><span id="_CPPv2NV6RP20403sio34get_INTERP0_CTRL_LANE1_CROSS_INPUTEv"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE1_CROSS_INPUTV"></span><span class="target" id="structRP2040_1_1sio_1a383abe26e4bc1d3d24cb8e80eaac6ba4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE1_CROSS_INPUT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio34get_INTERP0_CTRL_LANE1_CROSS_INPUTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE1s CROSS_INPUT bit.</p>
<p>If 1, feed the opposite lanes accumulator into this lanes shift + mask hardware. Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio34set_INTERP0_CTRL_LANE1_CROSS_INPUTEv">
<span id="_CPPv3NV6RP20403sio34set_INTERP0_CTRL_LANE1_CROSS_INPUTEv"></span><span id="_CPPv2NV6RP20403sio34set_INTERP0_CTRL_LANE1_CROSS_INPUTEv"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE1_CROSS_INPUTV"></span><span class="target" id="structRP2040_1_1sio_1a248b6af3ec61917e95792be95c8636ef"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE1_CROSS_INPUT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio34set_INTERP0_CTRL_LANE1_CROSS_INPUTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_CTRL_LANE1s CROSS_INPUT bit.</p>
<p>If 1, feed the opposite lanes accumulator into this lanes shift + mask hardware. Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio36clear_INTERP0_CTRL_LANE1_CROSS_INPUTEv">
<span id="_CPPv3NV6RP20403sio36clear_INTERP0_CTRL_LANE1_CROSS_INPUTEv"></span><span id="_CPPv2NV6RP20403sio36clear_INTERP0_CTRL_LANE1_CROSS_INPUTEv"></span><span id="RP2040::sio::clear_INTERP0_CTRL_LANE1_CROSS_INPUTV"></span><span class="target" id="structRP2040_1_1sio_1a0191f8502b75afdea2a47fdc6a245ab3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTERP0_CTRL_LANE1_CROSS_INPUT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio36clear_INTERP0_CTRL_LANE1_CROSS_INPUTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTERP0_CTRL_LANE1s CROSS_INPUT bit.</p>
<p>If 1, feed the opposite lanes accumulator into this lanes shift + mask hardware. Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio37toggle_INTERP0_CTRL_LANE1_CROSS_INPUTEv">
<span id="_CPPv3NV6RP20403sio37toggle_INTERP0_CTRL_LANE1_CROSS_INPUTEv"></span><span id="_CPPv2NV6RP20403sio37toggle_INTERP0_CTRL_LANE1_CROSS_INPUTEv"></span><span id="RP2040::sio::toggle_INTERP0_CTRL_LANE1_CROSS_INPUTV"></span><span class="target" id="structRP2040_1_1sio_1a9619c4c891c2eae560b1213f9dccf298"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTERP0_CTRL_LANE1_CROSS_INPUT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio37toggle_INTERP0_CTRL_LANE1_CROSS_INPUTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTERP0_CTRL_LANE1s CROSS_INPUT bit.</p>
<p>If 1, feed the opposite lanes accumulator into this lanes shift + mask hardware. Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio35get_INTERP0_CTRL_LANE1_CROSS_RESULTEv">
<span id="_CPPv3NV6RP20403sio35get_INTERP0_CTRL_LANE1_CROSS_RESULTEv"></span><span id="_CPPv2NV6RP20403sio35get_INTERP0_CTRL_LANE1_CROSS_RESULTEv"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE1_CROSS_RESULTV"></span><span class="target" id="structRP2040_1_1sio_1a3866449b44f511b1a5249c4f9f5196a4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE1_CROSS_RESULT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio35get_INTERP0_CTRL_LANE1_CROSS_RESULTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE1s CROSS_RESULT bit.</p>
<p>If 1, feed the opposite lanes result into this lanes accumulator on POP. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio35set_INTERP0_CTRL_LANE1_CROSS_RESULTEv">
<span id="_CPPv3NV6RP20403sio35set_INTERP0_CTRL_LANE1_CROSS_RESULTEv"></span><span id="_CPPv2NV6RP20403sio35set_INTERP0_CTRL_LANE1_CROSS_RESULTEv"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE1_CROSS_RESULTV"></span><span class="target" id="structRP2040_1_1sio_1a7856fd429004ed3640a06a67db06162f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE1_CROSS_RESULT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio35set_INTERP0_CTRL_LANE1_CROSS_RESULTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_CTRL_LANE1s CROSS_RESULT bit.</p>
<p>If 1, feed the opposite lanes result into this lanes accumulator on POP. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio37clear_INTERP0_CTRL_LANE1_CROSS_RESULTEv">
<span id="_CPPv3NV6RP20403sio37clear_INTERP0_CTRL_LANE1_CROSS_RESULTEv"></span><span id="_CPPv2NV6RP20403sio37clear_INTERP0_CTRL_LANE1_CROSS_RESULTEv"></span><span id="RP2040::sio::clear_INTERP0_CTRL_LANE1_CROSS_RESULTV"></span><span class="target" id="structRP2040_1_1sio_1a14b6d4f8638e2965e75d7caa7f9a70a4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTERP0_CTRL_LANE1_CROSS_RESULT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio37clear_INTERP0_CTRL_LANE1_CROSS_RESULTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTERP0_CTRL_LANE1s CROSS_RESULT bit.</p>
<p>If 1, feed the opposite lanes result into this lanes accumulator on POP. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio38toggle_INTERP0_CTRL_LANE1_CROSS_RESULTEv">
<span id="_CPPv3NV6RP20403sio38toggle_INTERP0_CTRL_LANE1_CROSS_RESULTEv"></span><span id="_CPPv2NV6RP20403sio38toggle_INTERP0_CTRL_LANE1_CROSS_RESULTEv"></span><span id="RP2040::sio::toggle_INTERP0_CTRL_LANE1_CROSS_RESULTV"></span><span class="target" id="structRP2040_1_1sio_1a4f6c2cb0eaabd1ec53b077ee7d422c1e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTERP0_CTRL_LANE1_CROSS_RESULT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio38toggle_INTERP0_CTRL_LANE1_CROSS_RESULTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTERP0_CTRL_LANE1s CROSS_RESULT bit.</p>
<p>If 1, feed the opposite lanes result into this lanes accumulator on POP. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio30get_INTERP0_CTRL_LANE1_ADD_RAWEv">
<span id="_CPPv3NV6RP20403sio30get_INTERP0_CTRL_LANE1_ADD_RAWEv"></span><span id="_CPPv2NV6RP20403sio30get_INTERP0_CTRL_LANE1_ADD_RAWEv"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE1_ADD_RAWV"></span><span class="target" id="structRP2040_1_1sio_1a92031e28fe2d17c430aeb6ebbabd2118"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE1_ADD_RAW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio30get_INTERP0_CTRL_LANE1_ADD_RAWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE1s ADD_RAW bit.</p>
<p>If 1, mask + shift is bypassed for LANE1 result. This does not affect FULL result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio30set_INTERP0_CTRL_LANE1_ADD_RAWEv">
<span id="_CPPv3NV6RP20403sio30set_INTERP0_CTRL_LANE1_ADD_RAWEv"></span><span id="_CPPv2NV6RP20403sio30set_INTERP0_CTRL_LANE1_ADD_RAWEv"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE1_ADD_RAWV"></span><span class="target" id="structRP2040_1_1sio_1aef72230c216230c3ebdc4ae32b974630"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE1_ADD_RAW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio30set_INTERP0_CTRL_LANE1_ADD_RAWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_CTRL_LANE1s ADD_RAW bit.</p>
<p>If 1, mask + shift is bypassed for LANE1 result. This does not affect FULL result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio32clear_INTERP0_CTRL_LANE1_ADD_RAWEv">
<span id="_CPPv3NV6RP20403sio32clear_INTERP0_CTRL_LANE1_ADD_RAWEv"></span><span id="_CPPv2NV6RP20403sio32clear_INTERP0_CTRL_LANE1_ADD_RAWEv"></span><span id="RP2040::sio::clear_INTERP0_CTRL_LANE1_ADD_RAWV"></span><span class="target" id="structRP2040_1_1sio_1a7c7278a326d5142e39ed128a8cee648e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTERP0_CTRL_LANE1_ADD_RAW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio32clear_INTERP0_CTRL_LANE1_ADD_RAWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTERP0_CTRL_LANE1s ADD_RAW bit.</p>
<p>If 1, mask + shift is bypassed for LANE1 result. This does not affect FULL result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio33toggle_INTERP0_CTRL_LANE1_ADD_RAWEv">
<span id="_CPPv3NV6RP20403sio33toggle_INTERP0_CTRL_LANE1_ADD_RAWEv"></span><span id="_CPPv2NV6RP20403sio33toggle_INTERP0_CTRL_LANE1_ADD_RAWEv"></span><span id="RP2040::sio::toggle_INTERP0_CTRL_LANE1_ADD_RAWV"></span><span class="target" id="structRP2040_1_1sio_1a6bc518b12f6530eaff609ae0eac9f53c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTERP0_CTRL_LANE1_ADD_RAW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio33toggle_INTERP0_CTRL_LANE1_ADD_RAWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTERP0_CTRL_LANE1s ADD_RAW bit.</p>
<p>If 1, mask + shift is bypassed for LANE1 result. This does not affect FULL result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio32get_INTERP0_CTRL_LANE1_FORCE_MSBEv">
<span id="_CPPv3NV6RP20403sio32get_INTERP0_CTRL_LANE1_FORCE_MSBEv"></span><span id="_CPPv2NV6RP20403sio32get_INTERP0_CTRL_LANE1_FORCE_MSBEv"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE1_FORCE_MSBV"></span><span class="target" id="structRP2040_1_1sio_1a133187c29703d71f3df9f293036fccb3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE1_FORCE_MSB</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio32get_INTERP0_CTRL_LANE1_FORCE_MSBEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_CTRL_LANE1s FORCE_MSB field.</p>
<p>ORed into bits 29:28 of the lane result presented to the processor on the bus. No effect on the internal 32-bit datapath. Handy for using a lane to generate sequence of pointers into flash or SRAM. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio32set_INTERP0_CTRL_LANE1_FORCE_MSBE7uint8_t">
<span id="_CPPv3NV6RP20403sio32set_INTERP0_CTRL_LANE1_FORCE_MSBE7uint8_t"></span><span id="_CPPv2NV6RP20403sio32set_INTERP0_CTRL_LANE1_FORCE_MSBE7uint8_t"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE1_FORCE_MSB__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1ac86948ee3e0ac314fe5c7466636be10f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE1_FORCE_MSB</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio32set_INTERP0_CTRL_LANE1_FORCE_MSBE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_CTRL_LANE1s FORCE_MSB field.</p>
<p>ORed into bits 29:28 of the lane result presented to the processor on the bus. No effect on the internal 32-bit datapath. Handy for using a lane to generate sequence of pointers into flash or SRAM. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio22get_INTERP0_CTRL_LANE1ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_t">
<span id="_CPPv3NV6RP20403sio22get_INTERP0_CTRL_LANE1ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_t"></span><span id="_CPPv2NV6RP20403sio22get_INTERP0_CTRL_LANE1ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_t"></span><span id="RP2040::sio::get_INTERP0_CTRL_LANE1__uint8_tR.uint8_tR.uint8_tR.bR.bR.bR.bR.uint8_tRV"></span><span class="target" id="structRP2040_1_1sio_1a1763c8ef4b73b8aa50e24b32ec99a310"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_CTRL_LANE1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SHIFT</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">MASK_LSB</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">MASK_MSB</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SIGNED</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CROSS_INPUT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CROSS_RESULT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ADD_RAW</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FORCE_MSB</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio22get_INTERP0_CTRL_LANE1ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of INTERP0_CTRL_LANE1s bit fields.</p>
<p>(read-write) Control register for lane 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio22set_INTERP0_CTRL_LANE1E7uint8_t7uint8_t7uint8_tbbbb7uint8_t">
<span id="_CPPv3NV6RP20403sio22set_INTERP0_CTRL_LANE1E7uint8_t7uint8_t7uint8_tbbbb7uint8_t"></span><span id="_CPPv2NV6RP20403sio22set_INTERP0_CTRL_LANE1E7uint8_t7uint8_t7uint8_tbbbb7uint8_t"></span><span id="RP2040::sio::set_INTERP0_CTRL_LANE1__uint8_t.uint8_t.uint8_t.b.b.b.b.uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1a9870accf8e146f9414e0bc5b449b0024"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_CTRL_LANE1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SHIFT</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">MASK_LSB</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">MASK_MSB</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SIGNED</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CROSS_INPUT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CROSS_RESULT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ADD_RAW</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FORCE_MSB</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio22set_INTERP0_CTRL_LANE1E7uint8_t7uint8_t7uint8_tbbbb7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of INTERP0_CTRL_LANE1s bit fields.</p>
<p>(read-write) Control register for lane 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio22get_INTERP0_ACCUM0_ADDEv">
<span id="_CPPv3NV6RP20403sio22get_INTERP0_ACCUM0_ADDEv"></span><span id="_CPPv2NV6RP20403sio22get_INTERP0_ACCUM0_ADDEv"></span><span id="RP2040::sio::get_INTERP0_ACCUM0_ADDV"></span><span class="target" id="structRP2040_1_1sio_1a17092b8d4bcf5ac1346d903f244a5ba7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_ACCUM0_ADD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio22get_INTERP0_ACCUM0_ADDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_ACCUM0_ADDs INTERP0_ACCUM0_ADD field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio22set_INTERP0_ACCUM0_ADDE8uint32_t">
<span id="_CPPv3NV6RP20403sio22set_INTERP0_ACCUM0_ADDE8uint32_t"></span><span id="_CPPv2NV6RP20403sio22set_INTERP0_ACCUM0_ADDE8uint32_t"></span><span id="RP2040::sio::set_INTERP0_ACCUM0_ADD__uint32_tV"></span><span class="target" id="structRP2040_1_1sio_1a1c47918524bb5c3fd40e253fa390154b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_ACCUM0_ADD</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio22set_INTERP0_ACCUM0_ADDE8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_ACCUM0_ADDs INTERP0_ACCUM0_ADD field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio22get_INTERP0_ACCUM1_ADDEv">
<span id="_CPPv3NV6RP20403sio22get_INTERP0_ACCUM1_ADDEv"></span><span id="_CPPv2NV6RP20403sio22get_INTERP0_ACCUM1_ADDEv"></span><span id="RP2040::sio::get_INTERP0_ACCUM1_ADDV"></span><span class="target" id="structRP2040_1_1sio_1a1e84a1c2c4cd7586b5b80b59bcf9da02"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP0_ACCUM1_ADD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio22get_INTERP0_ACCUM1_ADDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP0_ACCUM1_ADDs INTERP0_ACCUM1_ADD field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio22set_INTERP0_ACCUM1_ADDE8uint32_t">
<span id="_CPPv3NV6RP20403sio22set_INTERP0_ACCUM1_ADDE8uint32_t"></span><span id="_CPPv2NV6RP20403sio22set_INTERP0_ACCUM1_ADDE8uint32_t"></span><span id="RP2040::sio::set_INTERP0_ACCUM1_ADD__uint32_tV"></span><span class="target" id="structRP2040_1_1sio_1ab7fb8e1eb18ebbb2952ab3c4bfbe7254"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP0_ACCUM1_ADD</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio22set_INTERP0_ACCUM1_ADDE8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP0_ACCUM1_ADDs INTERP0_ACCUM1_ADD field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio28get_INTERP1_CTRL_LANE0_SHIFTEv">
<span id="_CPPv3NV6RP20403sio28get_INTERP1_CTRL_LANE0_SHIFTEv"></span><span id="_CPPv2NV6RP20403sio28get_INTERP1_CTRL_LANE0_SHIFTEv"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE0_SHIFTV"></span><span class="target" id="structRP2040_1_1sio_1ae99af8e979a8f72f438df26601a7d585"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE0_SHIFT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio28get_INTERP1_CTRL_LANE0_SHIFTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE0s SHIFT field.</p>
<p>Logical right-shift applied to accumulator before masking </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio28set_INTERP1_CTRL_LANE0_SHIFTE7uint8_t">
<span id="_CPPv3NV6RP20403sio28set_INTERP1_CTRL_LANE0_SHIFTE7uint8_t"></span><span id="_CPPv2NV6RP20403sio28set_INTERP1_CTRL_LANE0_SHIFTE7uint8_t"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE0_SHIFT__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1a9c52edffd3bc3b20f275649b32de0dce"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE0_SHIFT</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio28set_INTERP1_CTRL_LANE0_SHIFTE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_CTRL_LANE0s SHIFT field.</p>
<p>Logical right-shift applied to accumulator before masking </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31get_INTERP1_CTRL_LANE0_MASK_LSBEv">
<span id="_CPPv3NV6RP20403sio31get_INTERP1_CTRL_LANE0_MASK_LSBEv"></span><span id="_CPPv2NV6RP20403sio31get_INTERP1_CTRL_LANE0_MASK_LSBEv"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE0_MASK_LSBV"></span><span class="target" id="structRP2040_1_1sio_1a098c5e3588ab366b95f50d5e50038840"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE0_MASK_LSB</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31get_INTERP1_CTRL_LANE0_MASK_LSBEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE0s MASK_LSB field.</p>
<p>The least-significant bit allowed to pass by the mask (inclusive) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31set_INTERP1_CTRL_LANE0_MASK_LSBE7uint8_t">
<span id="_CPPv3NV6RP20403sio31set_INTERP1_CTRL_LANE0_MASK_LSBE7uint8_t"></span><span id="_CPPv2NV6RP20403sio31set_INTERP1_CTRL_LANE0_MASK_LSBE7uint8_t"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE0_MASK_LSB__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1a73fd623dc8b10d35c1d849ed0976d2ce"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE0_MASK_LSB</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31set_INTERP1_CTRL_LANE0_MASK_LSBE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_CTRL_LANE0s MASK_LSB field.</p>
<p>The least-significant bit allowed to pass by the mask (inclusive) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31get_INTERP1_CTRL_LANE0_MASK_MSBEv">
<span id="_CPPv3NV6RP20403sio31get_INTERP1_CTRL_LANE0_MASK_MSBEv"></span><span id="_CPPv2NV6RP20403sio31get_INTERP1_CTRL_LANE0_MASK_MSBEv"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE0_MASK_MSBV"></span><span class="target" id="structRP2040_1_1sio_1a295fb505f5f5225761d969e1bf430145"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE0_MASK_MSB</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31get_INTERP1_CTRL_LANE0_MASK_MSBEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE0s MASK_MSB field.</p>
<p>The most-significant bit allowed to pass by the mask (inclusive) Setting MSB &lt; LSB may cause chip to turn inside-out </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31set_INTERP1_CTRL_LANE0_MASK_MSBE7uint8_t">
<span id="_CPPv3NV6RP20403sio31set_INTERP1_CTRL_LANE0_MASK_MSBE7uint8_t"></span><span id="_CPPv2NV6RP20403sio31set_INTERP1_CTRL_LANE0_MASK_MSBE7uint8_t"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE0_MASK_MSB__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1a1831e737f57d3dbbc3c70838d5fe4ceb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE0_MASK_MSB</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31set_INTERP1_CTRL_LANE0_MASK_MSBE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_CTRL_LANE0s MASK_MSB field.</p>
<p>The most-significant bit allowed to pass by the mask (inclusive) Setting MSB &lt; LSB may cause chip to turn inside-out </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio29get_INTERP1_CTRL_LANE0_SIGNEDEv">
<span id="_CPPv3NV6RP20403sio29get_INTERP1_CTRL_LANE0_SIGNEDEv"></span><span id="_CPPv2NV6RP20403sio29get_INTERP1_CTRL_LANE0_SIGNEDEv"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE0_SIGNEDV"></span><span class="target" id="structRP2040_1_1sio_1a1465f550bbb8a8454b699471e6cc6bea"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE0_SIGNED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio29get_INTERP1_CTRL_LANE0_SIGNEDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE0s SIGNED bit.</p>
<p>If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits before adding to BASE0, and LANE0 PEEK/POP appear extended to 32 bits when read by processor. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio29set_INTERP1_CTRL_LANE0_SIGNEDEv">
<span id="_CPPv3NV6RP20403sio29set_INTERP1_CTRL_LANE0_SIGNEDEv"></span><span id="_CPPv2NV6RP20403sio29set_INTERP1_CTRL_LANE0_SIGNEDEv"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE0_SIGNEDV"></span><span class="target" id="structRP2040_1_1sio_1a530eea956f661d9045e1edf5c3743763"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE0_SIGNED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio29set_INTERP1_CTRL_LANE0_SIGNEDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_CTRL_LANE0s SIGNED bit.</p>
<p>If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits before adding to BASE0, and LANE0 PEEK/POP appear extended to 32 bits when read by processor. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31clear_INTERP1_CTRL_LANE0_SIGNEDEv">
<span id="_CPPv3NV6RP20403sio31clear_INTERP1_CTRL_LANE0_SIGNEDEv"></span><span id="_CPPv2NV6RP20403sio31clear_INTERP1_CTRL_LANE0_SIGNEDEv"></span><span id="RP2040::sio::clear_INTERP1_CTRL_LANE0_SIGNEDV"></span><span class="target" id="structRP2040_1_1sio_1ad6620ea45d07462b282b304f9c604511"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTERP1_CTRL_LANE0_SIGNED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31clear_INTERP1_CTRL_LANE0_SIGNEDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTERP1_CTRL_LANE0s SIGNED bit.</p>
<p>If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits before adding to BASE0, and LANE0 PEEK/POP appear extended to 32 bits when read by processor. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio32toggle_INTERP1_CTRL_LANE0_SIGNEDEv">
<span id="_CPPv3NV6RP20403sio32toggle_INTERP1_CTRL_LANE0_SIGNEDEv"></span><span id="_CPPv2NV6RP20403sio32toggle_INTERP1_CTRL_LANE0_SIGNEDEv"></span><span id="RP2040::sio::toggle_INTERP1_CTRL_LANE0_SIGNEDV"></span><span class="target" id="structRP2040_1_1sio_1aac4e0bc5eb175ee51b20aa3ac17d282f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTERP1_CTRL_LANE0_SIGNED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio32toggle_INTERP1_CTRL_LANE0_SIGNEDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTERP1_CTRL_LANE0s SIGNED bit.</p>
<p>If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits before adding to BASE0, and LANE0 PEEK/POP appear extended to 32 bits when read by processor. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio34get_INTERP1_CTRL_LANE0_CROSS_INPUTEv">
<span id="_CPPv3NV6RP20403sio34get_INTERP1_CTRL_LANE0_CROSS_INPUTEv"></span><span id="_CPPv2NV6RP20403sio34get_INTERP1_CTRL_LANE0_CROSS_INPUTEv"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE0_CROSS_INPUTV"></span><span class="target" id="structRP2040_1_1sio_1a00b8d22493dfad75b427c6d44ca00291"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE0_CROSS_INPUT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio34get_INTERP1_CTRL_LANE0_CROSS_INPUTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE0s CROSS_INPUT bit.</p>
<p>If 1, feed the opposite lanes accumulator into this lanes shift + mask hardware. Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio34set_INTERP1_CTRL_LANE0_CROSS_INPUTEv">
<span id="_CPPv3NV6RP20403sio34set_INTERP1_CTRL_LANE0_CROSS_INPUTEv"></span><span id="_CPPv2NV6RP20403sio34set_INTERP1_CTRL_LANE0_CROSS_INPUTEv"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE0_CROSS_INPUTV"></span><span class="target" id="structRP2040_1_1sio_1a34c61cfdc3ea8594daa7fdd73b3448d9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE0_CROSS_INPUT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio34set_INTERP1_CTRL_LANE0_CROSS_INPUTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_CTRL_LANE0s CROSS_INPUT bit.</p>
<p>If 1, feed the opposite lanes accumulator into this lanes shift + mask hardware. Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio36clear_INTERP1_CTRL_LANE0_CROSS_INPUTEv">
<span id="_CPPv3NV6RP20403sio36clear_INTERP1_CTRL_LANE0_CROSS_INPUTEv"></span><span id="_CPPv2NV6RP20403sio36clear_INTERP1_CTRL_LANE0_CROSS_INPUTEv"></span><span id="RP2040::sio::clear_INTERP1_CTRL_LANE0_CROSS_INPUTV"></span><span class="target" id="structRP2040_1_1sio_1ab09f3ab768ddc9a2db63e4078b81f7f9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTERP1_CTRL_LANE0_CROSS_INPUT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio36clear_INTERP1_CTRL_LANE0_CROSS_INPUTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTERP1_CTRL_LANE0s CROSS_INPUT bit.</p>
<p>If 1, feed the opposite lanes accumulator into this lanes shift + mask hardware. Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio37toggle_INTERP1_CTRL_LANE0_CROSS_INPUTEv">
<span id="_CPPv3NV6RP20403sio37toggle_INTERP1_CTRL_LANE0_CROSS_INPUTEv"></span><span id="_CPPv2NV6RP20403sio37toggle_INTERP1_CTRL_LANE0_CROSS_INPUTEv"></span><span id="RP2040::sio::toggle_INTERP1_CTRL_LANE0_CROSS_INPUTV"></span><span class="target" id="structRP2040_1_1sio_1a1b09618eb38df1b4f0a0db05a8580395"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTERP1_CTRL_LANE0_CROSS_INPUT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio37toggle_INTERP1_CTRL_LANE0_CROSS_INPUTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTERP1_CTRL_LANE0s CROSS_INPUT bit.</p>
<p>If 1, feed the opposite lanes accumulator into this lanes shift + mask hardware. Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio35get_INTERP1_CTRL_LANE0_CROSS_RESULTEv">
<span id="_CPPv3NV6RP20403sio35get_INTERP1_CTRL_LANE0_CROSS_RESULTEv"></span><span id="_CPPv2NV6RP20403sio35get_INTERP1_CTRL_LANE0_CROSS_RESULTEv"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE0_CROSS_RESULTV"></span><span class="target" id="structRP2040_1_1sio_1a4775153f008e9316f185511c8d156090"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE0_CROSS_RESULT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio35get_INTERP1_CTRL_LANE0_CROSS_RESULTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE0s CROSS_RESULT bit.</p>
<p>If 1, feed the opposite lanes result into this lanes accumulator on POP. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio35set_INTERP1_CTRL_LANE0_CROSS_RESULTEv">
<span id="_CPPv3NV6RP20403sio35set_INTERP1_CTRL_LANE0_CROSS_RESULTEv"></span><span id="_CPPv2NV6RP20403sio35set_INTERP1_CTRL_LANE0_CROSS_RESULTEv"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE0_CROSS_RESULTV"></span><span class="target" id="structRP2040_1_1sio_1a3a3d5e41a9d5462a34ce18800e41d045"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE0_CROSS_RESULT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio35set_INTERP1_CTRL_LANE0_CROSS_RESULTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_CTRL_LANE0s CROSS_RESULT bit.</p>
<p>If 1, feed the opposite lanes result into this lanes accumulator on POP. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio37clear_INTERP1_CTRL_LANE0_CROSS_RESULTEv">
<span id="_CPPv3NV6RP20403sio37clear_INTERP1_CTRL_LANE0_CROSS_RESULTEv"></span><span id="_CPPv2NV6RP20403sio37clear_INTERP1_CTRL_LANE0_CROSS_RESULTEv"></span><span id="RP2040::sio::clear_INTERP1_CTRL_LANE0_CROSS_RESULTV"></span><span class="target" id="structRP2040_1_1sio_1a92576a9bca20f768fc370b16115c1f28"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTERP1_CTRL_LANE0_CROSS_RESULT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio37clear_INTERP1_CTRL_LANE0_CROSS_RESULTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTERP1_CTRL_LANE0s CROSS_RESULT bit.</p>
<p>If 1, feed the opposite lanes result into this lanes accumulator on POP. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio38toggle_INTERP1_CTRL_LANE0_CROSS_RESULTEv">
<span id="_CPPv3NV6RP20403sio38toggle_INTERP1_CTRL_LANE0_CROSS_RESULTEv"></span><span id="_CPPv2NV6RP20403sio38toggle_INTERP1_CTRL_LANE0_CROSS_RESULTEv"></span><span id="RP2040::sio::toggle_INTERP1_CTRL_LANE0_CROSS_RESULTV"></span><span class="target" id="structRP2040_1_1sio_1a9626a629f269f39513ed954c4863d0df"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTERP1_CTRL_LANE0_CROSS_RESULT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio38toggle_INTERP1_CTRL_LANE0_CROSS_RESULTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTERP1_CTRL_LANE0s CROSS_RESULT bit.</p>
<p>If 1, feed the opposite lanes result into this lanes accumulator on POP. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio30get_INTERP1_CTRL_LANE0_ADD_RAWEv">
<span id="_CPPv3NV6RP20403sio30get_INTERP1_CTRL_LANE0_ADD_RAWEv"></span><span id="_CPPv2NV6RP20403sio30get_INTERP1_CTRL_LANE0_ADD_RAWEv"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE0_ADD_RAWV"></span><span class="target" id="structRP2040_1_1sio_1ad5f86d767fe195c430e8bbcb609009d7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE0_ADD_RAW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio30get_INTERP1_CTRL_LANE0_ADD_RAWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE0s ADD_RAW bit.</p>
<p>If 1, mask + shift is bypassed for LANE0 result. This does not affect FULL result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio30set_INTERP1_CTRL_LANE0_ADD_RAWEv">
<span id="_CPPv3NV6RP20403sio30set_INTERP1_CTRL_LANE0_ADD_RAWEv"></span><span id="_CPPv2NV6RP20403sio30set_INTERP1_CTRL_LANE0_ADD_RAWEv"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE0_ADD_RAWV"></span><span class="target" id="structRP2040_1_1sio_1a5da7f5f4ae2f98fdc4b43ffd85975493"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE0_ADD_RAW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio30set_INTERP1_CTRL_LANE0_ADD_RAWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_CTRL_LANE0s ADD_RAW bit.</p>
<p>If 1, mask + shift is bypassed for LANE0 result. This does not affect FULL result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio32clear_INTERP1_CTRL_LANE0_ADD_RAWEv">
<span id="_CPPv3NV6RP20403sio32clear_INTERP1_CTRL_LANE0_ADD_RAWEv"></span><span id="_CPPv2NV6RP20403sio32clear_INTERP1_CTRL_LANE0_ADD_RAWEv"></span><span id="RP2040::sio::clear_INTERP1_CTRL_LANE0_ADD_RAWV"></span><span class="target" id="structRP2040_1_1sio_1a8444ee9f1b035f2286e8cec9c2b93e08"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTERP1_CTRL_LANE0_ADD_RAW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio32clear_INTERP1_CTRL_LANE0_ADD_RAWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTERP1_CTRL_LANE0s ADD_RAW bit.</p>
<p>If 1, mask + shift is bypassed for LANE0 result. This does not affect FULL result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio33toggle_INTERP1_CTRL_LANE0_ADD_RAWEv">
<span id="_CPPv3NV6RP20403sio33toggle_INTERP1_CTRL_LANE0_ADD_RAWEv"></span><span id="_CPPv2NV6RP20403sio33toggle_INTERP1_CTRL_LANE0_ADD_RAWEv"></span><span id="RP2040::sio::toggle_INTERP1_CTRL_LANE0_ADD_RAWV"></span><span class="target" id="structRP2040_1_1sio_1ae2c7d30f3a7ad3cc2b5dc149cacc25a0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTERP1_CTRL_LANE0_ADD_RAW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio33toggle_INTERP1_CTRL_LANE0_ADD_RAWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTERP1_CTRL_LANE0s ADD_RAW bit.</p>
<p>If 1, mask + shift is bypassed for LANE0 result. This does not affect FULL result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio32get_INTERP1_CTRL_LANE0_FORCE_MSBEv">
<span id="_CPPv3NV6RP20403sio32get_INTERP1_CTRL_LANE0_FORCE_MSBEv"></span><span id="_CPPv2NV6RP20403sio32get_INTERP1_CTRL_LANE0_FORCE_MSBEv"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE0_FORCE_MSBV"></span><span class="target" id="structRP2040_1_1sio_1afeb8a179a43ca88f68074c2db4bae24c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE0_FORCE_MSB</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio32get_INTERP1_CTRL_LANE0_FORCE_MSBEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE0s FORCE_MSB field.</p>
<p>ORed into bits 29:28 of the lane result presented to the processor on the bus. No effect on the internal 32-bit datapath. Handy for using a lane to generate sequence of pointers into flash or SRAM. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio32set_INTERP1_CTRL_LANE0_FORCE_MSBE7uint8_t">
<span id="_CPPv3NV6RP20403sio32set_INTERP1_CTRL_LANE0_FORCE_MSBE7uint8_t"></span><span id="_CPPv2NV6RP20403sio32set_INTERP1_CTRL_LANE0_FORCE_MSBE7uint8_t"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE0_FORCE_MSB__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1a47b221de3897dea81aa8bbe892ace2a3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE0_FORCE_MSB</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio32set_INTERP1_CTRL_LANE0_FORCE_MSBE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_CTRL_LANE0s FORCE_MSB field.</p>
<p>ORed into bits 29:28 of the lane result presented to the processor on the bus. No effect on the internal 32-bit datapath. Handy for using a lane to generate sequence of pointers into flash or SRAM. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio28get_INTERP1_CTRL_LANE0_CLAMPEv">
<span id="_CPPv3NV6RP20403sio28get_INTERP1_CTRL_LANE0_CLAMPEv"></span><span id="_CPPv2NV6RP20403sio28get_INTERP1_CTRL_LANE0_CLAMPEv"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE0_CLAMPV"></span><span class="target" id="structRP2040_1_1sio_1a7651104b9250a3dde141187a04bca52a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE0_CLAMP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio28get_INTERP1_CTRL_LANE0_CLAMPEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE0s CLAMP bit.</p>
<p>Only present on INTERP1 on each core. If CLAMP mode is enabled:<ul class="simple">
<li><p>LANE0 result is shifted and masked ACCUM0, clamped by a lower bound of BASE0 and an upper bound of BASE1.</p></li>
<li><p>Signedness of these comparisons is determined by LANE0_CTRL_SIGNED </p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio28set_INTERP1_CTRL_LANE0_CLAMPEv">
<span id="_CPPv3NV6RP20403sio28set_INTERP1_CTRL_LANE0_CLAMPEv"></span><span id="_CPPv2NV6RP20403sio28set_INTERP1_CTRL_LANE0_CLAMPEv"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE0_CLAMPV"></span><span class="target" id="structRP2040_1_1sio_1acb454e8bef0c258cfdad465e31bdf7ff"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE0_CLAMP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio28set_INTERP1_CTRL_LANE0_CLAMPEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_CTRL_LANE0s CLAMP bit.</p>
<p>Only present on INTERP1 on each core. If CLAMP mode is enabled:<ul class="simple">
<li><p>LANE0 result is shifted and masked ACCUM0, clamped by a lower bound of BASE0 and an upper bound of BASE1.</p></li>
<li><p>Signedness of these comparisons is determined by LANE0_CTRL_SIGNED </p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio30clear_INTERP1_CTRL_LANE0_CLAMPEv">
<span id="_CPPv3NV6RP20403sio30clear_INTERP1_CTRL_LANE0_CLAMPEv"></span><span id="_CPPv2NV6RP20403sio30clear_INTERP1_CTRL_LANE0_CLAMPEv"></span><span id="RP2040::sio::clear_INTERP1_CTRL_LANE0_CLAMPV"></span><span class="target" id="structRP2040_1_1sio_1a7398259ab58c8c55f7f4bc9b926c7b58"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTERP1_CTRL_LANE0_CLAMP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio30clear_INTERP1_CTRL_LANE0_CLAMPEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTERP1_CTRL_LANE0s CLAMP bit.</p>
<p>Only present on INTERP1 on each core. If CLAMP mode is enabled:<ul class="simple">
<li><p>LANE0 result is shifted and masked ACCUM0, clamped by a lower bound of BASE0 and an upper bound of BASE1.</p></li>
<li><p>Signedness of these comparisons is determined by LANE0_CTRL_SIGNED </p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31toggle_INTERP1_CTRL_LANE0_CLAMPEv">
<span id="_CPPv3NV6RP20403sio31toggle_INTERP1_CTRL_LANE0_CLAMPEv"></span><span id="_CPPv2NV6RP20403sio31toggle_INTERP1_CTRL_LANE0_CLAMPEv"></span><span id="RP2040::sio::toggle_INTERP1_CTRL_LANE0_CLAMPV"></span><span class="target" id="structRP2040_1_1sio_1ac8447274f693b3d453e124737547d6a8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTERP1_CTRL_LANE0_CLAMP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31toggle_INTERP1_CTRL_LANE0_CLAMPEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTERP1_CTRL_LANE0s CLAMP bit.</p>
<p>Only present on INTERP1 on each core. If CLAMP mode is enabled:<ul class="simple">
<li><p>LANE0 result is shifted and masked ACCUM0, clamped by a lower bound of BASE0 and an upper bound of BASE1.</p></li>
<li><p>Signedness of these comparisons is determined by LANE0_CTRL_SIGNED </p></li>
</ul>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio29get_INTERP1_CTRL_LANE0_OVERF0Ev">
<span id="_CPPv3NV6RP20403sio29get_INTERP1_CTRL_LANE0_OVERF0Ev"></span><span id="_CPPv2NV6RP20403sio29get_INTERP1_CTRL_LANE0_OVERF0Ev"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE0_OVERF0V"></span><span class="target" id="structRP2040_1_1sio_1a93aefe87eb463c52d3754d2a097e58ab"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE0_OVERF0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio29get_INTERP1_CTRL_LANE0_OVERF0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE0s OVERF0 bit.</p>
<p>Indicates if any masked-off MSBs in ACCUM0 are set. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio29get_INTERP1_CTRL_LANE0_OVERF1Ev">
<span id="_CPPv3NV6RP20403sio29get_INTERP1_CTRL_LANE0_OVERF1Ev"></span><span id="_CPPv2NV6RP20403sio29get_INTERP1_CTRL_LANE0_OVERF1Ev"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE0_OVERF1V"></span><span class="target" id="structRP2040_1_1sio_1a402be1d37dbccce8aadb103de7d53ecd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE0_OVERF1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio29get_INTERP1_CTRL_LANE0_OVERF1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE0s OVERF1 bit.</p>
<p>Indicates if any masked-off MSBs in ACCUM1 are set. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio28get_INTERP1_CTRL_LANE0_OVERFEv">
<span id="_CPPv3NV6RP20403sio28get_INTERP1_CTRL_LANE0_OVERFEv"></span><span id="_CPPv2NV6RP20403sio28get_INTERP1_CTRL_LANE0_OVERFEv"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE0_OVERFV"></span><span class="target" id="structRP2040_1_1sio_1ab7908c9ff078a528dc0eda3aaefb93dd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE0_OVERF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio28get_INTERP1_CTRL_LANE0_OVERFEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE0s OVERF bit.</p>
<p>Set if either OVERF0 or OVERF1 is set. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio22get_INTERP1_CTRL_LANE0ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_tRbRbRbRb">
<span id="_CPPv3NV6RP20403sio22get_INTERP1_CTRL_LANE0ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_tRbRbRbRb"></span><span id="_CPPv2NV6RP20403sio22get_INTERP1_CTRL_LANE0ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_tRbRbRbRb"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE0__uint8_tR.uint8_tR.uint8_tR.bR.bR.bR.bR.uint8_tR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1sio_1a9554199d81e37bf622d3eabe3bbb8d6b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SHIFT</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">MASK_LSB</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">MASK_MSB</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SIGNED</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CROSS_INPUT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CROSS_RESULT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ADD_RAW</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FORCE_MSB</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CLAMP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OVERF0</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OVERF1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OVERF</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio22get_INTERP1_CTRL_LANE0ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_tRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of INTERP1_CTRL_LANE0s bit fields.</p>
<p>(read-write) Control register for lane 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio22set_INTERP1_CTRL_LANE0E7uint8_t7uint8_t7uint8_tbbbb7uint8_tb">
<span id="_CPPv3NV6RP20403sio22set_INTERP1_CTRL_LANE0E7uint8_t7uint8_t7uint8_tbbbb7uint8_tb"></span><span id="_CPPv2NV6RP20403sio22set_INTERP1_CTRL_LANE0E7uint8_t7uint8_t7uint8_tbbbb7uint8_tb"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE0__uint8_t.uint8_t.uint8_t.b.b.b.b.uint8_t.bV"></span><span class="target" id="structRP2040_1_1sio_1abd474e368d3cb127a01117f5c7ec8ca5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SHIFT</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">MASK_LSB</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">MASK_MSB</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SIGNED</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CROSS_INPUT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CROSS_RESULT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ADD_RAW</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FORCE_MSB</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CLAMP</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio22set_INTERP1_CTRL_LANE0E7uint8_t7uint8_t7uint8_tbbbb7uint8_tb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of INTERP1_CTRL_LANE0s bit fields.</p>
<p>(read-write) Control register for lane 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio28get_INTERP1_CTRL_LANE1_SHIFTEv">
<span id="_CPPv3NV6RP20403sio28get_INTERP1_CTRL_LANE1_SHIFTEv"></span><span id="_CPPv2NV6RP20403sio28get_INTERP1_CTRL_LANE1_SHIFTEv"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE1_SHIFTV"></span><span class="target" id="structRP2040_1_1sio_1ac9583f6964ffb3f5d134998a6e2c62c5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE1_SHIFT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio28get_INTERP1_CTRL_LANE1_SHIFTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE1s SHIFT field.</p>
<p>Logical right-shift applied to accumulator before masking </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio28set_INTERP1_CTRL_LANE1_SHIFTE7uint8_t">
<span id="_CPPv3NV6RP20403sio28set_INTERP1_CTRL_LANE1_SHIFTE7uint8_t"></span><span id="_CPPv2NV6RP20403sio28set_INTERP1_CTRL_LANE1_SHIFTE7uint8_t"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE1_SHIFT__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1a01b904f2ebde5a560c9d619d536626b4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE1_SHIFT</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio28set_INTERP1_CTRL_LANE1_SHIFTE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_CTRL_LANE1s SHIFT field.</p>
<p>Logical right-shift applied to accumulator before masking </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31get_INTERP1_CTRL_LANE1_MASK_LSBEv">
<span id="_CPPv3NV6RP20403sio31get_INTERP1_CTRL_LANE1_MASK_LSBEv"></span><span id="_CPPv2NV6RP20403sio31get_INTERP1_CTRL_LANE1_MASK_LSBEv"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE1_MASK_LSBV"></span><span class="target" id="structRP2040_1_1sio_1a1bfc5c753d4cd9f75e3f72e4baa075af"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE1_MASK_LSB</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31get_INTERP1_CTRL_LANE1_MASK_LSBEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE1s MASK_LSB field.</p>
<p>The least-significant bit allowed to pass by the mask (inclusive) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31set_INTERP1_CTRL_LANE1_MASK_LSBE7uint8_t">
<span id="_CPPv3NV6RP20403sio31set_INTERP1_CTRL_LANE1_MASK_LSBE7uint8_t"></span><span id="_CPPv2NV6RP20403sio31set_INTERP1_CTRL_LANE1_MASK_LSBE7uint8_t"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE1_MASK_LSB__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1abec6a474bff3303825377201d7316650"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE1_MASK_LSB</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31set_INTERP1_CTRL_LANE1_MASK_LSBE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_CTRL_LANE1s MASK_LSB field.</p>
<p>The least-significant bit allowed to pass by the mask (inclusive) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31get_INTERP1_CTRL_LANE1_MASK_MSBEv">
<span id="_CPPv3NV6RP20403sio31get_INTERP1_CTRL_LANE1_MASK_MSBEv"></span><span id="_CPPv2NV6RP20403sio31get_INTERP1_CTRL_LANE1_MASK_MSBEv"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE1_MASK_MSBV"></span><span class="target" id="structRP2040_1_1sio_1af9cf473c605398e2d72379ead43ea9d4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE1_MASK_MSB</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31get_INTERP1_CTRL_LANE1_MASK_MSBEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE1s MASK_MSB field.</p>
<p>The most-significant bit allowed to pass by the mask (inclusive) Setting MSB &lt; LSB may cause chip to turn inside-out </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31set_INTERP1_CTRL_LANE1_MASK_MSBE7uint8_t">
<span id="_CPPv3NV6RP20403sio31set_INTERP1_CTRL_LANE1_MASK_MSBE7uint8_t"></span><span id="_CPPv2NV6RP20403sio31set_INTERP1_CTRL_LANE1_MASK_MSBE7uint8_t"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE1_MASK_MSB__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1a89ebb73790c44fda17fbdae450fc6ab0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE1_MASK_MSB</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31set_INTERP1_CTRL_LANE1_MASK_MSBE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_CTRL_LANE1s MASK_MSB field.</p>
<p>The most-significant bit allowed to pass by the mask (inclusive) Setting MSB &lt; LSB may cause chip to turn inside-out </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio29get_INTERP1_CTRL_LANE1_SIGNEDEv">
<span id="_CPPv3NV6RP20403sio29get_INTERP1_CTRL_LANE1_SIGNEDEv"></span><span id="_CPPv2NV6RP20403sio29get_INTERP1_CTRL_LANE1_SIGNEDEv"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE1_SIGNEDV"></span><span class="target" id="structRP2040_1_1sio_1aaba3346f8134699269b3b553a10fdf53"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE1_SIGNED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio29get_INTERP1_CTRL_LANE1_SIGNEDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE1s SIGNED bit.</p>
<p>If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits before adding to BASE1, and LANE1 PEEK/POP appear extended to 32 bits when read by processor. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio29set_INTERP1_CTRL_LANE1_SIGNEDEv">
<span id="_CPPv3NV6RP20403sio29set_INTERP1_CTRL_LANE1_SIGNEDEv"></span><span id="_CPPv2NV6RP20403sio29set_INTERP1_CTRL_LANE1_SIGNEDEv"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE1_SIGNEDV"></span><span class="target" id="structRP2040_1_1sio_1aa9d12817eb754f197b948cb03b71dc66"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE1_SIGNED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio29set_INTERP1_CTRL_LANE1_SIGNEDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_CTRL_LANE1s SIGNED bit.</p>
<p>If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits before adding to BASE1, and LANE1 PEEK/POP appear extended to 32 bits when read by processor. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio31clear_INTERP1_CTRL_LANE1_SIGNEDEv">
<span id="_CPPv3NV6RP20403sio31clear_INTERP1_CTRL_LANE1_SIGNEDEv"></span><span id="_CPPv2NV6RP20403sio31clear_INTERP1_CTRL_LANE1_SIGNEDEv"></span><span id="RP2040::sio::clear_INTERP1_CTRL_LANE1_SIGNEDV"></span><span class="target" id="structRP2040_1_1sio_1aa15535ab62fe5949bc20b7295de73653"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTERP1_CTRL_LANE1_SIGNED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio31clear_INTERP1_CTRL_LANE1_SIGNEDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTERP1_CTRL_LANE1s SIGNED bit.</p>
<p>If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits before adding to BASE1, and LANE1 PEEK/POP appear extended to 32 bits when read by processor. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio32toggle_INTERP1_CTRL_LANE1_SIGNEDEv">
<span id="_CPPv3NV6RP20403sio32toggle_INTERP1_CTRL_LANE1_SIGNEDEv"></span><span id="_CPPv2NV6RP20403sio32toggle_INTERP1_CTRL_LANE1_SIGNEDEv"></span><span id="RP2040::sio::toggle_INTERP1_CTRL_LANE1_SIGNEDV"></span><span class="target" id="structRP2040_1_1sio_1aa23ded645b33e341343384737947a87b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTERP1_CTRL_LANE1_SIGNED</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio32toggle_INTERP1_CTRL_LANE1_SIGNEDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTERP1_CTRL_LANE1s SIGNED bit.</p>
<p>If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits before adding to BASE1, and LANE1 PEEK/POP appear extended to 32 bits when read by processor. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio34get_INTERP1_CTRL_LANE1_CROSS_INPUTEv">
<span id="_CPPv3NV6RP20403sio34get_INTERP1_CTRL_LANE1_CROSS_INPUTEv"></span><span id="_CPPv2NV6RP20403sio34get_INTERP1_CTRL_LANE1_CROSS_INPUTEv"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE1_CROSS_INPUTV"></span><span class="target" id="structRP2040_1_1sio_1a2c553ebe0526da4ba0838ba983d66705"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE1_CROSS_INPUT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio34get_INTERP1_CTRL_LANE1_CROSS_INPUTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE1s CROSS_INPUT bit.</p>
<p>If 1, feed the opposite lanes accumulator into this lanes shift + mask hardware. Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio34set_INTERP1_CTRL_LANE1_CROSS_INPUTEv">
<span id="_CPPv3NV6RP20403sio34set_INTERP1_CTRL_LANE1_CROSS_INPUTEv"></span><span id="_CPPv2NV6RP20403sio34set_INTERP1_CTRL_LANE1_CROSS_INPUTEv"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE1_CROSS_INPUTV"></span><span class="target" id="structRP2040_1_1sio_1abed1b2b59ab8a3352f09bc8d9804fa70"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE1_CROSS_INPUT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio34set_INTERP1_CTRL_LANE1_CROSS_INPUTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_CTRL_LANE1s CROSS_INPUT bit.</p>
<p>If 1, feed the opposite lanes accumulator into this lanes shift + mask hardware. Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio36clear_INTERP1_CTRL_LANE1_CROSS_INPUTEv">
<span id="_CPPv3NV6RP20403sio36clear_INTERP1_CTRL_LANE1_CROSS_INPUTEv"></span><span id="_CPPv2NV6RP20403sio36clear_INTERP1_CTRL_LANE1_CROSS_INPUTEv"></span><span id="RP2040::sio::clear_INTERP1_CTRL_LANE1_CROSS_INPUTV"></span><span class="target" id="structRP2040_1_1sio_1ae9c37cfb4b06345b4fd6163e0e99a2c7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTERP1_CTRL_LANE1_CROSS_INPUT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio36clear_INTERP1_CTRL_LANE1_CROSS_INPUTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTERP1_CTRL_LANE1s CROSS_INPUT bit.</p>
<p>If 1, feed the opposite lanes accumulator into this lanes shift + mask hardware. Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio37toggle_INTERP1_CTRL_LANE1_CROSS_INPUTEv">
<span id="_CPPv3NV6RP20403sio37toggle_INTERP1_CTRL_LANE1_CROSS_INPUTEv"></span><span id="_CPPv2NV6RP20403sio37toggle_INTERP1_CTRL_LANE1_CROSS_INPUTEv"></span><span id="RP2040::sio::toggle_INTERP1_CTRL_LANE1_CROSS_INPUTV"></span><span class="target" id="structRP2040_1_1sio_1ac05f53f4c366094ad92fc3f780318b39"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTERP1_CTRL_LANE1_CROSS_INPUT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio37toggle_INTERP1_CTRL_LANE1_CROSS_INPUTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTERP1_CTRL_LANE1s CROSS_INPUT bit.</p>
<p>If 1, feed the opposite lanes accumulator into this lanes shift + mask hardware. Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio35get_INTERP1_CTRL_LANE1_CROSS_RESULTEv">
<span id="_CPPv3NV6RP20403sio35get_INTERP1_CTRL_LANE1_CROSS_RESULTEv"></span><span id="_CPPv2NV6RP20403sio35get_INTERP1_CTRL_LANE1_CROSS_RESULTEv"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE1_CROSS_RESULTV"></span><span class="target" id="structRP2040_1_1sio_1aa52e1bd3d2c6db57f8d20d88f20a1a64"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE1_CROSS_RESULT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio35get_INTERP1_CTRL_LANE1_CROSS_RESULTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE1s CROSS_RESULT bit.</p>
<p>If 1, feed the opposite lanes result into this lanes accumulator on POP. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio35set_INTERP1_CTRL_LANE1_CROSS_RESULTEv">
<span id="_CPPv3NV6RP20403sio35set_INTERP1_CTRL_LANE1_CROSS_RESULTEv"></span><span id="_CPPv2NV6RP20403sio35set_INTERP1_CTRL_LANE1_CROSS_RESULTEv"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE1_CROSS_RESULTV"></span><span class="target" id="structRP2040_1_1sio_1a4d0c70c1cf69fadfea52cd47caaebfde"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE1_CROSS_RESULT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio35set_INTERP1_CTRL_LANE1_CROSS_RESULTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_CTRL_LANE1s CROSS_RESULT bit.</p>
<p>If 1, feed the opposite lanes result into this lanes accumulator on POP. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio37clear_INTERP1_CTRL_LANE1_CROSS_RESULTEv">
<span id="_CPPv3NV6RP20403sio37clear_INTERP1_CTRL_LANE1_CROSS_RESULTEv"></span><span id="_CPPv2NV6RP20403sio37clear_INTERP1_CTRL_LANE1_CROSS_RESULTEv"></span><span id="RP2040::sio::clear_INTERP1_CTRL_LANE1_CROSS_RESULTV"></span><span class="target" id="structRP2040_1_1sio_1abed571df7c2c46a62c47fbb38d86efdf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTERP1_CTRL_LANE1_CROSS_RESULT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio37clear_INTERP1_CTRL_LANE1_CROSS_RESULTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTERP1_CTRL_LANE1s CROSS_RESULT bit.</p>
<p>If 1, feed the opposite lanes result into this lanes accumulator on POP. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio38toggle_INTERP1_CTRL_LANE1_CROSS_RESULTEv">
<span id="_CPPv3NV6RP20403sio38toggle_INTERP1_CTRL_LANE1_CROSS_RESULTEv"></span><span id="_CPPv2NV6RP20403sio38toggle_INTERP1_CTRL_LANE1_CROSS_RESULTEv"></span><span id="RP2040::sio::toggle_INTERP1_CTRL_LANE1_CROSS_RESULTV"></span><span class="target" id="structRP2040_1_1sio_1a2648c6869cc49cfe326e419c5a7289c8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTERP1_CTRL_LANE1_CROSS_RESULT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio38toggle_INTERP1_CTRL_LANE1_CROSS_RESULTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTERP1_CTRL_LANE1s CROSS_RESULT bit.</p>
<p>If 1, feed the opposite lanes result into this lanes accumulator on POP. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio30get_INTERP1_CTRL_LANE1_ADD_RAWEv">
<span id="_CPPv3NV6RP20403sio30get_INTERP1_CTRL_LANE1_ADD_RAWEv"></span><span id="_CPPv2NV6RP20403sio30get_INTERP1_CTRL_LANE1_ADD_RAWEv"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE1_ADD_RAWV"></span><span class="target" id="structRP2040_1_1sio_1a69f0ad929cd75ac67a9f5406f8b315b2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE1_ADD_RAW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio30get_INTERP1_CTRL_LANE1_ADD_RAWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE1s ADD_RAW bit.</p>
<p>If 1, mask + shift is bypassed for LANE1 result. This does not affect FULL result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio30set_INTERP1_CTRL_LANE1_ADD_RAWEv">
<span id="_CPPv3NV6RP20403sio30set_INTERP1_CTRL_LANE1_ADD_RAWEv"></span><span id="_CPPv2NV6RP20403sio30set_INTERP1_CTRL_LANE1_ADD_RAWEv"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE1_ADD_RAWV"></span><span class="target" id="structRP2040_1_1sio_1a765c7aabc77afd4a869384d9621f9bf3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE1_ADD_RAW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio30set_INTERP1_CTRL_LANE1_ADD_RAWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_CTRL_LANE1s ADD_RAW bit.</p>
<p>If 1, mask + shift is bypassed for LANE1 result. This does not affect FULL result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio32clear_INTERP1_CTRL_LANE1_ADD_RAWEv">
<span id="_CPPv3NV6RP20403sio32clear_INTERP1_CTRL_LANE1_ADD_RAWEv"></span><span id="_CPPv2NV6RP20403sio32clear_INTERP1_CTRL_LANE1_ADD_RAWEv"></span><span id="RP2040::sio::clear_INTERP1_CTRL_LANE1_ADD_RAWV"></span><span class="target" id="structRP2040_1_1sio_1afb9ef0a631b0cc81f9da737892afd0cf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_INTERP1_CTRL_LANE1_ADD_RAW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio32clear_INTERP1_CTRL_LANE1_ADD_RAWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear INTERP1_CTRL_LANE1s ADD_RAW bit.</p>
<p>If 1, mask + shift is bypassed for LANE1 result. This does not affect FULL result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio33toggle_INTERP1_CTRL_LANE1_ADD_RAWEv">
<span id="_CPPv3NV6RP20403sio33toggle_INTERP1_CTRL_LANE1_ADD_RAWEv"></span><span id="_CPPv2NV6RP20403sio33toggle_INTERP1_CTRL_LANE1_ADD_RAWEv"></span><span id="RP2040::sio::toggle_INTERP1_CTRL_LANE1_ADD_RAWV"></span><span class="target" id="structRP2040_1_1sio_1a629ba9f5c29e207e55fdc9af04da23cf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_INTERP1_CTRL_LANE1_ADD_RAW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio33toggle_INTERP1_CTRL_LANE1_ADD_RAWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle INTERP1_CTRL_LANE1s ADD_RAW bit.</p>
<p>If 1, mask + shift is bypassed for LANE1 result. This does not affect FULL result. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio32get_INTERP1_CTRL_LANE1_FORCE_MSBEv">
<span id="_CPPv3NV6RP20403sio32get_INTERP1_CTRL_LANE1_FORCE_MSBEv"></span><span id="_CPPv2NV6RP20403sio32get_INTERP1_CTRL_LANE1_FORCE_MSBEv"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE1_FORCE_MSBV"></span><span class="target" id="structRP2040_1_1sio_1a45ed8be5376a4b3005a0650a9e8be154"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE1_FORCE_MSB</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio32get_INTERP1_CTRL_LANE1_FORCE_MSBEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_CTRL_LANE1s FORCE_MSB field.</p>
<p>ORed into bits 29:28 of the lane result presented to the processor on the bus. No effect on the internal 32-bit datapath. Handy for using a lane to generate sequence of pointers into flash or SRAM. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio32set_INTERP1_CTRL_LANE1_FORCE_MSBE7uint8_t">
<span id="_CPPv3NV6RP20403sio32set_INTERP1_CTRL_LANE1_FORCE_MSBE7uint8_t"></span><span id="_CPPv2NV6RP20403sio32set_INTERP1_CTRL_LANE1_FORCE_MSBE7uint8_t"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE1_FORCE_MSB__uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1a08d5e52cc97fea574430e975588f3016"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE1_FORCE_MSB</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio32set_INTERP1_CTRL_LANE1_FORCE_MSBE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_CTRL_LANE1s FORCE_MSB field.</p>
<p>ORed into bits 29:28 of the lane result presented to the processor on the bus. No effect on the internal 32-bit datapath. Handy for using a lane to generate sequence of pointers into flash or SRAM. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio22get_INTERP1_CTRL_LANE1ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_t">
<span id="_CPPv3NV6RP20403sio22get_INTERP1_CTRL_LANE1ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_t"></span><span id="_CPPv2NV6RP20403sio22get_INTERP1_CTRL_LANE1ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_t"></span><span id="RP2040::sio::get_INTERP1_CTRL_LANE1__uint8_tR.uint8_tR.uint8_tR.bR.bR.bR.bR.uint8_tRV"></span><span class="target" id="structRP2040_1_1sio_1a71e7a97e8a907a4cbe05922399e7fedf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_CTRL_LANE1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SHIFT</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">MASK_LSB</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">MASK_MSB</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SIGNED</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CROSS_INPUT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CROSS_RESULT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ADD_RAW</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FORCE_MSB</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio22get_INTERP1_CTRL_LANE1ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of INTERP1_CTRL_LANE1s bit fields.</p>
<p>(read-write) Control register for lane 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio22set_INTERP1_CTRL_LANE1E7uint8_t7uint8_t7uint8_tbbbb7uint8_t">
<span id="_CPPv3NV6RP20403sio22set_INTERP1_CTRL_LANE1E7uint8_t7uint8_t7uint8_tbbbb7uint8_t"></span><span id="_CPPv2NV6RP20403sio22set_INTERP1_CTRL_LANE1E7uint8_t7uint8_t7uint8_tbbbb7uint8_t"></span><span id="RP2040::sio::set_INTERP1_CTRL_LANE1__uint8_t.uint8_t.uint8_t.b.b.b.b.uint8_tV"></span><span class="target" id="structRP2040_1_1sio_1af9daf858090a5f44bc78b10e393141c6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_CTRL_LANE1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SHIFT</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">MASK_LSB</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">MASK_MSB</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SIGNED</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CROSS_INPUT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CROSS_RESULT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ADD_RAW</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FORCE_MSB</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio22set_INTERP1_CTRL_LANE1E7uint8_t7uint8_t7uint8_tbbbb7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of INTERP1_CTRL_LANE1s bit fields.</p>
<p>(read-write) Control register for lane 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio22get_INTERP1_ACCUM0_ADDEv">
<span id="_CPPv3NV6RP20403sio22get_INTERP1_ACCUM0_ADDEv"></span><span id="_CPPv2NV6RP20403sio22get_INTERP1_ACCUM0_ADDEv"></span><span id="RP2040::sio::get_INTERP1_ACCUM0_ADDV"></span><span class="target" id="structRP2040_1_1sio_1a8425cb6d8223254c78c30523a6d9a788"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_ACCUM0_ADD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio22get_INTERP1_ACCUM0_ADDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_ACCUM0_ADDs INTERP1_ACCUM0_ADD field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio22set_INTERP1_ACCUM0_ADDE8uint32_t">
<span id="_CPPv3NV6RP20403sio22set_INTERP1_ACCUM0_ADDE8uint32_t"></span><span id="_CPPv2NV6RP20403sio22set_INTERP1_ACCUM0_ADDE8uint32_t"></span><span id="RP2040::sio::set_INTERP1_ACCUM0_ADD__uint32_tV"></span><span class="target" id="structRP2040_1_1sio_1a294d6b55a28c1764e5a8b7eff55866dc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_ACCUM0_ADD</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio22set_INTERP1_ACCUM0_ADDE8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_ACCUM0_ADDs INTERP1_ACCUM0_ADD field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio22get_INTERP1_ACCUM1_ADDEv">
<span id="_CPPv3NV6RP20403sio22get_INTERP1_ACCUM1_ADDEv"></span><span id="_CPPv2NV6RP20403sio22get_INTERP1_ACCUM1_ADDEv"></span><span id="RP2040::sio::get_INTERP1_ACCUM1_ADDV"></span><span class="target" id="structRP2040_1_1sio_1ab0e0139d627e3b23a49f326703fb1a15"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTERP1_ACCUM1_ADD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio22get_INTERP1_ACCUM1_ADDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get INTERP1_ACCUM1_ADDs INTERP1_ACCUM1_ADD field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403sio22set_INTERP1_ACCUM1_ADDE8uint32_t">
<span id="_CPPv3NV6RP20403sio22set_INTERP1_ACCUM1_ADDE8uint32_t"></span><span id="_CPPv2NV6RP20403sio22set_INTERP1_ACCUM1_ADDE8uint32_t"></span><span id="RP2040::sio::set_INTERP1_ACCUM1_ADD__uint32_tV"></span><span class="target" id="structRP2040_1_1sio_1a6f846a480606b14e1c2814681e74b9ea"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTERP1_ACCUM1_ADD</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403sio22set_INTERP1_ACCUM1_ADDE8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set INTERP1_ACCUM1_ADDs INTERP1_ACCUM1_ADD field. </p>
</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio5CPUIDE">
<span id="_CPPv3N6RP20403sio5CPUIDE"></span><span id="_CPPv2N6RP20403sio5CPUIDE"></span><span id="RP2040::sio::CPUID__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1ae3e09f26283a937b8e5ad10fe33668fa"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CPUID</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio5CPUIDE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Processor core identifier Value is 0 when read from processor core 0, and 1 when read from processor core 1. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio7GPIO_INE">
<span id="_CPPv3N6RP20403sio7GPIO_INE"></span><span id="_CPPv2N6RP20403sio7GPIO_INE"></span><span id="RP2040::sio::GPIO_IN__uint32_tC"></span><span class="target" id="structRP2040_1_1sio_1a79c3a033d21083b292761113b7222aa8"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_IN</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403sio7GPIO_INE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-only) Input value for GPIO pins </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio10GPIO_HI_INE">
<span id="_CPPv3N6RP20403sio10GPIO_HI_INE"></span><span id="_CPPv2N6RP20403sio10GPIO_HI_INE"></span><span id="RP2040::sio::GPIO_HI_IN__uint32_tC"></span><span class="target" id="structRP2040_1_1sio_1ad185885d3e93534f10cb94875a31d64a"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_HI_IN</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403sio10GPIO_HI_INE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-only) Input value for QSPI pins </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio17reserved_padding0E">
<span id="_CPPv3N6RP20403sio17reserved_padding0E"></span><span id="_CPPv2N6RP20403sio17reserved_padding0E"></span><span id="RP2040::sio::reserved_padding0__uint32_tC"></span><span class="target" id="structRP2040_1_1sio_1aa68f2a11896e4691f34782fe701dd141"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding0</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403sio17reserved_padding0E" title="Link to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio8GPIO_OUTE">
<span id="_CPPv3N6RP20403sio8GPIO_OUTE"></span><span id="_CPPv2N6RP20403sio8GPIO_OUTE"></span><span id="RP2040::sio::GPIO_OUT__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a1ded679cfe19c92b7bacf16d4836c7f0"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_OUT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio8GPIO_OUTE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) GPIO output value </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio12GPIO_OUT_SETE">
<span id="_CPPv3N6RP20403sio12GPIO_OUT_SETE"></span><span id="_CPPv2N6RP20403sio12GPIO_OUT_SETE"></span><span id="RP2040::sio::GPIO_OUT_SET__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a3b9821be937a52fe302ec0d5d9c659fd"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_OUT_SET</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio12GPIO_OUT_SETE" title="Link to this definition">#</a><br /></dt>
<dd><p>(write-only) GPIO output value set </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio12GPIO_OUT_CLRE">
<span id="_CPPv3N6RP20403sio12GPIO_OUT_CLRE"></span><span id="_CPPv2N6RP20403sio12GPIO_OUT_CLRE"></span><span id="RP2040::sio::GPIO_OUT_CLR__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1adf3700480983d161631a1b532e35a2b0"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_OUT_CLR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio12GPIO_OUT_CLRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(write-only) GPIO output value clear </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio12GPIO_OUT_XORE">
<span id="_CPPv3N6RP20403sio12GPIO_OUT_XORE"></span><span id="_CPPv2N6RP20403sio12GPIO_OUT_XORE"></span><span id="RP2040::sio::GPIO_OUT_XOR__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1ac32bbb75a67f679688570e433829ad6c"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_OUT_XOR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio12GPIO_OUT_XORE" title="Link to this definition">#</a><br /></dt>
<dd><p>(write-only) GPIO output value XOR </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio7GPIO_OEE">
<span id="_CPPv3N6RP20403sio7GPIO_OEE"></span><span id="_CPPv2N6RP20403sio7GPIO_OEE"></span><span id="RP2040::sio::GPIO_OE__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1aa456abf7f58ce7531ab108b02654557b"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_OE</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio7GPIO_OEE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) GPIO output enable </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio11GPIO_OE_SETE">
<span id="_CPPv3N6RP20403sio11GPIO_OE_SETE"></span><span id="_CPPv2N6RP20403sio11GPIO_OE_SETE"></span><span id="RP2040::sio::GPIO_OE_SET__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a090a17e46244d2757ee96a0b72113aa2"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_OE_SET</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio11GPIO_OE_SETE" title="Link to this definition">#</a><br /></dt>
<dd><p>(write-only) GPIO output enable set </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio11GPIO_OE_CLRE">
<span id="_CPPv3N6RP20403sio11GPIO_OE_CLRE"></span><span id="_CPPv2N6RP20403sio11GPIO_OE_CLRE"></span><span id="RP2040::sio::GPIO_OE_CLR__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a60b1292961a2ea65856fa8962910f1ae"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_OE_CLR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio11GPIO_OE_CLRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(write-only) GPIO output enable clear </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio11GPIO_OE_XORE">
<span id="_CPPv3N6RP20403sio11GPIO_OE_XORE"></span><span id="_CPPv2N6RP20403sio11GPIO_OE_XORE"></span><span id="RP2040::sio::GPIO_OE_XOR__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1ada99c4f7c3be3322658ea5d6e63c6c24"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_OE_XOR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio11GPIO_OE_XORE" title="Link to this definition">#</a><br /></dt>
<dd><p>(write-only) GPIO output enable XOR </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio11GPIO_HI_OUTE">
<span id="_CPPv3N6RP20403sio11GPIO_HI_OUTE"></span><span id="_CPPv2N6RP20403sio11GPIO_HI_OUTE"></span><span id="RP2040::sio::GPIO_HI_OUT__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1ae3af8d096486ca7413c6c2da1a2164c5"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_HI_OUT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio11GPIO_HI_OUTE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) QSPI output value </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio15GPIO_HI_OUT_SETE">
<span id="_CPPv3N6RP20403sio15GPIO_HI_OUT_SETE"></span><span id="_CPPv2N6RP20403sio15GPIO_HI_OUT_SETE"></span><span id="RP2040::sio::GPIO_HI_OUT_SET__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a74616d5481ae6a54d607cfe2658bf31a"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_HI_OUT_SET</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio15GPIO_HI_OUT_SETE" title="Link to this definition">#</a><br /></dt>
<dd><p>(write-only) QSPI output value set </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio15GPIO_HI_OUT_CLRE">
<span id="_CPPv3N6RP20403sio15GPIO_HI_OUT_CLRE"></span><span id="_CPPv2N6RP20403sio15GPIO_HI_OUT_CLRE"></span><span id="RP2040::sio::GPIO_HI_OUT_CLR__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a3dd53742a70610a71a9b63303ff44d98"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_HI_OUT_CLR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio15GPIO_HI_OUT_CLRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(write-only) QSPI output value clear </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio15GPIO_HI_OUT_XORE">
<span id="_CPPv3N6RP20403sio15GPIO_HI_OUT_XORE"></span><span id="_CPPv2N6RP20403sio15GPIO_HI_OUT_XORE"></span><span id="RP2040::sio::GPIO_HI_OUT_XOR__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a9a17c2a6c28ade82d28a2c63abf01038"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_HI_OUT_XOR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio15GPIO_HI_OUT_XORE" title="Link to this definition">#</a><br /></dt>
<dd><p>(write-only) QSPI output value XOR </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio10GPIO_HI_OEE">
<span id="_CPPv3N6RP20403sio10GPIO_HI_OEE"></span><span id="_CPPv2N6RP20403sio10GPIO_HI_OEE"></span><span id="RP2040::sio::GPIO_HI_OE__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a3c75d6d9cdb2af236e575cfc1462069b"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_HI_OE</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio10GPIO_HI_OEE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) QSPI output enable </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio14GPIO_HI_OE_SETE">
<span id="_CPPv3N6RP20403sio14GPIO_HI_OE_SETE"></span><span id="_CPPv2N6RP20403sio14GPIO_HI_OE_SETE"></span><span id="RP2040::sio::GPIO_HI_OE_SET__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1afa2f16366b45f9b85c5bc3bc8865c329"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_HI_OE_SET</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio14GPIO_HI_OE_SETE" title="Link to this definition">#</a><br /></dt>
<dd><p>(write-only) QSPI output enable set </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio14GPIO_HI_OE_CLRE">
<span id="_CPPv3N6RP20403sio14GPIO_HI_OE_CLRE"></span><span id="_CPPv2N6RP20403sio14GPIO_HI_OE_CLRE"></span><span id="RP2040::sio::GPIO_HI_OE_CLR__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a4ec6061fa242b1ecddf473be1823af95"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_HI_OE_CLR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio14GPIO_HI_OE_CLRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(write-only) QSPI output enable clear </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio14GPIO_HI_OE_XORE">
<span id="_CPPv3N6RP20403sio14GPIO_HI_OE_XORE"></span><span id="_CPPv2N6RP20403sio14GPIO_HI_OE_XORE"></span><span id="RP2040::sio::GPIO_HI_OE_XOR__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a2f32482e753bba38b6de92e5a2a78223"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">GPIO_HI_OE_XOR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio14GPIO_HI_OE_XORE" title="Link to this definition">#</a><br /></dt>
<dd><p>(write-only) QSPI output enable XOR </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio7FIFO_STE">
<span id="_CPPv3N6RP20403sio7FIFO_STE"></span><span id="_CPPv2N6RP20403sio7FIFO_STE"></span><span id="RP2040::sio::FIFO_ST__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1af88793c07085bd03bfa4f29050f4e851"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FIFO_ST</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio7FIFO_STE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Status register for inter-core FIFOs (mailboxes). There is one FIFO in the core 0 -&gt; core 1 direction, and one core 1 -&gt; core 0. Both are 32 bits wide and 8 words deep. Core 0 can see the read side of the 1-&gt;0 FIFO (RX), and the write side of 0-&gt;1 FIFO (TX). Core 1 can see the read side of the 0-&gt;1 FIFO (RX), and the write side of 1-&gt;0 FIFO (TX). The SIO IRQ for each core is the logical OR of the VLD, WOF and ROE fields of its FIFO_ST register. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio7FIFO_WRE">
<span id="_CPPv3N6RP20403sio7FIFO_WRE"></span><span id="_CPPv2N6RP20403sio7FIFO_WRE"></span><span id="RP2040::sio::FIFO_WR__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1abcb47eb094a417f57303255da69b2b95"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FIFO_WR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio7FIFO_WRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Write access to this cores TX FIFO </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio7FIFO_RDE">
<span id="_CPPv3N6RP20403sio7FIFO_RDE"></span><span id="_CPPv2N6RP20403sio7FIFO_RDE"></span><span id="RP2040::sio::FIFO_RD__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a5f972ac33ecd703d15d8d9875669d378"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FIFO_RD</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio7FIFO_RDE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Read access to this cores RX FIFO </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio11SPINLOCK_STE">
<span id="_CPPv3N6RP20403sio11SPINLOCK_STE"></span><span id="_CPPv2N6RP20403sio11SPINLOCK_STE"></span><span id="RP2040::sio::SPINLOCK_ST__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a900ef6ac121b6aee2dbc00652b458709"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SPINLOCK_ST</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio11SPINLOCK_STE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Spinlock state A bitmap containing the state of all 32 spinlocks (1=locked). Mainly intended for debugging. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio13DIV_UDIVIDENDE">
<span id="_CPPv3N6RP20403sio13DIV_UDIVIDENDE"></span><span id="_CPPv2N6RP20403sio13DIV_UDIVIDENDE"></span><span id="RP2040::sio::DIV_UDIVIDEND__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1aa010e596bbe3f5dfe8c3c9f573181c43"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">DIV_UDIVIDEND</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio13DIV_UDIVIDENDE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Divider unsigned dividend Write to the DIVIDEND operand of the divider, i.e. the p in <code class="docutils literal notranslate"><span class="pre">p</span> <span class="pre">/</span> <span class="pre">q</span></code>. Any operand write starts a new calculation. The results appear in QUOTIENT, REMAINDER. UDIVIDEND/SDIVIDEND are aliases of the same internal register. The U alias starts an unsigned calculation, and the S alias starts a signed calculation. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio12DIV_UDIVISORE">
<span id="_CPPv3N6RP20403sio12DIV_UDIVISORE"></span><span id="_CPPv2N6RP20403sio12DIV_UDIVISORE"></span><span id="RP2040::sio::DIV_UDIVISOR__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1af294c5e3213ebd57e8b3c12bc67f9afd"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">DIV_UDIVISOR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio12DIV_UDIVISORE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Divider unsigned divisor Write to the DIVISOR operand of the divider, i.e. the q in <code class="docutils literal notranslate"><span class="pre">p</span> <span class="pre">/</span> <span class="pre">q</span></code>. Any operand write starts a new calculation. The results appear in QUOTIENT, REMAINDER. UDIVISOR/SDIVISOR are aliases of the same internal register. The U alias starts an unsigned calculation, and the S alias starts a signed calculation. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio13DIV_SDIVIDENDE">
<span id="_CPPv3N6RP20403sio13DIV_SDIVIDENDE"></span><span id="_CPPv2N6RP20403sio13DIV_SDIVIDENDE"></span><span id="RP2040::sio::DIV_SDIVIDEND__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1ab882f7137592601a08c7dea04b0235c4"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">DIV_SDIVIDEND</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio13DIV_SDIVIDENDE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Divider signed dividend The same as UDIVIDEND, but starts a signed calculation, rather than unsigned. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio12DIV_SDIVISORE">
<span id="_CPPv3N6RP20403sio12DIV_SDIVISORE"></span><span id="_CPPv2N6RP20403sio12DIV_SDIVISORE"></span><span id="RP2040::sio::DIV_SDIVISOR__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a173ef19e2d30768dd7fa71efece5859e"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">DIV_SDIVISOR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio12DIV_SDIVISORE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Divider signed divisor The same as UDIVISOR, but starts a signed calculation, rather than unsigned. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio12DIV_QUOTIENTE">
<span id="_CPPv3N6RP20403sio12DIV_QUOTIENTE"></span><span id="_CPPv2N6RP20403sio12DIV_QUOTIENTE"></span><span id="RP2040::sio::DIV_QUOTIENT__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a8868b035c3f49bc2f23e4a37ac2d0e95"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">DIV_QUOTIENT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio12DIV_QUOTIENTE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Divider result quotient The result of <code class="docutils literal notranslate"><span class="pre">DIVIDEND</span> <span class="pre">/</span> <span class="pre">DIVISOR</span></code> (division). Contents undefined while CSR_READY is low. For signed calculations, QUOTIENT is negative when the signs of DIVIDEND and DIVISOR differ. This register can be written to directly, for context save/restore purposes. This halts any in-progress calculation and sets the CSR_READY and CSR_DIRTY flags. Reading from QUOTIENT clears the CSR_DIRTY flag, so should read results in the order REMAINDER, QUOTIENT if CSR_DIRTY is used. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio13DIV_REMAINDERE">
<span id="_CPPv3N6RP20403sio13DIV_REMAINDERE"></span><span id="_CPPv2N6RP20403sio13DIV_REMAINDERE"></span><span id="RP2040::sio::DIV_REMAINDER__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1aeb0bcf60f097ec233c50e3f836f498b7"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">DIV_REMAINDER</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio13DIV_REMAINDERE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Divider result remainder The result of <code class="docutils literal notranslate"><span class="pre">DIVIDEND</span> <span class="pre">%</span> <span class="pre">DIVISOR</span></code> (modulo). Contents undefined while CSR_READY is low. For signed calculations, REMAINDER is negative only when DIVIDEND is negative. This register can be written to directly, for context save/restore purposes. This halts any in-progress calculation and sets the CSR_READY and CSR_DIRTY flags. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio7DIV_CSRE">
<span id="_CPPv3N6RP20403sio7DIV_CSRE"></span><span id="_CPPv2N6RP20403sio7DIV_CSRE"></span><span id="RP2040::sio::DIV_CSR__uint32_tC"></span><span class="target" id="structRP2040_1_1sio_1a6b2e6a37707e8e2348880aba1bbfb85a"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">DIV_CSR</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403sio7DIV_CSRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-only) Control and status register for divider. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio17reserved_padding1E">
<span id="_CPPv3N6RP20403sio17reserved_padding1E"></span><span id="_CPPv2N6RP20403sio17reserved_padding1E"></span><span id="RP2040::sio::reserved_padding1__uint32_tC"></span><span class="target" id="structRP2040_1_1sio_1a71e1a087bebc202bd1208bc73b6c3f3e"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding1</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403sio17reserved_padding1E" title="Link to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio14INTERP0_ACCUM0E">
<span id="_CPPv3N6RP20403sio14INTERP0_ACCUM0E"></span><span id="_CPPv2N6RP20403sio14INTERP0_ACCUM0E"></span><span id="RP2040::sio::INTERP0_ACCUM0__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1afc6516f23fb5c66f4f8dcaf869ad9eba"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP0_ACCUM0</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio14INTERP0_ACCUM0E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Read/write access to accumulator 0 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio14INTERP0_ACCUM1E">
<span id="_CPPv3N6RP20403sio14INTERP0_ACCUM1E"></span><span id="_CPPv2N6RP20403sio14INTERP0_ACCUM1E"></span><span id="RP2040::sio::INTERP0_ACCUM1__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a49ca20e9139559d519accf02c92c4845"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP0_ACCUM1</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio14INTERP0_ACCUM1E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Read/write access to accumulator 1 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio13INTERP0_BASE0E">
<span id="_CPPv3N6RP20403sio13INTERP0_BASE0E"></span><span id="_CPPv2N6RP20403sio13INTERP0_BASE0E"></span><span id="RP2040::sio::INTERP0_BASE0__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a9027aca3604c71642f22597b5441e7b3"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP0_BASE0</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio13INTERP0_BASE0E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Read/write access to BASE0 register. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio13INTERP0_BASE1E">
<span id="_CPPv3N6RP20403sio13INTERP0_BASE1E"></span><span id="_CPPv2N6RP20403sio13INTERP0_BASE1E"></span><span id="RP2040::sio::INTERP0_BASE1__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a176be7fc0806db556b1362e6755c4a9d"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP0_BASE1</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio13INTERP0_BASE1E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Read/write access to BASE1 register. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio13INTERP0_BASE2E">
<span id="_CPPv3N6RP20403sio13INTERP0_BASE2E"></span><span id="_CPPv2N6RP20403sio13INTERP0_BASE2E"></span><span id="RP2040::sio::INTERP0_BASE2__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1aca84d9eda3822cba3553953c5459710a"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP0_BASE2</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio13INTERP0_BASE2E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Read/write access to BASE2 register. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio17INTERP0_POP_LANE0E">
<span id="_CPPv3N6RP20403sio17INTERP0_POP_LANE0E"></span><span id="_CPPv2N6RP20403sio17INTERP0_POP_LANE0E"></span><span id="RP2040::sio::INTERP0_POP_LANE0__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a3fd7589a858ef15e3a0bc507d5067197"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP0_POP_LANE0</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio17INTERP0_POP_LANE0E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Read LANE0 result, and simultaneously write lane results to both accumulators (POP). </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio17INTERP0_POP_LANE1E">
<span id="_CPPv3N6RP20403sio17INTERP0_POP_LANE1E"></span><span id="_CPPv2N6RP20403sio17INTERP0_POP_LANE1E"></span><span id="RP2040::sio::INTERP0_POP_LANE1__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1adcf5dfe38a51ecd39d93649ac997c7fd"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP0_POP_LANE1</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio17INTERP0_POP_LANE1E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Read LANE1 result, and simultaneously write lane results to both accumulators (POP). </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio16INTERP0_POP_FULLE">
<span id="_CPPv3N6RP20403sio16INTERP0_POP_FULLE"></span><span id="_CPPv2N6RP20403sio16INTERP0_POP_FULLE"></span><span id="RP2040::sio::INTERP0_POP_FULL__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a0d67ae7cd32151eb5e04a280d1797819"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP0_POP_FULL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio16INTERP0_POP_FULLE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Read FULL result, and simultaneously write lane results to both accumulators (POP). </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio18INTERP0_PEEK_LANE0E">
<span id="_CPPv3N6RP20403sio18INTERP0_PEEK_LANE0E"></span><span id="_CPPv2N6RP20403sio18INTERP0_PEEK_LANE0E"></span><span id="RP2040::sio::INTERP0_PEEK_LANE0__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1adef8ab3d7b1ff866dbe5acfac3e8d29b"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP0_PEEK_LANE0</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio18INTERP0_PEEK_LANE0E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Read LANE0 result, without altering any internal state (PEEK). </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio18INTERP0_PEEK_LANE1E">
<span id="_CPPv3N6RP20403sio18INTERP0_PEEK_LANE1E"></span><span id="_CPPv2N6RP20403sio18INTERP0_PEEK_LANE1E"></span><span id="RP2040::sio::INTERP0_PEEK_LANE1__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1ac5a34d94a8741f9ab50dcff02bf1a428"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP0_PEEK_LANE1</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio18INTERP0_PEEK_LANE1E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Read LANE1 result, without altering any internal state (PEEK). </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio17INTERP0_PEEK_FULLE">
<span id="_CPPv3N6RP20403sio17INTERP0_PEEK_FULLE"></span><span id="_CPPv2N6RP20403sio17INTERP0_PEEK_FULLE"></span><span id="RP2040::sio::INTERP0_PEEK_FULL__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1aaf7b0be5de9bbe22503e8152a0809069"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP0_PEEK_FULL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio17INTERP0_PEEK_FULLE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Read FULL result, without altering any internal state (PEEK). </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio18INTERP0_CTRL_LANE0E">
<span id="_CPPv3N6RP20403sio18INTERP0_CTRL_LANE0E"></span><span id="_CPPv2N6RP20403sio18INTERP0_CTRL_LANE0E"></span><span id="RP2040::sio::INTERP0_CTRL_LANE0__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1abfb0b097c2f40512c7149219594d03d8"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP0_CTRL_LANE0</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio18INTERP0_CTRL_LANE0E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Control register for lane 0 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio18INTERP0_CTRL_LANE1E">
<span id="_CPPv3N6RP20403sio18INTERP0_CTRL_LANE1E"></span><span id="_CPPv2N6RP20403sio18INTERP0_CTRL_LANE1E"></span><span id="RP2040::sio::INTERP0_CTRL_LANE1__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1ab8e186570c649d2488429871865cd41e"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP0_CTRL_LANE1</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio18INTERP0_CTRL_LANE1E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Control register for lane 1 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio18INTERP0_ACCUM0_ADDE">
<span id="_CPPv3N6RP20403sio18INTERP0_ACCUM0_ADDE"></span><span id="_CPPv2N6RP20403sio18INTERP0_ACCUM0_ADDE"></span><span id="RP2040::sio::INTERP0_ACCUM0_ADD__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a8608da69c46f4f41606fc7d010333fee"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP0_ACCUM0_ADD</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio18INTERP0_ACCUM0_ADDE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Values written here are atomically added to ACCUM0 Reading yields lane 0s raw shift and mask value (BASE0 not added). </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio18INTERP0_ACCUM1_ADDE">
<span id="_CPPv3N6RP20403sio18INTERP0_ACCUM1_ADDE"></span><span id="_CPPv2N6RP20403sio18INTERP0_ACCUM1_ADDE"></span><span id="RP2040::sio::INTERP0_ACCUM1_ADD__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a8c11e3754ab0e91eb1d3b7bb5870c173"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP0_ACCUM1_ADD</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio18INTERP0_ACCUM1_ADDE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Values written here are atomically added to ACCUM1 Reading yields lane 1s raw shift and mask value (BASE1 not added). </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio18INTERP0_BASE_1AND0E">
<span id="_CPPv3N6RP20403sio18INTERP0_BASE_1AND0E"></span><span id="_CPPv2N6RP20403sio18INTERP0_BASE_1AND0E"></span><span id="RP2040::sio::INTERP0_BASE_1AND0__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a59f5157a638e9b97ae55259c14bb66a1"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP0_BASE_1AND0</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio18INTERP0_BASE_1AND0E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) On write, the lower 16 bits go to BASE0, upper bits to BASE1 simultaneously. Each half is sign-extended to 32 bits if that lanes SIGNED flag is set. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio14INTERP1_ACCUM0E">
<span id="_CPPv3N6RP20403sio14INTERP1_ACCUM0E"></span><span id="_CPPv2N6RP20403sio14INTERP1_ACCUM0E"></span><span id="RP2040::sio::INTERP1_ACCUM0__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a7c9aed0643f3ebc35f45b31864e39d29"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP1_ACCUM0</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio14INTERP1_ACCUM0E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Read/write access to accumulator 0 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio14INTERP1_ACCUM1E">
<span id="_CPPv3N6RP20403sio14INTERP1_ACCUM1E"></span><span id="_CPPv2N6RP20403sio14INTERP1_ACCUM1E"></span><span id="RP2040::sio::INTERP1_ACCUM1__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a3360adf5fee3b6f606cee7147f61754e"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP1_ACCUM1</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio14INTERP1_ACCUM1E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Read/write access to accumulator 1 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio13INTERP1_BASE0E">
<span id="_CPPv3N6RP20403sio13INTERP1_BASE0E"></span><span id="_CPPv2N6RP20403sio13INTERP1_BASE0E"></span><span id="RP2040::sio::INTERP1_BASE0__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1ae04713a09d2b268d66789e196b8e8c8d"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP1_BASE0</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio13INTERP1_BASE0E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Read/write access to BASE0 register. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio13INTERP1_BASE1E">
<span id="_CPPv3N6RP20403sio13INTERP1_BASE1E"></span><span id="_CPPv2N6RP20403sio13INTERP1_BASE1E"></span><span id="RP2040::sio::INTERP1_BASE1__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1afa317093a8f5ac994e804b1836885293"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP1_BASE1</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio13INTERP1_BASE1E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Read/write access to BASE1 register. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio13INTERP1_BASE2E">
<span id="_CPPv3N6RP20403sio13INTERP1_BASE2E"></span><span id="_CPPv2N6RP20403sio13INTERP1_BASE2E"></span><span id="RP2040::sio::INTERP1_BASE2__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a38518c1e48b20cbc1c314ebb10603965"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP1_BASE2</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio13INTERP1_BASE2E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Read/write access to BASE2 register. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio17INTERP1_POP_LANE0E">
<span id="_CPPv3N6RP20403sio17INTERP1_POP_LANE0E"></span><span id="_CPPv2N6RP20403sio17INTERP1_POP_LANE0E"></span><span id="RP2040::sio::INTERP1_POP_LANE0__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a6010ee982eb023e293d64a1c53e1d2a4"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP1_POP_LANE0</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio17INTERP1_POP_LANE0E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Read LANE0 result, and simultaneously write lane results to both accumulators (POP). </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio17INTERP1_POP_LANE1E">
<span id="_CPPv3N6RP20403sio17INTERP1_POP_LANE1E"></span><span id="_CPPv2N6RP20403sio17INTERP1_POP_LANE1E"></span><span id="RP2040::sio::INTERP1_POP_LANE1__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1aeaa33279cca5d8ffcff3b0e837393460"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP1_POP_LANE1</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio17INTERP1_POP_LANE1E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Read LANE1 result, and simultaneously write lane results to both accumulators (POP). </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio16INTERP1_POP_FULLE">
<span id="_CPPv3N6RP20403sio16INTERP1_POP_FULLE"></span><span id="_CPPv2N6RP20403sio16INTERP1_POP_FULLE"></span><span id="RP2040::sio::INTERP1_POP_FULL__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1aa071e378971203be0107cbe67b13ca49"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP1_POP_FULL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio16INTERP1_POP_FULLE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Read FULL result, and simultaneously write lane results to both accumulators (POP). </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio18INTERP1_PEEK_LANE0E">
<span id="_CPPv3N6RP20403sio18INTERP1_PEEK_LANE0E"></span><span id="_CPPv2N6RP20403sio18INTERP1_PEEK_LANE0E"></span><span id="RP2040::sio::INTERP1_PEEK_LANE0__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1ad734d2364ee0d5f981a93ab8a3019baf"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP1_PEEK_LANE0</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio18INTERP1_PEEK_LANE0E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Read LANE0 result, without altering any internal state (PEEK). </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio18INTERP1_PEEK_LANE1E">
<span id="_CPPv3N6RP20403sio18INTERP1_PEEK_LANE1E"></span><span id="_CPPv2N6RP20403sio18INTERP1_PEEK_LANE1E"></span><span id="RP2040::sio::INTERP1_PEEK_LANE1__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1ab3c47dfa67cf65e3e9ff0a465bed0b4b"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP1_PEEK_LANE1</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio18INTERP1_PEEK_LANE1E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Read LANE1 result, without altering any internal state (PEEK). </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio17INTERP1_PEEK_FULLE">
<span id="_CPPv3N6RP20403sio17INTERP1_PEEK_FULLE"></span><span id="_CPPv2N6RP20403sio17INTERP1_PEEK_FULLE"></span><span id="RP2040::sio::INTERP1_PEEK_FULL__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1ab6bdb56c85cacdfbf0d641af696fa8f2"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP1_PEEK_FULL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio17INTERP1_PEEK_FULLE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Read FULL result, without altering any internal state (PEEK). </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio18INTERP1_CTRL_LANE0E">
<span id="_CPPv3N6RP20403sio18INTERP1_CTRL_LANE0E"></span><span id="_CPPv2N6RP20403sio18INTERP1_CTRL_LANE0E"></span><span id="RP2040::sio::INTERP1_CTRL_LANE0__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a41080a869f541b66212a02697cf949f5"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP1_CTRL_LANE0</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio18INTERP1_CTRL_LANE0E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Control register for lane 0 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio18INTERP1_CTRL_LANE1E">
<span id="_CPPv3N6RP20403sio18INTERP1_CTRL_LANE1E"></span><span id="_CPPv2N6RP20403sio18INTERP1_CTRL_LANE1E"></span><span id="RP2040::sio::INTERP1_CTRL_LANE1__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a16a0ee268957e47c003b9738b0246126"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP1_CTRL_LANE1</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio18INTERP1_CTRL_LANE1E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Control register for lane 1 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio18INTERP1_ACCUM0_ADDE">
<span id="_CPPv3N6RP20403sio18INTERP1_ACCUM0_ADDE"></span><span id="_CPPv2N6RP20403sio18INTERP1_ACCUM0_ADDE"></span><span id="RP2040::sio::INTERP1_ACCUM0_ADD__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1af42d77d1c265326e5a97d8e0e9004374"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP1_ACCUM0_ADD</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio18INTERP1_ACCUM0_ADDE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Values written here are atomically added to ACCUM0 Reading yields lane 0s raw shift and mask value (BASE0 not added). </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio18INTERP1_ACCUM1_ADDE">
<span id="_CPPv3N6RP20403sio18INTERP1_ACCUM1_ADDE"></span><span id="_CPPv2N6RP20403sio18INTERP1_ACCUM1_ADDE"></span><span id="RP2040::sio::INTERP1_ACCUM1_ADD__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a4715d032a25fa0c78dfb0071fa157326"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP1_ACCUM1_ADD</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio18INTERP1_ACCUM1_ADDE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Values written here are atomically added to ACCUM1 Reading yields lane 1s raw shift and mask value (BASE1 not added). </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio18INTERP1_BASE_1AND0E">
<span id="_CPPv3N6RP20403sio18INTERP1_BASE_1AND0E"></span><span id="_CPPv2N6RP20403sio18INTERP1_BASE_1AND0E"></span><span id="RP2040::sio::INTERP1_BASE_1AND0__uint32_t"></span><span class="target" id="structRP2040_1_1sio_1a4ef737c1dd9ad5b6bff335c9a0d0d664"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTERP1_BASE_1AND0</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403sio18INTERP1_BASE_1AND0E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) On write, the lower 16 bits go to BASE0, upper bits to BASE1 simultaneously. Each half is sign-extended to 32 bits if that lanes SIGNED flag is set. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio9SPINLOCKSE">
<span id="_CPPv3N6RP20403sio9SPINLOCKSE"></span><span id="_CPPv2N6RP20403sio9SPINLOCKSE"></span><span id="RP2040::sio::SPINLOCKS__uint32_tA"></span><span class="target" id="structRP2040_1_1sio_1a7d21899837b9503fefc721b9df5ee663"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SPINLOCKS</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N6RP20403sio16SPINLOCKS_lengthE" title="RP2040::sio::SPINLOCKS_length"><span class="n"><span class="pre">SPINLOCKS_length</span></span></a><span class="p"><span class="pre">]</span></span><a class="headerlink" href="#_CPPv4N6RP20403sio9SPINLOCKSE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Reading from a spinlock address will:<ul class="simple">
<li><p>Return 0 if lock is already locked</p></li>
<li><p>Otherwise return nonzero, and simultaneously claim the lock Writing (any value) releases the lock. If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins. The value returned on success is 0x1 &lt;&lt; lock number. </p></li>
</ul>
</p>
</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-static-attributes">Public Static Attributes</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio2idE">
<span id="_CPPv3N6RP20403sio2idE"></span><span id="_CPPv2N6RP20403sio2idE"></span><span id="RP2040::sio::id__struct_id_t"></span><span class="target" id="structRP2040_1_1sio_1a02ce30f187b55add49ee40cfeadf294b"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><a class="reference internal" href="typedef_common_8h_1a375d47fed92908b132cf5d7c543df596.html#_CPPv4N6RP204011struct_id_tE" title="RP2040::struct_id_t"><span class="n"><span class="pre">struct_id_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">id</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">23</span></span><a class="headerlink" href="#_CPPv4N6RP20403sio2idE" title="Link to this definition">#</a><br /></dt>
<dd><p>sios identifier. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio4sizeE">
<span id="_CPPv3N6RP20403sio4sizeE"></span><span id="_CPPv2N6RP20403sio4sizeE"></span><span id="RP2040::sio::size__std::s"></span><span class="target" id="structRP2040_1_1sio_1a03957b37422fd329355ad2326431744f"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">size</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">384</span></span><a class="headerlink" href="#_CPPv4N6RP20403sio4sizeE" title="Link to this definition">#</a><br /></dt>
<dd><p>sios size in bytes. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403sio16SPINLOCKS_lengthE">
<span id="_CPPv3N6RP20403sio16SPINLOCKS_lengthE"></span><span id="_CPPv2N6RP20403sio16SPINLOCKS_lengthE"></span><span id="RP2040::sio::SPINLOCKS_length__std::s"></span><span class="target" id="structRP2040_1_1sio_1a63079b43ccb5fa0fb509604fa657fb36"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SPINLOCKS_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">32</span></span><a class="headerlink" href="#_CPPv4N6RP20403sio16SPINLOCKS_lengthE" title="Link to this definition">#</a><br /></dt>
<dd></dd></dl>

</div>
</dd></dl>

</section>
</section>


                </article>
              

              
              
              
              
                <footer class="prev-next-footer d-print-none">
                  
<div class="prev-next-area">
    <a class="left-prev"
       href="structRP2040_1_1rtc.html"
       title="previous page">
      <i class="fa-solid fa-angle-left"></i>
      <div class="prev-next-info">
        <p class="prev-next-subtitle">previous</p>
        <p class="prev-next-title">Struct rtc</p>
      </div>
    </a>
    <a class="right-next"
       href="structRP2040_1_1spi.html"
       title="next page">
      <div class="prev-next-info">
        <p class="prev-next-subtitle">next</p>
        <p class="prev-next-title">Struct spi</p>
      </div>
      <i class="fa-solid fa-angle-right"></i>
    </a>
</div>
                </footer>
              
            </div>
            
            
              
                <div class="bd-sidebar-secondary bd-toc"><div class="sidebar-secondary-items sidebar-secondary__inner">


  <div class="sidebar-secondary-item">
  <div class="page-toc tocsection onthispage">
    <i class="fa-solid fa-list"></i> Contents
  </div>
  <nav class="bd-toc-nav page-toc">
    <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#struct-documentation">Struct Documentation</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sioE"><code class="docutils literal notranslate"><span class="pre">RP2040::sio</span></code></a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio11get_GPIO_INEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_IN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio14get_GPIO_HI_INEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_HI_IN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio12get_GPIO_OUTEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_OUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio12set_GPIO_OUTE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_GPIO_OUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio16set_GPIO_OUT_SETE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_GPIO_OUT_SET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio16set_GPIO_OUT_CLRE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_GPIO_OUT_CLR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio16set_GPIO_OUT_XORE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_GPIO_OUT_XOR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio11get_GPIO_OEEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_OE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio11set_GPIO_OEE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_GPIO_OE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio15set_GPIO_OE_SETE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_GPIO_OE_SET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio15set_GPIO_OE_CLRE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_GPIO_OE_CLR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio15set_GPIO_OE_XORE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_GPIO_OE_XOR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio15get_GPIO_HI_OUTEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_HI_OUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio15set_GPIO_HI_OUTE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_GPIO_HI_OUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio19set_GPIO_HI_OUT_SETE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_GPIO_HI_OUT_SET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio19set_GPIO_HI_OUT_CLRE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_GPIO_HI_OUT_CLR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio19set_GPIO_HI_OUT_XORE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_GPIO_HI_OUT_XOR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio14get_GPIO_HI_OEEv"><code class="docutils literal notranslate"><span class="pre">get_GPIO_HI_OE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio14set_GPIO_HI_OEE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_GPIO_HI_OE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio18set_GPIO_HI_OE_SETE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_GPIO_HI_OE_SET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio18set_GPIO_HI_OE_CLRE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_GPIO_HI_OE_CLR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio18set_GPIO_HI_OE_XORE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_GPIO_HI_OE_XOR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio15get_FIFO_ST_VLDEv"><code class="docutils literal notranslate"><span class="pre">get_FIFO_ST_VLD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio15get_FIFO_ST_RDYEv"><code class="docutils literal notranslate"><span class="pre">get_FIFO_ST_RDY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio15get_FIFO_ST_WOFEv"><code class="docutils literal notranslate"><span class="pre">get_FIFO_ST_WOF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio15set_FIFO_ST_WOFEv"><code class="docutils literal notranslate"><span class="pre">set_FIFO_ST_WOF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio17clear_FIFO_ST_WOFEv"><code class="docutils literal notranslate"><span class="pre">clear_FIFO_ST_WOF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio18toggle_FIFO_ST_WOFEv"><code class="docutils literal notranslate"><span class="pre">toggle_FIFO_ST_WOF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio15get_FIFO_ST_ROEEv"><code class="docutils literal notranslate"><span class="pre">get_FIFO_ST_ROE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio15set_FIFO_ST_ROEEv"><code class="docutils literal notranslate"><span class="pre">set_FIFO_ST_ROE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio17clear_FIFO_ST_ROEEv"><code class="docutils literal notranslate"><span class="pre">clear_FIFO_ST_ROE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio18toggle_FIFO_ST_ROEEv"><code class="docutils literal notranslate"><span class="pre">toggle_FIFO_ST_ROE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio11get_FIFO_STERbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_FIFO_ST()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio11set_FIFO_STEbb"><code class="docutils literal notranslate"><span class="pre">set_FIFO_ST()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio17get_DIV_CSR_READYEv"><code class="docutils literal notranslate"><span class="pre">get_DIV_CSR_READY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio17get_DIV_CSR_DIRTYEv"><code class="docutils literal notranslate"><span class="pre">get_DIV_CSR_DIRTY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio11get_DIV_CSRERbRb"><code class="docutils literal notranslate"><span class="pre">get_DIV_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio28get_INTERP0_CTRL_LANE0_SHIFTEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE0_SHIFT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio28set_INTERP0_CTRL_LANE0_SHIFTE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE0_SHIFT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31get_INTERP0_CTRL_LANE0_MASK_LSBEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE0_MASK_LSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31set_INTERP0_CTRL_LANE0_MASK_LSBE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE0_MASK_LSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31get_INTERP0_CTRL_LANE0_MASK_MSBEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE0_MASK_MSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31set_INTERP0_CTRL_LANE0_MASK_MSBE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE0_MASK_MSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio29get_INTERP0_CTRL_LANE0_SIGNEDEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE0_SIGNED()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio29set_INTERP0_CTRL_LANE0_SIGNEDEv"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE0_SIGNED()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31clear_INTERP0_CTRL_LANE0_SIGNEDEv"><code class="docutils literal notranslate"><span class="pre">clear_INTERP0_CTRL_LANE0_SIGNED()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio32toggle_INTERP0_CTRL_LANE0_SIGNEDEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTERP0_CTRL_LANE0_SIGNED()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio34get_INTERP0_CTRL_LANE0_CROSS_INPUTEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE0_CROSS_INPUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio34set_INTERP0_CTRL_LANE0_CROSS_INPUTEv"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE0_CROSS_INPUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio36clear_INTERP0_CTRL_LANE0_CROSS_INPUTEv"><code class="docutils literal notranslate"><span class="pre">clear_INTERP0_CTRL_LANE0_CROSS_INPUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio37toggle_INTERP0_CTRL_LANE0_CROSS_INPUTEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTERP0_CTRL_LANE0_CROSS_INPUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio35get_INTERP0_CTRL_LANE0_CROSS_RESULTEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE0_CROSS_RESULT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio35set_INTERP0_CTRL_LANE0_CROSS_RESULTEv"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE0_CROSS_RESULT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio37clear_INTERP0_CTRL_LANE0_CROSS_RESULTEv"><code class="docutils literal notranslate"><span class="pre">clear_INTERP0_CTRL_LANE0_CROSS_RESULT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio38toggle_INTERP0_CTRL_LANE0_CROSS_RESULTEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTERP0_CTRL_LANE0_CROSS_RESULT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio30get_INTERP0_CTRL_LANE0_ADD_RAWEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE0_ADD_RAW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio30set_INTERP0_CTRL_LANE0_ADD_RAWEv"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE0_ADD_RAW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio32clear_INTERP0_CTRL_LANE0_ADD_RAWEv"><code class="docutils literal notranslate"><span class="pre">clear_INTERP0_CTRL_LANE0_ADD_RAW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio33toggle_INTERP0_CTRL_LANE0_ADD_RAWEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTERP0_CTRL_LANE0_ADD_RAW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio32get_INTERP0_CTRL_LANE0_FORCE_MSBEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE0_FORCE_MSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio32set_INTERP0_CTRL_LANE0_FORCE_MSBE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE0_FORCE_MSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio28get_INTERP0_CTRL_LANE0_BLENDEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE0_BLEND()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio28set_INTERP0_CTRL_LANE0_BLENDEv"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE0_BLEND()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio30clear_INTERP0_CTRL_LANE0_BLENDEv"><code class="docutils literal notranslate"><span class="pre">clear_INTERP0_CTRL_LANE0_BLEND()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31toggle_INTERP0_CTRL_LANE0_BLENDEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTERP0_CTRL_LANE0_BLEND()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio29get_INTERP0_CTRL_LANE0_OVERF0Ev"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE0_OVERF0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio29get_INTERP0_CTRL_LANE0_OVERF1Ev"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE0_OVERF1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio28get_INTERP0_CTRL_LANE0_OVERFEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE0_OVERF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio22get_INTERP0_CTRL_LANE0ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_tRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio22set_INTERP0_CTRL_LANE0E7uint8_t7uint8_t7uint8_tbbbb7uint8_tb"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio28get_INTERP0_CTRL_LANE1_SHIFTEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE1_SHIFT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio28set_INTERP0_CTRL_LANE1_SHIFTE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE1_SHIFT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31get_INTERP0_CTRL_LANE1_MASK_LSBEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE1_MASK_LSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31set_INTERP0_CTRL_LANE1_MASK_LSBE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE1_MASK_LSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31get_INTERP0_CTRL_LANE1_MASK_MSBEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE1_MASK_MSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31set_INTERP0_CTRL_LANE1_MASK_MSBE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE1_MASK_MSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio29get_INTERP0_CTRL_LANE1_SIGNEDEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE1_SIGNED()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio29set_INTERP0_CTRL_LANE1_SIGNEDEv"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE1_SIGNED()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31clear_INTERP0_CTRL_LANE1_SIGNEDEv"><code class="docutils literal notranslate"><span class="pre">clear_INTERP0_CTRL_LANE1_SIGNED()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio32toggle_INTERP0_CTRL_LANE1_SIGNEDEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTERP0_CTRL_LANE1_SIGNED()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio34get_INTERP0_CTRL_LANE1_CROSS_INPUTEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE1_CROSS_INPUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio34set_INTERP0_CTRL_LANE1_CROSS_INPUTEv"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE1_CROSS_INPUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio36clear_INTERP0_CTRL_LANE1_CROSS_INPUTEv"><code class="docutils literal notranslate"><span class="pre">clear_INTERP0_CTRL_LANE1_CROSS_INPUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio37toggle_INTERP0_CTRL_LANE1_CROSS_INPUTEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTERP0_CTRL_LANE1_CROSS_INPUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio35get_INTERP0_CTRL_LANE1_CROSS_RESULTEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE1_CROSS_RESULT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio35set_INTERP0_CTRL_LANE1_CROSS_RESULTEv"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE1_CROSS_RESULT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio37clear_INTERP0_CTRL_LANE1_CROSS_RESULTEv"><code class="docutils literal notranslate"><span class="pre">clear_INTERP0_CTRL_LANE1_CROSS_RESULT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio38toggle_INTERP0_CTRL_LANE1_CROSS_RESULTEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTERP0_CTRL_LANE1_CROSS_RESULT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio30get_INTERP0_CTRL_LANE1_ADD_RAWEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE1_ADD_RAW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio30set_INTERP0_CTRL_LANE1_ADD_RAWEv"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE1_ADD_RAW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio32clear_INTERP0_CTRL_LANE1_ADD_RAWEv"><code class="docutils literal notranslate"><span class="pre">clear_INTERP0_CTRL_LANE1_ADD_RAW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio33toggle_INTERP0_CTRL_LANE1_ADD_RAWEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTERP0_CTRL_LANE1_ADD_RAW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio32get_INTERP0_CTRL_LANE1_FORCE_MSBEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE1_FORCE_MSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio32set_INTERP0_CTRL_LANE1_FORCE_MSBE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE1_FORCE_MSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio22get_INTERP0_CTRL_LANE1ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_CTRL_LANE1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio22set_INTERP0_CTRL_LANE1E7uint8_t7uint8_t7uint8_tbbbb7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_CTRL_LANE1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio22get_INTERP0_ACCUM0_ADDEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_ACCUM0_ADD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio22set_INTERP0_ACCUM0_ADDE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_ACCUM0_ADD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio22get_INTERP0_ACCUM1_ADDEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP0_ACCUM1_ADD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio22set_INTERP0_ACCUM1_ADDE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP0_ACCUM1_ADD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio28get_INTERP1_CTRL_LANE0_SHIFTEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE0_SHIFT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio28set_INTERP1_CTRL_LANE0_SHIFTE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE0_SHIFT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31get_INTERP1_CTRL_LANE0_MASK_LSBEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE0_MASK_LSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31set_INTERP1_CTRL_LANE0_MASK_LSBE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE0_MASK_LSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31get_INTERP1_CTRL_LANE0_MASK_MSBEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE0_MASK_MSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31set_INTERP1_CTRL_LANE0_MASK_MSBE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE0_MASK_MSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio29get_INTERP1_CTRL_LANE0_SIGNEDEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE0_SIGNED()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio29set_INTERP1_CTRL_LANE0_SIGNEDEv"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE0_SIGNED()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31clear_INTERP1_CTRL_LANE0_SIGNEDEv"><code class="docutils literal notranslate"><span class="pre">clear_INTERP1_CTRL_LANE0_SIGNED()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio32toggle_INTERP1_CTRL_LANE0_SIGNEDEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTERP1_CTRL_LANE0_SIGNED()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio34get_INTERP1_CTRL_LANE0_CROSS_INPUTEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE0_CROSS_INPUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio34set_INTERP1_CTRL_LANE0_CROSS_INPUTEv"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE0_CROSS_INPUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio36clear_INTERP1_CTRL_LANE0_CROSS_INPUTEv"><code class="docutils literal notranslate"><span class="pre">clear_INTERP1_CTRL_LANE0_CROSS_INPUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio37toggle_INTERP1_CTRL_LANE0_CROSS_INPUTEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTERP1_CTRL_LANE0_CROSS_INPUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio35get_INTERP1_CTRL_LANE0_CROSS_RESULTEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE0_CROSS_RESULT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio35set_INTERP1_CTRL_LANE0_CROSS_RESULTEv"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE0_CROSS_RESULT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio37clear_INTERP1_CTRL_LANE0_CROSS_RESULTEv"><code class="docutils literal notranslate"><span class="pre">clear_INTERP1_CTRL_LANE0_CROSS_RESULT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio38toggle_INTERP1_CTRL_LANE0_CROSS_RESULTEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTERP1_CTRL_LANE0_CROSS_RESULT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio30get_INTERP1_CTRL_LANE0_ADD_RAWEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE0_ADD_RAW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio30set_INTERP1_CTRL_LANE0_ADD_RAWEv"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE0_ADD_RAW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio32clear_INTERP1_CTRL_LANE0_ADD_RAWEv"><code class="docutils literal notranslate"><span class="pre">clear_INTERP1_CTRL_LANE0_ADD_RAW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio33toggle_INTERP1_CTRL_LANE0_ADD_RAWEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTERP1_CTRL_LANE0_ADD_RAW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio32get_INTERP1_CTRL_LANE0_FORCE_MSBEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE0_FORCE_MSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio32set_INTERP1_CTRL_LANE0_FORCE_MSBE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE0_FORCE_MSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio28get_INTERP1_CTRL_LANE0_CLAMPEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE0_CLAMP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio28set_INTERP1_CTRL_LANE0_CLAMPEv"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE0_CLAMP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio30clear_INTERP1_CTRL_LANE0_CLAMPEv"><code class="docutils literal notranslate"><span class="pre">clear_INTERP1_CTRL_LANE0_CLAMP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31toggle_INTERP1_CTRL_LANE0_CLAMPEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTERP1_CTRL_LANE0_CLAMP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio29get_INTERP1_CTRL_LANE0_OVERF0Ev"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE0_OVERF0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio29get_INTERP1_CTRL_LANE0_OVERF1Ev"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE0_OVERF1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio28get_INTERP1_CTRL_LANE0_OVERFEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE0_OVERF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio22get_INTERP1_CTRL_LANE0ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_tRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio22set_INTERP1_CTRL_LANE0E7uint8_t7uint8_t7uint8_tbbbb7uint8_tb"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio28get_INTERP1_CTRL_LANE1_SHIFTEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE1_SHIFT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio28set_INTERP1_CTRL_LANE1_SHIFTE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE1_SHIFT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31get_INTERP1_CTRL_LANE1_MASK_LSBEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE1_MASK_LSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31set_INTERP1_CTRL_LANE1_MASK_LSBE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE1_MASK_LSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31get_INTERP1_CTRL_LANE1_MASK_MSBEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE1_MASK_MSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31set_INTERP1_CTRL_LANE1_MASK_MSBE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE1_MASK_MSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio29get_INTERP1_CTRL_LANE1_SIGNEDEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE1_SIGNED()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio29set_INTERP1_CTRL_LANE1_SIGNEDEv"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE1_SIGNED()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio31clear_INTERP1_CTRL_LANE1_SIGNEDEv"><code class="docutils literal notranslate"><span class="pre">clear_INTERP1_CTRL_LANE1_SIGNED()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio32toggle_INTERP1_CTRL_LANE1_SIGNEDEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTERP1_CTRL_LANE1_SIGNED()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio34get_INTERP1_CTRL_LANE1_CROSS_INPUTEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE1_CROSS_INPUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio34set_INTERP1_CTRL_LANE1_CROSS_INPUTEv"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE1_CROSS_INPUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio36clear_INTERP1_CTRL_LANE1_CROSS_INPUTEv"><code class="docutils literal notranslate"><span class="pre">clear_INTERP1_CTRL_LANE1_CROSS_INPUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio37toggle_INTERP1_CTRL_LANE1_CROSS_INPUTEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTERP1_CTRL_LANE1_CROSS_INPUT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio35get_INTERP1_CTRL_LANE1_CROSS_RESULTEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE1_CROSS_RESULT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio35set_INTERP1_CTRL_LANE1_CROSS_RESULTEv"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE1_CROSS_RESULT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio37clear_INTERP1_CTRL_LANE1_CROSS_RESULTEv"><code class="docutils literal notranslate"><span class="pre">clear_INTERP1_CTRL_LANE1_CROSS_RESULT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio38toggle_INTERP1_CTRL_LANE1_CROSS_RESULTEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTERP1_CTRL_LANE1_CROSS_RESULT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio30get_INTERP1_CTRL_LANE1_ADD_RAWEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE1_ADD_RAW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio30set_INTERP1_CTRL_LANE1_ADD_RAWEv"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE1_ADD_RAW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio32clear_INTERP1_CTRL_LANE1_ADD_RAWEv"><code class="docutils literal notranslate"><span class="pre">clear_INTERP1_CTRL_LANE1_ADD_RAW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio33toggle_INTERP1_CTRL_LANE1_ADD_RAWEv"><code class="docutils literal notranslate"><span class="pre">toggle_INTERP1_CTRL_LANE1_ADD_RAW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio32get_INTERP1_CTRL_LANE1_FORCE_MSBEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE1_FORCE_MSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio32set_INTERP1_CTRL_LANE1_FORCE_MSBE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE1_FORCE_MSB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio22get_INTERP1_CTRL_LANE1ER7uint8_tR7uint8_tR7uint8_tRbRbRbRbR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_CTRL_LANE1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio22set_INTERP1_CTRL_LANE1E7uint8_t7uint8_t7uint8_tbbbb7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_CTRL_LANE1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio22get_INTERP1_ACCUM0_ADDEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_ACCUM0_ADD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio22set_INTERP1_ACCUM0_ADDE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_ACCUM0_ADD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio22get_INTERP1_ACCUM1_ADDEv"><code class="docutils literal notranslate"><span class="pre">get_INTERP1_ACCUM1_ADD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403sio22set_INTERP1_ACCUM1_ADDE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_INTERP1_ACCUM1_ADD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio5CPUIDE"><code class="docutils literal notranslate"><span class="pre">CPUID</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio7GPIO_INE"><code class="docutils literal notranslate"><span class="pre">GPIO_IN</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio10GPIO_HI_INE"><code class="docutils literal notranslate"><span class="pre">GPIO_HI_IN</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio17reserved_padding0E"><code class="docutils literal notranslate"><span class="pre">reserved_padding0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio8GPIO_OUTE"><code class="docutils literal notranslate"><span class="pre">GPIO_OUT</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio12GPIO_OUT_SETE"><code class="docutils literal notranslate"><span class="pre">GPIO_OUT_SET</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio12GPIO_OUT_CLRE"><code class="docutils literal notranslate"><span class="pre">GPIO_OUT_CLR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio12GPIO_OUT_XORE"><code class="docutils literal notranslate"><span class="pre">GPIO_OUT_XOR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio7GPIO_OEE"><code class="docutils literal notranslate"><span class="pre">GPIO_OE</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio11GPIO_OE_SETE"><code class="docutils literal notranslate"><span class="pre">GPIO_OE_SET</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio11GPIO_OE_CLRE"><code class="docutils literal notranslate"><span class="pre">GPIO_OE_CLR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio11GPIO_OE_XORE"><code class="docutils literal notranslate"><span class="pre">GPIO_OE_XOR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio11GPIO_HI_OUTE"><code class="docutils literal notranslate"><span class="pre">GPIO_HI_OUT</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio15GPIO_HI_OUT_SETE"><code class="docutils literal notranslate"><span class="pre">GPIO_HI_OUT_SET</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio15GPIO_HI_OUT_CLRE"><code class="docutils literal notranslate"><span class="pre">GPIO_HI_OUT_CLR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio15GPIO_HI_OUT_XORE"><code class="docutils literal notranslate"><span class="pre">GPIO_HI_OUT_XOR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio10GPIO_HI_OEE"><code class="docutils literal notranslate"><span class="pre">GPIO_HI_OE</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio14GPIO_HI_OE_SETE"><code class="docutils literal notranslate"><span class="pre">GPIO_HI_OE_SET</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio14GPIO_HI_OE_CLRE"><code class="docutils literal notranslate"><span class="pre">GPIO_HI_OE_CLR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio14GPIO_HI_OE_XORE"><code class="docutils literal notranslate"><span class="pre">GPIO_HI_OE_XOR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio7FIFO_STE"><code class="docutils literal notranslate"><span class="pre">FIFO_ST</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio7FIFO_WRE"><code class="docutils literal notranslate"><span class="pre">FIFO_WR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio7FIFO_RDE"><code class="docutils literal notranslate"><span class="pre">FIFO_RD</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio11SPINLOCK_STE"><code class="docutils literal notranslate"><span class="pre">SPINLOCK_ST</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio13DIV_UDIVIDENDE"><code class="docutils literal notranslate"><span class="pre">DIV_UDIVIDEND</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio12DIV_UDIVISORE"><code class="docutils literal notranslate"><span class="pre">DIV_UDIVISOR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio13DIV_SDIVIDENDE"><code class="docutils literal notranslate"><span class="pre">DIV_SDIVIDEND</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio12DIV_SDIVISORE"><code class="docutils literal notranslate"><span class="pre">DIV_SDIVISOR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio12DIV_QUOTIENTE"><code class="docutils literal notranslate"><span class="pre">DIV_QUOTIENT</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio13DIV_REMAINDERE"><code class="docutils literal notranslate"><span class="pre">DIV_REMAINDER</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio7DIV_CSRE"><code class="docutils literal notranslate"><span class="pre">DIV_CSR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio17reserved_padding1E"><code class="docutils literal notranslate"><span class="pre">reserved_padding1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio14INTERP0_ACCUM0E"><code class="docutils literal notranslate"><span class="pre">INTERP0_ACCUM0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio14INTERP0_ACCUM1E"><code class="docutils literal notranslate"><span class="pre">INTERP0_ACCUM1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio13INTERP0_BASE0E"><code class="docutils literal notranslate"><span class="pre">INTERP0_BASE0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio13INTERP0_BASE1E"><code class="docutils literal notranslate"><span class="pre">INTERP0_BASE1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio13INTERP0_BASE2E"><code class="docutils literal notranslate"><span class="pre">INTERP0_BASE2</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio17INTERP0_POP_LANE0E"><code class="docutils literal notranslate"><span class="pre">INTERP0_POP_LANE0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio17INTERP0_POP_LANE1E"><code class="docutils literal notranslate"><span class="pre">INTERP0_POP_LANE1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio16INTERP0_POP_FULLE"><code class="docutils literal notranslate"><span class="pre">INTERP0_POP_FULL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio18INTERP0_PEEK_LANE0E"><code class="docutils literal notranslate"><span class="pre">INTERP0_PEEK_LANE0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio18INTERP0_PEEK_LANE1E"><code class="docutils literal notranslate"><span class="pre">INTERP0_PEEK_LANE1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio17INTERP0_PEEK_FULLE"><code class="docutils literal notranslate"><span class="pre">INTERP0_PEEK_FULL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio18INTERP0_CTRL_LANE0E"><code class="docutils literal notranslate"><span class="pre">INTERP0_CTRL_LANE0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio18INTERP0_CTRL_LANE1E"><code class="docutils literal notranslate"><span class="pre">INTERP0_CTRL_LANE1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio18INTERP0_ACCUM0_ADDE"><code class="docutils literal notranslate"><span class="pre">INTERP0_ACCUM0_ADD</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio18INTERP0_ACCUM1_ADDE"><code class="docutils literal notranslate"><span class="pre">INTERP0_ACCUM1_ADD</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio18INTERP0_BASE_1AND0E"><code class="docutils literal notranslate"><span class="pre">INTERP0_BASE_1AND0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio14INTERP1_ACCUM0E"><code class="docutils literal notranslate"><span class="pre">INTERP1_ACCUM0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio14INTERP1_ACCUM1E"><code class="docutils literal notranslate"><span class="pre">INTERP1_ACCUM1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio13INTERP1_BASE0E"><code class="docutils literal notranslate"><span class="pre">INTERP1_BASE0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio13INTERP1_BASE1E"><code class="docutils literal notranslate"><span class="pre">INTERP1_BASE1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio13INTERP1_BASE2E"><code class="docutils literal notranslate"><span class="pre">INTERP1_BASE2</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio17INTERP1_POP_LANE0E"><code class="docutils literal notranslate"><span class="pre">INTERP1_POP_LANE0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio17INTERP1_POP_LANE1E"><code class="docutils literal notranslate"><span class="pre">INTERP1_POP_LANE1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio16INTERP1_POP_FULLE"><code class="docutils literal notranslate"><span class="pre">INTERP1_POP_FULL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio18INTERP1_PEEK_LANE0E"><code class="docutils literal notranslate"><span class="pre">INTERP1_PEEK_LANE0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio18INTERP1_PEEK_LANE1E"><code class="docutils literal notranslate"><span class="pre">INTERP1_PEEK_LANE1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio17INTERP1_PEEK_FULLE"><code class="docutils literal notranslate"><span class="pre">INTERP1_PEEK_FULL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio18INTERP1_CTRL_LANE0E"><code class="docutils literal notranslate"><span class="pre">INTERP1_CTRL_LANE0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio18INTERP1_CTRL_LANE1E"><code class="docutils literal notranslate"><span class="pre">INTERP1_CTRL_LANE1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio18INTERP1_ACCUM0_ADDE"><code class="docutils literal notranslate"><span class="pre">INTERP1_ACCUM0_ADD</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio18INTERP1_ACCUM1_ADDE"><code class="docutils literal notranslate"><span class="pre">INTERP1_ACCUM1_ADD</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio18INTERP1_BASE_1AND0E"><code class="docutils literal notranslate"><span class="pre">INTERP1_BASE_1AND0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio9SPINLOCKSE"><code class="docutils literal notranslate"><span class="pre">SPINLOCKS</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio2idE"><code class="docutils literal notranslate"><span class="pre">id</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio4sizeE"><code class="docutils literal notranslate"><span class="pre">size</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403sio16SPINLOCKS_lengthE"><code class="docutils literal notranslate"><span class="pre">SPINLOCKS_length</span></code></a></li>
</ul>
</li>
</ul>
</li>
</ul>
  </nav></div>

</div></div>
              
            
          </div>
          <footer class="bd-footer-content">
            
<div class="bd-footer-content__inner container">
  
  <div class="footer-item">
    
<p class="component-author">
By Libre Embedded
</p>

  </div>
  
  <div class="footer-item">
    

  <p class="copyright">
    
       Copyright 2026, Libre Embedded.
      <br/>
    
  </p>

  </div>
  
  <div class="footer-item">
    
  </div>
  
  <div class="footer-item">
    
  </div>
  
</div>
          </footer>
        

      </main>
    </div>
  </div>
  
  <!-- Scripts loaded after <body> so the DOM is not blocked -->
  <script src="../_static/scripts/bootstrap.js?digest=dfe6caa3a7d634c4db9b"></script>
<script src="../_static/scripts/pydata-sphinx-theme.js?digest=dfe6caa3a7d634c4db9b"></script>

  <footer class="bd-footer">
  </footer>
  </body>
</html>