// Seed: 1492151907
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  assign module_1.id_5 = 0;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output uwire id_0,
    input  tri0  id_1,
    input  tri1  id_2,
    output wire  id_3,
    input  tri0  id_4,
    input  uwire id_5,
    input  tri0  id_6,
    input  tri0  id_7,
    output uwire id_8,
    input  wire  id_9
);
  assign id_8 = id_2#(
      .id_4(1),
      .id_4(1),
      .id_5(1)
  ) & id_6;
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11
  );
endmodule
