vendor_name = ModelSim
source_file = 1, C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM test/pwm_basico_tb.v
source_file = 1, C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM test/pwm_basico.v
source_file = 1, C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM test/pwm_mejorado.v
source_file = 1, C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM test/timer.v
source_file = 1, C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM test/pwm_mejorado_tb.v
source_file = 1, C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM test/db/Pruebapwm.cbx.xml
design_name = pwm_mejorado
instance = comp, \pwm_out~output , pwm_out~output, pwm_mejorado, 1
instance = comp, \clk~input , clk~input, pwm_mejorado, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, pwm_mejorado, 1
instance = comp, \ciclo[7]~input , ciclo[7]~input, pwm_mejorado, 1
instance = comp, \Q_reg[0]~21 , Q_reg[0]~21, pwm_mejorado, 1
instance = comp, \reset~input , reset~input, pwm_mejorado, 1
instance = comp, \timer0|Add0~0 , timer0|Add0~0, pwm_mejorado, 1
instance = comp, \timer0|Q_next[0]~5 , timer0|Q_next[0]~5, pwm_mejorado, 1
instance = comp, \timer0|Q_reg[0] , timer0|Q_reg[0], pwm_mejorado, 1
instance = comp, \timer0|Add0~2 , timer0|Add0~2, pwm_mejorado, 1
instance = comp, \timer0|Q_reg[1] , timer0|Q_reg[1], pwm_mejorado, 1
instance = comp, \timer0|Add0~4 , timer0|Add0~4, pwm_mejorado, 1
instance = comp, \timer0|Q_reg[2] , timer0|Q_reg[2], pwm_mejorado, 1
instance = comp, \timer0|Add0~6 , timer0|Add0~6, pwm_mejorado, 1
instance = comp, \timer0|Q_reg[3] , timer0|Q_reg[3], pwm_mejorado, 1
instance = comp, \timer0|Add0~8 , timer0|Add0~8, pwm_mejorado, 1
instance = comp, \timer0|Q_next[4]~4 , timer0|Q_next[4]~4, pwm_mejorado, 1
instance = comp, \timer0|Q_reg[4] , timer0|Q_reg[4], pwm_mejorado, 1
instance = comp, \timer0|Add0~10 , timer0|Add0~10, pwm_mejorado, 1
instance = comp, \timer0|Q_reg[5] , timer0|Q_reg[5], pwm_mejorado, 1
instance = comp, \timer0|Add0~12 , timer0|Add0~12, pwm_mejorado, 1
instance = comp, \timer0|Q_reg[6] , timer0|Q_reg[6], pwm_mejorado, 1
instance = comp, \timer0|Equal0~2 , timer0|Equal0~2, pwm_mejorado, 1
instance = comp, \timer0|Equal0~3 , timer0|Equal0~3, pwm_mejorado, 1
instance = comp, \timer0|Add0~14 , timer0|Add0~14, pwm_mejorado, 1
instance = comp, \timer0|Q_reg[7] , timer0|Q_reg[7], pwm_mejorado, 1
instance = comp, \timer0|Add0~16 , timer0|Add0~16, pwm_mejorado, 1
instance = comp, \timer0|Q_next[8]~3 , timer0|Q_next[8]~3, pwm_mejorado, 1
instance = comp, \timer0|Q_reg[8] , timer0|Q_reg[8], pwm_mejorado, 1
instance = comp, \timer0|Add0~18 , timer0|Add0~18, pwm_mejorado, 1
instance = comp, \timer0|Add0~20 , timer0|Add0~20, pwm_mejorado, 1
instance = comp, \timer0|Q_next[10]~1 , timer0|Q_next[10]~1, pwm_mejorado, 1
instance = comp, \timer0|Q_reg[10] , timer0|Q_reg[10], pwm_mejorado, 1
instance = comp, \timer0|Add0~22 , timer0|Add0~22, pwm_mejorado, 1
instance = comp, \timer0|Q_reg[11] , timer0|Q_reg[11], pwm_mejorado, 1
instance = comp, \timer0|Add0~24 , timer0|Add0~24, pwm_mejorado, 1
instance = comp, \timer0|Q_reg[12] , timer0|Q_reg[12], pwm_mejorado, 1
instance = comp, \timer0|Add0~26 , timer0|Add0~26, pwm_mejorado, 1
instance = comp, \timer0|Q_next[13]~0 , timer0|Q_next[13]~0, pwm_mejorado, 1
instance = comp, \timer0|Q_reg[13] , timer0|Q_reg[13], pwm_mejorado, 1
instance = comp, \timer0|Add0~28 , timer0|Add0~28, pwm_mejorado, 1
instance = comp, \timer0|Q_reg[14] , timer0|Q_reg[14], pwm_mejorado, 1
instance = comp, \timer0|Equal0~0 , timer0|Equal0~0, pwm_mejorado, 1
instance = comp, \timer0|Q_next[9]~2 , timer0|Q_next[9]~2, pwm_mejorado, 1
instance = comp, \timer0|Q_reg[9] , timer0|Q_reg[9], pwm_mejorado, 1
instance = comp, \timer0|Equal0~1 , timer0|Equal0~1, pwm_mejorado, 1
instance = comp, \timer0|Equal0~4 , timer0|Equal0~4, pwm_mejorado, 1
instance = comp, \Q_reg[0] , Q_reg[0], pwm_mejorado, 1
instance = comp, \Q_reg[1]~7 , Q_reg[1]~7, pwm_mejorado, 1
instance = comp, \Q_reg[1] , Q_reg[1], pwm_mejorado, 1
instance = comp, \Q_reg[2]~9 , Q_reg[2]~9, pwm_mejorado, 1
instance = comp, \Q_reg[2] , Q_reg[2], pwm_mejorado, 1
instance = comp, \Q_reg[3]~11 , Q_reg[3]~11, pwm_mejorado, 1
instance = comp, \Q_reg[3] , Q_reg[3], pwm_mejorado, 1
instance = comp, \Q_reg[4]~13 , Q_reg[4]~13, pwm_mejorado, 1
instance = comp, \Q_reg[4] , Q_reg[4], pwm_mejorado, 1
instance = comp, \Q_reg[5]~15 , Q_reg[5]~15, pwm_mejorado, 1
instance = comp, \Q_reg[5]~feeder , Q_reg[5]~feeder, pwm_mejorado, 1
instance = comp, \Q_reg[5] , Q_reg[5], pwm_mejorado, 1
instance = comp, \Q_reg[6]~17 , Q_reg[6]~17, pwm_mejorado, 1
instance = comp, \Q_reg[6] , Q_reg[6], pwm_mejorado, 1
instance = comp, \Q_reg[7]~19 , Q_reg[7]~19, pwm_mejorado, 1
instance = comp, \Q_reg[7]~feeder , Q_reg[7]~feeder, pwm_mejorado, 1
instance = comp, \Q_reg[7] , Q_reg[7], pwm_mejorado, 1
instance = comp, \ciclo[6]~input , ciclo[6]~input, pwm_mejorado, 1
instance = comp, \ciclo[5]~input , ciclo[5]~input, pwm_mejorado, 1
instance = comp, \ciclo[4]~input , ciclo[4]~input, pwm_mejorado, 1
instance = comp, \ciclo[3]~input , ciclo[3]~input, pwm_mejorado, 1
instance = comp, \ciclo[2]~input , ciclo[2]~input, pwm_mejorado, 1
instance = comp, \ciclo[1]~input , ciclo[1]~input, pwm_mejorado, 1
instance = comp, \ciclo[0]~input , ciclo[0]~input, pwm_mejorado, 1
instance = comp, \LessThan0~1 , LessThan0~1, pwm_mejorado, 1
instance = comp, \LessThan0~3 , LessThan0~3, pwm_mejorado, 1
instance = comp, \LessThan0~5 , LessThan0~5, pwm_mejorado, 1
instance = comp, \LessThan0~7 , LessThan0~7, pwm_mejorado, 1
instance = comp, \LessThan0~9 , LessThan0~9, pwm_mejorado, 1
instance = comp, \LessThan0~11 , LessThan0~11, pwm_mejorado, 1
instance = comp, \LessThan0~13 , LessThan0~13, pwm_mejorado, 1
instance = comp, \LessThan0~14 , LessThan0~14, pwm_mejorado, 1
instance = comp, \ciclo[8]~input , ciclo[8]~input, pwm_mejorado, 1
instance = comp, \LessThan0~16 , LessThan0~16, pwm_mejorado, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
