// Seed: 3023001830
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_12 = 1;
  wire id_14;
  wire id_15;
  always #1 begin
    id_12 = 1;
  end
  wire id_16, id_17;
  assign id_11 = ~1'b0;
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    input tri1 id_2
);
  assign id_1 = 1;
  wor id_4;
  integer id_5;
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5
  );
  assign id_4 = id_4 == id_2 * 1;
  assign id_1 = id_4;
endmodule
