Instruction Decoder Design
==========================

```
Inputs: instr[16];
Outputs: cToM, loadA, loadD, loadM, op1, op2[2], opCode[4], jmpIfZ,
constant[15];

Parts:
  demux DEMUX, andDest1 AND, andDest2 AND, andJmp AND,
  andLoadA AND, andLoadM AND, andLoadD AND,
  notLoadA NOT, notLoadM NOT, notDemux NOT,
  muxLoadA MUX, muxLoadM MUX, muxLoadD MUX, muxJmp MUX;

Wires:
  1 -> demux.in, instr[16] -> demux.sel,

  demux.out1 -> andJmp.in1,
  demux.out1 -> andDest1.in1, demux.out1 -> andDest2.in1,
  instr[6]   -> andJmp.in2,
  instr[14]  -> andDest1.in2, instr[15]  -> andDest2.in2,
  andDest1.out -> andLoadA.in1, andDest2.out -> andLoadM.in1,
  andDest1.out -> notLoadM.in,  notLoadM.out -> andLoadMM.in2,
  andDest2.out -> notLoadA.in,  notLoadA,out -> andLoadA.in2,
  andDest1.out -> andLoadD.in1, andDest2.out -> andLoadD.in2,

  andJmp.out -> muxJmp.in1,     andLoadA,out -> muxLoadA.in1,
  andLoadM.out -> muxLoadM.in1, andLoadD.out -> mxLoadD.in1,

  demux.out2 -> cToM,
  demux.out2 -> muxLoadM.in2,
  demux.out2 -> notDemux.in, notDemux.out -> muxJmp.in2,
  notDemux.out -> muxLoadA.in2, notDemux.out -> muxLoadD.in2,

  instr[16] -> muxLoadA.sel, instr[16] -> muxLoadM.sel,
  instr[16] -> muxLoadD.sel, instr[16] -> muxJmp.sel,

  muxJmp.out -> jmpIfZ,
  muxLoadA.out -> loadA,
  muxLoadM.out -> loadM,
  muxLoadD.out -> loadD,

  instr[13] -> op1, instr[11:12] -> op2, instr[7:10] -> opCode,
  instr[1:15] -> constant;
```
