#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri May 27 16:38:48 2022
# Process ID: 18500
# Current directory: C:/数字逻辑与数字电路/shifter/shifter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16116 C:\数字逻辑与数字电路\shifter\shifter\shifter.xpr
# Log file: C:/数字逻辑与数字电路/shifter/shifter/vivado.log
# Journal file: C:/数字逻辑与数字电路/shifter/shifter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/数字逻辑与数字电路/shifter/shifter/shifter.xpr
INFO: [Project 1-313] Project file moved from 'C:/shifter/shifter' since last save.
WARNING: [Project 1-312] File not found as 'C:/数字逻辑与数字电路/数字逻辑与数字电路/shifter/shifter.v'; using path 'C:/数字逻辑与数字电路/shifter/shifter.v' instead.
WARNING: [Project 1-312] File not found as 'C:/数字逻辑与数字电路/数字逻辑与数字电路/shifter/shifter.xdc'; using path 'C:/数字逻辑与数字电路/shifter/shifter.xdc' instead.
WARNING: [Project 1-312] File not found as 'C:/数字逻辑与数字电路/数字逻辑与数字电路/shifter/shifter_tb.v'; using path 'C:/数字逻辑与数字电路/shifter/shifter_tb.v' instead.
WARNING: [Project 1-312] File not found as 'C:/数字逻辑与数字电路/数字逻辑与数字电路/shifter/shifter_display.v'; using path 'C:/数字逻辑与数字电路/shifter/shifter_display.v' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 775.539 ; gain = 129.465
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/数字逻辑与数字电路/shifter/shifter/shifter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/数字逻辑与数字电路/shifter/shifter/shifter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj shifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/数字逻辑与数字电路/shifter/shifter/shifter.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 789.105 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/数字逻辑与数字电路/shifter/shifter/shifter.sim/sim_1/behav/xsim'
"xelab -wto b1d2b4e331a54c7486e3117f5811a4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot shifter_tb_behav xil_defaultlib.shifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b1d2b4e331a54c7486e3117f5811a4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot shifter_tb_behav xil_defaultlib.shifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.shifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot shifter_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/数字逻辑与数字电路/shifter/shifter/shifter.sim/sim_1/behav/xsim/xsim.dir/shifter_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 92.441 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri May 27 16:41:21 2022...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 789.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '36' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/数字逻辑与数字电路/shifter/shifter/shifter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "shifter_tb_behav -key {Behavioral:sim_1:Functional:shifter_tb} -tclbatch {shifter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source shifter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
time	din	s	srsi	slsi	clk	clrn	dout
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 818.422 ; gain = 29.316
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shifter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:53 . Memory (MB): peak = 818.422 ; gain = 29.316
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 818.422 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 27 16:52:03 2022...
