Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Mar 15 20:43:52 2022
| Host         : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_pipeline_analysis -file ./output/fc2_28/report/pipeline3.rpt -max_added_latency 3 -include_paths_to_pipeline
| Design       : top
| Device       : xcvu9p-flga2104-2L-e
-------------------------------------------------------------------------------------------------------------------------------------

Pipeline analysis report

1. Report Description and Glossary
----------------------------------

Description:
This report shows a "what-if" analysis of potential Fmax increase as a result of
hypothetically inserting pipeline stages in the design's feed-forward paths. The
entry for Added Latency of 0 reflects the current design performance with no
pipeline stages added.

The -report_loops option shows the slowest path within a sequential feedback loop.
Sequential loops cannot be pipelined. These are paths starting from and ending at
the same sequential cell, and may have zero, one, or more sequential cells in the
feedback path.

Glossary:
Clock : The timing clock of the paths being analyzed for performance increase through pipelining
Added Latency : Number of added pipeline stages
Ideal Fmax : The current Fmax
Ideal Delay : The current minimum clock period
Requirement : The required maximum delay based on the timing constraints
WNS : Requirement minus delay
Added Pipe Reg : Maximum number of pipeline registers to add to the design for the given Added Latency
Total Pipe Reg : Total number of pipeline registers to add to the clock group for the given Added Latency
Pipeline Insertion Startpoint : Cell startpoint of path with longest delay
Pipeline Insertion Endpoint : Cell endpoint of path with longest delay

2. Maximum improvements by stage insertion
------------------------------------------

Intra-Clock Summary
+--------+---------------+------------------+------------------+------------------+-----------+----------------+----------------+-------------------------------+-----------------------------+
| Clock  | Added Latency | Ideal Fmax (MHz) | Ideal Delay (ns) | Requirement (ns) | WNS (ns)* | Added Pipe Reg | Total Pipe Reg | Pipeline Insertion Startpoint | Pipeline Insertion Endpoint |
+--------+---------------+------------------+------------------+------------------+-----------+----------------+----------------+-------------------------------+-----------------------------+
| vclock |       0       |      220.21      |       4.541      |       4.633      |   0.092   |       n/a      |        0       | reg_out/reg_out[21]_i_1/O     | reg_out/reg_out_reg[13]/R   |
+--------+---------------+------------------+------------------+------------------+-----------+----------------+----------------+-------------------------------+-----------------------------+
| vclock |       1       |      224.85      |       4.447      |       4.633      |   0.186   |       98       |       98       | demux/sel[0]_i_1/O            | demux/sel_reg[0]/D          |
+--------+---------------+------------------+------------------+------------------+-----------+----------------+----------------+-------------------------------+-----------------------------+


* This is estimated WNS value. For the most accurate timing information please 
run report_timing.

Paths to pipeline
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| Clock/PathGroup | Path Cut | Added Pipe Reg | Startpoint                                 | Endpoint                                   |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |     0    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O             | reg_out/reg_out_reg[1]/CE                  |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |     1    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O             | reg_out/reg_out_reg[4]/CE                  |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |     2    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O             | reg_out/reg_out_reg[17]/CE                 |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |     3    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O             | reg_out/reg_out_reg[13]/CE                 |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |     4    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O             | reg_out/reg_out_reg[7]/CE                  |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |     5    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O             | reg_out/reg_out_reg[12]/CE                 |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |     6    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O             | reg_out/reg_out_reg[16]/CE                 |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |     7    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O             | reg_out/reg_out_reg[6]/CE                  |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |     8    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O             | reg_out/reg_out[21]_i_1/I1                 |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |     9    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O             | reg_out/reg_out_reg[18]/CE                 |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    10    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O             | reg_out/reg_out_reg[20]/CE                 |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    11    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O             | reg_out/reg_out_reg[2]/CE                  |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    12    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O             | reg_out/reg_out_reg[14]/CE                 |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    13    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O             | reg_out/reg_out_reg[9]/CE                  |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    14    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O             | reg_out/reg_out_reg[11]/CE                 |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    15    |        1       | conv/add000076/reg_out_reg[8]_i_1/O[3]     | reg_out/reg_out_reg[4]/D                   |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    16    |        1       | conv/add000076/reg_out_reg[8]_i_1/O[7]     | reg_out/reg_out_reg[8]/D                   |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    17    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O             | reg_out/reg_out_reg[21]/CE                 |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    18    |        1       | conv/add000076/reg_out_reg[8]_i_1/O[5]     | reg_out/reg_out_reg[6]/D                   |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    19    |        1       | conv/add000076/reg_out_reg[8]_i_1/O[1]     | reg_out/reg_out_reg[2]/D                   |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    20    |        1       | conv/add000076/reg_out_reg[8]_i_1/O[6]     | reg_out/reg_out_reg[7]/D                   |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    21    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O             | reg_out/reg_out_reg[5]/CE                  |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    22    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O             | reg_out/reg_out_reg[15]/CE                 |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    23    |        1       | conv/add000076/reg_out_reg[8]_i_1/O[4]     | reg_out/reg_out_reg[5]/D                   |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    24    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O             | reg_out/reg_out_reg[8]/CE                  |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    25    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O             | reg_out/reg_out_reg[3]/CE                  |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    26    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O             | reg_out/reg_out_reg[10]/CE                 |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    27    |        1       | conv/add000076/reg_out_reg[8]_i_1/O[2]     | reg_out/reg_out_reg[3]/D                   |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    28    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O             | reg_out/reg_out_reg[19]/CE                 |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    29    |        1       | conv/add000072/out__175_carry__1/CO[1]     | conv/add000072/out__224_carry__1_i_1/I1    |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    30    |        1       | conv/add000072/out__61_carry__0/CO[6]      | conv/add000072/out__224_carry__1/DI[0]     |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    31    |        1       | conv/add000038/out_carry__0/CO[4]          | conv/add000072/out__383_carry__1/DI[1]     |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    32    |        1       | conv/add000076/reg_out_reg[21]_i_11/O[7]   | conv/add000076/reg_out_reg[21]_i_3/DI[0]   |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    33    |        1       | conv/add000072/out__224_carry__0/O[7]      | conv/add000072/out__434_carry__1_i_3/I0    |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    34    |        1       | conv/add000076/reg_out_reg[16]_i_2/O[6]    | conv/add000076/reg_out_reg[16]_i_1/DI[5]   |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    35    |        1       | conv/add000076/reg_out_reg[21]_i_138/CO[0] | conv/add000076/reg_out_reg[21]_i_89/DI[2]  |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    36    |        1       | conv/add000076/reg_out_reg[21]_i_17/O[2]   | conv/add000076/reg_out[21]_i_19/I0         |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    37    |        1       | conv/add000076/reg_out_reg[21]_i_84/CO[0]  | conv/add000076/reg_out_reg[21]_i_47/DI[2]  |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    38    |        1       | conv/add000072/out__383_carry__0/CO[7]     | conv/add000072/out__383_carry__1/CI        |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    39    |        1       | conv/add000076/reg_out_reg[16]_i_2/O[2]    | conv/add000076/reg_out_reg[16]_i_1/DI[1]   |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    40    |        1       | conv/add000076/reg_out_reg[16]_i_2/O[5]    | conv/add000076/reg_out[16]_i_6/I0          |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    41    |        1       | conv/add000076/reg_out[21]_i_141/O         | conv/add000076/reg_out_reg[21]_i_89/S[1]   |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    42    |        1       | conv/add000076/reg_out_reg[16]_i_2/CO[7]   | conv/add000076/reg_out_reg[21]_i_3/CI      |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    43    |        1       | conv/add000076/reg_out_reg[21]_i_17/O[1]   | conv/add000076/reg_out_reg[21]_i_10/DI[0]  |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    44    |        1       | conv/add000076/reg_out_reg[21]_i_17/O[2]   | conv/add000076/reg_out_reg[21]_i_10/DI[1]  |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    45    |        1       | conv/add000076/reg_out[21]_i_219/O         | conv/add000076/reg_out_reg[21]_i_136/S[0]  |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    46    |        1       | conv/add000072/out__434_carry__0/O[7]      | conv/add000076/reg_out[16]_i_4/I1          |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    47    |        1       | conv/add000076/reg_out_reg[21]_i_85/O[7]   | conv/add000076/reg_out_reg[21]_i_47/DI[1]  |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    48    |        1       | conv/add000038/out__383_carry__1_i_2/O     | conv/add000072/out__383_carry__1/S[0]      |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    49    |        1       | conv/add000076/reg_out_reg[21]_i_64/O[0]   | conv/add000076/reg_out_reg[21]_i_36/DI[0]  |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    50    |        1       | conv/add000076/reg_out_reg[16]_i_2/O[5]    | conv/add000076/reg_out_reg[16]_i_1/DI[4]   |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    51    |        1       | conv/add000076/reg_out_reg[16]_i_2/O[4]    | conv/add000076/reg_out_reg[16]_i_1/DI[3]   |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    52    |        1       | conv/add000076/reg_out_reg[16]_i_2/O[2]    | conv/add000076/reg_out[16]_i_9/I0          |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    53    |        1       | conv/add000076/reg_out_reg[21]_i_85/O[7]   | conv/add000076/reg_out[21]_i_87/I0         |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    54    |        1       | conv/add000076/reg_out_reg[16]_i_2/O[1]    | conv/add000076/reg_out[16]_i_10/I0         |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    55    |        1       | conv/add000076/reg_out_reg[21]_i_139/O[6]  | conv/add000076/reg_out_reg[21]_i_89/DI[0]  |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    56    |        1       | conv/add000076/reg_out_reg[16]_i_2/O[6]    | conv/add000076/reg_out[16]_i_5/I0          |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    57    |        1       | conv/add000076/reg_out_reg[16]_i_40/CO[7]  | conv/add000076/reg_out_reg[21]_i_47/CI     |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    58    |        1       | conv/add000076/reg_out_reg[16]_i_2/O[1]    | conv/add000076/reg_out_reg[16]_i_1/DI[0]   |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    59    |        1       | conv/add000076/reg_out_reg[21]_i_17/CO[3]  | conv/add000076/reg_out[21]_i_18/I0         |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    60    |        1       | conv/add000076/reg_out_reg[16]_i_2/O[7]    | conv/add000076/reg_out[16]_i_4/I0          |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    61    |        1       | conv/add000076/reg_out[21]_i_142/O         | conv/add000076/reg_out_reg[21]_i_89/S[0]   |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    62    |        1       | conv/add000076/reg_out_reg[16]_i_2/O[7]    | conv/add000076/reg_out_reg[16]_i_1/DI[6]   |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    63    |        1       | conv/add000076/reg_out_reg[21]_i_85/O[6]   | conv/add000076/reg_out_reg[21]_i_47/DI[0]  |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    64    |        1       | conv/add000076/reg_out_reg[16]_i_2/O[3]    | conv/add000076/reg_out_reg[16]_i_1/DI[2]   |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    65    |        1       | conv/add000072/out__434_carry__0/O[5]      | conv/add000076/reg_out[16]_i_6/I1          |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    66    |        1       | conv/add000076/reg_out[21]_i_66/O          | conv/add000076/reg_out_reg[21]_i_36/S[0]   |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    67    |        1       | conv/add000038/out__383_carry__1_i_1/O     | conv/add000072/out__383_carry__1/S[1]      |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    68    |        1       | conv/add000072/out__434_carry__0/O[3]      | conv/add000076/reg_out[16]_i_8/I1          |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    69    |        1       | conv/add000076/reg_out_reg[16]_i_2/O[3]    | conv/add000076/reg_out[16]_i_8/I0          |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    70    |        1       | conv/add000072/out__61_carry__0/CO[6]      | conv/add000072/out__224_carry__1_i_1/I0    |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    71    |        1       | conv/add000076/reg_out_reg[8]_i_1/CO[7]    | conv/add000076/reg_out_reg[16]_i_1/CI      |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    72    |        1       | conv/add000072/out__224_carry__0/O[7]      | conv/add000072/out__434_carry__1/DI[0]     |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    73    |        1       | conv/add000076/reg_out_reg[21]_i_17/CO[3]  | conv/add000076/reg_out_reg[21]_i_10/DI[2]  |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    74    |        1       | conv/add000072/out__434_carry__0/CO[7]     | conv/add000072/out__434_carry__1/CI        |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    75    |        1       | conv/add000076/reg_out_reg[21]_i_84/CO[0]  | conv/add000076/reg_out[21]_i_86/I0         |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    76    |        1       | conv/add000076/reg_out[21]_i_88/O          | conv/add000076/reg_out_reg[21]_i_47/S[0]   |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    77    |        1       | conv/add000072/out__434_carry/O[1]         | conv/add000076/reg_out[1]_i_1/I2           |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    78    |        1       | conv/add000076/reg_out_reg[8]_i_2/O[1]     | conv/add000076/reg_out[1]_i_1/I1           |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    79    |        1       | conv/add000076/reg_out[21]_i_65/O          | conv/add000076/reg_out_reg[21]_i_36/S[1]   |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    80    |        1       | conv/add000072/out__434_carry__0/O[1]      | conv/add000076/reg_out[16]_i_10/I1         |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    81    |        1       | conv/add000076/reg_out[21]_i_140/O         | conv/add000076/reg_out_reg[21]_i_89/S[2]   |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    82    |        1       | conv/add000076/reg_out_reg[16]_i_29/CO[7]  | conv/add000076/reg_out_reg[21]_i_30/CI     |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    83    |        1       | conv/add000072/out__224_carry__0/CO[7]     | conv/add000072/out__224_carry__1/CI        |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    84    |        1       | conv/add000072/out__434_carry__0/O[4]      | conv/add000076/reg_out[16]_i_7/I1          |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    85    |        1       | conv/add000072/out__339_carry__0/O[6]      | conv/add000072/out__383_carry__1/DI[0]     |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    86    |        1       | conv/add000076/reg_out_reg[21]_i_46/CO[7]  | conv/add000076/reg_out_reg[21]_i_36/CI     |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    87    |        1       | conv/add000072/out__434_carry__0/O[6]      | conv/add000076/reg_out[16]_i_5/I1          |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    88    |        1       | conv/add000076/reg_out_reg[21]_i_218/CO[0] | conv/add000076/reg_out_reg[21]_i_136/DI[0] |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    89    |        1       | conv/add000076/reg_out_reg[21]_i_137/CO[7] | conv/add000076/reg_out_reg[21]_i_136/CI    |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    90    |        1       | conv/add000076/reg_out_reg[21]_i_64/CO[1]  | conv/add000076/reg_out_reg[21]_i_36/DI[1]  |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    91    |        1       | conv/add000076/reg_out_reg[16]_i_85/CO[7]  | conv/add000076/reg_out_reg[21]_i_89/CI     |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    92    |        1       | conv/add000076/reg_out_reg[21]_i_11/O[7]   | conv/add000076/reg_out[21]_i_16/I0         |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    93    |        1       | conv/add000076/reg_out_reg[16]_i_2/O[4]    | conv/add000076/reg_out[16]_i_7/I0          |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    94    |        1       | conv/add000076/reg_out_reg[21]_i_11/CO[7]  | conv/add000076/reg_out_reg[21]_i_10/CI     |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    95    |        1       | conv/add000076/reg_out_reg[21]_i_17/O[1]   | conv/add000076/reg_out[21]_i_20/I0         |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    96    |        1       | conv/add000072/out__434_carry__0/O[2]      | conv/add000076/reg_out[16]_i_9/I1          |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+
| vclock/vclock   |    97    |        1       | conv/add000076/reg_out_reg[21]_i_139/O[7]  | conv/add000076/reg_out_reg[21]_i_89/DI[1]  |
+-----------------+----------+----------------+--------------------------------------------+--------------------------------------------+


