
practica-3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000012d0  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  0800147c  0800147c  0001147c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800158c  0800158c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  0800158c  0800158c  0001158c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08001594  08001594  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001594  08001594  00011594  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001598  08001598  00011598  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800159c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          00000020  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000002c  2000002c  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 14 .debug_line   00003e3c  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line_str 00000089  00000000  00000000  00023ebb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_info   00003048  00000000  00000000  00023f44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_abbrev 00000c83  00000000  00000000  00026f8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_aranges 000003c8  00000000  00000000  00027c10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cb223  00000000  00000000  00027fd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_rnglists 0000029f  00000000  00000000  000f31fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_macro  00021375  00000000  00000000  000f349a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  00000d38  00000000  00000000  00114810  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	2000000c 	.word	0x2000000c
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08001464 	.word	0x08001464

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000010 	.word	0x20000010
 80001e8:	08001464 	.word	0x08001464

080001ec <pack32to16>:
// r3: variable auxiliar para la conversion
// **************************************************************************

.thumb_func
	pack32to16:
		cbz r0, pack32to16_end		// Checkear si *vectorIn es NULL
 80001ec:	b158      	cbz	r0, 8000206 <pack32to16_end>
		cbz r1, pack32to16_end		// Checkear si *vectorOut es NULL
 80001ee:	b151      	cbz	r1, 8000206 <pack32to16_end>
		cbz r2, pack32to16_end		// Checkear si longitud es cero
 80001f0:	b14a      	cbz	r2, 8000206 <pack32to16_end>

080001f2 <pack32to16_loop>:

	pack32to16_loop:
		sub r2, #1     				// Decrementar en 1 indice de vectorIn
 80001f2:	f1a2 0201 	sub.w	r2, r2, #1

		ldr r3, [r0, r2, LSL #2]	// Cargar siguiente elemento de vectorIn
 80001f6:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
		asr r3, r3, #16     		// Desplazamiento aritmetico (con signo) del valor de r3 16 bits a la derecha
 80001fa:	ea4f 4323 	mov.w	r3, r3, asr #16
		strh r3, [r1, r2, LSL #1]  	// Almacenar el valor en vectorOut como un elemento de 16 bits y posincrementar r1
 80001fe:	f821 3012 	strh.w	r3, [r1, r2, lsl #1]

		cbz r2, pack32to16_end		// Si indice de vectorIn no es 0, repetir el loop
 8000202:	b102      	cbz	r2, 8000206 <pack32to16_end>
		b pack32to16_loop
 8000204:	e7f5      	b.n	80001f2 <pack32to16_loop>

08000206 <pack32to16_end>:

	pack32to16_end:
		bx lr               		// Volver de la función
 8000206:	4770      	bx	lr

08000208 <max>:
// r4: indice del valor maximo (retorno funcion)
// ************************************************************************

.thumb_func
	max:
		push {r4}					// Guardar registros
 8000208:	b410      	push	{r4}

		mov r4, #0          		// Valor de retorno inicial 0
 800020a:	f04f 0400 	mov.w	r4, #0

		cbz r0, max_end				// Checkear si *vectorIn es NULL
 800020e:	b160      	cbz	r0, 800022a <max_end>
		cbz r1, max_end				// Checkear si longitud es cero
 8000210:	b159      	cbz	r1, 800022a <max_end>

		mov r3, #0          		// Setear 0 al valor maximo
 8000212:	f04f 0300 	mov.w	r3, #0

08000216 <max_loop>:

	max_loop:
		sub r1, #1     				// Decrementar en 1 indice de vectorIn
 8000216:	f1a1 0101 	sub.w	r1, r1, #1
		cbz r1, max_end				// Si indice de vectorIn es 0, salir del loop
 800021a:	b131      	cbz	r1, 800022a <max_end>

		ldr r2, [r0, r1, LSL #2]  	// Cargar siguiente elemento de vectorIn
 800021c:	f850 2021 	ldr.w	r2, [r0, r1, lsl #2]
		cmp r2, r3           		// Comparar valor actual con máximo actual
 8000220:	429a      	cmp	r2, r3
		ble max_loop             	// Si valor actual <= máximo actual, repetir el loop
 8000222:	ddf8      	ble.n	8000216 <max_loop>

		mov r3, r2           		// Actualizar el máximo actual
 8000224:	4613      	mov	r3, r2
		mov r4, r1           		// Actualizar el índice del máximo actual
 8000226:	460c      	mov	r4, r1

		b max_loop
 8000228:	e7f5      	b.n	8000216 <max_loop>

0800022a <max_end>:

	max_end:
		mov r0, r4					// Cargar valor de retorno
 800022a:	4620      	mov	r0, r4

		pop {r4}					// Restaurar registros
 800022c:	bc10      	pop	{r4}
		bx lr               		// Volver de la función
 800022e:	4770      	bx	lr

08000230 <downSample>:
// r6: variable auxiliar para determinar si el indice de vectorIn es multiplo de N
// ************************************************************************

.thumb_func
	downSample:
		push {r4-r6}				// Guardar registros
 8000230:	b470      	push	{r4, r5, r6}

		cbz r0, downSample_end		// Checkear si *vectorIn es NULL
 8000232:	b1c0      	cbz	r0, 8000266 <downSample_end>
		cbz r1, downSample_end		// Checkear si *vectorOut es NULL
 8000234:	b1b9      	cbz	r1, 8000266 <downSample_end>
		cbz r2, downSample_end		// Checkear si longitud es cero
 8000236:	b1b2      	cbz	r2, 8000266 <downSample_end>
		cbz r3, downSample_end		// Checkear si N es cero
 8000238:	b1ab      	cbz	r3, 8000266 <downSample_end>

		udiv r4, r2, r3      		// Muestras a descartar: Dividir longitud entre N, almacenar el cociente en r4
 800023a:	fbb2 f4f3 	udiv	r4, r2, r3
		sub r4, r2, r4				// Longitud de vectorOut: Restar a longitud las muestras a descartar, almacenar el resultado en r4
 800023e:	eba2 0404 	sub.w	r4, r2, r4

08000242 <downSample_loop>:

	downSample_loop:
		udiv r6, r2, r3       		// Cociente: r6 = r2 / r3
 8000242:	fbb2 f6f3 	udiv	r6, r2, r3
		mls r6, r6, r3, r2    		// Resto: r6 = r2 - (r6 * r3).
 8000246:	fb06 2613 	mls	r6, r6, r3, r2
		cmp r6, #0            		// Si el resto es cero entonces es multiplo y hay que descartar muestra.
 800024a:	2e00      	cmp	r6, #0
		itt eq						// Si es cero ejecutar las proximas instrucciones, sino saltar a la siguiente
 800024c:	bf04      	itt	eq
		subeq r2, #1     			// Decrementar en 1 indice de vectorIn
 800024e:	3a01      	subeq	r2, #1
		beq downSample_loop         // Descartar muestra y repetir el loop
 8000250:	e7f7      	beq.n	8000242 <downSample_loop>

		sub r2, #1     				// Decrementar en 1 indice de vectorIn
 8000252:	f1a2 0201 	sub.w	r2, r2, #1
		ldr r5, [r0, r2, LSL #2]  	// Cargar siguiente elemento de vectorIn
 8000256:	f850 5022 	ldr.w	r5, [r0, r2, lsl #2]
		sub r4, #1  				// Decrementar en 1 indice de vectorOut
 800025a:	f1a4 0401 	sub.w	r4, r4, #1
		str r5, [r1, r4, LSL #2]  	// Cargar siguiente elemento en vectorOut
 800025e:	f841 5024 	str.w	r5, [r1, r4, lsl #2]

		cbz r2, downSample_end		// Si indice de vectorIn no es 0, repetir el loop
 8000262:	b102      	cbz	r2, 8000266 <downSample_end>
		b downSample_loop
 8000264:	e7ed      	b.n	8000242 <downSample_loop>

08000266 <downSample_end>:

	downSample_end:
		pop {r4-r6}					// Restaurar registros
 8000266:	bc70      	pop	{r4, r5, r6}
		bx lr               		// Volver de la función
 8000268:	4770      	bx	lr

0800026a <invertir>:
// r4: valor de vector up a invertir
// ************************************************************************

.thumb_func
	invertir:
		push {r4}					// Guardar registros
 800026a:	b410      	push	{r4}

		cbz r0, invertir_end		// Checkear si *vector es NULL
 800026c:	b190      	cbz	r0, 8000294 <invertir_end>
		cbz r1, invertir_end		// Checkear si longitud es cero
 800026e:	b189      	cbz	r1, 8000294 <invertir_end>

		sub r1, #1     				// Decrementar en 1 indice de vector down
 8000270:	f1a1 0101 	sub.w	r1, r1, #1
		mov r2, #0          		// Setear 0 al indice de vector up
 8000274:	f04f 0200 	mov.w	r2, #0

08000278 <invertir_loop>:

	invertir_loop:
		ldrh r3, [r0, r1, LSL #1]   // Cargar vector[r1] en r3
 8000278:	f830 3011 	ldrh.w	r3, [r0, r1, lsl #1]
		ldrh r4, [r0, r2, LSL #1]   // Cargar vector[r2] en r4
 800027c:	f830 4012 	ldrh.w	r4, [r0, r2, lsl #1]
		strh r4, [r0, r1, LSL #1]   // Guardar r4 en vector[r1]
 8000280:	f820 4011 	strh.w	r4, [r0, r1, lsl #1]
		strh r3, [r0, r2, LSL #1]   // Guardar r3 en vector[r2]
 8000284:	f820 3012 	strh.w	r3, [r0, r2, lsl #1]

		sub r1, #1     				// Decrementar en 1 indice de vector down
 8000288:	f1a1 0101 	sub.w	r1, r1, #1
		add r2, #1     				// Incrementar en 1 indice de vector up
 800028c:	f102 0201 	add.w	r2, r2, #1

		cmp r1, r2					// Si r2>r1 llegue a la mitad de vector y todos los elementos estan invertidos
 8000290:	4291      	cmp	r1, r2
		bgt invertir_loop			// Si r2<=r1 continuo en el loop
 8000292:	dcf1      	bgt.n	8000278 <invertir_loop>

08000294 <invertir_end>:

	invertir_end:
		pop {r4}					// Restaurar registros
 8000294:	bc10      	pop	{r4}
		bx lr               		// Volver de la función
 8000296:	4770      	bx	lr

08000298 <__aeabi_uldivmod>:
 8000298:	b953      	cbnz	r3, 80002b0 <__aeabi_uldivmod+0x18>
 800029a:	b94a      	cbnz	r2, 80002b0 <__aeabi_uldivmod+0x18>
 800029c:	2900      	cmp	r1, #0
 800029e:	bf08      	it	eq
 80002a0:	2800      	cmpeq	r0, #0
 80002a2:	bf1c      	itt	ne
 80002a4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002ac:	f000 b970 	b.w	8000590 <__aeabi_idiv0>
 80002b0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002b4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b8:	f000 f806 	bl	80002c8 <__udivmoddi4>
 80002bc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c4:	b004      	add	sp, #16
 80002c6:	4770      	bx	lr

080002c8 <__udivmoddi4>:
 80002c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002cc:	9e08      	ldr	r6, [sp, #32]
 80002ce:	460d      	mov	r5, r1
 80002d0:	4604      	mov	r4, r0
 80002d2:	460f      	mov	r7, r1
 80002d4:	2b00      	cmp	r3, #0
 80002d6:	d14a      	bne.n	800036e <__udivmoddi4+0xa6>
 80002d8:	428a      	cmp	r2, r1
 80002da:	4694      	mov	ip, r2
 80002dc:	d965      	bls.n	80003aa <__udivmoddi4+0xe2>
 80002de:	fab2 f382 	clz	r3, r2
 80002e2:	b143      	cbz	r3, 80002f6 <__udivmoddi4+0x2e>
 80002e4:	fa02 fc03 	lsl.w	ip, r2, r3
 80002e8:	f1c3 0220 	rsb	r2, r3, #32
 80002ec:	409f      	lsls	r7, r3
 80002ee:	fa20 f202 	lsr.w	r2, r0, r2
 80002f2:	4317      	orrs	r7, r2
 80002f4:	409c      	lsls	r4, r3
 80002f6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002fa:	fa1f f58c 	uxth.w	r5, ip
 80002fe:	fbb7 f1fe 	udiv	r1, r7, lr
 8000302:	0c22      	lsrs	r2, r4, #16
 8000304:	fb0e 7711 	mls	r7, lr, r1, r7
 8000308:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800030c:	fb01 f005 	mul.w	r0, r1, r5
 8000310:	4290      	cmp	r0, r2
 8000312:	d90a      	bls.n	800032a <__udivmoddi4+0x62>
 8000314:	eb1c 0202 	adds.w	r2, ip, r2
 8000318:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 800031c:	f080 811c 	bcs.w	8000558 <__udivmoddi4+0x290>
 8000320:	4290      	cmp	r0, r2
 8000322:	f240 8119 	bls.w	8000558 <__udivmoddi4+0x290>
 8000326:	3902      	subs	r1, #2
 8000328:	4462      	add	r2, ip
 800032a:	1a12      	subs	r2, r2, r0
 800032c:	b2a4      	uxth	r4, r4
 800032e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000332:	fb0e 2210 	mls	r2, lr, r0, r2
 8000336:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800033a:	fb00 f505 	mul.w	r5, r0, r5
 800033e:	42a5      	cmp	r5, r4
 8000340:	d90a      	bls.n	8000358 <__udivmoddi4+0x90>
 8000342:	eb1c 0404 	adds.w	r4, ip, r4
 8000346:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800034a:	f080 8107 	bcs.w	800055c <__udivmoddi4+0x294>
 800034e:	42a5      	cmp	r5, r4
 8000350:	f240 8104 	bls.w	800055c <__udivmoddi4+0x294>
 8000354:	4464      	add	r4, ip
 8000356:	3802      	subs	r0, #2
 8000358:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800035c:	1b64      	subs	r4, r4, r5
 800035e:	2100      	movs	r1, #0
 8000360:	b11e      	cbz	r6, 800036a <__udivmoddi4+0xa2>
 8000362:	40dc      	lsrs	r4, r3
 8000364:	2300      	movs	r3, #0
 8000366:	e9c6 4300 	strd	r4, r3, [r6]
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	428b      	cmp	r3, r1
 8000370:	d908      	bls.n	8000384 <__udivmoddi4+0xbc>
 8000372:	2e00      	cmp	r6, #0
 8000374:	f000 80ed 	beq.w	8000552 <__udivmoddi4+0x28a>
 8000378:	2100      	movs	r1, #0
 800037a:	e9c6 0500 	strd	r0, r5, [r6]
 800037e:	4608      	mov	r0, r1
 8000380:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000384:	fab3 f183 	clz	r1, r3
 8000388:	2900      	cmp	r1, #0
 800038a:	d149      	bne.n	8000420 <__udivmoddi4+0x158>
 800038c:	42ab      	cmp	r3, r5
 800038e:	d302      	bcc.n	8000396 <__udivmoddi4+0xce>
 8000390:	4282      	cmp	r2, r0
 8000392:	f200 80f8 	bhi.w	8000586 <__udivmoddi4+0x2be>
 8000396:	1a84      	subs	r4, r0, r2
 8000398:	eb65 0203 	sbc.w	r2, r5, r3
 800039c:	2001      	movs	r0, #1
 800039e:	4617      	mov	r7, r2
 80003a0:	2e00      	cmp	r6, #0
 80003a2:	d0e2      	beq.n	800036a <__udivmoddi4+0xa2>
 80003a4:	e9c6 4700 	strd	r4, r7, [r6]
 80003a8:	e7df      	b.n	800036a <__udivmoddi4+0xa2>
 80003aa:	b902      	cbnz	r2, 80003ae <__udivmoddi4+0xe6>
 80003ac:	deff      	udf	#255	; 0xff
 80003ae:	fab2 f382 	clz	r3, r2
 80003b2:	2b00      	cmp	r3, #0
 80003b4:	f040 8090 	bne.w	80004d8 <__udivmoddi4+0x210>
 80003b8:	1a8a      	subs	r2, r1, r2
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2101      	movs	r1, #1
 80003c4:	fbb2 f5f7 	udiv	r5, r2, r7
 80003c8:	fb07 2015 	mls	r0, r7, r5, r2
 80003cc:	0c22      	lsrs	r2, r4, #16
 80003ce:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003d2:	fb0e f005 	mul.w	r0, lr, r5
 80003d6:	4290      	cmp	r0, r2
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x124>
 80003da:	eb1c 0202 	adds.w	r2, ip, r2
 80003de:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x122>
 80003e4:	4290      	cmp	r0, r2
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2b8>
 80003ea:	4645      	mov	r5, r8
 80003ec:	1a12      	subs	r2, r2, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb2 f0f7 	udiv	r0, r2, r7
 80003f4:	fb07 2210 	mls	r2, r7, r0, r2
 80003f8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x14e>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x14c>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2c2>
 8000414:	4610      	mov	r0, r2
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800041e:	e79f      	b.n	8000360 <__udivmoddi4+0x98>
 8000420:	f1c1 0720 	rsb	r7, r1, #32
 8000424:	408b      	lsls	r3, r1
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa05 f401 	lsl.w	r4, r5, r1
 8000432:	fa20 f307 	lsr.w	r3, r0, r7
 8000436:	40fd      	lsrs	r5, r7
 8000438:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043c:	4323      	orrs	r3, r4
 800043e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000442:	fa1f fe8c 	uxth.w	lr, ip
 8000446:	fb09 5518 	mls	r5, r9, r8, r5
 800044a:	0c1c      	lsrs	r4, r3, #16
 800044c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000450:	fb08 f50e 	mul.w	r5, r8, lr
 8000454:	42a5      	cmp	r5, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	fa00 f001 	lsl.w	r0, r0, r1
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b0>
 8000460:	eb1c 0404 	adds.w	r4, ip, r4
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2b4>
 800046c:	42a5      	cmp	r5, r4
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2b4>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4464      	add	r4, ip
 8000478:	1b64      	subs	r4, r4, r5
 800047a:	b29d      	uxth	r5, r3
 800047c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000480:	fb09 4413 	mls	r4, r9, r3, r4
 8000484:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000488:	fb03 fe0e 	mul.w	lr, r3, lr
 800048c:	45a6      	cmp	lr, r4
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1da>
 8000490:	eb1c 0404 	adds.w	r4, ip, r4
 8000494:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2ac>
 800049a:	45a6      	cmp	lr, r4
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2ac>
 800049e:	3b02      	subs	r3, #2
 80004a0:	4464      	add	r4, ip
 80004a2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004a6:	fba3 9502 	umull	r9, r5, r3, r2
 80004aa:	eba4 040e 	sub.w	r4, r4, lr
 80004ae:	42ac      	cmp	r4, r5
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46ae      	mov	lr, r5
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x29c>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x298>
 80004b8:	b156      	cbz	r6, 80004d0 <__udivmoddi4+0x208>
 80004ba:	ebb0 0208 	subs.w	r2, r0, r8
 80004be:	eb64 040e 	sbc.w	r4, r4, lr
 80004c2:	fa04 f707 	lsl.w	r7, r4, r7
 80004c6:	40ca      	lsrs	r2, r1
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	4317      	orrs	r7, r2
 80004cc:	e9c6 7400 	strd	r7, r4, [r6]
 80004d0:	4618      	mov	r0, r3
 80004d2:	2100      	movs	r1, #0
 80004d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d8:	f1c3 0120 	rsb	r1, r3, #32
 80004dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80004e0:	fa20 f201 	lsr.w	r2, r0, r1
 80004e4:	fa25 f101 	lsr.w	r1, r5, r1
 80004e8:	409d      	lsls	r5, r3
 80004ea:	432a      	orrs	r2, r5
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f8:	fb07 1510 	mls	r5, r7, r0, r1
 80004fc:	0c11      	lsrs	r1, r2, #16
 80004fe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000502:	fb00 f50e 	mul.w	r5, r0, lr
 8000506:	428d      	cmp	r5, r1
 8000508:	fa04 f403 	lsl.w	r4, r4, r3
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x258>
 800050e:	eb1c 0101 	adds.w	r1, ip, r1
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b0>
 8000518:	428d      	cmp	r5, r1
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b0>
 800051c:	3802      	subs	r0, #2
 800051e:	4461      	add	r1, ip
 8000520:	1b49      	subs	r1, r1, r5
 8000522:	b292      	uxth	r2, r2
 8000524:	fbb1 f5f7 	udiv	r5, r1, r7
 8000528:	fb07 1115 	mls	r1, r7, r5, r1
 800052c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000530:	fb05 f10e 	mul.w	r1, r5, lr
 8000534:	4291      	cmp	r1, r2
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x282>
 8000538:	eb1c 0202 	adds.w	r2, ip, r2
 800053c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2a8>
 8000542:	4291      	cmp	r1, r2
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2a8>
 8000546:	3d02      	subs	r5, #2
 8000548:	4462      	add	r2, ip
 800054a:	1a52      	subs	r2, r2, r1
 800054c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0xfc>
 8000552:	4631      	mov	r1, r6
 8000554:	4630      	mov	r0, r6
 8000556:	e708      	b.n	800036a <__udivmoddi4+0xa2>
 8000558:	4639      	mov	r1, r7
 800055a:	e6e6      	b.n	800032a <__udivmoddi4+0x62>
 800055c:	4610      	mov	r0, r2
 800055e:	e6fb      	b.n	8000358 <__udivmoddi4+0x90>
 8000560:	4548      	cmp	r0, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f0>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb65 0e0c 	sbc.w	lr, r5, ip
 800056c:	3b01      	subs	r3, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f0>
 8000570:	4645      	mov	r5, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x282>
 8000574:	462b      	mov	r3, r5
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1da>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x258>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b0>
 8000580:	3d02      	subs	r5, #2
 8000582:	4462      	add	r2, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x124>
 8000586:	4608      	mov	r0, r1
 8000588:	e70a      	b.n	80003a0 <__udivmoddi4+0xd8>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x14e>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000594:	b5b0      	push	{r4, r5, r7, lr}
 8000596:	b0e6      	sub	sp, #408	; 0x198
 8000598:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800059a:	f000 f9ad 	bl	80008f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800059e:	f000 f8b7 	bl	8000710 <SystemClock_Config>

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */

  // test ejercicio 1
  int32_t vectorIn1[] = {0xAAAA5555, 0x12345678, 0x87654321, 0xABCDEF12, 0x8888FFFF};
 80005a2:	4b54      	ldr	r3, [pc, #336]	; (80006f4 <main+0x160>)
 80005a4:	f507 74ac 	add.w	r4, r7, #344	; 0x158
 80005a8:	461d      	mov	r5, r3
 80005aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005ae:	682b      	ldr	r3, [r5, #0]
 80005b0:	6023      	str	r3, [r4, #0]
  uint32_t longitud1 = 5;
 80005b2:	2305      	movs	r3, #5
 80005b4:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
  int16_t vectorOut1[5];

  pack32to16(vectorIn1, vectorOut1, longitud1);
 80005b8:	f507 71a6 	add.w	r1, r7, #332	; 0x14c
 80005bc:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80005c0:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80005c4:	4618      	mov	r0, r3
 80005c6:	f7ff fe11 	bl	80001ec <pack32to16>

  // test ejercicio 2
  int32_t vectorIn2a[] = {1, 3, 7, 2, 5};
 80005ca:	4b4b      	ldr	r3, [pc, #300]	; (80006f8 <main+0x164>)
 80005cc:	f507 749c 	add.w	r4, r7, #312	; 0x138
 80005d0:	461d      	mov	r5, r3
 80005d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005d6:	682b      	ldr	r3, [r5, #0]
 80005d8:	6023      	str	r3, [r4, #0]
  uint32_t longitud2a = 5;
 80005da:	2305      	movs	r3, #5
 80005dc:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190

  uint32_t maxPos2a = max(vectorIn2a, longitud2a);
 80005e0:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80005e4:	f8d7 1190 	ldr.w	r1, [r7, #400]	; 0x190
 80005e8:	4618      	mov	r0, r3
 80005ea:	f7ff fe0d 	bl	8000208 <max>
 80005ee:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c

  int32_t vectorIn2b[] = {1, 3, 7, 2, 5, 12, 34, 1000, 12, -45, 66, 0};
 80005f2:	4b42      	ldr	r3, [pc, #264]	; (80006fc <main+0x168>)
 80005f4:	f507 7484 	add.w	r4, r7, #264	; 0x108
 80005f8:	461d      	mov	r5, r3
 80005fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000600:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000602:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000606:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t longitud2b = 12;
 800060a:	230c      	movs	r3, #12
 800060c:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188

  uint32_t maxPos2b = max(vectorIn2b, longitud2b);
 8000610:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8000614:	f8d7 1188 	ldr.w	r1, [r7, #392]	; 0x188
 8000618:	4618      	mov	r0, r3
 800061a:	f7ff fdf5 	bl	8000208 <max>
 800061e:	f8c7 0184 	str.w	r0, [r7, #388]	; 0x184

  maxPos2a = maxPos2b;
 8000622:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8000626:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  maxPos2b = maxPos2a;
 800062a:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 800062e:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184

  // test ejercicio 3
  int32_t vectorIn3a[] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12};
 8000632:	4b33      	ldr	r3, [pc, #204]	; (8000700 <main+0x16c>)
 8000634:	f107 04d8 	add.w	r4, r7, #216	; 0xd8
 8000638:	461d      	mov	r5, r3
 800063a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800063c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800063e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000640:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000642:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000646:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t longitud3a = 12;
 800064a:	230c      	movs	r3, #12
 800064c:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
  uint32_t N3a = 3;
 8000650:	2303      	movs	r3, #3
 8000652:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
  int32_t vectorOut3a[8];

  downSample(vectorIn3a, vectorOut3a, longitud3a, N3a);
 8000656:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800065a:	f107 00d8 	add.w	r0, r7, #216	; 0xd8
 800065e:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
 8000662:	f8d7 2180 	ldr.w	r2, [r7, #384]	; 0x180
 8000666:	f7ff fde3 	bl	8000230 <downSample>

  int32_t vectorIn3b[] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20};
 800066a:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 800066e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8000672:	4a24      	ldr	r2, [pc, #144]	; (8000704 <main+0x170>)
 8000674:	4618      	mov	r0, r3
 8000676:	4611      	mov	r1, r2
 8000678:	2350      	movs	r3, #80	; 0x50
 800067a:	461a      	mov	r2, r3
 800067c:	f000 fee4 	bl	8001448 <memcpy>
  uint32_t longitud3b = 20;
 8000680:	2314      	movs	r3, #20
 8000682:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
  uint32_t N3b = 4;
 8000686:	2304      	movs	r3, #4
 8000688:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
  int32_t vectorOut3b[15];

  downSample(vectorIn3b, vectorOut3b, longitud3b, N3b);
 800068c:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8000690:	f107 0068 	add.w	r0, r7, #104	; 0x68
 8000694:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8000698:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 800069c:	f7ff fdc8 	bl	8000230 <downSample>

  // test ejercicio 4
  uint16_t vector4a[] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10};
 80006a0:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 80006a4:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80006a8:	4a17      	ldr	r2, [pc, #92]	; (8000708 <main+0x174>)
 80006aa:	461c      	mov	r4, r3
 80006ac:	4615      	mov	r5, r2
 80006ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006b2:	682b      	ldr	r3, [r5, #0]
 80006b4:	6023      	str	r3, [r4, #0]
  uint32_t longitud4a = 10;
 80006b6:	230a      	movs	r3, #10
 80006b8:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170

  invertir(vector4a, longitud4a);
 80006bc:	f107 0318 	add.w	r3, r7, #24
 80006c0:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80006c4:	4618      	mov	r0, r3
 80006c6:	f7ff fdd0 	bl	800026a <invertir>

  uint16_t vector4b[] = {1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009};
 80006ca:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 80006ce:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80006d2:	4a0e      	ldr	r2, [pc, #56]	; (800070c <main+0x178>)
 80006d4:	461c      	mov	r4, r3
 80006d6:	4615      	mov	r5, r2
 80006d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006dc:	682b      	ldr	r3, [r5, #0]
 80006de:	8023      	strh	r3, [r4, #0]
  uint32_t longitud4b = 9;
 80006e0:	2309      	movs	r3, #9
 80006e2:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c

  invertir(vector4b, longitud4b);  
 80006e6:	1d3b      	adds	r3, r7, #4
 80006e8:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80006ec:	4618      	mov	r0, r3
 80006ee:	f7ff fdbc 	bl	800026a <invertir>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006f2:	e7fe      	b.n	80006f2 <main+0x15e>
 80006f4:	0800147c 	.word	0x0800147c
 80006f8:	08001490 	.word	0x08001490
 80006fc:	080014a4 	.word	0x080014a4
 8000700:	080014d4 	.word	0x080014d4
 8000704:	08001504 	.word	0x08001504
 8000708:	08001554 	.word	0x08001554
 800070c:	08001568 	.word	0x08001568

08000710 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b094      	sub	sp, #80	; 0x50
 8000714:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000716:	f107 0320 	add.w	r3, r7, #32
 800071a:	2230      	movs	r2, #48	; 0x30
 800071c:	2100      	movs	r1, #0
 800071e:	4618      	mov	r0, r3
 8000720:	f000 fe66 	bl	80013f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000724:	f107 030c 	add.w	r3, r7, #12
 8000728:	2200      	movs	r2, #0
 800072a:	601a      	str	r2, [r3, #0]
 800072c:	605a      	str	r2, [r3, #4]
 800072e:	609a      	str	r2, [r3, #8]
 8000730:	60da      	str	r2, [r3, #12]
 8000732:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000734:	2300      	movs	r3, #0
 8000736:	60bb      	str	r3, [r7, #8]
 8000738:	4b23      	ldr	r3, [pc, #140]	; (80007c8 <SystemClock_Config+0xb8>)
 800073a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800073c:	4a22      	ldr	r2, [pc, #136]	; (80007c8 <SystemClock_Config+0xb8>)
 800073e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000742:	6413      	str	r3, [r2, #64]	; 0x40
 8000744:	4b20      	ldr	r3, [pc, #128]	; (80007c8 <SystemClock_Config+0xb8>)
 8000746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000748:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800074c:	60bb      	str	r3, [r7, #8]
 800074e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000750:	2300      	movs	r3, #0
 8000752:	607b      	str	r3, [r7, #4]
 8000754:	4b1d      	ldr	r3, [pc, #116]	; (80007cc <SystemClock_Config+0xbc>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800075c:	4a1b      	ldr	r2, [pc, #108]	; (80007cc <SystemClock_Config+0xbc>)
 800075e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000762:	6013      	str	r3, [r2, #0]
 8000764:	4b19      	ldr	r3, [pc, #100]	; (80007cc <SystemClock_Config+0xbc>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800076c:	607b      	str	r3, [r7, #4]
 800076e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000770:	2302      	movs	r3, #2
 8000772:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000774:	2301      	movs	r3, #1
 8000776:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000778:	2310      	movs	r3, #16
 800077a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800077c:	2300      	movs	r3, #0
 800077e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000780:	f107 0320 	add.w	r3, r7, #32
 8000784:	4618      	mov	r0, r3
 8000786:	f000 fa0f 	bl	8000ba8 <HAL_RCC_OscConfig>
 800078a:	4603      	mov	r3, r0
 800078c:	2b00      	cmp	r3, #0
 800078e:	d001      	beq.n	8000794 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000790:	f000 f81e 	bl	80007d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000794:	230f      	movs	r3, #15
 8000796:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000798:	2300      	movs	r3, #0
 800079a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800079c:	2300      	movs	r3, #0
 800079e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007a0:	2300      	movs	r3, #0
 80007a2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007a4:	2300      	movs	r3, #0
 80007a6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80007a8:	f107 030c 	add.w	r3, r7, #12
 80007ac:	2100      	movs	r1, #0
 80007ae:	4618      	mov	r0, r3
 80007b0:	f000 fc72 	bl	8001098 <HAL_RCC_ClockConfig>
 80007b4:	4603      	mov	r3, r0
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d001      	beq.n	80007be <SystemClock_Config+0xae>
  {
    Error_Handler();
 80007ba:	f000 f809 	bl	80007d0 <Error_Handler>
  }
}
 80007be:	bf00      	nop
 80007c0:	3750      	adds	r7, #80	; 0x50
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	40023800 	.word	0x40023800
 80007cc:	40007000 	.word	0x40007000

080007d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007d0:	b480      	push	{r7}
 80007d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007d4:	b672      	cpsid	i
}
 80007d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007d8:	e7fe      	b.n	80007d8 <Error_Handler+0x8>
	...

080007dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007dc:	b480      	push	{r7}
 80007de:	b083      	sub	sp, #12
 80007e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007e2:	2300      	movs	r3, #0
 80007e4:	607b      	str	r3, [r7, #4]
 80007e6:	4b10      	ldr	r3, [pc, #64]	; (8000828 <HAL_MspInit+0x4c>)
 80007e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007ea:	4a0f      	ldr	r2, [pc, #60]	; (8000828 <HAL_MspInit+0x4c>)
 80007ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007f0:	6453      	str	r3, [r2, #68]	; 0x44
 80007f2:	4b0d      	ldr	r3, [pc, #52]	; (8000828 <HAL_MspInit+0x4c>)
 80007f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007fa:	607b      	str	r3, [r7, #4]
 80007fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007fe:	2300      	movs	r3, #0
 8000800:	603b      	str	r3, [r7, #0]
 8000802:	4b09      	ldr	r3, [pc, #36]	; (8000828 <HAL_MspInit+0x4c>)
 8000804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000806:	4a08      	ldr	r2, [pc, #32]	; (8000828 <HAL_MspInit+0x4c>)
 8000808:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800080c:	6413      	str	r3, [r2, #64]	; 0x40
 800080e:	4b06      	ldr	r3, [pc, #24]	; (8000828 <HAL_MspInit+0x4c>)
 8000810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000812:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000816:	603b      	str	r3, [r7, #0]
 8000818:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800081a:	bf00      	nop
 800081c:	370c      	adds	r7, #12
 800081e:	46bd      	mov	sp, r7
 8000820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000824:	4770      	bx	lr
 8000826:	bf00      	nop
 8000828:	40023800 	.word	0x40023800

0800082c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800082c:	b480      	push	{r7}
 800082e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000830:	e7fe      	b.n	8000830 <NMI_Handler+0x4>

08000832 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000832:	b480      	push	{r7}
 8000834:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000836:	e7fe      	b.n	8000836 <HardFault_Handler+0x4>

08000838 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000838:	b480      	push	{r7}
 800083a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800083c:	e7fe      	b.n	800083c <MemManage_Handler+0x4>

0800083e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800083e:	b480      	push	{r7}
 8000840:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000842:	e7fe      	b.n	8000842 <BusFault_Handler+0x4>

08000844 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000844:	b480      	push	{r7}
 8000846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000848:	e7fe      	b.n	8000848 <UsageFault_Handler+0x4>

0800084a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800084a:	b480      	push	{r7}
 800084c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800084e:	bf00      	nop
 8000850:	46bd      	mov	sp, r7
 8000852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000856:	4770      	bx	lr

08000858 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000858:	b480      	push	{r7}
 800085a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800085c:	bf00      	nop
 800085e:	46bd      	mov	sp, r7
 8000860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000864:	4770      	bx	lr

08000866 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000866:	b480      	push	{r7}
 8000868:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800086a:	bf00      	nop
 800086c:	46bd      	mov	sp, r7
 800086e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000872:	4770      	bx	lr

08000874 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000878:	f000 f890 	bl	800099c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800087c:	bf00      	nop
 800087e:	bd80      	pop	{r7, pc}

08000880 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000880:	b480      	push	{r7}
 8000882:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000884:	4b06      	ldr	r3, [pc, #24]	; (80008a0 <SystemInit+0x20>)
 8000886:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800088a:	4a05      	ldr	r2, [pc, #20]	; (80008a0 <SystemInit+0x20>)
 800088c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000890:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000894:	bf00      	nop
 8000896:	46bd      	mov	sp, r7
 8000898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089c:	4770      	bx	lr
 800089e:	bf00      	nop
 80008a0:	e000ed00 	.word	0xe000ed00

080008a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80008a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80008dc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80008a8:	f7ff ffea 	bl	8000880 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80008ac:	480c      	ldr	r0, [pc, #48]	; (80008e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80008ae:	490d      	ldr	r1, [pc, #52]	; (80008e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80008b0:	4a0d      	ldr	r2, [pc, #52]	; (80008e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80008b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008b4:	e002      	b.n	80008bc <LoopCopyDataInit>

080008b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008ba:	3304      	adds	r3, #4

080008bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008c0:	d3f9      	bcc.n	80008b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008c2:	4a0a      	ldr	r2, [pc, #40]	; (80008ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80008c4:	4c0a      	ldr	r4, [pc, #40]	; (80008f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80008c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008c8:	e001      	b.n	80008ce <LoopFillZerobss>

080008ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008cc:	3204      	adds	r2, #4

080008ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008d0:	d3fb      	bcc.n	80008ca <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80008d2:	f000 fd95 	bl	8001400 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80008d6:	f7ff fe5d 	bl	8000594 <main>
  bx  lr    
 80008da:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80008dc:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80008e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008e4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80008e8:	0800159c 	.word	0x0800159c
  ldr r2, =_sbss
 80008ec:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80008f0:	2000002c 	.word	0x2000002c

080008f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80008f4:	e7fe      	b.n	80008f4 <ADC_IRQHandler>
	...

080008f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80008fc:	4b0e      	ldr	r3, [pc, #56]	; (8000938 <HAL_Init+0x40>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	4a0d      	ldr	r2, [pc, #52]	; (8000938 <HAL_Init+0x40>)
 8000902:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000906:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000908:	4b0b      	ldr	r3, [pc, #44]	; (8000938 <HAL_Init+0x40>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	4a0a      	ldr	r2, [pc, #40]	; (8000938 <HAL_Init+0x40>)
 800090e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000912:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000914:	4b08      	ldr	r3, [pc, #32]	; (8000938 <HAL_Init+0x40>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	4a07      	ldr	r2, [pc, #28]	; (8000938 <HAL_Init+0x40>)
 800091a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800091e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000920:	2003      	movs	r0, #3
 8000922:	f000 f90d 	bl	8000b40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000926:	200f      	movs	r0, #15
 8000928:	f000 f808 	bl	800093c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800092c:	f7ff ff56 	bl	80007dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000930:	2300      	movs	r3, #0
}
 8000932:	4618      	mov	r0, r3
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	40023c00 	.word	0x40023c00

0800093c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000944:	4b12      	ldr	r3, [pc, #72]	; (8000990 <HAL_InitTick+0x54>)
 8000946:	681a      	ldr	r2, [r3, #0]
 8000948:	4b12      	ldr	r3, [pc, #72]	; (8000994 <HAL_InitTick+0x58>)
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	4619      	mov	r1, r3
 800094e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000952:	fbb3 f3f1 	udiv	r3, r3, r1
 8000956:	fbb2 f3f3 	udiv	r3, r2, r3
 800095a:	4618      	mov	r0, r3
 800095c:	f000 f917 	bl	8000b8e <HAL_SYSTICK_Config>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000966:	2301      	movs	r3, #1
 8000968:	e00e      	b.n	8000988 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	2b0f      	cmp	r3, #15
 800096e:	d80a      	bhi.n	8000986 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000970:	2200      	movs	r2, #0
 8000972:	6879      	ldr	r1, [r7, #4]
 8000974:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000978:	f000 f8ed 	bl	8000b56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800097c:	4a06      	ldr	r2, [pc, #24]	; (8000998 <HAL_InitTick+0x5c>)
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000982:	2300      	movs	r3, #0
 8000984:	e000      	b.n	8000988 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000986:	2301      	movs	r3, #1
}
 8000988:	4618      	mov	r0, r3
 800098a:	3708      	adds	r7, #8
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}
 8000990:	20000000 	.word	0x20000000
 8000994:	20000008 	.word	0x20000008
 8000998:	20000004 	.word	0x20000004

0800099c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009a0:	4b06      	ldr	r3, [pc, #24]	; (80009bc <HAL_IncTick+0x20>)
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	461a      	mov	r2, r3
 80009a6:	4b06      	ldr	r3, [pc, #24]	; (80009c0 <HAL_IncTick+0x24>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	4413      	add	r3, r2
 80009ac:	4a04      	ldr	r2, [pc, #16]	; (80009c0 <HAL_IncTick+0x24>)
 80009ae:	6013      	str	r3, [r2, #0]
}
 80009b0:	bf00      	nop
 80009b2:	46bd      	mov	sp, r7
 80009b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b8:	4770      	bx	lr
 80009ba:	bf00      	nop
 80009bc:	20000008 	.word	0x20000008
 80009c0:	20000028 	.word	0x20000028

080009c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0
  return uwTick;
 80009c8:	4b03      	ldr	r3, [pc, #12]	; (80009d8 <HAL_GetTick+0x14>)
 80009ca:	681b      	ldr	r3, [r3, #0]
}
 80009cc:	4618      	mov	r0, r3
 80009ce:	46bd      	mov	sp, r7
 80009d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d4:	4770      	bx	lr
 80009d6:	bf00      	nop
 80009d8:	20000028 	.word	0x20000028

080009dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009dc:	b480      	push	{r7}
 80009de:	b085      	sub	sp, #20
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	f003 0307 	and.w	r3, r3, #7
 80009ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009ec:	4b0c      	ldr	r3, [pc, #48]	; (8000a20 <__NVIC_SetPriorityGrouping+0x44>)
 80009ee:	68db      	ldr	r3, [r3, #12]
 80009f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009f2:	68ba      	ldr	r2, [r7, #8]
 80009f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80009f8:	4013      	ands	r3, r2
 80009fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a00:	68bb      	ldr	r3, [r7, #8]
 8000a02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a04:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a0e:	4a04      	ldr	r2, [pc, #16]	; (8000a20 <__NVIC_SetPriorityGrouping+0x44>)
 8000a10:	68bb      	ldr	r3, [r7, #8]
 8000a12:	60d3      	str	r3, [r2, #12]
}
 8000a14:	bf00      	nop
 8000a16:	3714      	adds	r7, #20
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1e:	4770      	bx	lr
 8000a20:	e000ed00 	.word	0xe000ed00

08000a24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a28:	4b04      	ldr	r3, [pc, #16]	; (8000a3c <__NVIC_GetPriorityGrouping+0x18>)
 8000a2a:	68db      	ldr	r3, [r3, #12]
 8000a2c:	0a1b      	lsrs	r3, r3, #8
 8000a2e:	f003 0307 	and.w	r3, r3, #7
}
 8000a32:	4618      	mov	r0, r3
 8000a34:	46bd      	mov	sp, r7
 8000a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3a:	4770      	bx	lr
 8000a3c:	e000ed00 	.word	0xe000ed00

08000a40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a40:	b480      	push	{r7}
 8000a42:	b083      	sub	sp, #12
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	4603      	mov	r3, r0
 8000a48:	6039      	str	r1, [r7, #0]
 8000a4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	db0a      	blt.n	8000a6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a54:	683b      	ldr	r3, [r7, #0]
 8000a56:	b2da      	uxtb	r2, r3
 8000a58:	490c      	ldr	r1, [pc, #48]	; (8000a8c <__NVIC_SetPriority+0x4c>)
 8000a5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a5e:	0112      	lsls	r2, r2, #4
 8000a60:	b2d2      	uxtb	r2, r2
 8000a62:	440b      	add	r3, r1
 8000a64:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a68:	e00a      	b.n	8000a80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a6a:	683b      	ldr	r3, [r7, #0]
 8000a6c:	b2da      	uxtb	r2, r3
 8000a6e:	4908      	ldr	r1, [pc, #32]	; (8000a90 <__NVIC_SetPriority+0x50>)
 8000a70:	79fb      	ldrb	r3, [r7, #7]
 8000a72:	f003 030f 	and.w	r3, r3, #15
 8000a76:	3b04      	subs	r3, #4
 8000a78:	0112      	lsls	r2, r2, #4
 8000a7a:	b2d2      	uxtb	r2, r2
 8000a7c:	440b      	add	r3, r1
 8000a7e:	761a      	strb	r2, [r3, #24]
}
 8000a80:	bf00      	nop
 8000a82:	370c      	adds	r7, #12
 8000a84:	46bd      	mov	sp, r7
 8000a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8a:	4770      	bx	lr
 8000a8c:	e000e100 	.word	0xe000e100
 8000a90:	e000ed00 	.word	0xe000ed00

08000a94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a94:	b480      	push	{r7}
 8000a96:	b089      	sub	sp, #36	; 0x24
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	60f8      	str	r0, [r7, #12]
 8000a9c:	60b9      	str	r1, [r7, #8]
 8000a9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	f003 0307 	and.w	r3, r3, #7
 8000aa6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000aa8:	69fb      	ldr	r3, [r7, #28]
 8000aaa:	f1c3 0307 	rsb	r3, r3, #7
 8000aae:	2b04      	cmp	r3, #4
 8000ab0:	bf28      	it	cs
 8000ab2:	2304      	movcs	r3, #4
 8000ab4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ab6:	69fb      	ldr	r3, [r7, #28]
 8000ab8:	3304      	adds	r3, #4
 8000aba:	2b06      	cmp	r3, #6
 8000abc:	d902      	bls.n	8000ac4 <NVIC_EncodePriority+0x30>
 8000abe:	69fb      	ldr	r3, [r7, #28]
 8000ac0:	3b03      	subs	r3, #3
 8000ac2:	e000      	b.n	8000ac6 <NVIC_EncodePriority+0x32>
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ac8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000acc:	69bb      	ldr	r3, [r7, #24]
 8000ace:	fa02 f303 	lsl.w	r3, r2, r3
 8000ad2:	43da      	mvns	r2, r3
 8000ad4:	68bb      	ldr	r3, [r7, #8]
 8000ad6:	401a      	ands	r2, r3
 8000ad8:	697b      	ldr	r3, [r7, #20]
 8000ada:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000adc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000ae0:	697b      	ldr	r3, [r7, #20]
 8000ae2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ae6:	43d9      	mvns	r1, r3
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000aec:	4313      	orrs	r3, r2
         );
}
 8000aee:	4618      	mov	r0, r3
 8000af0:	3724      	adds	r7, #36	; 0x24
 8000af2:	46bd      	mov	sp, r7
 8000af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af8:	4770      	bx	lr
	...

08000afc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b082      	sub	sp, #8
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	3b01      	subs	r3, #1
 8000b08:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000b0c:	d301      	bcc.n	8000b12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b0e:	2301      	movs	r3, #1
 8000b10:	e00f      	b.n	8000b32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b12:	4a0a      	ldr	r2, [pc, #40]	; (8000b3c <SysTick_Config+0x40>)
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	3b01      	subs	r3, #1
 8000b18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b1a:	210f      	movs	r1, #15
 8000b1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b20:	f7ff ff8e 	bl	8000a40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b24:	4b05      	ldr	r3, [pc, #20]	; (8000b3c <SysTick_Config+0x40>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b2a:	4b04      	ldr	r3, [pc, #16]	; (8000b3c <SysTick_Config+0x40>)
 8000b2c:	2207      	movs	r2, #7
 8000b2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b30:	2300      	movs	r3, #0
}
 8000b32:	4618      	mov	r0, r3
 8000b34:	3708      	adds	r7, #8
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	e000e010 	.word	0xe000e010

08000b40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b082      	sub	sp, #8
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b48:	6878      	ldr	r0, [r7, #4]
 8000b4a:	f7ff ff47 	bl	80009dc <__NVIC_SetPriorityGrouping>
}
 8000b4e:	bf00      	nop
 8000b50:	3708      	adds	r7, #8
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}

08000b56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b56:	b580      	push	{r7, lr}
 8000b58:	b086      	sub	sp, #24
 8000b5a:	af00      	add	r7, sp, #0
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	60b9      	str	r1, [r7, #8]
 8000b60:	607a      	str	r2, [r7, #4]
 8000b62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b64:	2300      	movs	r3, #0
 8000b66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b68:	f7ff ff5c 	bl	8000a24 <__NVIC_GetPriorityGrouping>
 8000b6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b6e:	687a      	ldr	r2, [r7, #4]
 8000b70:	68b9      	ldr	r1, [r7, #8]
 8000b72:	6978      	ldr	r0, [r7, #20]
 8000b74:	f7ff ff8e 	bl	8000a94 <NVIC_EncodePriority>
 8000b78:	4602      	mov	r2, r0
 8000b7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b7e:	4611      	mov	r1, r2
 8000b80:	4618      	mov	r0, r3
 8000b82:	f7ff ff5d 	bl	8000a40 <__NVIC_SetPriority>
}
 8000b86:	bf00      	nop
 8000b88:	3718      	adds	r7, #24
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}

08000b8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b8e:	b580      	push	{r7, lr}
 8000b90:	b082      	sub	sp, #8
 8000b92:	af00      	add	r7, sp, #0
 8000b94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b96:	6878      	ldr	r0, [r7, #4]
 8000b98:	f7ff ffb0 	bl	8000afc <SysTick_Config>
 8000b9c:	4603      	mov	r3, r0
}
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	3708      	adds	r7, #8
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd80      	pop	{r7, pc}
	...

08000ba8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b086      	sub	sp, #24
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d101      	bne.n	8000bba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	e267      	b.n	800108a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	f003 0301 	and.w	r3, r3, #1
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d075      	beq.n	8000cb2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000bc6:	4b88      	ldr	r3, [pc, #544]	; (8000de8 <HAL_RCC_OscConfig+0x240>)
 8000bc8:	689b      	ldr	r3, [r3, #8]
 8000bca:	f003 030c 	and.w	r3, r3, #12
 8000bce:	2b04      	cmp	r3, #4
 8000bd0:	d00c      	beq.n	8000bec <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000bd2:	4b85      	ldr	r3, [pc, #532]	; (8000de8 <HAL_RCC_OscConfig+0x240>)
 8000bd4:	689b      	ldr	r3, [r3, #8]
 8000bd6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000bda:	2b08      	cmp	r3, #8
 8000bdc:	d112      	bne.n	8000c04 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000bde:	4b82      	ldr	r3, [pc, #520]	; (8000de8 <HAL_RCC_OscConfig+0x240>)
 8000be0:	685b      	ldr	r3, [r3, #4]
 8000be2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000be6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000bea:	d10b      	bne.n	8000c04 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bec:	4b7e      	ldr	r3, [pc, #504]	; (8000de8 <HAL_RCC_OscConfig+0x240>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d05b      	beq.n	8000cb0 <HAL_RCC_OscConfig+0x108>
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	685b      	ldr	r3, [r3, #4]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d157      	bne.n	8000cb0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000c00:	2301      	movs	r3, #1
 8000c02:	e242      	b.n	800108a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	685b      	ldr	r3, [r3, #4]
 8000c08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c0c:	d106      	bne.n	8000c1c <HAL_RCC_OscConfig+0x74>
 8000c0e:	4b76      	ldr	r3, [pc, #472]	; (8000de8 <HAL_RCC_OscConfig+0x240>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	4a75      	ldr	r2, [pc, #468]	; (8000de8 <HAL_RCC_OscConfig+0x240>)
 8000c14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c18:	6013      	str	r3, [r2, #0]
 8000c1a:	e01d      	b.n	8000c58 <HAL_RCC_OscConfig+0xb0>
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	685b      	ldr	r3, [r3, #4]
 8000c20:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000c24:	d10c      	bne.n	8000c40 <HAL_RCC_OscConfig+0x98>
 8000c26:	4b70      	ldr	r3, [pc, #448]	; (8000de8 <HAL_RCC_OscConfig+0x240>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	4a6f      	ldr	r2, [pc, #444]	; (8000de8 <HAL_RCC_OscConfig+0x240>)
 8000c2c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c30:	6013      	str	r3, [r2, #0]
 8000c32:	4b6d      	ldr	r3, [pc, #436]	; (8000de8 <HAL_RCC_OscConfig+0x240>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	4a6c      	ldr	r2, [pc, #432]	; (8000de8 <HAL_RCC_OscConfig+0x240>)
 8000c38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c3c:	6013      	str	r3, [r2, #0]
 8000c3e:	e00b      	b.n	8000c58 <HAL_RCC_OscConfig+0xb0>
 8000c40:	4b69      	ldr	r3, [pc, #420]	; (8000de8 <HAL_RCC_OscConfig+0x240>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	4a68      	ldr	r2, [pc, #416]	; (8000de8 <HAL_RCC_OscConfig+0x240>)
 8000c46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c4a:	6013      	str	r3, [r2, #0]
 8000c4c:	4b66      	ldr	r3, [pc, #408]	; (8000de8 <HAL_RCC_OscConfig+0x240>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	4a65      	ldr	r2, [pc, #404]	; (8000de8 <HAL_RCC_OscConfig+0x240>)
 8000c52:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	685b      	ldr	r3, [r3, #4]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d013      	beq.n	8000c88 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c60:	f7ff feb0 	bl	80009c4 <HAL_GetTick>
 8000c64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c66:	e008      	b.n	8000c7a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c68:	f7ff feac 	bl	80009c4 <HAL_GetTick>
 8000c6c:	4602      	mov	r2, r0
 8000c6e:	693b      	ldr	r3, [r7, #16]
 8000c70:	1ad3      	subs	r3, r2, r3
 8000c72:	2b64      	cmp	r3, #100	; 0x64
 8000c74:	d901      	bls.n	8000c7a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000c76:	2303      	movs	r3, #3
 8000c78:	e207      	b.n	800108a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c7a:	4b5b      	ldr	r3, [pc, #364]	; (8000de8 <HAL_RCC_OscConfig+0x240>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d0f0      	beq.n	8000c68 <HAL_RCC_OscConfig+0xc0>
 8000c86:	e014      	b.n	8000cb2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c88:	f7ff fe9c 	bl	80009c4 <HAL_GetTick>
 8000c8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c8e:	e008      	b.n	8000ca2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c90:	f7ff fe98 	bl	80009c4 <HAL_GetTick>
 8000c94:	4602      	mov	r2, r0
 8000c96:	693b      	ldr	r3, [r7, #16]
 8000c98:	1ad3      	subs	r3, r2, r3
 8000c9a:	2b64      	cmp	r3, #100	; 0x64
 8000c9c:	d901      	bls.n	8000ca2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000c9e:	2303      	movs	r3, #3
 8000ca0:	e1f3      	b.n	800108a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ca2:	4b51      	ldr	r3, [pc, #324]	; (8000de8 <HAL_RCC_OscConfig+0x240>)
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d1f0      	bne.n	8000c90 <HAL_RCC_OscConfig+0xe8>
 8000cae:	e000      	b.n	8000cb2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cb0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	f003 0302 	and.w	r3, r3, #2
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d063      	beq.n	8000d86 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000cbe:	4b4a      	ldr	r3, [pc, #296]	; (8000de8 <HAL_RCC_OscConfig+0x240>)
 8000cc0:	689b      	ldr	r3, [r3, #8]
 8000cc2:	f003 030c 	and.w	r3, r3, #12
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d00b      	beq.n	8000ce2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000cca:	4b47      	ldr	r3, [pc, #284]	; (8000de8 <HAL_RCC_OscConfig+0x240>)
 8000ccc:	689b      	ldr	r3, [r3, #8]
 8000cce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000cd2:	2b08      	cmp	r3, #8
 8000cd4:	d11c      	bne.n	8000d10 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000cd6:	4b44      	ldr	r3, [pc, #272]	; (8000de8 <HAL_RCC_OscConfig+0x240>)
 8000cd8:	685b      	ldr	r3, [r3, #4]
 8000cda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d116      	bne.n	8000d10 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ce2:	4b41      	ldr	r3, [pc, #260]	; (8000de8 <HAL_RCC_OscConfig+0x240>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	f003 0302 	and.w	r3, r3, #2
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d005      	beq.n	8000cfa <HAL_RCC_OscConfig+0x152>
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	68db      	ldr	r3, [r3, #12]
 8000cf2:	2b01      	cmp	r3, #1
 8000cf4:	d001      	beq.n	8000cfa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	e1c7      	b.n	800108a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cfa:	4b3b      	ldr	r3, [pc, #236]	; (8000de8 <HAL_RCC_OscConfig+0x240>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	691b      	ldr	r3, [r3, #16]
 8000d06:	00db      	lsls	r3, r3, #3
 8000d08:	4937      	ldr	r1, [pc, #220]	; (8000de8 <HAL_RCC_OscConfig+0x240>)
 8000d0a:	4313      	orrs	r3, r2
 8000d0c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d0e:	e03a      	b.n	8000d86 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	68db      	ldr	r3, [r3, #12]
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d020      	beq.n	8000d5a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d18:	4b34      	ldr	r3, [pc, #208]	; (8000dec <HAL_RCC_OscConfig+0x244>)
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d1e:	f7ff fe51 	bl	80009c4 <HAL_GetTick>
 8000d22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d24:	e008      	b.n	8000d38 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d26:	f7ff fe4d 	bl	80009c4 <HAL_GetTick>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	693b      	ldr	r3, [r7, #16]
 8000d2e:	1ad3      	subs	r3, r2, r3
 8000d30:	2b02      	cmp	r3, #2
 8000d32:	d901      	bls.n	8000d38 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000d34:	2303      	movs	r3, #3
 8000d36:	e1a8      	b.n	800108a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d38:	4b2b      	ldr	r3, [pc, #172]	; (8000de8 <HAL_RCC_OscConfig+0x240>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	f003 0302 	and.w	r3, r3, #2
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d0f0      	beq.n	8000d26 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d44:	4b28      	ldr	r3, [pc, #160]	; (8000de8 <HAL_RCC_OscConfig+0x240>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	691b      	ldr	r3, [r3, #16]
 8000d50:	00db      	lsls	r3, r3, #3
 8000d52:	4925      	ldr	r1, [pc, #148]	; (8000de8 <HAL_RCC_OscConfig+0x240>)
 8000d54:	4313      	orrs	r3, r2
 8000d56:	600b      	str	r3, [r1, #0]
 8000d58:	e015      	b.n	8000d86 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d5a:	4b24      	ldr	r3, [pc, #144]	; (8000dec <HAL_RCC_OscConfig+0x244>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d60:	f7ff fe30 	bl	80009c4 <HAL_GetTick>
 8000d64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d66:	e008      	b.n	8000d7a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d68:	f7ff fe2c 	bl	80009c4 <HAL_GetTick>
 8000d6c:	4602      	mov	r2, r0
 8000d6e:	693b      	ldr	r3, [r7, #16]
 8000d70:	1ad3      	subs	r3, r2, r3
 8000d72:	2b02      	cmp	r3, #2
 8000d74:	d901      	bls.n	8000d7a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8000d76:	2303      	movs	r3, #3
 8000d78:	e187      	b.n	800108a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d7a:	4b1b      	ldr	r3, [pc, #108]	; (8000de8 <HAL_RCC_OscConfig+0x240>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	f003 0302 	and.w	r3, r3, #2
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d1f0      	bne.n	8000d68 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	f003 0308 	and.w	r3, r3, #8
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d036      	beq.n	8000e00 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	695b      	ldr	r3, [r3, #20]
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d016      	beq.n	8000dc8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000d9a:	4b15      	ldr	r3, [pc, #84]	; (8000df0 <HAL_RCC_OscConfig+0x248>)
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000da0:	f7ff fe10 	bl	80009c4 <HAL_GetTick>
 8000da4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000da6:	e008      	b.n	8000dba <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000da8:	f7ff fe0c 	bl	80009c4 <HAL_GetTick>
 8000dac:	4602      	mov	r2, r0
 8000dae:	693b      	ldr	r3, [r7, #16]
 8000db0:	1ad3      	subs	r3, r2, r3
 8000db2:	2b02      	cmp	r3, #2
 8000db4:	d901      	bls.n	8000dba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8000db6:	2303      	movs	r3, #3
 8000db8:	e167      	b.n	800108a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000dba:	4b0b      	ldr	r3, [pc, #44]	; (8000de8 <HAL_RCC_OscConfig+0x240>)
 8000dbc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000dbe:	f003 0302 	and.w	r3, r3, #2
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d0f0      	beq.n	8000da8 <HAL_RCC_OscConfig+0x200>
 8000dc6:	e01b      	b.n	8000e00 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000dc8:	4b09      	ldr	r3, [pc, #36]	; (8000df0 <HAL_RCC_OscConfig+0x248>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dce:	f7ff fdf9 	bl	80009c4 <HAL_GetTick>
 8000dd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000dd4:	e00e      	b.n	8000df4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000dd6:	f7ff fdf5 	bl	80009c4 <HAL_GetTick>
 8000dda:	4602      	mov	r2, r0
 8000ddc:	693b      	ldr	r3, [r7, #16]
 8000dde:	1ad3      	subs	r3, r2, r3
 8000de0:	2b02      	cmp	r3, #2
 8000de2:	d907      	bls.n	8000df4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8000de4:	2303      	movs	r3, #3
 8000de6:	e150      	b.n	800108a <HAL_RCC_OscConfig+0x4e2>
 8000de8:	40023800 	.word	0x40023800
 8000dec:	42470000 	.word	0x42470000
 8000df0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000df4:	4b88      	ldr	r3, [pc, #544]	; (8001018 <HAL_RCC_OscConfig+0x470>)
 8000df6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000df8:	f003 0302 	and.w	r3, r3, #2
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d1ea      	bne.n	8000dd6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	f003 0304 	and.w	r3, r3, #4
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	f000 8097 	beq.w	8000f3c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e12:	4b81      	ldr	r3, [pc, #516]	; (8001018 <HAL_RCC_OscConfig+0x470>)
 8000e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d10f      	bne.n	8000e3e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e1e:	2300      	movs	r3, #0
 8000e20:	60bb      	str	r3, [r7, #8]
 8000e22:	4b7d      	ldr	r3, [pc, #500]	; (8001018 <HAL_RCC_OscConfig+0x470>)
 8000e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e26:	4a7c      	ldr	r2, [pc, #496]	; (8001018 <HAL_RCC_OscConfig+0x470>)
 8000e28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e2c:	6413      	str	r3, [r2, #64]	; 0x40
 8000e2e:	4b7a      	ldr	r3, [pc, #488]	; (8001018 <HAL_RCC_OscConfig+0x470>)
 8000e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e36:	60bb      	str	r3, [r7, #8]
 8000e38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e3e:	4b77      	ldr	r3, [pc, #476]	; (800101c <HAL_RCC_OscConfig+0x474>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d118      	bne.n	8000e7c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000e4a:	4b74      	ldr	r3, [pc, #464]	; (800101c <HAL_RCC_OscConfig+0x474>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	4a73      	ldr	r2, [pc, #460]	; (800101c <HAL_RCC_OscConfig+0x474>)
 8000e50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000e56:	f7ff fdb5 	bl	80009c4 <HAL_GetTick>
 8000e5a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e5c:	e008      	b.n	8000e70 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e5e:	f7ff fdb1 	bl	80009c4 <HAL_GetTick>
 8000e62:	4602      	mov	r2, r0
 8000e64:	693b      	ldr	r3, [r7, #16]
 8000e66:	1ad3      	subs	r3, r2, r3
 8000e68:	2b02      	cmp	r3, #2
 8000e6a:	d901      	bls.n	8000e70 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8000e6c:	2303      	movs	r3, #3
 8000e6e:	e10c      	b.n	800108a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e70:	4b6a      	ldr	r3, [pc, #424]	; (800101c <HAL_RCC_OscConfig+0x474>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d0f0      	beq.n	8000e5e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	689b      	ldr	r3, [r3, #8]
 8000e80:	2b01      	cmp	r3, #1
 8000e82:	d106      	bne.n	8000e92 <HAL_RCC_OscConfig+0x2ea>
 8000e84:	4b64      	ldr	r3, [pc, #400]	; (8001018 <HAL_RCC_OscConfig+0x470>)
 8000e86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e88:	4a63      	ldr	r2, [pc, #396]	; (8001018 <HAL_RCC_OscConfig+0x470>)
 8000e8a:	f043 0301 	orr.w	r3, r3, #1
 8000e8e:	6713      	str	r3, [r2, #112]	; 0x70
 8000e90:	e01c      	b.n	8000ecc <HAL_RCC_OscConfig+0x324>
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	689b      	ldr	r3, [r3, #8]
 8000e96:	2b05      	cmp	r3, #5
 8000e98:	d10c      	bne.n	8000eb4 <HAL_RCC_OscConfig+0x30c>
 8000e9a:	4b5f      	ldr	r3, [pc, #380]	; (8001018 <HAL_RCC_OscConfig+0x470>)
 8000e9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e9e:	4a5e      	ldr	r2, [pc, #376]	; (8001018 <HAL_RCC_OscConfig+0x470>)
 8000ea0:	f043 0304 	orr.w	r3, r3, #4
 8000ea4:	6713      	str	r3, [r2, #112]	; 0x70
 8000ea6:	4b5c      	ldr	r3, [pc, #368]	; (8001018 <HAL_RCC_OscConfig+0x470>)
 8000ea8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000eaa:	4a5b      	ldr	r2, [pc, #364]	; (8001018 <HAL_RCC_OscConfig+0x470>)
 8000eac:	f043 0301 	orr.w	r3, r3, #1
 8000eb0:	6713      	str	r3, [r2, #112]	; 0x70
 8000eb2:	e00b      	b.n	8000ecc <HAL_RCC_OscConfig+0x324>
 8000eb4:	4b58      	ldr	r3, [pc, #352]	; (8001018 <HAL_RCC_OscConfig+0x470>)
 8000eb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000eb8:	4a57      	ldr	r2, [pc, #348]	; (8001018 <HAL_RCC_OscConfig+0x470>)
 8000eba:	f023 0301 	bic.w	r3, r3, #1
 8000ebe:	6713      	str	r3, [r2, #112]	; 0x70
 8000ec0:	4b55      	ldr	r3, [pc, #340]	; (8001018 <HAL_RCC_OscConfig+0x470>)
 8000ec2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000ec4:	4a54      	ldr	r2, [pc, #336]	; (8001018 <HAL_RCC_OscConfig+0x470>)
 8000ec6:	f023 0304 	bic.w	r3, r3, #4
 8000eca:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	689b      	ldr	r3, [r3, #8]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d015      	beq.n	8000f00 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000ed4:	f7ff fd76 	bl	80009c4 <HAL_GetTick>
 8000ed8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000eda:	e00a      	b.n	8000ef2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000edc:	f7ff fd72 	bl	80009c4 <HAL_GetTick>
 8000ee0:	4602      	mov	r2, r0
 8000ee2:	693b      	ldr	r3, [r7, #16]
 8000ee4:	1ad3      	subs	r3, r2, r3
 8000ee6:	f241 3288 	movw	r2, #5000	; 0x1388
 8000eea:	4293      	cmp	r3, r2
 8000eec:	d901      	bls.n	8000ef2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8000eee:	2303      	movs	r3, #3
 8000ef0:	e0cb      	b.n	800108a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ef2:	4b49      	ldr	r3, [pc, #292]	; (8001018 <HAL_RCC_OscConfig+0x470>)
 8000ef4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000ef6:	f003 0302 	and.w	r3, r3, #2
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d0ee      	beq.n	8000edc <HAL_RCC_OscConfig+0x334>
 8000efe:	e014      	b.n	8000f2a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f00:	f7ff fd60 	bl	80009c4 <HAL_GetTick>
 8000f04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f06:	e00a      	b.n	8000f1e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f08:	f7ff fd5c 	bl	80009c4 <HAL_GetTick>
 8000f0c:	4602      	mov	r2, r0
 8000f0e:	693b      	ldr	r3, [r7, #16]
 8000f10:	1ad3      	subs	r3, r2, r3
 8000f12:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d901      	bls.n	8000f1e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8000f1a:	2303      	movs	r3, #3
 8000f1c:	e0b5      	b.n	800108a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f1e:	4b3e      	ldr	r3, [pc, #248]	; (8001018 <HAL_RCC_OscConfig+0x470>)
 8000f20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000f22:	f003 0302 	and.w	r3, r3, #2
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d1ee      	bne.n	8000f08 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000f2a:	7dfb      	ldrb	r3, [r7, #23]
 8000f2c:	2b01      	cmp	r3, #1
 8000f2e:	d105      	bne.n	8000f3c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f30:	4b39      	ldr	r3, [pc, #228]	; (8001018 <HAL_RCC_OscConfig+0x470>)
 8000f32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f34:	4a38      	ldr	r2, [pc, #224]	; (8001018 <HAL_RCC_OscConfig+0x470>)
 8000f36:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000f3a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	699b      	ldr	r3, [r3, #24]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	f000 80a1 	beq.w	8001088 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000f46:	4b34      	ldr	r3, [pc, #208]	; (8001018 <HAL_RCC_OscConfig+0x470>)
 8000f48:	689b      	ldr	r3, [r3, #8]
 8000f4a:	f003 030c 	and.w	r3, r3, #12
 8000f4e:	2b08      	cmp	r3, #8
 8000f50:	d05c      	beq.n	800100c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	699b      	ldr	r3, [r3, #24]
 8000f56:	2b02      	cmp	r3, #2
 8000f58:	d141      	bne.n	8000fde <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f5a:	4b31      	ldr	r3, [pc, #196]	; (8001020 <HAL_RCC_OscConfig+0x478>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f60:	f7ff fd30 	bl	80009c4 <HAL_GetTick>
 8000f64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000f66:	e008      	b.n	8000f7a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f68:	f7ff fd2c 	bl	80009c4 <HAL_GetTick>
 8000f6c:	4602      	mov	r2, r0
 8000f6e:	693b      	ldr	r3, [r7, #16]
 8000f70:	1ad3      	subs	r3, r2, r3
 8000f72:	2b02      	cmp	r3, #2
 8000f74:	d901      	bls.n	8000f7a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8000f76:	2303      	movs	r3, #3
 8000f78:	e087      	b.n	800108a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000f7a:	4b27      	ldr	r3, [pc, #156]	; (8001018 <HAL_RCC_OscConfig+0x470>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d1f0      	bne.n	8000f68 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	69da      	ldr	r2, [r3, #28]
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	6a1b      	ldr	r3, [r3, #32]
 8000f8e:	431a      	orrs	r2, r3
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f94:	019b      	lsls	r3, r3, #6
 8000f96:	431a      	orrs	r2, r3
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f9c:	085b      	lsrs	r3, r3, #1
 8000f9e:	3b01      	subs	r3, #1
 8000fa0:	041b      	lsls	r3, r3, #16
 8000fa2:	431a      	orrs	r2, r3
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fa8:	061b      	lsls	r3, r3, #24
 8000faa:	491b      	ldr	r1, [pc, #108]	; (8001018 <HAL_RCC_OscConfig+0x470>)
 8000fac:	4313      	orrs	r3, r2
 8000fae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000fb0:	4b1b      	ldr	r3, [pc, #108]	; (8001020 <HAL_RCC_OscConfig+0x478>)
 8000fb2:	2201      	movs	r2, #1
 8000fb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fb6:	f7ff fd05 	bl	80009c4 <HAL_GetTick>
 8000fba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fbc:	e008      	b.n	8000fd0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000fbe:	f7ff fd01 	bl	80009c4 <HAL_GetTick>
 8000fc2:	4602      	mov	r2, r0
 8000fc4:	693b      	ldr	r3, [r7, #16]
 8000fc6:	1ad3      	subs	r3, r2, r3
 8000fc8:	2b02      	cmp	r3, #2
 8000fca:	d901      	bls.n	8000fd0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8000fcc:	2303      	movs	r3, #3
 8000fce:	e05c      	b.n	800108a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fd0:	4b11      	ldr	r3, [pc, #68]	; (8001018 <HAL_RCC_OscConfig+0x470>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d0f0      	beq.n	8000fbe <HAL_RCC_OscConfig+0x416>
 8000fdc:	e054      	b.n	8001088 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000fde:	4b10      	ldr	r3, [pc, #64]	; (8001020 <HAL_RCC_OscConfig+0x478>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fe4:	f7ff fcee 	bl	80009c4 <HAL_GetTick>
 8000fe8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000fea:	e008      	b.n	8000ffe <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000fec:	f7ff fcea 	bl	80009c4 <HAL_GetTick>
 8000ff0:	4602      	mov	r2, r0
 8000ff2:	693b      	ldr	r3, [r7, #16]
 8000ff4:	1ad3      	subs	r3, r2, r3
 8000ff6:	2b02      	cmp	r3, #2
 8000ff8:	d901      	bls.n	8000ffe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8000ffa:	2303      	movs	r3, #3
 8000ffc:	e045      	b.n	800108a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000ffe:	4b06      	ldr	r3, [pc, #24]	; (8001018 <HAL_RCC_OscConfig+0x470>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001006:	2b00      	cmp	r3, #0
 8001008:	d1f0      	bne.n	8000fec <HAL_RCC_OscConfig+0x444>
 800100a:	e03d      	b.n	8001088 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	699b      	ldr	r3, [r3, #24]
 8001010:	2b01      	cmp	r3, #1
 8001012:	d107      	bne.n	8001024 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001014:	2301      	movs	r3, #1
 8001016:	e038      	b.n	800108a <HAL_RCC_OscConfig+0x4e2>
 8001018:	40023800 	.word	0x40023800
 800101c:	40007000 	.word	0x40007000
 8001020:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001024:	4b1b      	ldr	r3, [pc, #108]	; (8001094 <HAL_RCC_OscConfig+0x4ec>)
 8001026:	685b      	ldr	r3, [r3, #4]
 8001028:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	699b      	ldr	r3, [r3, #24]
 800102e:	2b01      	cmp	r3, #1
 8001030:	d028      	beq.n	8001084 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800103c:	429a      	cmp	r2, r3
 800103e:	d121      	bne.n	8001084 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800104a:	429a      	cmp	r2, r3
 800104c:	d11a      	bne.n	8001084 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800104e:	68fa      	ldr	r2, [r7, #12]
 8001050:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001054:	4013      	ands	r3, r2
 8001056:	687a      	ldr	r2, [r7, #4]
 8001058:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800105a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800105c:	4293      	cmp	r3, r2
 800105e:	d111      	bne.n	8001084 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800106a:	085b      	lsrs	r3, r3, #1
 800106c:	3b01      	subs	r3, #1
 800106e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001070:	429a      	cmp	r2, r3
 8001072:	d107      	bne.n	8001084 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800107e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001080:	429a      	cmp	r2, r3
 8001082:	d001      	beq.n	8001088 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001084:	2301      	movs	r3, #1
 8001086:	e000      	b.n	800108a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001088:	2300      	movs	r3, #0
}
 800108a:	4618      	mov	r0, r3
 800108c:	3718      	adds	r7, #24
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	40023800 	.word	0x40023800

08001098 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
 80010a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d101      	bne.n	80010ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80010a8:	2301      	movs	r3, #1
 80010aa:	e0cc      	b.n	8001246 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80010ac:	4b68      	ldr	r3, [pc, #416]	; (8001250 <HAL_RCC_ClockConfig+0x1b8>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	f003 030f 	and.w	r3, r3, #15
 80010b4:	683a      	ldr	r2, [r7, #0]
 80010b6:	429a      	cmp	r2, r3
 80010b8:	d90c      	bls.n	80010d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010ba:	4b65      	ldr	r3, [pc, #404]	; (8001250 <HAL_RCC_ClockConfig+0x1b8>)
 80010bc:	683a      	ldr	r2, [r7, #0]
 80010be:	b2d2      	uxtb	r2, r2
 80010c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80010c2:	4b63      	ldr	r3, [pc, #396]	; (8001250 <HAL_RCC_ClockConfig+0x1b8>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	f003 030f 	and.w	r3, r3, #15
 80010ca:	683a      	ldr	r2, [r7, #0]
 80010cc:	429a      	cmp	r2, r3
 80010ce:	d001      	beq.n	80010d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80010d0:	2301      	movs	r3, #1
 80010d2:	e0b8      	b.n	8001246 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	f003 0302 	and.w	r3, r3, #2
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d020      	beq.n	8001122 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f003 0304 	and.w	r3, r3, #4
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d005      	beq.n	80010f8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80010ec:	4b59      	ldr	r3, [pc, #356]	; (8001254 <HAL_RCC_ClockConfig+0x1bc>)
 80010ee:	689b      	ldr	r3, [r3, #8]
 80010f0:	4a58      	ldr	r2, [pc, #352]	; (8001254 <HAL_RCC_ClockConfig+0x1bc>)
 80010f2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80010f6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f003 0308 	and.w	r3, r3, #8
 8001100:	2b00      	cmp	r3, #0
 8001102:	d005      	beq.n	8001110 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001104:	4b53      	ldr	r3, [pc, #332]	; (8001254 <HAL_RCC_ClockConfig+0x1bc>)
 8001106:	689b      	ldr	r3, [r3, #8]
 8001108:	4a52      	ldr	r2, [pc, #328]	; (8001254 <HAL_RCC_ClockConfig+0x1bc>)
 800110a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800110e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001110:	4b50      	ldr	r3, [pc, #320]	; (8001254 <HAL_RCC_ClockConfig+0x1bc>)
 8001112:	689b      	ldr	r3, [r3, #8]
 8001114:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	689b      	ldr	r3, [r3, #8]
 800111c:	494d      	ldr	r1, [pc, #308]	; (8001254 <HAL_RCC_ClockConfig+0x1bc>)
 800111e:	4313      	orrs	r3, r2
 8001120:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f003 0301 	and.w	r3, r3, #1
 800112a:	2b00      	cmp	r3, #0
 800112c:	d044      	beq.n	80011b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	685b      	ldr	r3, [r3, #4]
 8001132:	2b01      	cmp	r3, #1
 8001134:	d107      	bne.n	8001146 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001136:	4b47      	ldr	r3, [pc, #284]	; (8001254 <HAL_RCC_ClockConfig+0x1bc>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800113e:	2b00      	cmp	r3, #0
 8001140:	d119      	bne.n	8001176 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001142:	2301      	movs	r3, #1
 8001144:	e07f      	b.n	8001246 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	685b      	ldr	r3, [r3, #4]
 800114a:	2b02      	cmp	r3, #2
 800114c:	d003      	beq.n	8001156 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001152:	2b03      	cmp	r3, #3
 8001154:	d107      	bne.n	8001166 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001156:	4b3f      	ldr	r3, [pc, #252]	; (8001254 <HAL_RCC_ClockConfig+0x1bc>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800115e:	2b00      	cmp	r3, #0
 8001160:	d109      	bne.n	8001176 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001162:	2301      	movs	r3, #1
 8001164:	e06f      	b.n	8001246 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001166:	4b3b      	ldr	r3, [pc, #236]	; (8001254 <HAL_RCC_ClockConfig+0x1bc>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	f003 0302 	and.w	r3, r3, #2
 800116e:	2b00      	cmp	r3, #0
 8001170:	d101      	bne.n	8001176 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001172:	2301      	movs	r3, #1
 8001174:	e067      	b.n	8001246 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001176:	4b37      	ldr	r3, [pc, #220]	; (8001254 <HAL_RCC_ClockConfig+0x1bc>)
 8001178:	689b      	ldr	r3, [r3, #8]
 800117a:	f023 0203 	bic.w	r2, r3, #3
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	4934      	ldr	r1, [pc, #208]	; (8001254 <HAL_RCC_ClockConfig+0x1bc>)
 8001184:	4313      	orrs	r3, r2
 8001186:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001188:	f7ff fc1c 	bl	80009c4 <HAL_GetTick>
 800118c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800118e:	e00a      	b.n	80011a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001190:	f7ff fc18 	bl	80009c4 <HAL_GetTick>
 8001194:	4602      	mov	r2, r0
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	1ad3      	subs	r3, r2, r3
 800119a:	f241 3288 	movw	r2, #5000	; 0x1388
 800119e:	4293      	cmp	r3, r2
 80011a0:	d901      	bls.n	80011a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80011a2:	2303      	movs	r3, #3
 80011a4:	e04f      	b.n	8001246 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011a6:	4b2b      	ldr	r3, [pc, #172]	; (8001254 <HAL_RCC_ClockConfig+0x1bc>)
 80011a8:	689b      	ldr	r3, [r3, #8]
 80011aa:	f003 020c 	and.w	r2, r3, #12
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	009b      	lsls	r3, r3, #2
 80011b4:	429a      	cmp	r2, r3
 80011b6:	d1eb      	bne.n	8001190 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80011b8:	4b25      	ldr	r3, [pc, #148]	; (8001250 <HAL_RCC_ClockConfig+0x1b8>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f003 030f 	and.w	r3, r3, #15
 80011c0:	683a      	ldr	r2, [r7, #0]
 80011c2:	429a      	cmp	r2, r3
 80011c4:	d20c      	bcs.n	80011e0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011c6:	4b22      	ldr	r3, [pc, #136]	; (8001250 <HAL_RCC_ClockConfig+0x1b8>)
 80011c8:	683a      	ldr	r2, [r7, #0]
 80011ca:	b2d2      	uxtb	r2, r2
 80011cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80011ce:	4b20      	ldr	r3, [pc, #128]	; (8001250 <HAL_RCC_ClockConfig+0x1b8>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f003 030f 	and.w	r3, r3, #15
 80011d6:	683a      	ldr	r2, [r7, #0]
 80011d8:	429a      	cmp	r2, r3
 80011da:	d001      	beq.n	80011e0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80011dc:	2301      	movs	r3, #1
 80011de:	e032      	b.n	8001246 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	f003 0304 	and.w	r3, r3, #4
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d008      	beq.n	80011fe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80011ec:	4b19      	ldr	r3, [pc, #100]	; (8001254 <HAL_RCC_ClockConfig+0x1bc>)
 80011ee:	689b      	ldr	r3, [r3, #8]
 80011f0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	68db      	ldr	r3, [r3, #12]
 80011f8:	4916      	ldr	r1, [pc, #88]	; (8001254 <HAL_RCC_ClockConfig+0x1bc>)
 80011fa:	4313      	orrs	r3, r2
 80011fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f003 0308 	and.w	r3, r3, #8
 8001206:	2b00      	cmp	r3, #0
 8001208:	d009      	beq.n	800121e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800120a:	4b12      	ldr	r3, [pc, #72]	; (8001254 <HAL_RCC_ClockConfig+0x1bc>)
 800120c:	689b      	ldr	r3, [r3, #8]
 800120e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	691b      	ldr	r3, [r3, #16]
 8001216:	00db      	lsls	r3, r3, #3
 8001218:	490e      	ldr	r1, [pc, #56]	; (8001254 <HAL_RCC_ClockConfig+0x1bc>)
 800121a:	4313      	orrs	r3, r2
 800121c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800121e:	f000 f821 	bl	8001264 <HAL_RCC_GetSysClockFreq>
 8001222:	4602      	mov	r2, r0
 8001224:	4b0b      	ldr	r3, [pc, #44]	; (8001254 <HAL_RCC_ClockConfig+0x1bc>)
 8001226:	689b      	ldr	r3, [r3, #8]
 8001228:	091b      	lsrs	r3, r3, #4
 800122a:	f003 030f 	and.w	r3, r3, #15
 800122e:	490a      	ldr	r1, [pc, #40]	; (8001258 <HAL_RCC_ClockConfig+0x1c0>)
 8001230:	5ccb      	ldrb	r3, [r1, r3]
 8001232:	fa22 f303 	lsr.w	r3, r2, r3
 8001236:	4a09      	ldr	r2, [pc, #36]	; (800125c <HAL_RCC_ClockConfig+0x1c4>)
 8001238:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800123a:	4b09      	ldr	r3, [pc, #36]	; (8001260 <HAL_RCC_ClockConfig+0x1c8>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	4618      	mov	r0, r3
 8001240:	f7ff fb7c 	bl	800093c <HAL_InitTick>

  return HAL_OK;
 8001244:	2300      	movs	r3, #0
}
 8001246:	4618      	mov	r0, r3
 8001248:	3710      	adds	r7, #16
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	40023c00 	.word	0x40023c00
 8001254:	40023800 	.word	0x40023800
 8001258:	0800157c 	.word	0x0800157c
 800125c:	20000000 	.word	0x20000000
 8001260:	20000004 	.word	0x20000004

08001264 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001264:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001268:	b090      	sub	sp, #64	; 0x40
 800126a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800126c:	2300      	movs	r3, #0
 800126e:	637b      	str	r3, [r7, #52]	; 0x34
 8001270:	2300      	movs	r3, #0
 8001272:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001274:	2300      	movs	r3, #0
 8001276:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8001278:	2300      	movs	r3, #0
 800127a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800127c:	4b59      	ldr	r3, [pc, #356]	; (80013e4 <HAL_RCC_GetSysClockFreq+0x180>)
 800127e:	689b      	ldr	r3, [r3, #8]
 8001280:	f003 030c 	and.w	r3, r3, #12
 8001284:	2b08      	cmp	r3, #8
 8001286:	d00d      	beq.n	80012a4 <HAL_RCC_GetSysClockFreq+0x40>
 8001288:	2b08      	cmp	r3, #8
 800128a:	f200 80a1 	bhi.w	80013d0 <HAL_RCC_GetSysClockFreq+0x16c>
 800128e:	2b00      	cmp	r3, #0
 8001290:	d002      	beq.n	8001298 <HAL_RCC_GetSysClockFreq+0x34>
 8001292:	2b04      	cmp	r3, #4
 8001294:	d003      	beq.n	800129e <HAL_RCC_GetSysClockFreq+0x3a>
 8001296:	e09b      	b.n	80013d0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001298:	4b53      	ldr	r3, [pc, #332]	; (80013e8 <HAL_RCC_GetSysClockFreq+0x184>)
 800129a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 800129c:	e09b      	b.n	80013d6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800129e:	4b53      	ldr	r3, [pc, #332]	; (80013ec <HAL_RCC_GetSysClockFreq+0x188>)
 80012a0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80012a2:	e098      	b.n	80013d6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80012a4:	4b4f      	ldr	r3, [pc, #316]	; (80013e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80012ac:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80012ae:	4b4d      	ldr	r3, [pc, #308]	; (80013e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d028      	beq.n	800130c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80012ba:	4b4a      	ldr	r3, [pc, #296]	; (80013e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80012bc:	685b      	ldr	r3, [r3, #4]
 80012be:	099b      	lsrs	r3, r3, #6
 80012c0:	2200      	movs	r2, #0
 80012c2:	623b      	str	r3, [r7, #32]
 80012c4:	627a      	str	r2, [r7, #36]	; 0x24
 80012c6:	6a3b      	ldr	r3, [r7, #32]
 80012c8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80012cc:	2100      	movs	r1, #0
 80012ce:	4b47      	ldr	r3, [pc, #284]	; (80013ec <HAL_RCC_GetSysClockFreq+0x188>)
 80012d0:	fb03 f201 	mul.w	r2, r3, r1
 80012d4:	2300      	movs	r3, #0
 80012d6:	fb00 f303 	mul.w	r3, r0, r3
 80012da:	4413      	add	r3, r2
 80012dc:	4a43      	ldr	r2, [pc, #268]	; (80013ec <HAL_RCC_GetSysClockFreq+0x188>)
 80012de:	fba0 1202 	umull	r1, r2, r0, r2
 80012e2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80012e4:	460a      	mov	r2, r1
 80012e6:	62ba      	str	r2, [r7, #40]	; 0x28
 80012e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80012ea:	4413      	add	r3, r2
 80012ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 80012ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012f0:	2200      	movs	r2, #0
 80012f2:	61bb      	str	r3, [r7, #24]
 80012f4:	61fa      	str	r2, [r7, #28]
 80012f6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80012fa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80012fe:	f7fe ffcb 	bl	8000298 <__aeabi_uldivmod>
 8001302:	4602      	mov	r2, r0
 8001304:	460b      	mov	r3, r1
 8001306:	4613      	mov	r3, r2
 8001308:	63fb      	str	r3, [r7, #60]	; 0x3c
 800130a:	e053      	b.n	80013b4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800130c:	4b35      	ldr	r3, [pc, #212]	; (80013e4 <HAL_RCC_GetSysClockFreq+0x180>)
 800130e:	685b      	ldr	r3, [r3, #4]
 8001310:	099b      	lsrs	r3, r3, #6
 8001312:	2200      	movs	r2, #0
 8001314:	613b      	str	r3, [r7, #16]
 8001316:	617a      	str	r2, [r7, #20]
 8001318:	693b      	ldr	r3, [r7, #16]
 800131a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800131e:	f04f 0b00 	mov.w	fp, #0
 8001322:	4652      	mov	r2, sl
 8001324:	465b      	mov	r3, fp
 8001326:	f04f 0000 	mov.w	r0, #0
 800132a:	f04f 0100 	mov.w	r1, #0
 800132e:	0159      	lsls	r1, r3, #5
 8001330:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001334:	0150      	lsls	r0, r2, #5
 8001336:	4602      	mov	r2, r0
 8001338:	460b      	mov	r3, r1
 800133a:	ebb2 080a 	subs.w	r8, r2, sl
 800133e:	eb63 090b 	sbc.w	r9, r3, fp
 8001342:	f04f 0200 	mov.w	r2, #0
 8001346:	f04f 0300 	mov.w	r3, #0
 800134a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800134e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001352:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001356:	ebb2 0408 	subs.w	r4, r2, r8
 800135a:	eb63 0509 	sbc.w	r5, r3, r9
 800135e:	f04f 0200 	mov.w	r2, #0
 8001362:	f04f 0300 	mov.w	r3, #0
 8001366:	00eb      	lsls	r3, r5, #3
 8001368:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800136c:	00e2      	lsls	r2, r4, #3
 800136e:	4614      	mov	r4, r2
 8001370:	461d      	mov	r5, r3
 8001372:	eb14 030a 	adds.w	r3, r4, sl
 8001376:	603b      	str	r3, [r7, #0]
 8001378:	eb45 030b 	adc.w	r3, r5, fp
 800137c:	607b      	str	r3, [r7, #4]
 800137e:	f04f 0200 	mov.w	r2, #0
 8001382:	f04f 0300 	mov.w	r3, #0
 8001386:	e9d7 4500 	ldrd	r4, r5, [r7]
 800138a:	4629      	mov	r1, r5
 800138c:	028b      	lsls	r3, r1, #10
 800138e:	4621      	mov	r1, r4
 8001390:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001394:	4621      	mov	r1, r4
 8001396:	028a      	lsls	r2, r1, #10
 8001398:	4610      	mov	r0, r2
 800139a:	4619      	mov	r1, r3
 800139c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800139e:	2200      	movs	r2, #0
 80013a0:	60bb      	str	r3, [r7, #8]
 80013a2:	60fa      	str	r2, [r7, #12]
 80013a4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80013a8:	f7fe ff76 	bl	8000298 <__aeabi_uldivmod>
 80013ac:	4602      	mov	r2, r0
 80013ae:	460b      	mov	r3, r1
 80013b0:	4613      	mov	r3, r2
 80013b2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80013b4:	4b0b      	ldr	r3, [pc, #44]	; (80013e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	0c1b      	lsrs	r3, r3, #16
 80013ba:	f003 0303 	and.w	r3, r3, #3
 80013be:	3301      	adds	r3, #1
 80013c0:	005b      	lsls	r3, r3, #1
 80013c2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80013c4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80013c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80013cc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80013ce:	e002      	b.n	80013d6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80013d0:	4b05      	ldr	r3, [pc, #20]	; (80013e8 <HAL_RCC_GetSysClockFreq+0x184>)
 80013d2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80013d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80013d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80013d8:	4618      	mov	r0, r3
 80013da:	3740      	adds	r7, #64	; 0x40
 80013dc:	46bd      	mov	sp, r7
 80013de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80013e2:	bf00      	nop
 80013e4:	40023800 	.word	0x40023800
 80013e8:	00f42400 	.word	0x00f42400
 80013ec:	017d7840 	.word	0x017d7840

080013f0 <memset>:
 80013f0:	4402      	add	r2, r0
 80013f2:	4603      	mov	r3, r0
 80013f4:	4293      	cmp	r3, r2
 80013f6:	d100      	bne.n	80013fa <memset+0xa>
 80013f8:	4770      	bx	lr
 80013fa:	f803 1b01 	strb.w	r1, [r3], #1
 80013fe:	e7f9      	b.n	80013f4 <memset+0x4>

08001400 <__libc_init_array>:
 8001400:	b570      	push	{r4, r5, r6, lr}
 8001402:	4d0d      	ldr	r5, [pc, #52]	; (8001438 <__libc_init_array+0x38>)
 8001404:	4c0d      	ldr	r4, [pc, #52]	; (800143c <__libc_init_array+0x3c>)
 8001406:	1b64      	subs	r4, r4, r5
 8001408:	10a4      	asrs	r4, r4, #2
 800140a:	2600      	movs	r6, #0
 800140c:	42a6      	cmp	r6, r4
 800140e:	d109      	bne.n	8001424 <__libc_init_array+0x24>
 8001410:	4d0b      	ldr	r5, [pc, #44]	; (8001440 <__libc_init_array+0x40>)
 8001412:	4c0c      	ldr	r4, [pc, #48]	; (8001444 <__libc_init_array+0x44>)
 8001414:	f000 f826 	bl	8001464 <_init>
 8001418:	1b64      	subs	r4, r4, r5
 800141a:	10a4      	asrs	r4, r4, #2
 800141c:	2600      	movs	r6, #0
 800141e:	42a6      	cmp	r6, r4
 8001420:	d105      	bne.n	800142e <__libc_init_array+0x2e>
 8001422:	bd70      	pop	{r4, r5, r6, pc}
 8001424:	f855 3b04 	ldr.w	r3, [r5], #4
 8001428:	4798      	blx	r3
 800142a:	3601      	adds	r6, #1
 800142c:	e7ee      	b.n	800140c <__libc_init_array+0xc>
 800142e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001432:	4798      	blx	r3
 8001434:	3601      	adds	r6, #1
 8001436:	e7f2      	b.n	800141e <__libc_init_array+0x1e>
 8001438:	08001594 	.word	0x08001594
 800143c:	08001594 	.word	0x08001594
 8001440:	08001594 	.word	0x08001594
 8001444:	08001598 	.word	0x08001598

08001448 <memcpy>:
 8001448:	440a      	add	r2, r1
 800144a:	4291      	cmp	r1, r2
 800144c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8001450:	d100      	bne.n	8001454 <memcpy+0xc>
 8001452:	4770      	bx	lr
 8001454:	b510      	push	{r4, lr}
 8001456:	f811 4b01 	ldrb.w	r4, [r1], #1
 800145a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800145e:	4291      	cmp	r1, r2
 8001460:	d1f9      	bne.n	8001456 <memcpy+0xe>
 8001462:	bd10      	pop	{r4, pc}

08001464 <_init>:
 8001464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001466:	bf00      	nop
 8001468:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800146a:	bc08      	pop	{r3}
 800146c:	469e      	mov	lr, r3
 800146e:	4770      	bx	lr

08001470 <_fini>:
 8001470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001472:	bf00      	nop
 8001474:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001476:	bc08      	pop	{r3}
 8001478:	469e      	mov	lr, r3
 800147a:	4770      	bx	lr
