---
course_id: 6-004-computation-structures-spring-2017
layout: course_section
menu:
  leftnav:
    identifier: e01318d335d490802f77dae35f856d7f
    name: 5.2 Topic Videos
    parent: 65644957eae25f5514b28b47728b4c31
    weight: 540
parent_title: 5 Sequential Logic
title: 5.2 Topic Videos
type: course
uid: e01318d335d490802f77dae35f856d7f

---

*   [<Annotated Slides]({{< baseurl >}}/sections/c5/c5s1)
*   [5.2.1Digital State]({{< baseurl >}}/sections/c5/c5s2)
*   [5.2.2D Latch]({{< baseurl >}}/sections/c5/c5s2/c5s2v2)
*   [5.2.3D Register]({{< baseurl >}}/sections/c5/c5s2/c5s2v3)
*   [5.2.4D Register Timing]({{< baseurl >}}/sections/c5/c5s2/c5s2v4)
*   [5.2.5Sequential Circuit Timing]({{< baseurl >}}/sections/c5/c5s2/c5s2v5)
*   [5.2.6Timing Example]({{< baseurl >}}/sections/c5/c5s2/c5s2v6)
*   [5.2.7WE5.1]({{< baseurl >}}/sections/c5/c5s2/c5s2v7)
*   [5.2.8WE5.2]({{< baseurl >}}/sections/c5/c5s2/c5s2v8)
*   [\>D Latch]({{< baseurl >}}/sections/c5/c5s2/c5s2v2)

Digital State (10:05)
---------------------

{{< youtube z3DEmSG8kPk >}}

*   [BackAnnotated Slides]({{< baseurl >}}/sections/c5/c5s1)
*   [ContinueD Latch]({{< baseurl >}}/sections/c5/c5s2/c5s2v2)