@P:  Worst Slack : 4.387
@P:  FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock - Estimated Frequency : 325.3 MHz
@P:  FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock - Requested Frequency : 100.0 MHz
@P:  FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock - Estimated Period : 3.074
@P:  FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock - Requested Period : 10.000
@P:  FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock - Slack : 6.926
@P:  clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock - Estimated Frequency : 178.1 MHz
@P:  clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock - Requested Frequency : 100.0 MHz
@P:  clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock - Estimated Period : 5.613
@P:  clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock - Requested Period : 10.000
@P:  clock_divider_10000000s_300000s_15s_7s|mid_pulse_inferred_clock - Slack : 4.387
@P:  clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock - Estimated Frequency : NA
@P:  clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock - Requested Frequency : 100.0 MHz
@P:  clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock - Estimated Period : NA
@P:  clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock - Requested Period : 10.000
@P:  clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock - Slack : NA
@P:  System - Estimated Frequency : 895.2 MHz
@P:  System - Requested Frequency : 100.0 MHz
@P:  System - Estimated Period : 1.117
@P:  System - Requested Period : 10.000
@P:  System - Slack : 8.883
@P: sccb_design Part : m2gl025vf400std
@P: sccb_design Register bits  : 58 
@P: sccb_design DSP Blocks  : 0
@P: sccb_design I/O primitives : 5
@P:  CPU Time : 0h:00m:01s
