--------------------------------------------------------------------------------
Release 14.6 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/xilinx/14.6/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 1 -n 3
-fastpaths -xml final_top.twx final_top.ncd -o final_top.twr final_top.pcf -ucf
final_top.ucf

Design file:              final_top.ncd
Physical constraint file: final_top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-06-08, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clock = PERIOD TIMEGRP "clock" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7101730 paths analyzed, 10217 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.962ns.
--------------------------------------------------------------------------------

Paths for end point music_player_v2/echo/sample_ff/q_15 (SLICE_X32Y65.D5), 10830 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player_v2/song_reader/song_doneFF/q_0 (FF)
  Destination:          music_player_v2/echo/sample_ff/q_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.651ns (Levels of Logic = 7)
  Clock Path Skew:      -0.276ns (1.217 - 1.493)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: music_player_v2/song_reader/song_doneFF/q_0 to music_player_v2/echo/sample_ff/q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y15.AQ      Tcko                  0.450   music_player_v2/song_reader/song_doneFF/q<0>
                                                       music_player_v2/song_reader/song_doneFF/q_0
    SLICE_X37Y55.A3      net (fanout=253)      4.797   music_player_v2/song_reader/song_doneFF/q<0>
    SLICE_X37Y55.A       Tilo                  0.094   music_player_v2/note_sample_two<6>
                                                       music_player_v2/note_player_two/sample_out<3>1
    SLICE_X35Y58.B2      net (fanout=3)        0.899   music_player_v2/note_sample_two<3>
    SLICE_X35Y58.B       Tilo                  0.094   music_player_v2/Madd_echo_sampleC10
                                                       music_player_v2/Madd_echo_sampleC21
    SLICE_X34Y59.AX      net (fanout=1)        0.328   music_player_v2/Madd_echo_sampleC2
    SLICE_X34Y59.COUT    Taxcy                 0.439   music_player_v2/Madd_echo_sample_Madd_cy<7>
                                                       music_player_v2/Madd_echo_sample_Madd_cy<7>
    SLICE_X34Y60.CIN     net (fanout=1)        0.000   music_player_v2/Madd_echo_sample_Madd_cy<7>
    SLICE_X34Y60.AMUX    Tcina                 0.271   music_player_v2/Madd_echo_sample_Madd_cy<11>
                                                       music_player_v2/Madd_echo_sample_Madd_cy<11>
    SLICE_X32Y63.A3      net (fanout=4)        0.949   music_player_v2/echo_sample<8>
    SLICE_X32Y63.COUT    Topcya                0.499   music_player_v2/echo/Madd_modified_sample_addsub0000_cy<11>
                                                       music_player_v2/echo/Madd_modified_sample_addsub0000_lut<8>
                                                       music_player_v2/echo/Madd_modified_sample_addsub0000_cy<11>
    SLICE_X32Y64.CIN     net (fanout=1)        0.000   music_player_v2/echo/Madd_modified_sample_addsub0000_cy<11>
    SLICE_X32Y64.DMUX    Tcind                 0.405   music_player_v2/echo/modified_sample_addsub0000<15>
                                                       music_player_v2/echo/Madd_modified_sample_addsub0000_xor<15>
    SLICE_X32Y65.D5      net (fanout=2)        0.416   music_player_v2/echo/modified_sample_addsub0000<15>
    SLICE_X32Y65.CLK     Tas                   0.010   music_player_v2/echo/sample_ff/q<15>
                                                       music_player_v2/echo/sample<15>1
                                                       music_player_v2/echo/sample_ff/q_15
    -------------------------------------------------  ---------------------------
    Total                                      9.651ns (2.262ns logic, 7.389ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player_v2/song_reader/song_doneFF/q_0 (FF)
  Destination:          music_player_v2/echo/sample_ff/q_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.643ns (Levels of Logic = 6)
  Clock Path Skew:      -0.276ns (1.217 - 1.493)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: music_player_v2/song_reader/song_doneFF/q_0 to music_player_v2/echo/sample_ff/q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y15.AQ      Tcko                  0.450   music_player_v2/song_reader/song_doneFF/q<0>
                                                       music_player_v2/song_reader/song_doneFF/q_0
    SLICE_X37Y56.A3      net (fanout=253)      4.654   music_player_v2/song_reader/song_doneFF/q<0>
    SLICE_X37Y56.A       Tilo                  0.094   music_player_v2/note_sample_two<9>
                                                       music_player_v2/note_player_two/sample_out<8>1
    SLICE_X35Y60.D2      net (fanout=3)        0.956   music_player_v2/note_sample_two<8>
    SLICE_X35Y60.D       Tilo                  0.094   music_player_v2/Madd_echo_sampleC7
                                                       music_player_v2/Madd_echo_sampleC71
    SLICE_X34Y60.BX      net (fanout=1)        0.640   music_player_v2/Madd_echo_sampleC7
    SLICE_X34Y60.COUT    Tbxcy                 0.346   music_player_v2/Madd_echo_sample_Madd_cy<11>
                                                       music_player_v2/Madd_echo_sample_Madd_cy<11>
    SLICE_X34Y61.CIN     net (fanout=1)        0.000   music_player_v2/Madd_echo_sample_Madd_cy<11>
    SLICE_X34Y61.AMUX    Tcina                 0.271   music_player_v2/echo_sample<15>
                                                       music_player_v2/Madd_echo_sample_Madd_xor<15>
    SLICE_X32Y64.A3      net (fanout=4)        0.978   music_player_v2/echo_sample<12>
    SLICE_X32Y64.DMUX    Topad                 0.734   music_player_v2/echo/modified_sample_addsub0000<15>
                                                       music_player_v2/echo/Madd_modified_sample_addsub0000_lut<12>
                                                       music_player_v2/echo/Madd_modified_sample_addsub0000_xor<15>
    SLICE_X32Y65.D5      net (fanout=2)        0.416   music_player_v2/echo/modified_sample_addsub0000<15>
    SLICE_X32Y65.CLK     Tas                   0.010   music_player_v2/echo/sample_ff/q<15>
                                                       music_player_v2/echo/sample<15>1
                                                       music_player_v2/echo/sample_ff/q_15
    -------------------------------------------------  ---------------------------
    Total                                      9.643ns (1.999ns logic, 7.644ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player_v2/song_reader/song_doneFF/q_0 (FF)
  Destination:          music_player_v2/echo/sample_ff/q_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.614ns (Levels of Logic = 7)
  Clock Path Skew:      -0.276ns (1.217 - 1.493)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: music_player_v2/song_reader/song_doneFF/q_0 to music_player_v2/echo/sample_ff/q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y15.AQ      Tcko                  0.450   music_player_v2/song_reader/song_doneFF/q<0>
                                                       music_player_v2/song_reader/song_doneFF/q_0
    SLICE_X37Y55.A3      net (fanout=253)      4.797   music_player_v2/song_reader/song_doneFF/q<0>
    SLICE_X37Y55.A       Tilo                  0.094   music_player_v2/note_sample_two<6>
                                                       music_player_v2/note_player_two/sample_out<3>1
    SLICE_X35Y58.B2      net (fanout=3)        0.899   music_player_v2/note_sample_two<3>
    SLICE_X35Y58.B       Tilo                  0.094   music_player_v2/Madd_echo_sampleC10
                                                       music_player_v2/Madd_echo_sampleC21
    SLICE_X34Y59.AX      net (fanout=1)        0.328   music_player_v2/Madd_echo_sampleC2
    SLICE_X34Y59.COUT    Taxcy                 0.439   music_player_v2/Madd_echo_sample_Madd_cy<7>
                                                       music_player_v2/Madd_echo_sample_Madd_cy<7>
    SLICE_X34Y60.CIN     net (fanout=1)        0.000   music_player_v2/Madd_echo_sample_Madd_cy<7>
    SLICE_X34Y60.COUT    Tbyp                  0.104   music_player_v2/Madd_echo_sample_Madd_cy<11>
                                                       music_player_v2/Madd_echo_sample_Madd_cy<11>
    SLICE_X34Y61.CIN     net (fanout=1)        0.000   music_player_v2/Madd_echo_sample_Madd_cy<11>
    SLICE_X34Y61.AMUX    Tcina                 0.271   music_player_v2/echo_sample<15>
                                                       music_player_v2/Madd_echo_sample_Madd_xor<15>
    SLICE_X32Y64.A3      net (fanout=4)        0.978   music_player_v2/echo_sample<12>
    SLICE_X32Y64.DMUX    Topad                 0.734   music_player_v2/echo/modified_sample_addsub0000<15>
                                                       music_player_v2/echo/Madd_modified_sample_addsub0000_lut<12>
                                                       music_player_v2/echo/Madd_modified_sample_addsub0000_xor<15>
    SLICE_X32Y65.D5      net (fanout=2)        0.416   music_player_v2/echo/modified_sample_addsub0000<15>
    SLICE_X32Y65.CLK     Tas                   0.010   music_player_v2/echo/sample_ff/q<15>
                                                       music_player_v2/echo/sample<15>1
                                                       music_player_v2/echo/sample_ff/q_15
    -------------------------------------------------  ---------------------------
    Total                                      9.614ns (2.196ns logic, 7.418ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point ctrl/make_chip_data/pixel_20 (SLICE_X71Y24.A6), 569650 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/x_4 (FF)
  Destination:          ctrl/make_chip_data/pixel_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.699ns (Levels of Logic = 9)
  Clock Path Skew:      -0.224ns (1.341 - 1.565)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/x_4 to ctrl/make_chip_data/pixel_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y15.BQ      Tcko                  0.450   ctrl/gen_sync/x<4>
                                                       ctrl/gen_sync/x_4
    SLICE_X77Y19.D4      net (fanout=107)      1.622   ctrl/gen_sync/x<4>
    SLICE_X77Y19.D       Tilo                  0.094   note_display/store_notes_5/q<84>
                                                       note_display/rom_base_addr_cmp_eq002211
    SLICE_X66Y14.D2      net (fanout=6)        1.424   note_display/rom_base_addr_cmp_eq0046
    SLICE_X66Y14.D       Tilo                  0.094   music_player_v2/song_reader/notes_to_loadFF/q<17>
                                                       note_display/rom_base_addr<3>207_SW0
    SLICE_X66Y14.C6      net (fanout=1)        0.153   N248
    SLICE_X66Y14.C       Tilo                  0.094   music_player_v2/song_reader/notes_to_loadFF/q<17>
                                                       note_display/rom_base_addr<3>207
    SLICE_X66Y17.A4      net (fanout=1)        0.668   note_display/rom_base_addr<3>207
    SLICE_X66Y17.A       Tilo                  0.094   N367
                                                       note_display/rom_base_addr<3>348
    SLICE_X70Y19.D6      net (fanout=1)        0.533   note_display/rom_base_addr<3>348
    SLICE_X70Y19.DMUX    Topdd                 0.391   note_display/Madd_rom_addr_cy<3>
                                                       note_display/rom_base_addr<3>1021
                                                       note_display/Madd_rom_addr_cy<3>
    SLICE_X71Y21.A4      net (fanout=55)       1.068   note_display/rom_addr<3>
    SLICE_X71Y21.AMUX    Tilo                  0.374   note_display/rom_data<7>
                                                       note_display_char_rom/Mrom_data19
                                                       note_display_char_rom/Mrom_data19_f7
    SLICE_X68Y23.D3      net (fanout=1)        1.091   note_display_char_rom/Mrom_data19_f7
    SLICE_X68Y23.D       Tilo                  0.094   note_display/rom_data<6>
                                                       note_display_char_rom/Mrom_data201
    SLICE_X68Y24.B4      net (fanout=1)        0.527   note_display/rom_data<6>
    SLICE_X68Y24.BMUX    Topbb                 0.427   note_display/rom_data<0>
                                                       note_display/AUX_25_and00002
                                                       note_display/AUX_25_and0000_f7
                                                       note_display/AUX_25_and0000_f8
    SLICE_X71Y24.A6      net (fanout=8)        0.475   note_display/AUX_25_and0000
    SLICE_X71Y24.CLK     Tas                   0.026   ctrl/make_chip_data/pixel<20>
                                                       r<4>11
                                                       ctrl/make_chip_data/pixel_20
    -------------------------------------------------  ---------------------------
    Total                                      9.699ns (2.138ns logic, 7.561ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/x_4 (FF)
  Destination:          ctrl/make_chip_data/pixel_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.697ns (Levels of Logic = 9)
  Clock Path Skew:      -0.224ns (1.341 - 1.565)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/x_4 to ctrl/make_chip_data/pixel_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y15.BQ      Tcko                  0.450   ctrl/gen_sync/x<4>
                                                       ctrl/gen_sync/x_4
    SLICE_X77Y19.D4      net (fanout=107)      1.622   ctrl/gen_sync/x<4>
    SLICE_X77Y19.D       Tilo                  0.094   note_display/store_notes_5/q<84>
                                                       note_display/rom_base_addr_cmp_eq002211
    SLICE_X66Y14.D2      net (fanout=6)        1.424   note_display/rom_base_addr_cmp_eq0046
    SLICE_X66Y14.D       Tilo                  0.094   music_player_v2/song_reader/notes_to_loadFF/q<17>
                                                       note_display/rom_base_addr<3>207_SW0
    SLICE_X66Y14.C6      net (fanout=1)        0.153   N248
    SLICE_X66Y14.C       Tilo                  0.094   music_player_v2/song_reader/notes_to_loadFF/q<17>
                                                       note_display/rom_base_addr<3>207
    SLICE_X66Y17.A4      net (fanout=1)        0.668   note_display/rom_base_addr<3>207
    SLICE_X66Y17.A       Tilo                  0.094   N367
                                                       note_display/rom_base_addr<3>348
    SLICE_X70Y19.D6      net (fanout=1)        0.533   note_display/rom_base_addr<3>348
    SLICE_X70Y19.DMUX    Topdd                 0.391   note_display/Madd_rom_addr_cy<3>
                                                       note_display/rom_base_addr<3>1021
                                                       note_display/Madd_rom_addr_cy<3>
    SLICE_X71Y21.B4      net (fanout=55)       1.069   note_display/rom_addr<3>
    SLICE_X71Y21.AMUX    Topba                 0.371   note_display/rom_data<7>
                                                       note_display_char_rom/Mrom_data191
                                                       note_display_char_rom/Mrom_data19_f7
    SLICE_X68Y23.D3      net (fanout=1)        1.091   note_display_char_rom/Mrom_data19_f7
    SLICE_X68Y23.D       Tilo                  0.094   note_display/rom_data<6>
                                                       note_display_char_rom/Mrom_data201
    SLICE_X68Y24.B4      net (fanout=1)        0.527   note_display/rom_data<6>
    SLICE_X68Y24.BMUX    Topbb                 0.427   note_display/rom_data<0>
                                                       note_display/AUX_25_and00002
                                                       note_display/AUX_25_and0000_f7
                                                       note_display/AUX_25_and0000_f8
    SLICE_X71Y24.A6      net (fanout=8)        0.475   note_display/AUX_25_and0000
    SLICE_X71Y24.CLK     Tas                   0.026   ctrl/make_chip_data/pixel<20>
                                                       r<4>11
                                                       ctrl/make_chip_data/pixel_20
    -------------------------------------------------  ---------------------------
    Total                                      9.697ns (2.135ns logic, 7.562ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/x_4 (FF)
  Destination:          ctrl/make_chip_data/pixel_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.673ns (Levels of Logic = 8)
  Clock Path Skew:      -0.224ns (1.341 - 1.565)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/x_4 to ctrl/make_chip_data/pixel_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y15.BQ      Tcko                  0.450   ctrl/gen_sync/x<4>
                                                       ctrl/gen_sync/x_4
    SLICE_X87Y15.C3      net (fanout=107)      1.384   ctrl/gen_sync/x<4>
    SLICE_X87Y15.C       Tilo                  0.094   note_display/store_notes_4/q<21>
                                                       note_display/rom_base_addr_cmp_eq00571
    SLICE_X75Y14.A3      net (fanout=9)        1.375   note_display/rom_base_addr_cmp_eq0057
    SLICE_X75Y14.A       Tilo                  0.094   note_display/store_notes_2/q<6>
                                                       note_display/rom_base_addr<3>452
    SLICE_X76Y14.C4      net (fanout=1)        0.693   note_display/rom_base_addr<3>452
    SLICE_X76Y14.C       Tilo                  0.094   note_display/store_notes_2/q<120>
                                                       note_display/rom_base_addr<3>610
    SLICE_X70Y19.D4      net (fanout=1)        1.016   note_display/rom_base_addr<3>610
    SLICE_X70Y19.DMUX    Topdd                 0.391   note_display/Madd_rom_addr_cy<3>
                                                       note_display/rom_base_addr<3>1021
                                                       note_display/Madd_rom_addr_cy<3>
    SLICE_X71Y21.A4      net (fanout=55)       1.068   note_display/rom_addr<3>
    SLICE_X71Y21.AMUX    Tilo                  0.374   note_display/rom_data<7>
                                                       note_display_char_rom/Mrom_data19
                                                       note_display_char_rom/Mrom_data19_f7
    SLICE_X68Y23.D3      net (fanout=1)        1.091   note_display_char_rom/Mrom_data19_f7
    SLICE_X68Y23.D       Tilo                  0.094   note_display/rom_data<6>
                                                       note_display_char_rom/Mrom_data201
    SLICE_X68Y24.B4      net (fanout=1)        0.527   note_display/rom_data<6>
    SLICE_X68Y24.BMUX    Topbb                 0.427   note_display/rom_data<0>
                                                       note_display/AUX_25_and00002
                                                       note_display/AUX_25_and0000_f7
                                                       note_display/AUX_25_and0000_f8
    SLICE_X71Y24.A6      net (fanout=8)        0.475   note_display/AUX_25_and0000
    SLICE_X71Y24.CLK     Tas                   0.026   ctrl/make_chip_data/pixel<20>
                                                       r<4>11
                                                       ctrl/make_chip_data/pixel_20
    -------------------------------------------------  ---------------------------
    Total                                      9.673ns (2.044ns logic, 7.629ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point ctrl/make_chip_data/pixel_13 (SLICE_X71Y25.B6), 569650 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/x_4 (FF)
  Destination:          ctrl/make_chip_data/pixel_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.690ns (Levels of Logic = 9)
  Clock Path Skew:      -0.228ns (1.337 - 1.565)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/x_4 to ctrl/make_chip_data/pixel_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y15.BQ      Tcko                  0.450   ctrl/gen_sync/x<4>
                                                       ctrl/gen_sync/x_4
    SLICE_X77Y19.D4      net (fanout=107)      1.622   ctrl/gen_sync/x<4>
    SLICE_X77Y19.D       Tilo                  0.094   note_display/store_notes_5/q<84>
                                                       note_display/rom_base_addr_cmp_eq002211
    SLICE_X66Y14.D2      net (fanout=6)        1.424   note_display/rom_base_addr_cmp_eq0046
    SLICE_X66Y14.D       Tilo                  0.094   music_player_v2/song_reader/notes_to_loadFF/q<17>
                                                       note_display/rom_base_addr<3>207_SW0
    SLICE_X66Y14.C6      net (fanout=1)        0.153   N248
    SLICE_X66Y14.C       Tilo                  0.094   music_player_v2/song_reader/notes_to_loadFF/q<17>
                                                       note_display/rom_base_addr<3>207
    SLICE_X66Y17.A4      net (fanout=1)        0.668   note_display/rom_base_addr<3>207
    SLICE_X66Y17.A       Tilo                  0.094   N367
                                                       note_display/rom_base_addr<3>348
    SLICE_X70Y19.D6      net (fanout=1)        0.533   note_display/rom_base_addr<3>348
    SLICE_X70Y19.DMUX    Topdd                 0.391   note_display/Madd_rom_addr_cy<3>
                                                       note_display/rom_base_addr<3>1021
                                                       note_display/Madd_rom_addr_cy<3>
    SLICE_X71Y21.A4      net (fanout=55)       1.068   note_display/rom_addr<3>
    SLICE_X71Y21.AMUX    Tilo                  0.374   note_display/rom_data<7>
                                                       note_display_char_rom/Mrom_data19
                                                       note_display_char_rom/Mrom_data19_f7
    SLICE_X68Y23.D3      net (fanout=1)        1.091   note_display_char_rom/Mrom_data19_f7
    SLICE_X68Y23.D       Tilo                  0.094   note_display/rom_data<6>
                                                       note_display_char_rom/Mrom_data201
    SLICE_X68Y24.B4      net (fanout=1)        0.527   note_display/rom_data<6>
    SLICE_X68Y24.BMUX    Topbb                 0.427   note_display/rom_data<0>
                                                       note_display/AUX_25_and00002
                                                       note_display/AUX_25_and0000_f7
                                                       note_display/AUX_25_and0000_f8
    SLICE_X71Y25.B6      net (fanout=8)        0.465   note_display/AUX_25_and0000
    SLICE_X71Y25.CLK     Tas                   0.027   ctrl/make_chip_data/pixel<13>
                                                       ctrl/make_chip_data/pixel_13_rstpot
                                                       ctrl/make_chip_data/pixel_13
    -------------------------------------------------  ---------------------------
    Total                                      9.690ns (2.139ns logic, 7.551ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/x_4 (FF)
  Destination:          ctrl/make_chip_data/pixel_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.688ns (Levels of Logic = 9)
  Clock Path Skew:      -0.228ns (1.337 - 1.565)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/x_4 to ctrl/make_chip_data/pixel_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y15.BQ      Tcko                  0.450   ctrl/gen_sync/x<4>
                                                       ctrl/gen_sync/x_4
    SLICE_X77Y19.D4      net (fanout=107)      1.622   ctrl/gen_sync/x<4>
    SLICE_X77Y19.D       Tilo                  0.094   note_display/store_notes_5/q<84>
                                                       note_display/rom_base_addr_cmp_eq002211
    SLICE_X66Y14.D2      net (fanout=6)        1.424   note_display/rom_base_addr_cmp_eq0046
    SLICE_X66Y14.D       Tilo                  0.094   music_player_v2/song_reader/notes_to_loadFF/q<17>
                                                       note_display/rom_base_addr<3>207_SW0
    SLICE_X66Y14.C6      net (fanout=1)        0.153   N248
    SLICE_X66Y14.C       Tilo                  0.094   music_player_v2/song_reader/notes_to_loadFF/q<17>
                                                       note_display/rom_base_addr<3>207
    SLICE_X66Y17.A4      net (fanout=1)        0.668   note_display/rom_base_addr<3>207
    SLICE_X66Y17.A       Tilo                  0.094   N367
                                                       note_display/rom_base_addr<3>348
    SLICE_X70Y19.D6      net (fanout=1)        0.533   note_display/rom_base_addr<3>348
    SLICE_X70Y19.DMUX    Topdd                 0.391   note_display/Madd_rom_addr_cy<3>
                                                       note_display/rom_base_addr<3>1021
                                                       note_display/Madd_rom_addr_cy<3>
    SLICE_X71Y21.B4      net (fanout=55)       1.069   note_display/rom_addr<3>
    SLICE_X71Y21.AMUX    Topba                 0.371   note_display/rom_data<7>
                                                       note_display_char_rom/Mrom_data191
                                                       note_display_char_rom/Mrom_data19_f7
    SLICE_X68Y23.D3      net (fanout=1)        1.091   note_display_char_rom/Mrom_data19_f7
    SLICE_X68Y23.D       Tilo                  0.094   note_display/rom_data<6>
                                                       note_display_char_rom/Mrom_data201
    SLICE_X68Y24.B4      net (fanout=1)        0.527   note_display/rom_data<6>
    SLICE_X68Y24.BMUX    Topbb                 0.427   note_display/rom_data<0>
                                                       note_display/AUX_25_and00002
                                                       note_display/AUX_25_and0000_f7
                                                       note_display/AUX_25_and0000_f8
    SLICE_X71Y25.B6      net (fanout=8)        0.465   note_display/AUX_25_and0000
    SLICE_X71Y25.CLK     Tas                   0.027   ctrl/make_chip_data/pixel<13>
                                                       ctrl/make_chip_data/pixel_13_rstpot
                                                       ctrl/make_chip_data/pixel_13
    -------------------------------------------------  ---------------------------
    Total                                      9.688ns (2.136ns logic, 7.552ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/gen_sync/x_4 (FF)
  Destination:          ctrl/make_chip_data/pixel_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.664ns (Levels of Logic = 8)
  Clock Path Skew:      -0.228ns (1.337 - 1.565)
  Source Clock:         clk_IBUF rising at 0.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ctrl/gen_sync/x_4 to ctrl/make_chip_data/pixel_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y15.BQ      Tcko                  0.450   ctrl/gen_sync/x<4>
                                                       ctrl/gen_sync/x_4
    SLICE_X87Y15.C3      net (fanout=107)      1.384   ctrl/gen_sync/x<4>
    SLICE_X87Y15.C       Tilo                  0.094   note_display/store_notes_4/q<21>
                                                       note_display/rom_base_addr_cmp_eq00571
    SLICE_X75Y14.A3      net (fanout=9)        1.375   note_display/rom_base_addr_cmp_eq0057
    SLICE_X75Y14.A       Tilo                  0.094   note_display/store_notes_2/q<6>
                                                       note_display/rom_base_addr<3>452
    SLICE_X76Y14.C4      net (fanout=1)        0.693   note_display/rom_base_addr<3>452
    SLICE_X76Y14.C       Tilo                  0.094   note_display/store_notes_2/q<120>
                                                       note_display/rom_base_addr<3>610
    SLICE_X70Y19.D4      net (fanout=1)        1.016   note_display/rom_base_addr<3>610
    SLICE_X70Y19.DMUX    Topdd                 0.391   note_display/Madd_rom_addr_cy<3>
                                                       note_display/rom_base_addr<3>1021
                                                       note_display/Madd_rom_addr_cy<3>
    SLICE_X71Y21.A4      net (fanout=55)       1.068   note_display/rom_addr<3>
    SLICE_X71Y21.AMUX    Tilo                  0.374   note_display/rom_data<7>
                                                       note_display_char_rom/Mrom_data19
                                                       note_display_char_rom/Mrom_data19_f7
    SLICE_X68Y23.D3      net (fanout=1)        1.091   note_display_char_rom/Mrom_data19_f7
    SLICE_X68Y23.D       Tilo                  0.094   note_display/rom_data<6>
                                                       note_display_char_rom/Mrom_data201
    SLICE_X68Y24.B4      net (fanout=1)        0.527   note_display/rom_data<6>
    SLICE_X68Y24.BMUX    Topbb                 0.427   note_display/rom_data<0>
                                                       note_display/AUX_25_and00002
                                                       note_display/AUX_25_and0000_f7
                                                       note_display/AUX_25_and0000_f8
    SLICE_X71Y25.B6      net (fanout=8)        0.465   note_display/AUX_25_and0000
    SLICE_X71Y25.CLK     Tas                   0.027   ctrl/make_chip_data/pixel<13>
                                                       ctrl/make_chip_data/pixel_13_rstpot
                                                       ctrl/make_chip_data/pixel_13
    -------------------------------------------------  ---------------------------
    Total                                      9.664ns (2.045ns logic, 7.619ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock = PERIOD TIMEGRP "clock" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point music_player_v2/echo/delayed_sample_ram/Mram_RAM_ren1 (RAMB36_X1Y15.ADDRBU2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.313ns (requirement - (clock path skew + uncertainty - data path))
  Source:               music_player_v2/echo/read_address_ff/q_2 (FF)
  Destination:          music_player_v2/echo/delayed_sample_ram/Mram_RAM_ren1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.547ns (Levels of Logic = 0)
  Clock Path Skew:      0.234ns (0.802 - 0.568)
  Source Clock:         clk_IBUF rising at 10.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: music_player_v2/echo/read_address_ff/q_2 to music_player_v2/echo/delayed_sample_ram/Mram_RAM_ren1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y76.CQ         Tcko                  0.433   music_player_v2/echo/read_address_ff/q<3>
                                                          music_player_v2/echo/read_address_ff/q_2
    RAMB36_X1Y15.ADDRBU2    net (fanout=66)       0.408   music_player_v2/echo/read_address_ff/q<2>
    RAMB36_X1Y15.CLKBWRCLKU Trckc_ADDRB (-Th)     0.294   music_player_v2/echo/delayed_sample_ram/Mram_RAM_ren1
                                                          music_player_v2/echo/delayed_sample_ram/Mram_RAM_ren1
    ----------------------------------------------------  ---------------------------
    Total                                         0.547ns (0.139ns logic, 0.408ns route)
                                                          (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point music_player_v2/echo/delayed_sample_ram/Mram_RAM_ren1 (RAMB36_X1Y15.ADDRBU6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.316ns (requirement - (clock path skew + uncertainty - data path))
  Source:               music_player_v2/echo/read_address_ff/q_6 (FF)
  Destination:          music_player_v2/echo/delayed_sample_ram/Mram_RAM_ren1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.547ns (Levels of Logic = 0)
  Clock Path Skew:      0.231ns (0.802 - 0.571)
  Source Clock:         clk_IBUF rising at 10.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: music_player_v2/echo/read_address_ff/q_6 to music_player_v2/echo/delayed_sample_ram/Mram_RAM_ren1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y77.CQ         Tcko                  0.433   music_player_v2/echo/read_address_ff/q<7>
                                                          music_player_v2/echo/read_address_ff/q_6
    RAMB36_X1Y15.ADDRBU6    net (fanout=66)       0.408   music_player_v2/echo/read_address_ff/q<6>
    RAMB36_X1Y15.CLKBWRCLKU Trckc_ADDRB (-Th)     0.294   music_player_v2/echo/delayed_sample_ram/Mram_RAM_ren1
                                                          music_player_v2/echo/delayed_sample_ram/Mram_RAM_ren1
    ----------------------------------------------------  ---------------------------
    Total                                         0.547ns (0.139ns logic, 0.408ns route)
                                                          (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point music_player_v2/echo/delayed_sample_ram/Mram_RAM_ren1 (RAMB36_X1Y15.ADDRBL2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.318ns (requirement - (clock path skew + uncertainty - data path))
  Source:               music_player_v2/echo/read_address_ff/q_2 (FF)
  Destination:          music_player_v2/echo/delayed_sample_ram/Mram_RAM_ren1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.547ns (Levels of Logic = 0)
  Clock Path Skew:      0.229ns (0.797 - 0.568)
  Source Clock:         clk_IBUF rising at 10.000ns
  Destination Clock:    clk_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: music_player_v2/echo/read_address_ff/q_2 to music_player_v2/echo/delayed_sample_ram/Mram_RAM_ren1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y76.CQ         Tcko                  0.433   music_player_v2/echo/read_address_ff/q<3>
                                                          music_player_v2/echo/read_address_ff/q_2
    RAMB36_X1Y15.ADDRBL2    net (fanout=66)       0.408   music_player_v2/echo/read_address_ff/q<2>
    RAMB36_X1Y15.CLKBWRCLKL Trckc_ADDRB (-Th)     0.294   music_player_v2/echo/delayed_sample_ram/Mram_RAM_ren1
                                                          music_player_v2/echo/delayed_sample_ram/Mram_RAM_ren1
    ----------------------------------------------------  ---------------------------
    Total                                         0.547ns (0.139ns logic, 0.408ns route)
                                                          (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock = PERIOD TIMEGRP "clock" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: music_player_v2/echo/delayed_sample_ram/Mram_RAM_ren101/CLKAL
  Logical resource: music_player_v2/echo/delayed_sample_ram/Mram_RAM_ren101/CLKAL
  Location pin: RAMB36_X1Y6.CLKARDCLKL
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: music_player_v2/echo/delayed_sample_ram/Mram_RAM_ren101/CLKAU
  Logical resource: music_player_v2/echo/delayed_sample_ram/Mram_RAM_ren101/CLKAU
  Location pin: RAMB36_X1Y6.CLKARDCLKU
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: music_player_v2/echo/delayed_sample_ram/Mram_RAM_ren101/CLKBL
  Logical resource: music_player_v2/echo/delayed_sample_ram/Mram_RAM_ren101/CLKBL
  Location pin: RAMB36_X1Y6.CLKBWRCLKL
  Clock network: clk_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.962|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7101730 paths, 0 nets, and 17505 connections

Design statistics:
   Minimum period:   9.962ns{1}   (Maximum frequency: 100.381MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec  9 12:38:43 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 343 MB



