Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_integration_adder_behav xil_defaultlib.tb_integration_adder -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.tcc_package
Compiling package xil_defaultlib.xina_pkg
Compiling package xil_defaultlib.hamming_pkg
Compiling package ieee.math_real
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling architecture rtl of entity xil_defaultlib.frontend_master [frontend_master_default]
Compiling architecture rtl of entity xil_defaultlib.backend_master_packetizer_control [backend_master_packetizer_contro...]
Compiling architecture rtl of entity xil_defaultlib.backend_master_packetizer_control_tmr [backend_master_packetizer_contro...]
Compiling architecture rtl of entity xil_defaultlib.integrity_control_send [integrity_control_send_default]
Compiling architecture rtl of entity xil_defaultlib.buffer_fifo [\buffer_fifo(p_data_width=39,p_b...]
Compiling architecture rtl of entity xil_defaultlib.hamming_enc [\hamming_enc(width_p=33)\]
Compiling architecture rtl of entity xil_defaultlib.hamming_dec [\hamming_dec(width_p=33)\]
Compiling architecture rtl of entity xil_defaultlib.buffer_fifo_ham [\buffer_fifo_ham(p_data_width=33...]
Compiling architecture rtl of entity xil_defaultlib.send_control [send_control_default]
Compiling architecture rtl of entity xil_defaultlib.send_control_tmr [send_control_tmr_default]
Compiling architecture rtl of entity xil_defaultlib.backend_master_routing_table [backend_master_routing_table_def...]
Compiling architecture rtl of entity xil_defaultlib.mux6 [\mux6(p_data_width=33)\]
Compiling architecture rtl of entity xil_defaultlib.backend_master_packetizer_datapath [\backend_master_packetizer_datap...]
Compiling architecture rtl of entity xil_defaultlib.backend_master_injection [\backend_master_injection(p_src_...]
Compiling architecture rtl of entity xil_defaultlib.backend_master_depacketizer_control [backend_master_depacketizer_cont...]
Compiling architecture rtl of entity xil_defaultlib.backend_master_depacketizer_control_tmr [backend_master_depacketizer_cont...]
Compiling architecture rtl of entity xil_defaultlib.integrity_control_receive [integrity_control_receive_defaul...]
Compiling architecture rtl of entity xil_defaultlib.receive_control [receive_control_default]
Compiling architecture rtl of entity xil_defaultlib.receive_control_tmr [receive_control_tmr_default]
Compiling architecture rtl of entity xil_defaultlib.backend_master_reception [\backend_master_reception(p_buff...]
Compiling architecture rtl of entity xil_defaultlib.backend_master [\backend_master(p_src_x=(others=...]
Compiling architecture rtl of entity xil_defaultlib.tcc_top_master [tcc_top_master_default]
Compiling architecture rtl of entity xil_defaultlib.frontend_slave [frontend_slave_default]
Compiling architecture rtl of entity xil_defaultlib.backend_slave_packetizer_control [backend_slave_packetizer_control...]
Compiling architecture rtl of entity xil_defaultlib.backend_slave_packetizer_control_tmr [backend_slave_packetizer_control...]
Compiling architecture rtl of entity xil_defaultlib.mux5 [\mux5(p_data_width=33)\]
Compiling architecture rtl of entity xil_defaultlib.backend_slave_packetizer_datapath [\backend_slave_packetizer_datapa...]
Compiling architecture rtl of entity xil_defaultlib.backend_slave_injection [\backend_slave_injection(p_src_x...]
Compiling architecture rtl of entity xil_defaultlib.backend_slave_depacketizer_control [backend_slave_depacketizer_contr...]
Compiling architecture rtl of entity xil_defaultlib.backend_slave_depacketizer_control_tmr [backend_slave_depacketizer_contr...]
Compiling architecture rtl of entity xil_defaultlib.backend_slave_reception [\backend_slave_reception(p_buffe...]
Compiling architecture rtl of entity xil_defaultlib.backend_slave [\backend_slave(p_src_x="00000000...]
Compiling architecture rtl of entity xil_defaultlib.tcc_top_slave [\tcc_top_slave(p_src_x="00000000...]
Compiling architecture rtl of entity xil_defaultlib.adder [adder_default]
Compiling architecture arch_imp of entity xil_defaultlib.adder_full_v1_0_S00_AXI [\adder_full_v1_0_S00_AXI(c_s_axi...]
Compiling architecture arch_imp of entity xil_defaultlib.adder_full_v1_0 [\adder_full_v1_0(c_s00_axi_id_wi...]
Compiling architecture moore of entity xil_defaultlib.flow_in_hs [flow_in_hs_default]
Compiling architecture rtl of entity xil_defaultlib.flow_in [flow_in_default]
Compiling architecture ring of entity xil_defaultlib.buffering_fifo [\buffering_fifo(data_width_p=33)...]
Compiling architecture rtl of entity xil_defaultlib.buffering [\buffering(data_width_p=33)\]
Compiling architecture moore of entity xil_defaultlib.routing_xy [\routing_xy(y_id_p=0)\]
Compiling architecture rtl of entity xil_defaultlib.routing [\routing(y_id_p=0)\]
Compiling architecture rtl of entity xil_defaultlib.switch [\switch(data_width_p=1)\]
Compiling architecture rtl of entity xil_defaultlib.channel_in [\channel_in(y_id_p=0)\]
Compiling architecture rtl of entity xil_defaultlib.channel_in [\channel_in(c_ena_p=0,y_id_p=0)\]
Compiling architecture moore of entity xil_defaultlib.flow_out_hs [flow_out_hs_default]
Compiling architecture rtl of entity xil_defaultlib.flow_out [flow_out_default]
Compiling architecture moore of entity xil_defaultlib.arbitration_rr [arbitration_rr_default]
Compiling architecture rtl of entity xil_defaultlib.arbitration [arbitration_default]
Compiling architecture rtl of entity xil_defaultlib.switch [\switch(data_width_p=33)\]
Compiling architecture rtl of entity xil_defaultlib.channel_out [channel_out_default]
Compiling architecture rtl of entity xil_defaultlib.channel_out [\channel_out(c_ena_p=0)\]
Compiling architecture rtl of entity xil_defaultlib.crossbar [crossbar_default]
Compiling architecture rtl of entity xil_defaultlib.router [\router(y_id_p=0,n_ena_p=0,e_ena...]
Compiling architecture moore of entity xil_defaultlib.routing_xy [\routing_xy(x_id_p=0,y_id_p=0)\]
Compiling architecture rtl of entity xil_defaultlib.routing [\routing(x_id_p=0,y_id_p=0)\]
Compiling architecture rtl of entity xil_defaultlib.channel_in [\channel_in(x_id_p=0,y_id_p=0)\]
Compiling architecture rtl of entity xil_defaultlib.channel_in [\channel_in(c_ena_p=0,x_id_p=0,y...]
Compiling architecture rtl of entity xil_defaultlib.router [\router(x_id_p=0,y_id_p=0,n_ena_...]
Compiling architecture rtl of entity xil_defaultlib.xina [\xina(rows_p=1,cols_p=2,flow_mod...]
Compiling architecture rtl of entity xil_defaultlib.tb_integration_adder
Built simulation snapshot tb_integration_adder_behav
