Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/ --output-directory=C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/ --report-file=bsf:C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc.bsf --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C25Q240C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc.qsys
Progress: Loading osc/proc.qsys
Progress: Reading input file
Progress: Adding SYSCLK [clock_source 13.1]
Progress: Parameterizing module SYSCLK
Progress: Adding PROC [altera_nios2_qsys 13.1]
Progress: Parameterizing module PROC
Progress: Adding RAM_ctrl [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module RAM_ctrl
Progress: Adding FLASH_ctrl [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module FLASH_ctrl
Progress: Adding PIN_share [altera_tristate_conduit_pin_sharer 13.1]
Progress: Parameterizing module PIN_share
Progress: Adding BRIDGE [altera_tristate_conduit_bridge 13.1]
Progress: Parameterizing module BRIDGE
Progress: Adding ONCHIP_mem [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module ONCHIP_mem
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding key_input [altera_avalon_pio 13.1]
Progress: Parameterizing module key_input
Progress: Adding VRAM_ctrl [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module VRAM_ctrl
Progress: Adding ADC_raw [altera_avalon_pio 13.1]
Progress: Parameterizing module ADC_raw
Progress: Adding TRIG_int [altera_avalon_pio 13.1]
Progress: Parameterizing module TRIG_int
Progress: Adding ADC_ctrl [altera_avalon_pio 13.1]
Progress: Parameterizing module ADC_ctrl
Progress: Adding ADC_rate [altera_avalon_pio 13.1]
Progress: Parameterizing module ADC_rate
Progress: Adding TRIG_ctrl [altera_avalon_pio 13.1]
Progress: Parameterizing module TRIG_ctrl
Progress: Adding TRIG_level [altera_avalon_pio 13.1]
Progress: Parameterizing module TRIG_level
Progress: Adding TRIG_delay [altera_avalon_pio 13.1]
Progress: Parameterizing module TRIG_delay
Progress: Adding TRIG_error [altera_avalon_pio 13.1]
Progress: Parameterizing module TRIG_error
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: proc.RAM_ctrl: Properties (isMemoryDevice) have been set on interface uas - in composed mode these are ignored
Warning: proc.FLASH_ctrl: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Info: proc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: proc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: proc.key_input: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: proc.ADC_raw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: proc.TRIG_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/ --output-directory=C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc.html --report-file=sopcinfo:C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc.sopcinfo --report-file=cmp:C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc.cmp --report-file=qip:C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.qip --report-file=svd --report-file=regmap:C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.regmap --report-file=debuginfo:C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/proc.debuginfo --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C25Q240C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc.qsys --language=VHDL
Progress: Loading osc/proc.qsys
Progress: Reading input file
Progress: Adding SYSCLK [clock_source 13.1]
Progress: Parameterizing module SYSCLK
Progress: Adding PROC [altera_nios2_qsys 13.1]
Progress: Parameterizing module PROC
Progress: Adding RAM_ctrl [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module RAM_ctrl
Progress: Adding FLASH_ctrl [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module FLASH_ctrl
Progress: Adding PIN_share [altera_tristate_conduit_pin_sharer 13.1]
Progress: Parameterizing module PIN_share
Progress: Adding BRIDGE [altera_tristate_conduit_bridge 13.1]
Progress: Parameterizing module BRIDGE
Progress: Adding ONCHIP_mem [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module ONCHIP_mem
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding key_input [altera_avalon_pio 13.1]
Progress: Parameterizing module key_input
Progress: Adding VRAM_ctrl [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module VRAM_ctrl
Progress: Adding ADC_raw [altera_avalon_pio 13.1]
Progress: Parameterizing module ADC_raw
Progress: Adding TRIG_int [altera_avalon_pio 13.1]
Progress: Parameterizing module TRIG_int
Progress: Adding ADC_ctrl [altera_avalon_pio 13.1]
Progress: Parameterizing module ADC_ctrl
Progress: Adding ADC_rate [altera_avalon_pio 13.1]
Progress: Parameterizing module ADC_rate
Progress: Adding TRIG_ctrl [altera_avalon_pio 13.1]
Progress: Parameterizing module TRIG_ctrl
Progress: Adding TRIG_level [altera_avalon_pio 13.1]
Progress: Parameterizing module TRIG_level
Progress: Adding TRIG_delay [altera_avalon_pio 13.1]
Progress: Parameterizing module TRIG_delay
Progress: Adding TRIG_error [altera_avalon_pio 13.1]
Progress: Parameterizing module TRIG_error
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: proc.RAM_ctrl: Properties (isMemoryDevice) have been set on interface uas - in composed mode these are ignored
Warning: proc.FLASH_ctrl: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Info: proc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: proc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: proc.key_input: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: proc.ADC_raw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: proc.TRIG_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: proc: Generating proc "proc" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 18 modules, 88 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 16 modules, 75 connections
Info: merlin_translator_transform: After transform: 33 modules, 143 connections
Info: merlin_domain_transform: After transform: 66 modules, 356 connections
Info: merlin_router_transform: After transform: 83 modules, 424 connections
Info: merlin_traffic_limiter_transform: After transform: 84 modules, 429 connections
Info: merlin_burst_transform: After transform: 88 modules, 445 connections
Info: merlin_network_to_switch_transform: After transform: 121 modules, 556 connections
Info: merlin_width_transform: After transform: 129 modules, 588 connections
Info: limiter_update_transform: After transform: 129 modules, 589 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 131 modules, 719 connections
Info: merlin_hierarchy_transform: After transform: 19 modules, 78 connections
Info: merlin_mm_transform: After transform: 19 modules, 78 connections
Info: merlin_interrupt_mapper_transform: After transform: 20 modules, 82 connections
Info: reset_adaptation_transform: After transform: 22 modules, 84 connections
Info: PROC: Starting RTL generation for module 'proc_PROC'
Info: PROC:   Generation command is [exec D:/altera/13.1/quartus/bin/eperlcmd.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=proc_PROC --dir=C:/Users/Albert/AppData/Local/Temp/alt6234_3538054016795482236.dir/0001_PROC_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/Albert/AppData/Local/Temp/alt6234_3538054016795482236.dir/0001_PROC_gen//proc_PROC_processor_configuration.pl  --do_build_sim=0  ]
Info: PROC: # 2014.06.13 09:32:48 (*) Starting Nios II generation
Info: PROC: # 2014.06.13 09:32:48 (*)   Checking for plaintext license.
Info: PROC: # 2014.06.13 09:32:48 (*)   Couldn't query license setup in Quartus directory D:/altera/13.1/quartus
Info: PROC: # 2014.06.13 09:32:48 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: PROC: # 2014.06.13 09:32:52 (*)   Plaintext license not found.
Info: PROC: # 2014.06.13 09:32:52 (*)   Checking for encrypted license (non-evaluation).
Info: PROC: # 2014.06.13 09:32:57 (*)   Couldn't query license setup in Quartus directory D:/altera/13.1/quartus
Info: PROC: # 2014.06.13 09:32:57 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: PROC: # 2014.06.13 09:32:57 (*)   Encrypted license found.  SOF will not be time-limited.
Info: PROC: # 2014.06.13 09:32:57 (*)   Elaborating CPU configuration settings
Info: PROC: # 2014.06.13 09:32:57 (*)   Creating all objects for CPU
Info: PROC: # 2014.06.13 09:32:59 (*)     Pipeline frontend
Info: PROC: # 2014.06.13 09:33:01 (*)   Generating RTL from CPU objects
Info: PROC: # 2014.06.13 09:33:04 (*)   Creating encrypted RTL
Info: PROC: # 2014.06.13 09:33:05 (*) Done Nios II generation
Info: PROC: Done RTL generation for module 'proc_PROC'
Info: PROC: "proc" instantiated altera_nios2_qsys "PROC"
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 10 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 5 modules, 10 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 5 modules, 10 connections
Info: RAM_ctrl: "proc" instantiated altera_generic_tristate_controller "RAM_ctrl"
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 10 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 5 modules, 10 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 5 modules, 10 connections
Info: FLASH_ctrl: "proc" instantiated altera_generic_tristate_controller "FLASH_ctrl"
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 9 connections
Info: No custom instruction connections, skipping transform 
Info: PIN_share: "proc" instantiated altera_tristate_conduit_pin_sharer "PIN_share"
Info: BRIDGE: "proc" instantiated altera_tristate_conduit_bridge "BRIDGE"
Info: ONCHIP_mem: Starting RTL generation for module 'proc_ONCHIP_mem'
Info: ONCHIP_mem:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=proc_ONCHIP_mem --dir=C:/Users/Albert/AppData/Local/Temp/alt6234_3538054016795482236.dir/0003_ONCHIP_mem_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/Albert/AppData/Local/Temp/alt6234_3538054016795482236.dir/0003_ONCHIP_mem_gen//proc_ONCHIP_mem_component_configuration.pl  --do_build_sim=0  ]
Info: ONCHIP_mem: Done RTL generation for module 'proc_ONCHIP_mem'
Info: ONCHIP_mem: "proc" instantiated altera_avalon_onchip_memory2 "ONCHIP_mem"
Info: sysid_qsys_0: "proc" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: key_input: Starting RTL generation for module 'proc_key_input'
Info: key_input:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=proc_key_input --dir=C:/Users/Albert/AppData/Local/Temp/alt6234_3538054016795482236.dir/0005_key_input_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/Albert/AppData/Local/Temp/alt6234_3538054016795482236.dir/0005_key_input_gen//proc_key_input_component_configuration.pl  --do_build_sim=0  ]
Info: key_input: Done RTL generation for module 'proc_key_input'
Info: key_input: "proc" instantiated altera_avalon_pio "key_input"
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 10 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 5 modules, 10 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 5 modules, 10 connections
Info: VRAM_ctrl: "proc" instantiated altera_generic_tristate_controller "VRAM_ctrl"
Info: ADC_raw: Starting RTL generation for module 'proc_ADC_raw'
Info: ADC_raw:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=proc_ADC_raw --dir=C:/Users/Albert/AppData/Local/Temp/alt6234_3538054016795482236.dir/0006_ADC_raw_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/Albert/AppData/Local/Temp/alt6234_3538054016795482236.dir/0006_ADC_raw_gen//proc_ADC_raw_component_configuration.pl  --do_build_sim=0  ]
Info: ADC_raw: Done RTL generation for module 'proc_ADC_raw'
Info: ADC_raw: "proc" instantiated altera_avalon_pio "ADC_raw"
Info: TRIG_int: Starting RTL generation for module 'proc_TRIG_int'
Info: TRIG_int:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=proc_TRIG_int --dir=C:/Users/Albert/AppData/Local/Temp/alt6234_3538054016795482236.dir/0007_TRIG_int_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/Albert/AppData/Local/Temp/alt6234_3538054016795482236.dir/0007_TRIG_int_gen//proc_TRIG_int_component_configuration.pl  --do_build_sim=0  ]
Info: TRIG_int: Done RTL generation for module 'proc_TRIG_int'
Info: TRIG_int: "proc" instantiated altera_avalon_pio "TRIG_int"
Info: ADC_ctrl: Starting RTL generation for module 'proc_ADC_ctrl'
Info: ADC_ctrl:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=proc_ADC_ctrl --dir=C:/Users/Albert/AppData/Local/Temp/alt6234_3538054016795482236.dir/0008_ADC_ctrl_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/Albert/AppData/Local/Temp/alt6234_3538054016795482236.dir/0008_ADC_ctrl_gen//proc_ADC_ctrl_component_configuration.pl  --do_build_sim=0  ]
Info: ADC_ctrl: Done RTL generation for module 'proc_ADC_ctrl'
Info: ADC_ctrl: "proc" instantiated altera_avalon_pio "ADC_ctrl"
Info: ADC_rate: Starting RTL generation for module 'proc_ADC_rate'
Info: ADC_rate:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=proc_ADC_rate --dir=C:/Users/Albert/AppData/Local/Temp/alt6234_3538054016795482236.dir/0009_ADC_rate_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/Albert/AppData/Local/Temp/alt6234_3538054016795482236.dir/0009_ADC_rate_gen//proc_ADC_rate_component_configuration.pl  --do_build_sim=0  ]
Info: ADC_rate: Done RTL generation for module 'proc_ADC_rate'
Info: ADC_rate: "proc" instantiated altera_avalon_pio "ADC_rate"
Info: TRIG_delay: Starting RTL generation for module 'proc_TRIG_delay'
Info: TRIG_delay:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=proc_TRIG_delay --dir=C:/Users/Albert/AppData/Local/Temp/alt6234_3538054016795482236.dir/0010_TRIG_delay_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/Albert/AppData/Local/Temp/alt6234_3538054016795482236.dir/0010_TRIG_delay_gen//proc_TRIG_delay_component_configuration.pl  --do_build_sim=0  ]
Info: TRIG_delay: Done RTL generation for module 'proc_TRIG_delay'
Info: TRIG_delay: "proc" instantiated altera_avalon_pio "TRIG_delay"
Info: TRIG_error: Starting RTL generation for module 'proc_TRIG_error'
Info: TRIG_error:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=proc_TRIG_error --dir=C:/Users/Albert/AppData/Local/Temp/alt6234_3538054016795482236.dir/0011_TRIG_error_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/Albert/AppData/Local/Temp/alt6234_3538054016795482236.dir/0011_TRIG_error_gen//proc_TRIG_error_component_configuration.pl  --do_build_sim=0  ]
Info: TRIG_error: Done RTL generation for module 'proc_TRIG_error'
Info: TRIG_error: "proc" instantiated altera_avalon_pio "TRIG_error"
Info: pipeline_bridge_swap_transform: After transform: 115 modules, 415 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 115 modules, 415 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 115 modules, 415 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 115 modules, 415 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 115 modules, 415 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 115 modules, 415 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 115 modules, 415 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 115 modules, 415 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 115 modules, 415 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 115 modules, 415 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 115 modules, 415 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 115 modules, 415 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 115 modules, 415 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 115 modules, 415 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 115 modules, 415 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 115 modules, 415 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 115 modules, 415 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 115 modules, 415 connections
Info: mm_interconnect_0: "proc" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "proc" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "proc" instantiated altera_reset_controller "rst_controller"
Info: tdt: "RAM_ctrl" instantiated altera_tristate_controller_translator "tdt"
Info: slave_translator: "RAM_ctrl" instantiated altera_merlin_slave_translator "slave_translator"
Info: tda: "RAM_ctrl" instantiated altera_tristate_controller_aggregator "tda"
Info: pin_sharer: "PIN_share" instantiated altera_tristate_conduit_pin_sharer_core "pin_sharer"
Info: arbiter: "PIN_share" instantiated altera_merlin_std_arbitrator "arbiter"
Info: PROC_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "PROC_instruction_master_translator"
Info: PROC_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "PROC_instruction_master_translator_avalon_universal_master_0_agent"
Info: PROC_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "PROC_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: PROC_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "PROC_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_001: "mm_interconnect_0" instantiated altera_merlin_router "id_router_001"
Info: id_router_006: "mm_interconnect_0" instantiated altera_merlin_router "id_router_006"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_avalon_sc_fifo.v
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: proc: Done "proc" with 40 modules, 61 files, 2530251 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
