Analysis & Synthesis report for animation
Tue Nov 30 14:46:41 2010
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |animation|test_plotting:FSM|CS
 10. State Machine - |animation|test_plotting:FSM|fsm:my_fsm4|current_state
 11. State Machine - |animation|test_plotting:FSM|fsm:my_fsm3|current_state
 12. State Machine - |animation|test_plotting:FSM|fsm:my_fsm2|current_state
 13. State Machine - |animation|test_plotting:FSM|fsm:my_fsm1|current_state
 14. State Machine - |animation|test_plotting:FSM|fsm:my_fsm|current_state
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated
 21. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1
 22. Source assignments for test_plotting:FSM|lpm_ram_dq:my_ram_frog|altram:sram|altsyncram:ram_block|altsyncram_re91:auto_generated
 23. Source assignments for test_plotting:FSM|lpm_ram_dq:my_ram_car|altram:sram|altsyncram:ram_block|altsyncram_3b91:auto_generated
 24. Source assignments for test_plotting:FSM|lpm_ram_dq:my_ram_score1|altram:sram|altsyncram:ram_block|altsyncram_qj91:auto_generated
 25. Source assignments for test_plotting:FSM|lpm_ram_dq:my_ram_score2|altram:sram|altsyncram:ram_block|altsyncram_rj91:auto_generated
 26. Source assignments for test_plotting:FSM|lpm_ram_dq:my_ram_score3|altram:sram|altsyncram:ram_block|altsyncram_sj91:auto_generated
 27. Source assignments for test_plotting:FSM|lpm_ram_dq:my_ram_lives|altram:sram|altsyncram:ram_block|altsyncram_gi91:auto_generated
 28. Parameter Settings for User Entity Instance: vga_adapter:VGA
 29. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 30. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 31. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 32. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 33. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 34. Parameter Settings for User Entity Instance: test_plotting:FSM
 35. Parameter Settings for User Entity Instance: test_plotting:FSM|lpm_ram_dq:my_ram_frog
 36. Parameter Settings for User Entity Instance: test_plotting:FSM|lpm_ram_dq:my_ram_car
 37. Parameter Settings for User Entity Instance: test_plotting:FSM|lpm_ram_dq:my_ram_score1
 38. Parameter Settings for User Entity Instance: test_plotting:FSM|lpm_ram_dq:my_ram_score2
 39. Parameter Settings for User Entity Instance: test_plotting:FSM|lpm_ram_dq:my_ram_score3
 40. Parameter Settings for User Entity Instance: test_plotting:FSM|lpm_ram_dq:my_ram_lives
 41. Parameter Settings for User Entity Instance: test_plotting:FSM|counter:counter_x
 42. Parameter Settings for User Entity Instance: test_plotting:FSM|counter:counter_y
 43. Parameter Settings for User Entity Instance: test_plotting:FSM|counter:counter_x1
 44. Parameter Settings for User Entity Instance: test_plotting:FSM|counter:counter_y1
 45. Parameter Settings for User Entity Instance: test_plotting:FSM|counter:counter_x2
 46. Parameter Settings for User Entity Instance: test_plotting:FSM|counter:counter_y2
 47. Parameter Settings for User Entity Instance: test_plotting:FSM|counter:counter_x3
 48. Parameter Settings for User Entity Instance: test_plotting:FSM|counter:counter_y3
 49. Parameter Settings for User Entity Instance: test_plotting:FSM|counter:counter_x4
 50. Parameter Settings for User Entity Instance: test_plotting:FSM|counter:counter_y4
 51. Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:current_x
 52. Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:current_y
 53. Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:current_x1
 54. Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:current_y1
 55. Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:current_x2
 56. Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:current_y2
 57. Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:current_x3
 58. Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:current_y3
 59. Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:current_x4
 60. Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:current_y4
 61. Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:direction_x_t_FF
 62. Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:direction_y_t_FF
 63. Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:direction_x_t_FF1
 64. Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:direction_y_t_FF1
 65. Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:direction_x_t_FF2
 66. Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:direction_y_t_FF2
 67. Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:direction_x_t_FF3
 68. Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:direction_y_t_FF3
 69. Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:direction_x_t_FF4
 70. Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:direction_y_t_FF4
 71. Parameter Settings for User Entity Instance: test_plotting:FSM|fsm:my_fsm
 72. Parameter Settings for User Entity Instance: test_plotting:FSM|fsm:my_fsm|counter:delay
 73. Parameter Settings for User Entity Instance: test_plotting:FSM|fsm:my_fsm1
 74. Parameter Settings for User Entity Instance: test_plotting:FSM|fsm:my_fsm1|counter:delay
 75. Parameter Settings for User Entity Instance: test_plotting:FSM|fsm:my_fsm2
 76. Parameter Settings for User Entity Instance: test_plotting:FSM|fsm:my_fsm2|counter:delay
 77. Parameter Settings for User Entity Instance: test_plotting:FSM|fsm:my_fsm3
 78. Parameter Settings for User Entity Instance: test_plotting:FSM|fsm:my_fsm3|counter:delay
 79. Parameter Settings for User Entity Instance: test_plotting:FSM|fsm:my_fsm4
 80. Parameter Settings for User Entity Instance: test_plotting:FSM|fsm:my_fsm4|counter:delay
 81. altsyncram Parameter Settings by Entity Instance
 82. altpll Parameter Settings by Entity Instance
 83. Port Connectivity Checks: "test_plotting:FSM|fsm:my_fsm4"
 84. Port Connectivity Checks: "test_plotting:FSM|fsm:my_fsm3"
 85. Port Connectivity Checks: "test_plotting:FSM|fsm:my_fsm2"
 86. Port Connectivity Checks: "test_plotting:FSM|fsm:my_fsm1"
 87. Port Connectivity Checks: "test_plotting:FSM|fsm:my_fsm|counter:delay"
 88. Port Connectivity Checks: "test_plotting:FSM|my_reg:current_x4"
 89. Port Connectivity Checks: "test_plotting:FSM"
 90. Port Connectivity Checks: "keyboard:kbd"
 91. Analysis & Synthesis Messages
 92. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 30 14:46:41 2010         ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Full Version ;
; Revision Name                      ; animation                                     ;
; Top-level Entity Name              ; animation                                     ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 1,113                                         ;
;     Total combinational functions  ; 999                                           ;
;     Dedicated logic registers      ; 318                                           ;
; Total registers                    ; 318                                           ;
; Total pins                         ; 198                                           ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 71,680                                        ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 1                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; animation          ; animation          ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+--------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                              ;
+--------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+
; ../../ps2lab1/keyboard.v             ; yes             ; User Verilog HDL File                  ; W:/Final Project/ps2lab1/keyboard.v                                       ;
; ../../ps2lab1/oneshot.v              ; yes             ; User Verilog HDL File                  ; W:/Final Project/ps2lab1/oneshot.v                                        ;
; animation.v                          ; yes             ; User Verilog HDL File                  ; W:/Final Project/Lab7_solution/part3/animation.v                          ;
; test_plotting.v                      ; yes             ; User Verilog HDL File                  ; W:/Final Project/Lab7_solution/part3/test_plotting.v                      ;
; vga_adapter/vga_pll.v                ; yes             ; User Wizard-Generated File             ; W:/Final Project/Lab7_solution/part3/vga_adapter/vga_pll.v                ;
; vga_adapter/vga_adapter.v            ; yes             ; User Verilog HDL File                  ; W:/Final Project/Lab7_solution/part3/vga_adapter/vga_adapter.v            ;
; vga_adapter/vga_address_translator.v ; yes             ; User Verilog HDL File                  ; W:/Final Project/Lab7_solution/part3/vga_adapter/vga_address_translator.v ;
; vga_adapter/vga_controller.v         ; yes             ; User Verilog HDL File                  ; W:/Final Project/Lab7_solution/part3/vga_adapter/vga_controller.v         ;
; altsyncram.tdf                       ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf               ;
; db/altsyncram_shg1.tdf               ; yes             ; Auto-Generated Megafunction            ; W:/Final Project/Lab7_solution/part3/db/altsyncram_shg1.tdf               ;
; db/altsyncram_sbr1.tdf               ; yes             ; Auto-Generated Megafunction            ; W:/Final Project/Lab7_solution/part3/db/altsyncram_sbr1.tdf               ;
; db/decode_6oa.tdf                    ; yes             ; Auto-Generated Megafunction            ; W:/Final Project/Lab7_solution/part3/db/decode_6oa.tdf                    ;
; db/mux_hib.tdf                       ; yes             ; Auto-Generated Megafunction            ; W:/Final Project/Lab7_solution/part3/db/mux_hib.tdf                       ;
; altpll.tdf                           ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altpll.tdf                   ;
; lpm_ram_dq.tdf                       ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/lpm_ram_dq.tdf               ;
; altram.tdf                           ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altram.tdf                   ;
; db/altsyncram_re91.tdf               ; yes             ; Auto-Generated Megafunction            ; W:/Final Project/Lab7_solution/part3/db/altsyncram_re91.tdf               ;
; frog.mif                             ; yes             ; Auto-Found Memory Initialization File  ; W:/Final Project/Lab7_solution/part3/frog.mif                             ;
; db/altsyncram_3b91.tdf               ; yes             ; Auto-Generated Megafunction            ; W:/Final Project/Lab7_solution/part3/db/altsyncram_3b91.tdf               ;
; car.mif                              ; yes             ; Auto-Found Memory Initialization File  ; W:/Final Project/Lab7_solution/part3/car.mif                              ;
; db/altsyncram_qj91.tdf               ; yes             ; Auto-Generated Megafunction            ; W:/Final Project/Lab7_solution/part3/db/altsyncram_qj91.tdf               ;
; score1.mif                           ; yes             ; Auto-Found Memory Initialization File  ; W:/Final Project/Lab7_solution/part3/score1.mif                           ;
; db/altsyncram_rj91.tdf               ; yes             ; Auto-Generated Megafunction            ; W:/Final Project/Lab7_solution/part3/db/altsyncram_rj91.tdf               ;
; score2.mif                           ; yes             ; Auto-Found Memory Initialization File  ; W:/Final Project/Lab7_solution/part3/score2.mif                           ;
; db/altsyncram_sj91.tdf               ; yes             ; Auto-Generated Megafunction            ; W:/Final Project/Lab7_solution/part3/db/altsyncram_sj91.tdf               ;
; score3.mif                           ; yes             ; Auto-Found Memory Initialization File  ; W:/Final Project/Lab7_solution/part3/score3.mif                           ;
; db/altsyncram_gi91.tdf               ; yes             ; Auto-Generated Megafunction            ; W:/Final Project/Lab7_solution/part3/db/altsyncram_gi91.tdf               ;
; lives.mif                            ; yes             ; Auto-Found Memory Initialization File  ; W:/Final Project/Lab7_solution/part3/lives.mif                            ;
+--------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 1,113    ;
;                                             ;          ;
; Total combinational functions               ; 999      ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 410      ;
;     -- 3 input functions                    ; 295      ;
;     -- <=2 input functions                  ; 294      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 700      ;
;     -- arithmetic mode                      ; 299      ;
;                                             ;          ;
; Total registers                             ; 318      ;
;     -- Dedicated logic registers            ; 318      ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 198      ;
; Total memory bits                           ; 71680    ;
; Total PLLs                                  ; 1        ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 275      ;
; Total fan-out                               ; 4720     ;
; Average fan-out                             ; 3.05     ;
+---------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                              ; Library Name ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
; |animation                                              ; 999 (11)          ; 318 (5)      ; 71680       ; 0            ; 0       ; 0         ; 198  ; 0            ; |animation                                                                                                                       ; work         ;
;    |keyboard:kbd|                                       ; 13 (13)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|keyboard:kbd                                                                                                          ;              ;
;    |test_plotting:FSM|                                  ; 871 (726)         ; 249 (69)     ; 14080       ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM                                                                                                     ;              ;
;       |counter:counter_x1|                              ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|counter:counter_x1                                                                                  ;              ;
;       |counter:counter_x2|                              ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|counter:counter_x2                                                                                  ;              ;
;       |counter:counter_x3|                              ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|counter:counter_x3                                                                                  ;              ;
;       |counter:counter_x4|                              ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|counter:counter_x4                                                                                  ;              ;
;       |counter:counter_x|                               ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|counter:counter_x                                                                                   ;              ;
;       |counter:counter_y1|                              ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|counter:counter_y1                                                                                  ;              ;
;       |counter:counter_y2|                              ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|counter:counter_y2                                                                                  ;              ;
;       |counter:counter_y3|                              ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|counter:counter_y3                                                                                  ;              ;
;       |counter:counter_y4|                              ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|counter:counter_y4                                                                                  ;              ;
;       |counter:counter_y|                               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|counter:counter_y                                                                                   ;              ;
;       |fsm:my_fsm1|                                     ; 42 (11)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|fsm:my_fsm1                                                                                         ;              ;
;          |counter:delay|                                ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|fsm:my_fsm1|counter:delay                                                                           ;              ;
;       |fsm:my_fsm2|                                     ; 10 (10)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|fsm:my_fsm2                                                                                         ;              ;
;       |fsm:my_fsm3|                                     ; 11 (11)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|fsm:my_fsm3                                                                                         ;              ;
;       |fsm:my_fsm4|                                     ; 19 (19)           ; 36 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|fsm:my_fsm4                                                                                         ;              ;
;          |counter:delay|                                ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|fsm:my_fsm4|counter:delay                                                                           ;              ;
;       |fsm:my_fsm|                                      ; 12 (12)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|fsm:my_fsm                                                                                          ;              ;
;       |lpm_ram_dq:my_ram_car|                           ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|lpm_ram_dq:my_ram_car                                                                               ;              ;
;          |altram:sram|                                  ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|lpm_ram_dq:my_ram_car|altram:sram                                                                   ;              ;
;             |altsyncram:ram_block|                      ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|lpm_ram_dq:my_ram_car|altram:sram|altsyncram:ram_block                                              ;              ;
;                |altsyncram_3b91:auto_generated|         ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|lpm_ram_dq:my_ram_car|altram:sram|altsyncram:ram_block|altsyncram_3b91:auto_generated               ;              ;
;       |lpm_ram_dq:my_ram_frog|                          ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|lpm_ram_dq:my_ram_frog                                                                              ;              ;
;          |altram:sram|                                  ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|lpm_ram_dq:my_ram_frog|altram:sram                                                                  ;              ;
;             |altsyncram:ram_block|                      ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|lpm_ram_dq:my_ram_frog|altram:sram|altsyncram:ram_block                                             ;              ;
;                |altsyncram_re91:auto_generated|         ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|lpm_ram_dq:my_ram_frog|altram:sram|altsyncram:ram_block|altsyncram_re91:auto_generated              ;              ;
;       |lpm_ram_dq:my_ram_lives|                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|lpm_ram_dq:my_ram_lives                                                                             ;              ;
;          |altram:sram|                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|lpm_ram_dq:my_ram_lives|altram:sram                                                                 ;              ;
;             |altsyncram:ram_block|                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|lpm_ram_dq:my_ram_lives|altram:sram|altsyncram:ram_block                                            ;              ;
;                |altsyncram_gi91:auto_generated|         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|lpm_ram_dq:my_ram_lives|altram:sram|altsyncram:ram_block|altsyncram_gi91:auto_generated             ;              ;
;       |lpm_ram_dq:my_ram_score1|                        ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|lpm_ram_dq:my_ram_score1                                                                            ;              ;
;          |altram:sram|                                  ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|lpm_ram_dq:my_ram_score1|altram:sram                                                                ;              ;
;             |altsyncram:ram_block|                      ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|lpm_ram_dq:my_ram_score1|altram:sram|altsyncram:ram_block                                           ;              ;
;                |altsyncram_qj91:auto_generated|         ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|lpm_ram_dq:my_ram_score1|altram:sram|altsyncram:ram_block|altsyncram_qj91:auto_generated            ;              ;
;       |lpm_ram_dq:my_ram_score2|                        ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|lpm_ram_dq:my_ram_score2                                                                            ;              ;
;          |altram:sram|                                  ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|lpm_ram_dq:my_ram_score2|altram:sram                                                                ;              ;
;             |altsyncram:ram_block|                      ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|lpm_ram_dq:my_ram_score2|altram:sram|altsyncram:ram_block                                           ;              ;
;                |altsyncram_rj91:auto_generated|         ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|lpm_ram_dq:my_ram_score2|altram:sram|altsyncram:ram_block|altsyncram_rj91:auto_generated            ;              ;
;       |lpm_ram_dq:my_ram_score3|                        ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|lpm_ram_dq:my_ram_score3                                                                            ;              ;
;          |altram:sram|                                  ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|lpm_ram_dq:my_ram_score3|altram:sram                                                                ;              ;
;             |altsyncram:ram_block|                      ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|lpm_ram_dq:my_ram_score3|altram:sram|altsyncram:ram_block                                           ;              ;
;                |altsyncram_sj91:auto_generated|         ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|lpm_ram_dq:my_ram_score3|altram:sram|altsyncram:ram_block|altsyncram_sj91:auto_generated            ;              ;
;       |my_reg:current_x|                                ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|my_reg:current_x                                                                                    ;              ;
;       |my_reg:current_y1|                               ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|my_reg:current_y1                                                                                   ;              ;
;       |my_reg:current_y2|                               ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|my_reg:current_y2                                                                                   ;              ;
;       |my_reg:current_y3|                               ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|my_reg:current_y3                                                                                   ;              ;
;       |my_reg:current_y4|                               ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|my_reg:current_y4                                                                                   ;              ;
;       |my_reg:current_y|                                ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|test_plotting:FSM|my_reg:current_y                                                                                    ;              ;
;    |vga_adapter:VGA|                                    ; 104 (2)           ; 32 (0)       ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|vga_adapter:VGA                                                                                                       ;              ;
;       |altsyncram:VideoMemory|                          ; 24 (0)            ; 6 (0)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|vga_adapter:VGA|altsyncram:VideoMemory                                                                                ;              ;
;          |altsyncram_shg1:auto_generated|               ; 24 (0)            ; 6 (0)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated                                                 ;              ;
;             |altsyncram_sbr1:altsyncram1|               ; 24 (0)            ; 6 (6)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1                     ;              ;
;                |decode_6oa:decode4|                     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|decode_6oa:decode4  ;              ;
;                |decode_6oa:decode_a|                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|decode_6oa:decode_a ;              ;
;                |decode_6oa:decode_b|                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|decode_6oa:decode_b ;              ;
;                |mux_hib:mux5|                           ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5        ;              ;
;       |vga_address_translator:user_input_translator|    ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|vga_adapter:VGA|vga_address_translator:user_input_translator                                                          ;              ;
;       |vga_controller:controller|                       ; 60 (42)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|vga_adapter:VGA|vga_controller:controller                                                                             ;              ;
;          |vga_address_translator:controller_translator| ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                ;              ;
;       |vga_pll:mypll|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|vga_adapter:VGA|vga_pll:mypll                                                                                         ;              ;
;          |altpll:altpll_component|                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                 ;              ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------------+
; Name                                                                                                                  ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF        ;
+-----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------------+
; test_plotting:FSM|lpm_ram_dq:my_ram_car|altram:sram|altsyncram:ram_block|altsyncram_3b91:auto_generated|ALTSYNCRAM    ; AUTO ; Single Port    ; 1024         ; 3            ; --           ; --           ; 3072  ; car.mif    ;
; test_plotting:FSM|lpm_ram_dq:my_ram_frog|altram:sram|altsyncram:ram_block|altsyncram_re91:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port    ; 1024         ; 3            ; --           ; --           ; 3072  ; frog.mif   ;
; test_plotting:FSM|lpm_ram_dq:my_ram_lives|altram:sram|altsyncram:ram_block|altsyncram_gi91:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port    ; 1024         ; 3            ; --           ; --           ; 3072  ; lives.mif  ;
; test_plotting:FSM|lpm_ram_dq:my_ram_score1|altram:sram|altsyncram:ram_block|altsyncram_qj91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port    ; 1024         ; 3            ; --           ; --           ; 3072  ; score1.mif ;
; test_plotting:FSM|lpm_ram_dq:my_ram_score2|altram:sram|altsyncram:ram_block|altsyncram_rj91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port    ; 1024         ; 3            ; --           ; --           ; 3072  ; score2.mif ;
; test_plotting:FSM|lpm_ram_dq:my_ram_score3|altram:sram|altsyncram:ram_block|altsyncram_sj91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port    ; 1024         ; 3            ; --           ; --           ; 3072  ; score3.mif ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ALTSYNCRAM          ; AUTO ; True Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; None       ;
+-----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |animation|test_plotting:FSM|CS                       ;
+--------------+--------------+------+------+------+------+------+------+
; Name         ; CS.COLLISION ; CS.X ; CS.L ; CS.R ; CS.D ; CS.U ; CS.A ;
+--------------+--------------+------+------+------+------+------+------+
; CS.A         ; 0            ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ;
; CS.U         ; 0            ; 0    ; 0    ; 0    ; 0    ; 1    ; 1    ;
; CS.D         ; 0            ; 0    ; 0    ; 0    ; 1    ; 0    ; 1    ;
; CS.R         ; 0            ; 0    ; 0    ; 1    ; 0    ; 0    ; 1    ;
; CS.L         ; 0            ; 0    ; 1    ; 0    ; 0    ; 0    ; 1    ;
; CS.X         ; 0            ; 1    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; CS.COLLISION ; 1            ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
+--------------+--------------+------+------+------+------+------+------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |animation|test_plotting:FSM|fsm:my_fsm4|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------+---------------------------+---------------------------+------------------------+--------------------------------+--------------------------------+---------------------------------+----------------------------------+--------------------------------+--------------------------------+---------------------------------+--------------------------------+---------------------------------+--------------------------------+---------------------------+--------------------------+
; Name                             ; current_state.INCREMENT_Y ; current_state.INCREMENT_X ; current_state.DRAW_DOT ; current_state.WAIT_TENTH_CYCLE ; current_state.WAIT_NINTH_CYCLE ; current_state.WAIT_EIGHTH_CYCLE ; current_state.WAIT_SEVENTH_CYCLE ; current_state.WAIT_SIXTH_CYCLE ; current_state.WAIT_FIFTH_CYCLE ; current_state.WAIT_FOURTH_CYCLE ; current_state.WAIT_THIRD_CYCLE ; current_state.WAIT_SECOND_CYCLE ; current_state.WAIT_FIRST_CYCLE ; current_state.MOVE_ORIGIN ; current_state.WAIT_STATE ;
+----------------------------------+---------------------------+---------------------------+------------------------+--------------------------------+--------------------------------+---------------------------------+----------------------------------+--------------------------------+--------------------------------+---------------------------------+--------------------------------+---------------------------------+--------------------------------+---------------------------+--------------------------+
; current_state.WAIT_STATE         ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 0                        ;
; current_state.MOVE_ORIGIN        ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 1                         ; 1                        ;
; current_state.WAIT_FIRST_CYCLE   ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 1                              ; 0                         ; 1                        ;
; current_state.WAIT_SECOND_CYCLE  ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 1                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_THIRD_CYCLE   ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 1                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_FOURTH_CYCLE  ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 1                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_FIFTH_CYCLE   ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 1                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_SIXTH_CYCLE   ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 1                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_SEVENTH_CYCLE ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 1                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_EIGHTH_CYCLE  ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 1                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_NINTH_CYCLE   ; 0                         ; 0                         ; 0                      ; 0                              ; 1                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_TENTH_CYCLE   ; 0                         ; 0                         ; 0                      ; 1                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.DRAW_DOT           ; 0                         ; 0                         ; 1                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.INCREMENT_X        ; 0                         ; 1                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.INCREMENT_Y        ; 1                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
+----------------------------------+---------------------------+---------------------------+------------------------+--------------------------------+--------------------------------+---------------------------------+----------------------------------+--------------------------------+--------------------------------+---------------------------------+--------------------------------+---------------------------------+--------------------------------+---------------------------+--------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |animation|test_plotting:FSM|fsm:my_fsm3|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------+---------------------------+---------------------------+------------------------+--------------------------------+--------------------------------+---------------------------------+----------------------------------+--------------------------------+--------------------------------+---------------------------------+--------------------------------+---------------------------------+--------------------------------+---------------------------+--------------------------+
; Name                             ; current_state.INCREMENT_Y ; current_state.INCREMENT_X ; current_state.DRAW_DOT ; current_state.WAIT_TENTH_CYCLE ; current_state.WAIT_NINTH_CYCLE ; current_state.WAIT_EIGHTH_CYCLE ; current_state.WAIT_SEVENTH_CYCLE ; current_state.WAIT_SIXTH_CYCLE ; current_state.WAIT_FIFTH_CYCLE ; current_state.WAIT_FOURTH_CYCLE ; current_state.WAIT_THIRD_CYCLE ; current_state.WAIT_SECOND_CYCLE ; current_state.WAIT_FIRST_CYCLE ; current_state.MOVE_ORIGIN ; current_state.WAIT_STATE ;
+----------------------------------+---------------------------+---------------------------+------------------------+--------------------------------+--------------------------------+---------------------------------+----------------------------------+--------------------------------+--------------------------------+---------------------------------+--------------------------------+---------------------------------+--------------------------------+---------------------------+--------------------------+
; current_state.WAIT_STATE         ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 0                        ;
; current_state.MOVE_ORIGIN        ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 1                         ; 1                        ;
; current_state.WAIT_FIRST_CYCLE   ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 1                              ; 0                         ; 1                        ;
; current_state.WAIT_SECOND_CYCLE  ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 1                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_THIRD_CYCLE   ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 1                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_FOURTH_CYCLE  ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 1                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_FIFTH_CYCLE   ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 1                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_SIXTH_CYCLE   ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 1                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_SEVENTH_CYCLE ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 1                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_EIGHTH_CYCLE  ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 1                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_NINTH_CYCLE   ; 0                         ; 0                         ; 0                      ; 0                              ; 1                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_TENTH_CYCLE   ; 0                         ; 0                         ; 0                      ; 1                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.DRAW_DOT           ; 0                         ; 0                         ; 1                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.INCREMENT_X        ; 0                         ; 1                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.INCREMENT_Y        ; 1                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
+----------------------------------+---------------------------+---------------------------+------------------------+--------------------------------+--------------------------------+---------------------------------+----------------------------------+--------------------------------+--------------------------------+---------------------------------+--------------------------------+---------------------------------+--------------------------------+---------------------------+--------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |animation|test_plotting:FSM|fsm:my_fsm2|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------+---------------------------+---------------------------+------------------------+--------------------------------+--------------------------------+---------------------------------+----------------------------------+--------------------------------+--------------------------------+---------------------------------+--------------------------------+---------------------------------+--------------------------------+---------------------------+--------------------------+
; Name                             ; current_state.INCREMENT_Y ; current_state.INCREMENT_X ; current_state.DRAW_DOT ; current_state.WAIT_TENTH_CYCLE ; current_state.WAIT_NINTH_CYCLE ; current_state.WAIT_EIGHTH_CYCLE ; current_state.WAIT_SEVENTH_CYCLE ; current_state.WAIT_SIXTH_CYCLE ; current_state.WAIT_FIFTH_CYCLE ; current_state.WAIT_FOURTH_CYCLE ; current_state.WAIT_THIRD_CYCLE ; current_state.WAIT_SECOND_CYCLE ; current_state.WAIT_FIRST_CYCLE ; current_state.MOVE_ORIGIN ; current_state.WAIT_STATE ;
+----------------------------------+---------------------------+---------------------------+------------------------+--------------------------------+--------------------------------+---------------------------------+----------------------------------+--------------------------------+--------------------------------+---------------------------------+--------------------------------+---------------------------------+--------------------------------+---------------------------+--------------------------+
; current_state.WAIT_STATE         ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 0                        ;
; current_state.MOVE_ORIGIN        ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 1                         ; 1                        ;
; current_state.WAIT_FIRST_CYCLE   ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 1                              ; 0                         ; 1                        ;
; current_state.WAIT_SECOND_CYCLE  ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 1                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_THIRD_CYCLE   ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 1                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_FOURTH_CYCLE  ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 1                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_FIFTH_CYCLE   ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 1                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_SIXTH_CYCLE   ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 1                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_SEVENTH_CYCLE ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 1                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_EIGHTH_CYCLE  ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 1                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_NINTH_CYCLE   ; 0                         ; 0                         ; 0                      ; 0                              ; 1                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_TENTH_CYCLE   ; 0                         ; 0                         ; 0                      ; 1                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.DRAW_DOT           ; 0                         ; 0                         ; 1                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.INCREMENT_X        ; 0                         ; 1                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.INCREMENT_Y        ; 1                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
+----------------------------------+---------------------------+---------------------------+------------------------+--------------------------------+--------------------------------+---------------------------------+----------------------------------+--------------------------------+--------------------------------+---------------------------------+--------------------------------+---------------------------------+--------------------------------+---------------------------+--------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |animation|test_plotting:FSM|fsm:my_fsm1|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------+---------------------------+---------------------------+------------------------+--------------------------------+--------------------------------+---------------------------------+----------------------------------+--------------------------------+--------------------------------+---------------------------------+--------------------------------+---------------------------------+--------------------------------+---------------------------+--------------------------+
; Name                             ; current_state.INCREMENT_Y ; current_state.INCREMENT_X ; current_state.DRAW_DOT ; current_state.WAIT_TENTH_CYCLE ; current_state.WAIT_NINTH_CYCLE ; current_state.WAIT_EIGHTH_CYCLE ; current_state.WAIT_SEVENTH_CYCLE ; current_state.WAIT_SIXTH_CYCLE ; current_state.WAIT_FIFTH_CYCLE ; current_state.WAIT_FOURTH_CYCLE ; current_state.WAIT_THIRD_CYCLE ; current_state.WAIT_SECOND_CYCLE ; current_state.WAIT_FIRST_CYCLE ; current_state.MOVE_ORIGIN ; current_state.WAIT_STATE ;
+----------------------------------+---------------------------+---------------------------+------------------------+--------------------------------+--------------------------------+---------------------------------+----------------------------------+--------------------------------+--------------------------------+---------------------------------+--------------------------------+---------------------------------+--------------------------------+---------------------------+--------------------------+
; current_state.WAIT_STATE         ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 0                        ;
; current_state.MOVE_ORIGIN        ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 1                         ; 1                        ;
; current_state.WAIT_FIRST_CYCLE   ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 1                              ; 0                         ; 1                        ;
; current_state.WAIT_SECOND_CYCLE  ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 1                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_THIRD_CYCLE   ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 1                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_FOURTH_CYCLE  ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 1                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_FIFTH_CYCLE   ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 1                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_SIXTH_CYCLE   ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 1                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_SEVENTH_CYCLE ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 1                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_EIGHTH_CYCLE  ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 1                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_NINTH_CYCLE   ; 0                         ; 0                         ; 0                      ; 0                              ; 1                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_TENTH_CYCLE   ; 0                         ; 0                         ; 0                      ; 1                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.DRAW_DOT           ; 0                         ; 0                         ; 1                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.INCREMENT_X        ; 0                         ; 1                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.INCREMENT_Y        ; 1                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
+----------------------------------+---------------------------+---------------------------+------------------------+--------------------------------+--------------------------------+---------------------------------+----------------------------------+--------------------------------+--------------------------------+---------------------------------+--------------------------------+---------------------------------+--------------------------------+---------------------------+--------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |animation|test_plotting:FSM|fsm:my_fsm|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------+---------------------------+---------------------------+------------------------+--------------------------------+--------------------------------+---------------------------------+----------------------------------+--------------------------------+--------------------------------+---------------------------------+--------------------------------+---------------------------------+--------------------------------+---------------------------+--------------------------+
; Name                             ; current_state.INCREMENT_Y ; current_state.INCREMENT_X ; current_state.DRAW_DOT ; current_state.WAIT_TENTH_CYCLE ; current_state.WAIT_NINTH_CYCLE ; current_state.WAIT_EIGHTH_CYCLE ; current_state.WAIT_SEVENTH_CYCLE ; current_state.WAIT_SIXTH_CYCLE ; current_state.WAIT_FIFTH_CYCLE ; current_state.WAIT_FOURTH_CYCLE ; current_state.WAIT_THIRD_CYCLE ; current_state.WAIT_SECOND_CYCLE ; current_state.WAIT_FIRST_CYCLE ; current_state.MOVE_ORIGIN ; current_state.WAIT_STATE ;
+----------------------------------+---------------------------+---------------------------+------------------------+--------------------------------+--------------------------------+---------------------------------+----------------------------------+--------------------------------+--------------------------------+---------------------------------+--------------------------------+---------------------------------+--------------------------------+---------------------------+--------------------------+
; current_state.WAIT_STATE         ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 0                        ;
; current_state.MOVE_ORIGIN        ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 1                         ; 1                        ;
; current_state.WAIT_FIRST_CYCLE   ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 1                              ; 0                         ; 1                        ;
; current_state.WAIT_SECOND_CYCLE  ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 1                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_THIRD_CYCLE   ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 1                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_FOURTH_CYCLE  ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 1                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_FIFTH_CYCLE   ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 1                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_SIXTH_CYCLE   ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 1                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_SEVENTH_CYCLE ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 1                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_EIGHTH_CYCLE  ; 0                         ; 0                         ; 0                      ; 0                              ; 0                              ; 1                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_NINTH_CYCLE   ; 0                         ; 0                         ; 0                      ; 0                              ; 1                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.WAIT_TENTH_CYCLE   ; 0                         ; 0                         ; 0                      ; 1                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.DRAW_DOT           ; 0                         ; 0                         ; 1                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.INCREMENT_X        ; 0                         ; 1                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
; current_state.INCREMENT_Y        ; 1                         ; 0                         ; 0                      ; 0                              ; 0                              ; 0                               ; 0                                ; 0                              ; 0                              ; 0                               ; 0                              ; 0                               ; 0                              ; 0                         ; 1                        ;
+----------------------------------+---------------------------+---------------------------+------------------------+--------------------------------+--------------------------------+---------------------------------+----------------------------------+--------------------------------+--------------------------------+---------------------------------+--------------------------------+---------------------------------+--------------------------------+---------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                ;
+---------------------------------------------------+---------------------------------------------------------------+
; Register name                                     ; Reason for Removal                                            ;
+---------------------------------------------------+---------------------------------------------------------------+
; test_plotting:FSM|new_x4[0..3]                    ; Stuck at GND due to stuck port data_in                        ;
; test_plotting:FSM|new_x3[0..7]                    ; Stuck at GND due to stuck port data_in                        ;
; test_plotting:FSM|new_x2[0..7]                    ; Stuck at GND due to stuck port data_in                        ;
; test_plotting:FSM|new_x1[0..7]                    ; Stuck at GND due to stuck port data_in                        ;
; test_plotting:FSM|my_reg:current_x4|q[0..3]       ; Stuck at GND due to stuck port data_in                        ;
; test_plotting:FSM|my_reg:current_x3|q[0..7]       ; Stuck at GND due to stuck port data_in                        ;
; test_plotting:FSM|my_reg:current_x2|q[0..7]       ; Stuck at GND due to stuck port data_in                        ;
; test_plotting:FSM|my_reg:current_x1|q[0..7]       ; Stuck at GND due to stuck port data_in                        ;
; test_plotting:FSM|my_reg:current_x|q[0..1]        ; Stuck at GND due to stuck port data_in                        ;
; test_plotting:FSM|my_reg:current_y|q[1]           ; Stuck at GND due to stuck port data_in                        ;
; test_plotting:FSM|fsm:my_fsm1|counter:delay|q[0]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[0]  ;
; test_plotting:FSM|fsm:my_fsm2|counter:delay|q[0]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[0]  ;
; test_plotting:FSM|fsm:my_fsm3|counter:delay|q[0]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[0]  ;
; test_plotting:FSM|fsm:my_fsm|counter:delay|q[0]   ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[0]  ;
; test_plotting:FSM|fsm:my_fsm1|counter:delay|q[19] ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[19] ;
; test_plotting:FSM|fsm:my_fsm2|counter:delay|q[19] ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[19] ;
; test_plotting:FSM|fsm:my_fsm3|counter:delay|q[19] ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[19] ;
; test_plotting:FSM|fsm:my_fsm|counter:delay|q[19]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[19] ;
; test_plotting:FSM|fsm:my_fsm1|counter:delay|q[18] ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[18] ;
; test_plotting:FSM|fsm:my_fsm2|counter:delay|q[18] ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[18] ;
; test_plotting:FSM|fsm:my_fsm3|counter:delay|q[18] ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[18] ;
; test_plotting:FSM|fsm:my_fsm|counter:delay|q[18]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[18] ;
; test_plotting:FSM|fsm:my_fsm1|counter:delay|q[17] ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[17] ;
; test_plotting:FSM|fsm:my_fsm2|counter:delay|q[17] ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[17] ;
; test_plotting:FSM|fsm:my_fsm3|counter:delay|q[17] ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[17] ;
; test_plotting:FSM|fsm:my_fsm|counter:delay|q[17]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[17] ;
; test_plotting:FSM|fsm:my_fsm1|counter:delay|q[16] ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[16] ;
; test_plotting:FSM|fsm:my_fsm2|counter:delay|q[16] ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[16] ;
; test_plotting:FSM|fsm:my_fsm3|counter:delay|q[16] ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[16] ;
; test_plotting:FSM|fsm:my_fsm|counter:delay|q[16]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[16] ;
; test_plotting:FSM|fsm:my_fsm1|counter:delay|q[15] ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[15] ;
; test_plotting:FSM|fsm:my_fsm2|counter:delay|q[15] ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[15] ;
; test_plotting:FSM|fsm:my_fsm3|counter:delay|q[15] ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[15] ;
; test_plotting:FSM|fsm:my_fsm|counter:delay|q[15]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[15] ;
; test_plotting:FSM|fsm:my_fsm1|counter:delay|q[14] ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[14] ;
; test_plotting:FSM|fsm:my_fsm2|counter:delay|q[14] ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[14] ;
; test_plotting:FSM|fsm:my_fsm3|counter:delay|q[14] ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[14] ;
; test_plotting:FSM|fsm:my_fsm|counter:delay|q[14]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[14] ;
; test_plotting:FSM|fsm:my_fsm1|counter:delay|q[13] ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[13] ;
; test_plotting:FSM|fsm:my_fsm2|counter:delay|q[13] ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[13] ;
; test_plotting:FSM|fsm:my_fsm3|counter:delay|q[13] ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[13] ;
; test_plotting:FSM|fsm:my_fsm|counter:delay|q[13]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[13] ;
; test_plotting:FSM|fsm:my_fsm1|counter:delay|q[12] ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[12] ;
; test_plotting:FSM|fsm:my_fsm2|counter:delay|q[12] ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[12] ;
; test_plotting:FSM|fsm:my_fsm3|counter:delay|q[12] ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[12] ;
; test_plotting:FSM|fsm:my_fsm|counter:delay|q[12]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[12] ;
; test_plotting:FSM|fsm:my_fsm1|counter:delay|q[11] ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[11] ;
; test_plotting:FSM|fsm:my_fsm2|counter:delay|q[11] ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[11] ;
; test_plotting:FSM|fsm:my_fsm3|counter:delay|q[11] ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[11] ;
; test_plotting:FSM|fsm:my_fsm|counter:delay|q[11]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[11] ;
; test_plotting:FSM|fsm:my_fsm1|counter:delay|q[10] ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[10] ;
; test_plotting:FSM|fsm:my_fsm2|counter:delay|q[10] ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[10] ;
; test_plotting:FSM|fsm:my_fsm3|counter:delay|q[10] ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[10] ;
; test_plotting:FSM|fsm:my_fsm|counter:delay|q[10]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[10] ;
; test_plotting:FSM|fsm:my_fsm1|counter:delay|q[9]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[9]  ;
; test_plotting:FSM|fsm:my_fsm2|counter:delay|q[9]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[9]  ;
; test_plotting:FSM|fsm:my_fsm3|counter:delay|q[9]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[9]  ;
; test_plotting:FSM|fsm:my_fsm|counter:delay|q[9]   ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[9]  ;
; test_plotting:FSM|fsm:my_fsm1|counter:delay|q[8]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[8]  ;
; test_plotting:FSM|fsm:my_fsm2|counter:delay|q[8]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[8]  ;
; test_plotting:FSM|fsm:my_fsm3|counter:delay|q[8]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[8]  ;
; test_plotting:FSM|fsm:my_fsm|counter:delay|q[8]   ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[8]  ;
; test_plotting:FSM|fsm:my_fsm1|counter:delay|q[7]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[7]  ;
; test_plotting:FSM|fsm:my_fsm2|counter:delay|q[7]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[7]  ;
; test_plotting:FSM|fsm:my_fsm3|counter:delay|q[7]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[7]  ;
; test_plotting:FSM|fsm:my_fsm|counter:delay|q[7]   ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[7]  ;
; test_plotting:FSM|fsm:my_fsm1|counter:delay|q[6]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[6]  ;
; test_plotting:FSM|fsm:my_fsm2|counter:delay|q[6]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[6]  ;
; test_plotting:FSM|fsm:my_fsm3|counter:delay|q[6]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[6]  ;
; test_plotting:FSM|fsm:my_fsm|counter:delay|q[6]   ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[6]  ;
; test_plotting:FSM|fsm:my_fsm1|counter:delay|q[5]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[5]  ;
; test_plotting:FSM|fsm:my_fsm2|counter:delay|q[5]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[5]  ;
; test_plotting:FSM|fsm:my_fsm3|counter:delay|q[5]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[5]  ;
; test_plotting:FSM|fsm:my_fsm|counter:delay|q[5]   ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[5]  ;
; test_plotting:FSM|fsm:my_fsm1|counter:delay|q[4]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[4]  ;
; test_plotting:FSM|fsm:my_fsm2|counter:delay|q[4]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[4]  ;
; test_plotting:FSM|fsm:my_fsm3|counter:delay|q[4]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[4]  ;
; test_plotting:FSM|fsm:my_fsm|counter:delay|q[4]   ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[4]  ;
; test_plotting:FSM|fsm:my_fsm1|counter:delay|q[3]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[3]  ;
; test_plotting:FSM|fsm:my_fsm2|counter:delay|q[3]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[3]  ;
; test_plotting:FSM|fsm:my_fsm3|counter:delay|q[3]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[3]  ;
; test_plotting:FSM|fsm:my_fsm|counter:delay|q[3]   ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[3]  ;
; test_plotting:FSM|fsm:my_fsm1|counter:delay|q[2]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[2]  ;
; test_plotting:FSM|fsm:my_fsm2|counter:delay|q[2]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[2]  ;
; test_plotting:FSM|fsm:my_fsm3|counter:delay|q[2]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[2]  ;
; test_plotting:FSM|fsm:my_fsm|counter:delay|q[2]   ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[2]  ;
; test_plotting:FSM|fsm:my_fsm1|counter:delay|q[1]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[1]  ;
; test_plotting:FSM|fsm:my_fsm2|counter:delay|q[1]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[1]  ;
; test_plotting:FSM|fsm:my_fsm3|counter:delay|q[1]  ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[1]  ;
; test_plotting:FSM|fsm:my_fsm|counter:delay|q[1]   ; Merged with test_plotting:FSM|fsm:my_fsm4|counter:delay|q[1]  ;
; test_plotting:FSM|lives_lost[0]                   ; Merged with test_plotting:FSM|img_to_show[0]                  ;
; test_plotting:FSM|img_to_show_lives[0]            ; Merged with test_plotting:FSM|img_to_show[0]                  ;
; test_plotting:FSM|img_to_show_lives[1]            ; Merged with test_plotting:FSM|img_to_show[1]                  ;
; test_plotting:FSM|lives_lost[1]                   ; Merged with test_plotting:FSM|img_to_show[1]                  ;
; test_plotting:FSM|CS~2                            ; Lost fanout                                                   ;
; test_plotting:FSM|CS~3                            ; Lost fanout                                                   ;
; test_plotting:FSM|CS~4                            ; Lost fanout                                                   ;
; test_plotting:FSM|fsm:my_fsm4|current_state~4     ; Lost fanout                                                   ;
; test_plotting:FSM|fsm:my_fsm4|current_state~5     ; Lost fanout                                                   ;
; test_plotting:FSM|fsm:my_fsm4|current_state~6     ; Lost fanout                                                   ;
; test_plotting:FSM|fsm:my_fsm4|current_state~7     ; Lost fanout                                                   ;
; test_plotting:FSM|fsm:my_fsm3|current_state~4     ; Lost fanout                                                   ;
; test_plotting:FSM|fsm:my_fsm3|current_state~5     ; Lost fanout                                                   ;
; test_plotting:FSM|fsm:my_fsm3|current_state~6     ; Lost fanout                                                   ;
; test_plotting:FSM|fsm:my_fsm3|current_state~7     ; Lost fanout                                                   ;
; test_plotting:FSM|fsm:my_fsm2|current_state~4     ; Lost fanout                                                   ;
; test_plotting:FSM|fsm:my_fsm2|current_state~5     ; Lost fanout                                                   ;
; test_plotting:FSM|fsm:my_fsm2|current_state~6     ; Lost fanout                                                   ;
; test_plotting:FSM|fsm:my_fsm2|current_state~7     ; Lost fanout                                                   ;
; test_plotting:FSM|fsm:my_fsm1|current_state~4     ; Lost fanout                                                   ;
; test_plotting:FSM|fsm:my_fsm1|current_state~5     ; Lost fanout                                                   ;
; test_plotting:FSM|fsm:my_fsm1|current_state~6     ; Lost fanout                                                   ;
; test_plotting:FSM|fsm:my_fsm1|current_state~7     ; Lost fanout                                                   ;
; test_plotting:FSM|fsm:my_fsm|current_state~4      ; Lost fanout                                                   ;
; test_plotting:FSM|fsm:my_fsm|current_state~5      ; Lost fanout                                                   ;
; test_plotting:FSM|fsm:my_fsm|current_state~6      ; Lost fanout                                                   ;
; test_plotting:FSM|fsm:my_fsm|current_state~7      ; Lost fanout                                                   ;
; Total Number of Removed Registers = 166           ;                                                               ;
+---------------------------------------------------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                        ;
+-----------------------------+---------------------------+------------------------------------------+
; Register name               ; Reason for Removal        ; Registers Removed due to This Register   ;
+-----------------------------+---------------------------+------------------------------------------+
; test_plotting:FSM|new_x4[0] ; Stuck at GND              ; test_plotting:FSM|my_reg:current_x4|q[0] ;
;                             ; due to stuck port data_in ;                                          ;
; test_plotting:FSM|new_x4[1] ; Stuck at GND              ; test_plotting:FSM|my_reg:current_x4|q[1] ;
;                             ; due to stuck port data_in ;                                          ;
; test_plotting:FSM|new_x4[2] ; Stuck at GND              ; test_plotting:FSM|my_reg:current_x4|q[2] ;
;                             ; due to stuck port data_in ;                                          ;
; test_plotting:FSM|new_x4[3] ; Stuck at GND              ; test_plotting:FSM|my_reg:current_x4|q[3] ;
;                             ; due to stuck port data_in ;                                          ;
; test_plotting:FSM|new_x3[0] ; Stuck at GND              ; test_plotting:FSM|my_reg:current_x3|q[0] ;
;                             ; due to stuck port data_in ;                                          ;
; test_plotting:FSM|new_x3[1] ; Stuck at GND              ; test_plotting:FSM|my_reg:current_x3|q[1] ;
;                             ; due to stuck port data_in ;                                          ;
; test_plotting:FSM|new_x3[2] ; Stuck at GND              ; test_plotting:FSM|my_reg:current_x3|q[2] ;
;                             ; due to stuck port data_in ;                                          ;
; test_plotting:FSM|new_x3[3] ; Stuck at GND              ; test_plotting:FSM|my_reg:current_x3|q[3] ;
;                             ; due to stuck port data_in ;                                          ;
; test_plotting:FSM|new_x3[4] ; Stuck at GND              ; test_plotting:FSM|my_reg:current_x3|q[4] ;
;                             ; due to stuck port data_in ;                                          ;
; test_plotting:FSM|new_x3[5] ; Stuck at GND              ; test_plotting:FSM|my_reg:current_x3|q[5] ;
;                             ; due to stuck port data_in ;                                          ;
; test_plotting:FSM|new_x3[6] ; Stuck at GND              ; test_plotting:FSM|my_reg:current_x3|q[6] ;
;                             ; due to stuck port data_in ;                                          ;
; test_plotting:FSM|new_x3[7] ; Stuck at GND              ; test_plotting:FSM|my_reg:current_x3|q[7] ;
;                             ; due to stuck port data_in ;                                          ;
; test_plotting:FSM|new_x2[0] ; Stuck at GND              ; test_plotting:FSM|my_reg:current_x2|q[0] ;
;                             ; due to stuck port data_in ;                                          ;
; test_plotting:FSM|new_x2[1] ; Stuck at GND              ; test_plotting:FSM|my_reg:current_x2|q[1] ;
;                             ; due to stuck port data_in ;                                          ;
; test_plotting:FSM|new_x2[2] ; Stuck at GND              ; test_plotting:FSM|my_reg:current_x2|q[2] ;
;                             ; due to stuck port data_in ;                                          ;
; test_plotting:FSM|new_x2[3] ; Stuck at GND              ; test_plotting:FSM|my_reg:current_x2|q[3] ;
;                             ; due to stuck port data_in ;                                          ;
; test_plotting:FSM|new_x2[4] ; Stuck at GND              ; test_plotting:FSM|my_reg:current_x2|q[4] ;
;                             ; due to stuck port data_in ;                                          ;
; test_plotting:FSM|new_x2[5] ; Stuck at GND              ; test_plotting:FSM|my_reg:current_x2|q[5] ;
;                             ; due to stuck port data_in ;                                          ;
; test_plotting:FSM|new_x2[6] ; Stuck at GND              ; test_plotting:FSM|my_reg:current_x2|q[6] ;
;                             ; due to stuck port data_in ;                                          ;
; test_plotting:FSM|new_x2[7] ; Stuck at GND              ; test_plotting:FSM|my_reg:current_x2|q[7] ;
;                             ; due to stuck port data_in ;                                          ;
; test_plotting:FSM|new_x1[0] ; Stuck at GND              ; test_plotting:FSM|my_reg:current_x1|q[0] ;
;                             ; due to stuck port data_in ;                                          ;
; test_plotting:FSM|new_x1[1] ; Stuck at GND              ; test_plotting:FSM|my_reg:current_x1|q[1] ;
;                             ; due to stuck port data_in ;                                          ;
; test_plotting:FSM|new_x1[2] ; Stuck at GND              ; test_plotting:FSM|my_reg:current_x1|q[2] ;
;                             ; due to stuck port data_in ;                                          ;
; test_plotting:FSM|new_x1[3] ; Stuck at GND              ; test_plotting:FSM|my_reg:current_x1|q[3] ;
;                             ; due to stuck port data_in ;                                          ;
; test_plotting:FSM|new_x1[4] ; Stuck at GND              ; test_plotting:FSM|my_reg:current_x1|q[4] ;
;                             ; due to stuck port data_in ;                                          ;
; test_plotting:FSM|new_x1[5] ; Stuck at GND              ; test_plotting:FSM|my_reg:current_x1|q[5] ;
;                             ; due to stuck port data_in ;                                          ;
; test_plotting:FSM|new_x1[6] ; Stuck at GND              ; test_plotting:FSM|my_reg:current_x1|q[6] ;
;                             ; due to stuck port data_in ;                                          ;
; test_plotting:FSM|new_x1[7] ; Stuck at GND              ; test_plotting:FSM|my_reg:current_x1|q[7] ;
;                             ; due to stuck port data_in ;                                          ;
+-----------------------------+---------------------------+------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 318   ;
; Number of registers using Synchronous Clear  ; 36    ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 212   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 83    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Inverted Register Statistics                        ;
+-------------------------------------------+---------+
; Inverted Register                         ; Fan out ;
+-------------------------------------------+---------+
; test_plotting:FSM|fsm:my_fsm2|erase_state ; 6       ;
; test_plotting:FSM|fsm:my_fsm1|erase_state ; 4       ;
; test_plotting:FSM|fsm:my_fsm|erase_state  ; 4       ;
; test_plotting:FSM|fsm:my_fsm3|erase_state ; 3       ;
; test_plotting:FSM|fsm:my_fsm4|erase_state ; 3       ;
; Total number of inverted registers = 5    ;         ;
+-------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |animation|test_plotting:FSM|my_reg:current_y|q[5] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |animation|test_plotting:FSM|new_y1[2]             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |animation|test_plotting:FSM|new_y2[6]             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |animation|test_plotting:FSM|new_y3[4]             ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |animation|test_plotting:FSM|x[7]                  ;
; 16:1               ; 3 bits    ; 30 LEs        ; 9 LEs                ; 21 LEs                 ; Yes        ; |animation|test_plotting:FSM|chk[1]                ;
; 16:1               ; 4 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |animation|test_plotting:FSM|x[3]                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |animation|test_plotting:FSM|y[6]                  ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |animation|test_plotting:FSM|new_y4[6]             ;
; 20:1               ; 2 bits    ; 26 LEs        ; 12 LEs               ; 14 LEs                 ; Yes        ; |animation|test_plotting:FSM|color[2]              ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |animation|test_plotting:FSM|NS.A                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test_plotting:FSM|lpm_ram_dq:my_ram_frog|altram:sram|altsyncram:ram_block|altsyncram_re91:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test_plotting:FSM|lpm_ram_dq:my_ram_car|altram:sram|altsyncram:ram_block|altsyncram_3b91:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test_plotting:FSM|lpm_ram_dq:my_ram_score1|altram:sram|altsyncram:ram_block|altsyncram_qj91:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test_plotting:FSM|lpm_ram_dq:my_ram_score2|altram:sram|altsyncram:ram_block|altsyncram_rj91:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test_plotting:FSM|lpm_ram_dq:my_ram_score3|altram:sram|altsyncram:ram_block|altsyncram_sj91:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for test_plotting:FSM|lpm_ram_dq:my_ram_lives|altram:sram|altsyncram:ram_block|altsyncram_gi91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+----------------------+------------------+--------------------+
; Parameter Name       ; Value            ; Type               ;
+----------------------+------------------+--------------------+
; COLOUR_CHANNEL_DEPTH ; 1                ; Signed Integer     ;
; MONOCHROME           ; FALSE            ; String             ;
; RESOLUTION           ; 160x120          ; String             ;
; BACKGROUND_IMAGE     ; image.colour.mif ; String             ;
+----------------------+------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; image.colour.mif     ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_shg1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+----------------------+------------+----------------------------------------------------+
; Parameter Name       ; Value      ; Type                                               ;
+----------------------+------------+----------------------------------------------------+
; COLOUR_CHANNEL_DEPTH ; 1          ; Signed Integer                                     ;
; MONOCHROME           ; FALSE      ; String                                             ;
; RESOLUTION           ; 160x120    ; String                                             ;
; C_VERT_NUM_PIXELS    ; 0111100000 ; Unsigned Binary                                    ;
; C_VERT_SYNC_START    ; 0111101101 ; Unsigned Binary                                    ;
; C_VERT_SYNC_END      ; 0111101110 ; Unsigned Binary                                    ;
; C_VERT_TOTAL_COUNT   ; 1000001101 ; Unsigned Binary                                    ;
; C_HORZ_NUM_PIXELS    ; 1010000000 ; Unsigned Binary                                    ;
; C_HORZ_SYNC_START    ; 1010010011 ; Unsigned Binary                                    ;
; C_HORZ_SYNC_END      ; 1011110010 ; Unsigned Binary                                    ;
; C_HORZ_TOTAL_COUNT   ; 1100100000 ; Unsigned Binary                                    ;
+----------------------+------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM ;
+---------------------------+------------+-----------------------+
; Parameter Name            ; Value      ; Type                  ;
+---------------------------+------------+-----------------------+
; IMAGE_WIDTH               ; 10000      ; Unsigned Binary       ;
; IMAGE_WIDTH_COUNTER_BITS  ; 4          ; Signed Integer        ;
; IMAGE_HEIGHT              ; 10000      ; Unsigned Binary       ;
; IMAGE_HEIGHT_COUNTER_BITS ; 4          ; Signed Integer        ;
; BITS_TO_ADDRESS_IMAGE     ; 8          ; Signed Integer        ;
; SCREEN_WIDTH              ; 10100000   ; Unsigned Binary       ;
; SCREEN_HEIGHT             ; 1111000    ; Unsigned Binary       ;
; IMAGE_ID_BITS             ; 2          ; Signed Integer        ;
; IMAGE_FROG                ; frog.mif   ; String                ;
; IMAGE_CAR                 ; car.mif    ; String                ;
; IMAGE_SCORE1              ; score1.mif ; String                ;
; IMAGE_SCORE2              ; score2.mif ; String                ;
; IMAGE_SCORE3              ; score3.mif ; String                ;
; IMAGE_LIVES               ; lives.mif  ; String                ;
; A                         ; 000        ; Unsigned Binary       ;
; U                         ; 001        ; Unsigned Binary       ;
; D                         ; 010        ; Unsigned Binary       ;
; R                         ; 100        ; Unsigned Binary       ;
; L                         ; 101        ; Unsigned Binary       ;
; COLLISION                 ; 111        ; Unsigned Binary       ;
; X                         ; 110        ; Unsigned Binary       ;
+---------------------------+------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|lpm_ram_dq:my_ram_frog ;
+------------------------+------------+-------------------------------------------------+
; Parameter Name         ; Value      ; Type                                            ;
+------------------------+------------+-------------------------------------------------+
; LPM_WIDTH              ; 3          ; Signed Integer                                  ;
; LPM_WIDTHAD            ; 10         ; Signed Integer                                  ;
; LPM_NUMWORDS           ; 1024       ; Untyped                                         ;
; LPM_INDATA             ; REGISTERED ; Untyped                                         ;
; LPM_ADDRESS_CONTROL    ; REGISTERED ; Untyped                                         ;
; LPM_OUTDATA            ; REGISTERED ; Untyped                                         ;
; LPM_FILE               ; frog.mif   ; Untyped                                         ;
; USE_EAB                ; ON         ; Untyped                                         ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                         ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                  ;
+------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|lpm_ram_dq:my_ram_car ;
+------------------------+------------+------------------------------------------------+
; Parameter Name         ; Value      ; Type                                           ;
+------------------------+------------+------------------------------------------------+
; LPM_WIDTH              ; 3          ; Signed Integer                                 ;
; LPM_WIDTHAD            ; 10         ; Signed Integer                                 ;
; LPM_NUMWORDS           ; 1024       ; Untyped                                        ;
; LPM_INDATA             ; REGISTERED ; Untyped                                        ;
; LPM_ADDRESS_CONTROL    ; REGISTERED ; Untyped                                        ;
; LPM_OUTDATA            ; REGISTERED ; Untyped                                        ;
; LPM_FILE               ; car.mif    ; Untyped                                        ;
; USE_EAB                ; ON         ; Untyped                                        ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                        ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                 ;
+------------------------+------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|lpm_ram_dq:my_ram_score1 ;
+------------------------+------------+---------------------------------------------------+
; Parameter Name         ; Value      ; Type                                              ;
+------------------------+------------+---------------------------------------------------+
; LPM_WIDTH              ; 3          ; Signed Integer                                    ;
; LPM_WIDTHAD            ; 10         ; Signed Integer                                    ;
; LPM_NUMWORDS           ; 1024       ; Untyped                                           ;
; LPM_INDATA             ; REGISTERED ; Untyped                                           ;
; LPM_ADDRESS_CONTROL    ; REGISTERED ; Untyped                                           ;
; LPM_OUTDATA            ; REGISTERED ; Untyped                                           ;
; LPM_FILE               ; score1.mif ; Untyped                                           ;
; USE_EAB                ; ON         ; Untyped                                           ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                           ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                    ;
+------------------------+------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|lpm_ram_dq:my_ram_score2 ;
+------------------------+------------+---------------------------------------------------+
; Parameter Name         ; Value      ; Type                                              ;
+------------------------+------------+---------------------------------------------------+
; LPM_WIDTH              ; 3          ; Signed Integer                                    ;
; LPM_WIDTHAD            ; 10         ; Signed Integer                                    ;
; LPM_NUMWORDS           ; 1024       ; Untyped                                           ;
; LPM_INDATA             ; REGISTERED ; Untyped                                           ;
; LPM_ADDRESS_CONTROL    ; REGISTERED ; Untyped                                           ;
; LPM_OUTDATA            ; REGISTERED ; Untyped                                           ;
; LPM_FILE               ; score2.mif ; Untyped                                           ;
; USE_EAB                ; ON         ; Untyped                                           ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                           ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                    ;
+------------------------+------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|lpm_ram_dq:my_ram_score3 ;
+------------------------+------------+---------------------------------------------------+
; Parameter Name         ; Value      ; Type                                              ;
+------------------------+------------+---------------------------------------------------+
; LPM_WIDTH              ; 3          ; Signed Integer                                    ;
; LPM_WIDTHAD            ; 10         ; Signed Integer                                    ;
; LPM_NUMWORDS           ; 1024       ; Untyped                                           ;
; LPM_INDATA             ; REGISTERED ; Untyped                                           ;
; LPM_ADDRESS_CONTROL    ; REGISTERED ; Untyped                                           ;
; LPM_OUTDATA            ; REGISTERED ; Untyped                                           ;
; LPM_FILE               ; score3.mif ; Untyped                                           ;
; USE_EAB                ; ON         ; Untyped                                           ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                           ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                    ;
+------------------------+------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|lpm_ram_dq:my_ram_lives ;
+------------------------+------------+--------------------------------------------------+
; Parameter Name         ; Value      ; Type                                             ;
+------------------------+------------+--------------------------------------------------+
; LPM_WIDTH              ; 3          ; Signed Integer                                   ;
; LPM_WIDTHAD            ; 10         ; Signed Integer                                   ;
; LPM_NUMWORDS           ; 1024       ; Untyped                                          ;
; LPM_INDATA             ; REGISTERED ; Untyped                                          ;
; LPM_ADDRESS_CONTROL    ; REGISTERED ; Untyped                                          ;
; LPM_OUTDATA            ; REGISTERED ; Untyped                                          ;
; LPM_FILE               ; lives.mif  ; Untyped                                          ;
; USE_EAB                ; ON         ; Untyped                                          ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                          ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                   ;
+------------------------+------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|counter:counter_x ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                          ;
; RESET_VALUE    ; 10000 ; Unsigned Binary                                         ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|counter:counter_y ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                          ;
; RESET_VALUE    ; 10000 ; Unsigned Binary                                         ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|counter:counter_x1 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                           ;
; RESET_VALUE    ; 10000 ; Unsigned Binary                                          ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|counter:counter_y1 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                           ;
; RESET_VALUE    ; 10000 ; Unsigned Binary                                          ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|counter:counter_x2 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                           ;
; RESET_VALUE    ; 10000 ; Unsigned Binary                                          ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|counter:counter_y2 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                           ;
; RESET_VALUE    ; 10000 ; Unsigned Binary                                          ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|counter:counter_x3 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                           ;
; RESET_VALUE    ; 10000 ; Unsigned Binary                                          ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|counter:counter_y3 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                           ;
; RESET_VALUE    ; 10000 ; Unsigned Binary                                          ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|counter:counter_x4 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                           ;
; RESET_VALUE    ; 10000 ; Unsigned Binary                                          ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|counter:counter_y4 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                           ;
; RESET_VALUE    ; 10000 ; Unsigned Binary                                          ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:current_x ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:current_y ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:current_x1 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:current_y1 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:current_x2 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:current_y2 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:current_x3 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:current_y3 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:current_x4 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:current_y4 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:direction_x_t_FF ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:direction_y_t_FF ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:direction_x_t_FF1 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:direction_y_t_FF1 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:direction_x_t_FF2 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:direction_y_t_FF2 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:direction_x_t_FF3 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:direction_y_t_FF3 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:direction_x_t_FF4 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|my_reg:direction_y_t_FF4 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|fsm:my_fsm ;
+---------------------------+----------+------------------------------------+
; Parameter Name            ; Value    ; Type                               ;
+---------------------------+----------+------------------------------------+
; IMAGE_WIDTH               ; 10000    ; Unsigned Binary                    ;
; IMAGE_WIDTH_COUNTER_BITS  ; 4        ; Signed Integer                     ;
; IMAGE_HEIGHT              ; 10000    ; Unsigned Binary                    ;
; IMAGE_HEIGHT_COUNTER_BITS ; 4        ; Signed Integer                     ;
; SCREEN_WIDTH              ; 10100000 ; Unsigned Binary                    ;
; SCREEN_HEIGHT             ; 1111000  ; Unsigned Binary                    ;
; DELAY_DURATION            ; 1000000  ; Signed Integer                     ;
; WAIT_STATE                ; 0000     ; Unsigned Binary                    ;
; MOVE_ORIGIN               ; 0001     ; Unsigned Binary                    ;
; WAIT_FIRST_CYCLE          ; 0010     ; Unsigned Binary                    ;
; WAIT_SECOND_CYCLE         ; 0011     ; Unsigned Binary                    ;
; WAIT_THIRD_CYCLE          ; 0100     ; Unsigned Binary                    ;
; WAIT_FOURTH_CYCLE         ; 0101     ; Unsigned Binary                    ;
; WAIT_FIFTH_CYCLE          ; 0110     ; Unsigned Binary                    ;
; WAIT_SIXTH_CYCLE          ; 0111     ; Unsigned Binary                    ;
; WAIT_SEVENTH_CYCLE        ; 1000     ; Unsigned Binary                    ;
; WAIT_EIGHTH_CYCLE         ; 1001     ; Unsigned Binary                    ;
; WAIT_NINTH_CYCLE          ; 1010     ; Unsigned Binary                    ;
; WAIT_TENTH_CYCLE          ; 1011     ; Unsigned Binary                    ;
; DRAW_DOT                  ; 1101     ; Unsigned Binary                    ;
; INCREMENT_X               ; 1110     ; Unsigned Binary                    ;
; INCREMENT_Y               ; 1111     ; Unsigned Binary                    ;
+---------------------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|fsm:my_fsm|counter:delay ;
+----------------+---------+--------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                         ;
+----------------+---------+--------------------------------------------------------------+
; WIDTH          ; 20      ; Signed Integer                                               ;
; RESET_VALUE    ; 1000000 ; Signed Integer                                               ;
+----------------+---------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|fsm:my_fsm1 ;
+---------------------------+----------+-------------------------------------+
; Parameter Name            ; Value    ; Type                                ;
+---------------------------+----------+-------------------------------------+
; IMAGE_WIDTH               ; 10000    ; Unsigned Binary                     ;
; IMAGE_WIDTH_COUNTER_BITS  ; 4        ; Signed Integer                      ;
; IMAGE_HEIGHT              ; 10000    ; Unsigned Binary                     ;
; IMAGE_HEIGHT_COUNTER_BITS ; 4        ; Signed Integer                      ;
; SCREEN_WIDTH              ; 10100000 ; Unsigned Binary                     ;
; SCREEN_HEIGHT             ; 1111000  ; Unsigned Binary                     ;
; DELAY_DURATION            ; 1000000  ; Signed Integer                      ;
; WAIT_STATE                ; 0000     ; Unsigned Binary                     ;
; MOVE_ORIGIN               ; 0001     ; Unsigned Binary                     ;
; WAIT_FIRST_CYCLE          ; 0010     ; Unsigned Binary                     ;
; WAIT_SECOND_CYCLE         ; 0011     ; Unsigned Binary                     ;
; WAIT_THIRD_CYCLE          ; 0100     ; Unsigned Binary                     ;
; WAIT_FOURTH_CYCLE         ; 0101     ; Unsigned Binary                     ;
; WAIT_FIFTH_CYCLE          ; 0110     ; Unsigned Binary                     ;
; WAIT_SIXTH_CYCLE          ; 0111     ; Unsigned Binary                     ;
; WAIT_SEVENTH_CYCLE        ; 1000     ; Unsigned Binary                     ;
; WAIT_EIGHTH_CYCLE         ; 1001     ; Unsigned Binary                     ;
; WAIT_NINTH_CYCLE          ; 1010     ; Unsigned Binary                     ;
; WAIT_TENTH_CYCLE          ; 1011     ; Unsigned Binary                     ;
; DRAW_DOT                  ; 1101     ; Unsigned Binary                     ;
; INCREMENT_X               ; 1110     ; Unsigned Binary                     ;
; INCREMENT_Y               ; 1111     ; Unsigned Binary                     ;
+---------------------------+----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|fsm:my_fsm1|counter:delay ;
+----------------+---------+---------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                          ;
+----------------+---------+---------------------------------------------------------------+
; WIDTH          ; 20      ; Signed Integer                                                ;
; RESET_VALUE    ; 1000000 ; Signed Integer                                                ;
+----------------+---------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|fsm:my_fsm2 ;
+---------------------------+----------+-------------------------------------+
; Parameter Name            ; Value    ; Type                                ;
+---------------------------+----------+-------------------------------------+
; IMAGE_WIDTH               ; 10000    ; Unsigned Binary                     ;
; IMAGE_WIDTH_COUNTER_BITS  ; 4        ; Signed Integer                      ;
; IMAGE_HEIGHT              ; 10000    ; Unsigned Binary                     ;
; IMAGE_HEIGHT_COUNTER_BITS ; 4        ; Signed Integer                      ;
; SCREEN_WIDTH              ; 10100000 ; Unsigned Binary                     ;
; SCREEN_HEIGHT             ; 1111000  ; Unsigned Binary                     ;
; DELAY_DURATION            ; 1000000  ; Signed Integer                      ;
; WAIT_STATE                ; 0000     ; Unsigned Binary                     ;
; MOVE_ORIGIN               ; 0001     ; Unsigned Binary                     ;
; WAIT_FIRST_CYCLE          ; 0010     ; Unsigned Binary                     ;
; WAIT_SECOND_CYCLE         ; 0011     ; Unsigned Binary                     ;
; WAIT_THIRD_CYCLE          ; 0100     ; Unsigned Binary                     ;
; WAIT_FOURTH_CYCLE         ; 0101     ; Unsigned Binary                     ;
; WAIT_FIFTH_CYCLE          ; 0110     ; Unsigned Binary                     ;
; WAIT_SIXTH_CYCLE          ; 0111     ; Unsigned Binary                     ;
; WAIT_SEVENTH_CYCLE        ; 1000     ; Unsigned Binary                     ;
; WAIT_EIGHTH_CYCLE         ; 1001     ; Unsigned Binary                     ;
; WAIT_NINTH_CYCLE          ; 1010     ; Unsigned Binary                     ;
; WAIT_TENTH_CYCLE          ; 1011     ; Unsigned Binary                     ;
; DRAW_DOT                  ; 1101     ; Unsigned Binary                     ;
; INCREMENT_X               ; 1110     ; Unsigned Binary                     ;
; INCREMENT_Y               ; 1111     ; Unsigned Binary                     ;
+---------------------------+----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|fsm:my_fsm2|counter:delay ;
+----------------+---------+---------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                          ;
+----------------+---------+---------------------------------------------------------------+
; WIDTH          ; 20      ; Signed Integer                                                ;
; RESET_VALUE    ; 1000000 ; Signed Integer                                                ;
+----------------+---------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|fsm:my_fsm3 ;
+---------------------------+----------+-------------------------------------+
; Parameter Name            ; Value    ; Type                                ;
+---------------------------+----------+-------------------------------------+
; IMAGE_WIDTH               ; 10000    ; Unsigned Binary                     ;
; IMAGE_WIDTH_COUNTER_BITS  ; 4        ; Signed Integer                      ;
; IMAGE_HEIGHT              ; 10000    ; Unsigned Binary                     ;
; IMAGE_HEIGHT_COUNTER_BITS ; 4        ; Signed Integer                      ;
; SCREEN_WIDTH              ; 10100000 ; Unsigned Binary                     ;
; SCREEN_HEIGHT             ; 1111000  ; Unsigned Binary                     ;
; DELAY_DURATION            ; 1000000  ; Signed Integer                      ;
; WAIT_STATE                ; 0000     ; Unsigned Binary                     ;
; MOVE_ORIGIN               ; 0001     ; Unsigned Binary                     ;
; WAIT_FIRST_CYCLE          ; 0010     ; Unsigned Binary                     ;
; WAIT_SECOND_CYCLE         ; 0011     ; Unsigned Binary                     ;
; WAIT_THIRD_CYCLE          ; 0100     ; Unsigned Binary                     ;
; WAIT_FOURTH_CYCLE         ; 0101     ; Unsigned Binary                     ;
; WAIT_FIFTH_CYCLE          ; 0110     ; Unsigned Binary                     ;
; WAIT_SIXTH_CYCLE          ; 0111     ; Unsigned Binary                     ;
; WAIT_SEVENTH_CYCLE        ; 1000     ; Unsigned Binary                     ;
; WAIT_EIGHTH_CYCLE         ; 1001     ; Unsigned Binary                     ;
; WAIT_NINTH_CYCLE          ; 1010     ; Unsigned Binary                     ;
; WAIT_TENTH_CYCLE          ; 1011     ; Unsigned Binary                     ;
; DRAW_DOT                  ; 1101     ; Unsigned Binary                     ;
; INCREMENT_X               ; 1110     ; Unsigned Binary                     ;
; INCREMENT_Y               ; 1111     ; Unsigned Binary                     ;
+---------------------------+----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|fsm:my_fsm3|counter:delay ;
+----------------+---------+---------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                          ;
+----------------+---------+---------------------------------------------------------------+
; WIDTH          ; 20      ; Signed Integer                                                ;
; RESET_VALUE    ; 1000000 ; Signed Integer                                                ;
+----------------+---------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|fsm:my_fsm4 ;
+---------------------------+----------+-------------------------------------+
; Parameter Name            ; Value    ; Type                                ;
+---------------------------+----------+-------------------------------------+
; IMAGE_WIDTH               ; 10000    ; Unsigned Binary                     ;
; IMAGE_WIDTH_COUNTER_BITS  ; 4        ; Signed Integer                      ;
; IMAGE_HEIGHT              ; 10000    ; Unsigned Binary                     ;
; IMAGE_HEIGHT_COUNTER_BITS ; 4        ; Signed Integer                      ;
; SCREEN_WIDTH              ; 10100000 ; Unsigned Binary                     ;
; SCREEN_HEIGHT             ; 1111000  ; Unsigned Binary                     ;
; DELAY_DURATION            ; 1000000  ; Signed Integer                      ;
; WAIT_STATE                ; 0000     ; Unsigned Binary                     ;
; MOVE_ORIGIN               ; 0001     ; Unsigned Binary                     ;
; WAIT_FIRST_CYCLE          ; 0010     ; Unsigned Binary                     ;
; WAIT_SECOND_CYCLE         ; 0011     ; Unsigned Binary                     ;
; WAIT_THIRD_CYCLE          ; 0100     ; Unsigned Binary                     ;
; WAIT_FOURTH_CYCLE         ; 0101     ; Unsigned Binary                     ;
; WAIT_FIFTH_CYCLE          ; 0110     ; Unsigned Binary                     ;
; WAIT_SIXTH_CYCLE          ; 0111     ; Unsigned Binary                     ;
; WAIT_SEVENTH_CYCLE        ; 1000     ; Unsigned Binary                     ;
; WAIT_EIGHTH_CYCLE         ; 1001     ; Unsigned Binary                     ;
; WAIT_NINTH_CYCLE          ; 1010     ; Unsigned Binary                     ;
; WAIT_TENTH_CYCLE          ; 1011     ; Unsigned Binary                     ;
; DRAW_DOT                  ; 1101     ; Unsigned Binary                     ;
; INCREMENT_X               ; 1110     ; Unsigned Binary                     ;
; INCREMENT_Y               ; 1111     ; Unsigned Binary                     ;
+---------------------------+----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_plotting:FSM|fsm:my_fsm4|counter:delay ;
+----------------+---------+---------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                          ;
+----------------+---------+---------------------------------------------------------------+
; WIDTH          ; 20      ; Signed Integer                                                ;
; RESET_VALUE    ; 1000000 ; Signed Integer                                                ;
+----------------+---------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 3                                      ;
;     -- NUMWORDS_A                         ; 19200                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 3                                      ;
;     -- NUMWORDS_B                         ; 19200                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test_plotting:FSM|fsm:my_fsm4"                                                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; enable_loc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; plot_dot   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; erase      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test_plotting:FSM|fsm:my_fsm3"                                                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; enable_loc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; plot_dot   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; erase      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test_plotting:FSM|fsm:my_fsm2"                                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; plot_dot ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test_plotting:FSM|fsm:my_fsm1"                                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; plot_dot ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "test_plotting:FSM|fsm:my_fsm|counter:delay" ;
+--------+-------+----------+--------------------------------------------+
; Port   ; Type  ; Severity ; Details                                    ;
+--------+-------+----------+--------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                               ;
+--------+-------+----------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test_plotting:FSM|my_reg:current_x4"                                                                                                                                             ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d    ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q    ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (8 bits) it drives.  The 4 most-significant bit(s) in the port expression will be connected to GND.            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test_plotting:FSM"                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; collision  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; score      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lives_lost ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "keyboard:kbd" ;
+-------+-------+----------+---------------+
; Port  ; Type  ; Severity ; Details       ;
+-------+-------+----------+---------------+
; reset ; Input ; Info     ; Stuck at GND  ;
+-------+-------+----------+---------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Tue Nov 30 14:46:25 2010
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off animation -c animation
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 1 design units, including 1 entities, in source file /final project/ps2lab1/hex_7seg.v
    Info: Found entity 1: hex_7seg
Info: Found 1 design units, including 1 entities, in source file /final project/ps2lab1/keyboard.v
    Info: Found entity 1: keyboard
Info: Found 1 design units, including 1 entities, in source file /final project/ps2lab1/oneshot.v
    Info: Found entity 1: oneshot
Info: Found 1 design units, including 1 entities, in source file /final project/ps2lab1/ps2lab1.v
    Info: Found entity 1: ps2lab1
Info: Found 2 design units, including 2 entities, in source file animation.v
    Info: Found entity 1: animation
    Info: Found entity 2: Bin2Hex_7seg
Info: Found 4 design units, including 4 entities, in source file test_plotting.v
    Info: Found entity 1: test_plotting
    Info: Found entity 2: fsm
    Info: Found entity 3: counter
    Info: Found entity 4: my_reg
Info: Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info: Found entity 1: vga_pll
Info: Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info: Found entity 1: vga_adapter
Info: Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info: Found entity 1: vga_address_translator
Info: Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info: Found entity 1: vga_controller
Warning (10236): Verilog HDL Implicit Net warning at test_plotting.v(200): created implicit net for "mem_out_lives"
Info: Elaborating entity "animation" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at animation.v(67): object "RST" assigned a value but never read
Warning (10034): Output port "HEX0" at animation.v(38) has no driver
Warning (10034): Output port "HEX1" at animation.v(38) has no driver
Warning (10034): Output port "HEX2" at animation.v(38) has no driver
Warning (10034): Output port "HEX3" at animation.v(38) has no driver
Warning (10034): Output port "HEX4" at animation.v(39) has no driver
Warning (10034): Output port "HEX5" at animation.v(39) has no driver
Warning (10034): Output port "HEX6" at animation.v(39) has no driver
Warning (10034): Output port "HEX7" at animation.v(39) has no driver
Warning (10034): Output port "LEDG" at animation.v(40) has no driver
Warning (10034): Output port "LEDR[17..2]" at animation.v(41) has no driver
Warning (10034): Output port "LEDR[0]" at animation.v(41) has no driver
Info: Elaborating entity "oneshot" for hierarchy "oneshot:pulser"
Info: Elaborating entity "keyboard" for hierarchy "keyboard:kbd"
Info: Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA"
Info: Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator"
Info: Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory"
Info: Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory"
Info: Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter:
    Info: Parameter "WIDTH_A" = "3"
    Info: Parameter "WIDTH_B" = "3"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTHAD_A" = "15"
    Info: Parameter "NUMWORDS_A" = "19200"
    Info: Parameter "WIDTHAD_B" = "15"
    Info: Parameter "NUMWORDS_B" = "19200"
    Info: Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info: Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info: Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info: Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info: Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info: Parameter "INIT_FILE" = "image.colour.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_shg1.tdf
    Info: Found entity 1: altsyncram_shg1
Info: Elaborating entity "altsyncram_shg1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_sbr1.tdf
    Info: Found entity 1: altsyncram_sbr1
Info: Elaborating entity "altsyncram_sbr1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1"
Warning: Variable or input pin "clocken1" is defined but never used
Info: Found 1 design units, including 1 entities, in source file db/decode_6oa.tdf
    Info: Found entity 1: decode_6oa
Info: Elaborating entity "decode_6oa" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|decode_6oa:decode3"
Info: Elaborating entity "decode_6oa" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|decode_6oa:decode_a"
Info: Found 1 design units, including 1 entities, in source file db/mux_hib.tdf
    Info: Found entity 1: mux_hib
Info: Elaborating entity "mux_hib" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|mux_hib:mux5"
Info: Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll"
Info: Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component"
Info: Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component"
Info: Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter:
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "pll_type" = "FAST"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "primary_clock" = "INCLK0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk0_divide_by" = "2"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
Info: Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller"
Info: Elaborating entity "test_plotting" for hierarchy "test_plotting:FSM"
Warning (10036): Verilog HDL or VHDL warning at test_plotting.v(58): object "red_color" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at test_plotting.v(59): object "green_color" assigned a value but never read
Warning (10858): Verilog HDL warning at test_plotting.v(134): object img_to_show1 used but never assigned
Warning (10036): Verilog HDL or VHDL warning at test_plotting.v(307): object "lives_decrease" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at test_plotting.v(700): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at test_plotting.v(704): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at test_plotting.v(705): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at test_plotting.v(707): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at test_plotting.v(711): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at test_plotting.v(712): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at test_plotting.v(714): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at test_plotting.v(718): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at test_plotting.v(719): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at test_plotting.v(721): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at test_plotting.v(725): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at test_plotting.v(726): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at test_plotting.v(728): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at test_plotting.v(732): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at test_plotting.v(733): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at test_plotting.v(735): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at test_plotting.v(739): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at test_plotting.v(740): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at test_plotting.v(742): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at test_plotting.v(746): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at test_plotting.v(747): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at test_plotting.v(749): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at test_plotting.v(753): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at test_plotting.v(754): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at test_plotting.v(763): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at test_plotting.v(767): truncated value with size 32 to match size of target (8)
Warning (10030): Net "img_to_show1" at test_plotting.v(134) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "test" at test_plotting.v(44) has no driver
Info: Elaborating entity "lpm_ram_dq" for hierarchy "test_plotting:FSM|lpm_ram_dq:my_ram_frog"
Info: Elaborated megafunction instantiation "test_plotting:FSM|lpm_ram_dq:my_ram_frog"
Info: Instantiated megafunction "test_plotting:FSM|lpm_ram_dq:my_ram_frog" with the following parameter:
    Info: Parameter "LPM_FILE" = "frog.mif"
    Info: Parameter "LPM_WIDTH" = "3"
    Info: Parameter "LPM_WIDTHAD" = "10"
    Info: Parameter "LPM_INDATA" = "REGISTERED"
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_OUTDATA" = "REGISTERED"
Info: Elaborating entity "altram" for hierarchy "test_plotting:FSM|lpm_ram_dq:my_ram_frog|altram:sram"
Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices
Info: Elaborated megafunction instantiation "test_plotting:FSM|lpm_ram_dq:my_ram_frog|altram:sram", which is child of megafunction instantiation "test_plotting:FSM|lpm_ram_dq:my_ram_frog"
Info: Elaborating entity "altsyncram" for hierarchy "test_plotting:FSM|lpm_ram_dq:my_ram_frog|altram:sram|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "test_plotting:FSM|lpm_ram_dq:my_ram_frog|altram:sram|altsyncram:ram_block", which is child of megafunction instantiation "test_plotting:FSM|lpm_ram_dq:my_ram_frog"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_re91.tdf
    Info: Found entity 1: altsyncram_re91
Info: Elaborating entity "altsyncram_re91" for hierarchy "test_plotting:FSM|lpm_ram_dq:my_ram_frog|altram:sram|altsyncram:ram_block|altsyncram_re91:auto_generated"
Info: Elaborating entity "lpm_ram_dq" for hierarchy "test_plotting:FSM|lpm_ram_dq:my_ram_car"
Info: Elaborated megafunction instantiation "test_plotting:FSM|lpm_ram_dq:my_ram_car"
Info: Instantiated megafunction "test_plotting:FSM|lpm_ram_dq:my_ram_car" with the following parameter:
    Info: Parameter "LPM_FILE" = "car.mif"
    Info: Parameter "LPM_WIDTH" = "3"
    Info: Parameter "LPM_WIDTHAD" = "10"
    Info: Parameter "LPM_INDATA" = "REGISTERED"
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_OUTDATA" = "REGISTERED"
Info: Elaborating entity "altram" for hierarchy "test_plotting:FSM|lpm_ram_dq:my_ram_car|altram:sram"
Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices
Info: Elaborated megafunction instantiation "test_plotting:FSM|lpm_ram_dq:my_ram_car|altram:sram", which is child of megafunction instantiation "test_plotting:FSM|lpm_ram_dq:my_ram_car"
Info: Elaborating entity "altsyncram" for hierarchy "test_plotting:FSM|lpm_ram_dq:my_ram_car|altram:sram|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "test_plotting:FSM|lpm_ram_dq:my_ram_car|altram:sram|altsyncram:ram_block", which is child of megafunction instantiation "test_plotting:FSM|lpm_ram_dq:my_ram_car"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3b91.tdf
    Info: Found entity 1: altsyncram_3b91
Info: Elaborating entity "altsyncram_3b91" for hierarchy "test_plotting:FSM|lpm_ram_dq:my_ram_car|altram:sram|altsyncram:ram_block|altsyncram_3b91:auto_generated"
Info: Elaborating entity "lpm_ram_dq" for hierarchy "test_plotting:FSM|lpm_ram_dq:my_ram_score1"
Info: Elaborated megafunction instantiation "test_plotting:FSM|lpm_ram_dq:my_ram_score1"
Info: Instantiated megafunction "test_plotting:FSM|lpm_ram_dq:my_ram_score1" with the following parameter:
    Info: Parameter "LPM_FILE" = "score1.mif"
    Info: Parameter "LPM_WIDTH" = "3"
    Info: Parameter "LPM_WIDTHAD" = "10"
    Info: Parameter "LPM_INDATA" = "REGISTERED"
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_OUTDATA" = "REGISTERED"
Info: Elaborating entity "altram" for hierarchy "test_plotting:FSM|lpm_ram_dq:my_ram_score1|altram:sram"
Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices
Info: Elaborated megafunction instantiation "test_plotting:FSM|lpm_ram_dq:my_ram_score1|altram:sram", which is child of megafunction instantiation "test_plotting:FSM|lpm_ram_dq:my_ram_score1"
Info: Elaborating entity "altsyncram" for hierarchy "test_plotting:FSM|lpm_ram_dq:my_ram_score1|altram:sram|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "test_plotting:FSM|lpm_ram_dq:my_ram_score1|altram:sram|altsyncram:ram_block", which is child of megafunction instantiation "test_plotting:FSM|lpm_ram_dq:my_ram_score1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qj91.tdf
    Info: Found entity 1: altsyncram_qj91
Info: Elaborating entity "altsyncram_qj91" for hierarchy "test_plotting:FSM|lpm_ram_dq:my_ram_score1|altram:sram|altsyncram:ram_block|altsyncram_qj91:auto_generated"
Info: Elaborating entity "lpm_ram_dq" for hierarchy "test_plotting:FSM|lpm_ram_dq:my_ram_score2"
Info: Elaborated megafunction instantiation "test_plotting:FSM|lpm_ram_dq:my_ram_score2"
Info: Instantiated megafunction "test_plotting:FSM|lpm_ram_dq:my_ram_score2" with the following parameter:
    Info: Parameter "LPM_FILE" = "score2.mif"
    Info: Parameter "LPM_WIDTH" = "3"
    Info: Parameter "LPM_WIDTHAD" = "10"
    Info: Parameter "LPM_INDATA" = "REGISTERED"
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_OUTDATA" = "REGISTERED"
Info: Elaborating entity "altram" for hierarchy "test_plotting:FSM|lpm_ram_dq:my_ram_score2|altram:sram"
Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices
Info: Elaborated megafunction instantiation "test_plotting:FSM|lpm_ram_dq:my_ram_score2|altram:sram", which is child of megafunction instantiation "test_plotting:FSM|lpm_ram_dq:my_ram_score2"
Info: Elaborating entity "altsyncram" for hierarchy "test_plotting:FSM|lpm_ram_dq:my_ram_score2|altram:sram|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "test_plotting:FSM|lpm_ram_dq:my_ram_score2|altram:sram|altsyncram:ram_block", which is child of megafunction instantiation "test_plotting:FSM|lpm_ram_dq:my_ram_score2"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rj91.tdf
    Info: Found entity 1: altsyncram_rj91
Info: Elaborating entity "altsyncram_rj91" for hierarchy "test_plotting:FSM|lpm_ram_dq:my_ram_score2|altram:sram|altsyncram:ram_block|altsyncram_rj91:auto_generated"
Info: Elaborating entity "lpm_ram_dq" for hierarchy "test_plotting:FSM|lpm_ram_dq:my_ram_score3"
Info: Elaborated megafunction instantiation "test_plotting:FSM|lpm_ram_dq:my_ram_score3"
Info: Instantiated megafunction "test_plotting:FSM|lpm_ram_dq:my_ram_score3" with the following parameter:
    Info: Parameter "LPM_FILE" = "score3.mif"
    Info: Parameter "LPM_WIDTH" = "3"
    Info: Parameter "LPM_WIDTHAD" = "10"
    Info: Parameter "LPM_INDATA" = "REGISTERED"
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_OUTDATA" = "REGISTERED"
Info: Elaborating entity "altram" for hierarchy "test_plotting:FSM|lpm_ram_dq:my_ram_score3|altram:sram"
Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices
Info: Elaborated megafunction instantiation "test_plotting:FSM|lpm_ram_dq:my_ram_score3|altram:sram", which is child of megafunction instantiation "test_plotting:FSM|lpm_ram_dq:my_ram_score3"
Info: Elaborating entity "altsyncram" for hierarchy "test_plotting:FSM|lpm_ram_dq:my_ram_score3|altram:sram|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "test_plotting:FSM|lpm_ram_dq:my_ram_score3|altram:sram|altsyncram:ram_block", which is child of megafunction instantiation "test_plotting:FSM|lpm_ram_dq:my_ram_score3"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_sj91.tdf
    Info: Found entity 1: altsyncram_sj91
Info: Elaborating entity "altsyncram_sj91" for hierarchy "test_plotting:FSM|lpm_ram_dq:my_ram_score3|altram:sram|altsyncram:ram_block|altsyncram_sj91:auto_generated"
Info: Elaborating entity "lpm_ram_dq" for hierarchy "test_plotting:FSM|lpm_ram_dq:my_ram_lives"
Info: Elaborated megafunction instantiation "test_plotting:FSM|lpm_ram_dq:my_ram_lives"
Info: Instantiated megafunction "test_plotting:FSM|lpm_ram_dq:my_ram_lives" with the following parameter:
    Info: Parameter "LPM_FILE" = "lives.mif"
    Info: Parameter "LPM_WIDTH" = "3"
    Info: Parameter "LPM_WIDTHAD" = "10"
    Info: Parameter "LPM_INDATA" = "REGISTERED"
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_OUTDATA" = "REGISTERED"
Info: Elaborating entity "altram" for hierarchy "test_plotting:FSM|lpm_ram_dq:my_ram_lives|altram:sram"
Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices
Info: Elaborated megafunction instantiation "test_plotting:FSM|lpm_ram_dq:my_ram_lives|altram:sram", which is child of megafunction instantiation "test_plotting:FSM|lpm_ram_dq:my_ram_lives"
Info: Elaborating entity "altsyncram" for hierarchy "test_plotting:FSM|lpm_ram_dq:my_ram_lives|altram:sram|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "test_plotting:FSM|lpm_ram_dq:my_ram_lives|altram:sram|altsyncram:ram_block", which is child of megafunction instantiation "test_plotting:FSM|lpm_ram_dq:my_ram_lives"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gi91.tdf
    Info: Found entity 1: altsyncram_gi91
Info: Elaborating entity "altsyncram_gi91" for hierarchy "test_plotting:FSM|lpm_ram_dq:my_ram_lives|altram:sram|altsyncram:ram_block|altsyncram_gi91:auto_generated"
Info: Elaborating entity "counter" for hierarchy "test_plotting:FSM|counter:counter_x"
Info: Elaborating entity "my_reg" for hierarchy "test_plotting:FSM|my_reg:current_x"
Info: Elaborating entity "my_reg" for hierarchy "test_plotting:FSM|my_reg:current_y"
Info: Elaborating entity "my_reg" for hierarchy "test_plotting:FSM|my_reg:current_x4"
Info: Elaborating entity "my_reg" for hierarchy "test_plotting:FSM|my_reg:direction_x_t_FF"
Info: Elaborating entity "fsm" for hierarchy "test_plotting:FSM|fsm:my_fsm"
Info: Elaborating entity "counter" for hierarchy "test_plotting:FSM|fsm:my_fsm|counter:delay"
Warning (12030): Port "q" on the entity instantiation of "my_ram_lives" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic.
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "test_plotting:FSM|x_current4[7]" is missing source, defaulting to GND
    Warning (12110): Net "test_plotting:FSM|x_current4[6]" is missing source, defaulting to GND
    Warning (12110): Net "test_plotting:FSM|x_current4[5]" is missing source, defaulting to GND
    Warning (12110): Net "test_plotting:FSM|x_current4[4]" is missing source, defaulting to GND
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "test_plotting:FSM|lpm_ram_dq:my_ram_lives|altram:sram|altsyncram:ram_block|altsyncram_gi91:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "test_plotting:FSM|lpm_ram_dq:my_ram_lives|altram:sram|altsyncram:ram_block|altsyncram_gi91:auto_generated|q_a[2]"
Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC" is stuck at VCC
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at GND
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at GND
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
Info: 23 registers lost all their fanouts during netlist optimizations. The first 23 are displayed below.
    Info: Register "test_plotting:FSM|CS~2" lost all its fanouts during netlist optimizations.
    Info: Register "test_plotting:FSM|CS~3" lost all its fanouts during netlist optimizations.
    Info: Register "test_plotting:FSM|CS~4" lost all its fanouts during netlist optimizations.
    Info: Register "test_plotting:FSM|fsm:my_fsm4|current_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "test_plotting:FSM|fsm:my_fsm4|current_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "test_plotting:FSM|fsm:my_fsm4|current_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "test_plotting:FSM|fsm:my_fsm4|current_state~7" lost all its fanouts during netlist optimizations.
    Info: Register "test_plotting:FSM|fsm:my_fsm3|current_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "test_plotting:FSM|fsm:my_fsm3|current_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "test_plotting:FSM|fsm:my_fsm3|current_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "test_plotting:FSM|fsm:my_fsm3|current_state~7" lost all its fanouts during netlist optimizations.
    Info: Register "test_plotting:FSM|fsm:my_fsm2|current_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "test_plotting:FSM|fsm:my_fsm2|current_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "test_plotting:FSM|fsm:my_fsm2|current_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "test_plotting:FSM|fsm:my_fsm2|current_state~7" lost all its fanouts during netlist optimizations.
    Info: Register "test_plotting:FSM|fsm:my_fsm1|current_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "test_plotting:FSM|fsm:my_fsm1|current_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "test_plotting:FSM|fsm:my_fsm1|current_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "test_plotting:FSM|fsm:my_fsm1|current_state~7" lost all its fanouts during netlist optimizations.
    Info: Register "test_plotting:FSM|fsm:my_fsm|current_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "test_plotting:FSM|fsm:my_fsm|current_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "test_plotting:FSM|fsm:my_fsm|current_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "test_plotting:FSM|fsm:my_fsm|current_state~7" lost all its fanouts during netlist optimizations.
Info: Removed 2 MSB VCC or GND address nodes from RAM block "test_plotting:FSM|lpm_ram_dq:my_ram_car|altram:sram|altsyncram:ram_block|altsyncram_3b91:auto_generated|ALTSYNCRAM"
Info: Generated suppressed messages file W:/Final Project/Lab7_solution/part3/animation.map.smsg
Warning: Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
Info: Implemented 1348 device resources after synthesis - the final resource count might be different
    Info: Implemented 8 input pins
    Info: Implemented 118 output pins
    Info: Implemented 72 bidirectional pins
    Info: Implemented 1118 logic cells
    Info: Implemented 31 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 153 warnings
    Info: Peak virtual memory: 192 megabytes
    Info: Processing ended: Tue Nov 30 14:46:41 2010
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:10


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in W:/Final Project/Lab7_solution/part3/animation.map.smsg.


