INFO: [VRFC 10-163] Analyzing VHDL file "O:/ES32_22X/finalproji/finalproji.srcs/sources_1/new/uart_to_queue.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_to_queue'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ES32_22X/finalproji/finalproji.srcs/sources_1/imports/ES32_22X/Old_SCI_Lab/old_sci_lab_top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ES32_22X/finalproji/finalproji.srcs/sources_1/new/final_project_top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'final_project_top_level'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ES32_22X/finalproji/finalproji.srcs/sources_1/new/audio_handler_hardware.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'audio_handler_hardware'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ES32_22X/finalproji/finalproji.srcs/sources_1/new/final_project_top_level_debug.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'final_project_top_level_debug'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ES32_22X/finalproji/finalproji.srcs/sources_1/new/sin_to_spi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sin_to_spi'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ES32_22X/finalproji/finalproji.srcs/sources_1/new/Serial_Tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SerialTx'
