;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 108
	JMN 580, #0
	SUB @0, <-4
	SUB @121, 103
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 108
	JMN -1, @-20
	JMN -1, @-20
	SPL 120, 60
	SPL 120, 60
	SUB 0, @2
	DJN -1, @-220
	JMN -1, @-20
	ADD #272, <1
	ADD #272, <1
	SLT 20, @12
	SLT 20, 12
	SUB @127, 106
	SUB 458, -0
	SUB @127, 106
	ADD #270, <1
	ADD #270, <-41
	SUB 458, -0
	ADD #270, <1
	ADD #270, <-41
	SUB -207, <-120
	MOV -1, <-20
	SUB #72, @200
	JMN -1, @-20
	MOV -1, <-20
	SUB @-127, 100
	SUB 12, @10
	SLT 20, @12
	MOV -7, <-20
	CMP -207, <-120
	CMP -207, <-120
	ADD #270, <1
	CMP -207, <-120
	CMP -207, <-120
	JMP @72, #200
	SUB @121, 103
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
