{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1548994756684 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548994756700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 31 20:19:16 2019 " "Processing started: Thu Jan 31 20:19:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548994756700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548994756700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sno_top -c sno_16MHz " "Command: quartus_map --read_settings_files=on --write_settings_files=off sno_top -c sno_16MHz" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548994756700 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1548994757231 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1548994757231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/arduino/libraries/xlr8build/extras/rtl/debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/arduino/libraries/xlr8build/extras/rtl/debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "../rtl/debouncer.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/debouncer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548994764631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548994764631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/arduino/libraries/xlr8build/extras/rtl/alorium_lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/arduino/libraries/xlr8build/extras/rtl/alorium_lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alorium_lfsr " "Found entity 1: alorium_lfsr" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548994764647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548994764647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/arduino/libraries/xlr8core/extras/quartus/sno_atmega328clone_16mhz.qxp 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/arduino/libraries/xlr8core/extras/quartus/sno_atmega328clone_16mhz.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_atmega328clone " "Found entity 1: xlr8_atmega328clone" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548994764772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548994764772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/arduino/libraries/xlr8core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/arduino/libraries/xlr8core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_osc " "Found entity 1: int_osc" {  } { { "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548994764772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548994764772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/arduino/libraries/xlr8core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/arduino/libraries/xlr8core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_int_osc " "Found entity 1: altera_int_osc" {  } { { "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548994764787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548994764787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/arduino/libraries/xlr8core/extras/rtl/ip/pll16/pll16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/arduino/libraries/xlr8core/extras/rtl/ip/pll16/pll16.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll16 " "Found entity 1: pll16" {  } { { "../../../XLR8Core/extras/rtl/ip/pll16/pll16.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548994764787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548994764787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/arduino/libraries/xlr8core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/arduino/libraries/xlr8core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2p16384x16 " "Found entity 1: ram2p16384x16" {  } { { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548994764787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548994764787 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "xlr8_alorium_top.v(423) " "Verilog HDL warning at xlr8_alorium_top.v(423): extended using \"x\" or \"z\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 423 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1548994764787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_alorium_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_alorium_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_alorium_top " "Found entity 1: xlr8_alorium_top" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548994764803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548994764803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/arduino/libraries/xlr8build/extras/rtl/openxlr8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/arduino/libraries/xlr8build/extras/rtl/openxlr8.v" { { "Info" "ISGN_ENTITY_NAME" "1 openxlr8 " "Found entity 1: openxlr8" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548994764803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548994764803 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library_package.vhd " "Can't analyze file -- file ../../../XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library_package.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1548994764803 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd " "Can't analyze file -- file ../../../XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1548994764803 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../XLR8Servo/extras/rtl/xlr8_servo.v " "Can't analyze file -- file ../../../XLR8Servo/extras/rtl/xlr8_servo.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1548994764803 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../XLR8NeoPixel/extras/rtl/xlr8_neopixel.v " "Can't analyze file -- file ../../../XLR8NeoPixel/extras/rtl/xlr8_neopixel.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1548994764803 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../XLR8Quadrature/extras/rtl/xlr8_quadrature.v " "Can't analyze file -- file ../../../XLR8Quadrature/extras/rtl/xlr8_quadrature.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1548994764818 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../XLR8PID/extras/rtl/xlr8_pid.v " "Can't analyze file -- file ../../../XLR8PID/extras/rtl/xlr8_pid.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1548994764818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/arduino/libraries/xlr8build/extras/rtl/xlr8_lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/arduino/libraries/xlr8build/extras/rtl/xlr8_lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_lfsr " "Found entity 1: xlr8_lfsr" {  } { { "../rtl/xlr8_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548994764818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548994764818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file my_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_ROM " "Found entity 1: my_ROM" {  } { { "my_ROM.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/my_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548994764818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548994764818 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "feedback alorium_lfsr.v(80) " "Verilog HDL Implicit Net warning at alorium_lfsr.v(80): created implicit net for \"feedback\"" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994764818 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "openxlr8 openxlr8.v(154) " "Verilog HDL Parameter Declaration warning at openxlr8.v(154): Parameter Declaration in module \"openxlr8\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 154 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1548994764834 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "xlr8_alorium_top " "Elaborating entity \"xlr8_alorium_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1548994764943 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/user/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_clocks.v 1 1 " "Using design file /users/user/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_clocks.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_clocks " "Found entity 1: xlr8_clocks" {  } { { "xlr8_clocks.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548994764959 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1548994764959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_clocks xlr8_clocks:clocks_inst " "Elaborating entity \"xlr8_clocks\" for hierarchy \"xlr8_clocks:clocks_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "clocks_inst" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994764959 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 xlr8_clocks.v(215) " "Verilog HDL assignment warning at xlr8_clocks.v(215): truncated value with size 32 to match size of target (4)" {  } { { "xlr8_clocks.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548994764959 "|xlr8_alorium_top|xlr8_clocks:clocks_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 xlr8_clocks.v(304) " "Verilog HDL assignment warning at xlr8_clocks.v(304): truncated value with size 32 to match size of target (6)" {  } { { "xlr8_clocks.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548994764959 "|xlr8_alorium_top|xlr8_clocks:clocks_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clkx1 xlr8_clocks.v(54) " "Output port \"clkx1\" at xlr8_clocks.v(54) has no driver" {  } { { "xlr8_clocks.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1548994764959 "|xlr8_alorium_top|xlr8_clocks:clocks_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll16 xlr8_clocks:clocks_inst\|pll16:pll_inst " "Elaborating entity \"pll16\" for hierarchy \"xlr8_clocks:clocks_inst\|pll16:pll_inst\"" {  } { { "xlr8_clocks.v" "pll_inst" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994764959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\"" {  } { { "../../../XLR8Core/extras/rtl/ip/pll16/pll16.v" "altpll_component" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994765006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\"" {  } { { "../../../XLR8Core/extras/rtl/ip/pll16/pll16.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v" 110 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994765006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 8 " "Parameter \"clk0_divide_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 4 " "Parameter \"clk1_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 4 " "Parameter \"clk2_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 1953 " "Parameter \"clk2_phase_shift\" = \"1953\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 2 " "Parameter \"clk3_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 1 " "Parameter \"clk4_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 2 " "Parameter \"clk4_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 1953 " "Parameter \"clk4_phase_shift\" = \"1953\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 62500 " "Parameter \"inclk0_input_frequency\" = \"62500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll16 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NO_COMPENSATION " "Parameter \"operation_mode\" = \"NO_COMPENSATION\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765006 ""}  } { { "../../../XLR8Core/extras/rtl/ip/pll16/pll16.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v" 110 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548994765006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll16_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll16_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll16_altpll " "Found entity 1: pll16_altpll" {  } { { "db/pll16_altpll.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/pll16_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548994765053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548994765053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll16_altpll xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated " "Elaborating entity \"pll16_altpll\" for hierarchy \"xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994765053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_osc xlr8_clocks:clocks_inst\|int_osc:int_osc_inst " "Elaborating entity \"int_osc\" for hierarchy \"xlr8_clocks:clocks_inst\|int_osc:int_osc_inst\"" {  } { { "xlr8_clocks.v" "int_osc_inst" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994765068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_int_osc xlr8_clocks:clocks_inst\|int_osc:int_osc_inst\|altera_int_osc:int_osc_0 " "Elaborating entity \"altera_int_osc\" for hierarchy \"xlr8_clocks:clocks_inst\|int_osc:int_osc_inst\|altera_int_osc:int_osc_0\"" {  } { { "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v" "int_osc_0" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994765068 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/user/documents/arduino/libraries/xlr8core/extras/rtl/synch.v 1 1 " "Using design file /users/user/documents/arduino/libraries/xlr8core/extras/rtl/synch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 synch " "Found entity 1: synch" {  } { { "synch.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/synch.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548994765100 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1548994765100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synch xlr8_clocks:clocks_inst\|synch:lock_sync " "Elaborating entity \"synch\" for hierarchy \"xlr8_clocks:clocks_inst\|synch:lock_sync\"" {  } { { "xlr8_clocks.v" "lock_sync" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994765100 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/user/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_xb_pinmux.v 1 1 " "Using design file /users/user/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_xb_pinmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_xb_pinmux " "Found entity 1: xlr8_xb_pinmux" {  } { { "xlr8_xb_pinmux.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_xb_pinmux.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548994765115 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1548994765115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_xb_pinmux xlr8_xb_pinmux:xb_pinmux_inst " "Elaborating entity \"xlr8_xb_pinmux\" for hierarchy \"xlr8_xb_pinmux:xb_pinmux_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "xb_pinmux_inst" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994765115 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/user/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_irq.v 1 1 " "Using design file /users/user/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_irq.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_irq " "Found entity 1: xlr8_irq" {  } { { "xlr8_irq.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_irq.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548994765131 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1548994765131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_irq xlr8_irq:xlr8_irq_inst " "Elaborating entity \"xlr8_irq\" for hierarchy \"xlr8_irq:xlr8_irq_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "xlr8_irq_inst" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994765131 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xack_re xlr8_irq.v(83) " "Verilog HDL or VHDL warning at xlr8_irq.v(83): object \"xack_re\" assigned a value but never read" {  } { { "xlr8_irq.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_irq.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548994765131 "|xlr8_alorium_top|xlr8_irq:xlr8_irq_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 xlr8_irq.v(131) " "Verilog HDL assignment warning at xlr8_irq.v(131): truncated value with size 8 to match size of target (2)" {  } { { "xlr8_irq.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_irq.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548994765131 "|xlr8_alorium_top|xlr8_irq:xlr8_irq_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 xlr8_irq.v(133) " "Verilog HDL assignment warning at xlr8_irq.v(133): truncated value with size 8 to match size of target (2)" {  } { { "xlr8_irq.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_irq.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548994765131 "|xlr8_alorium_top|xlr8_irq:xlr8_irq_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 xlr8_irq.v(134) " "Verilog HDL assignment warning at xlr8_irq.v(134): truncated value with size 8 to match size of target (2)" {  } { { "xlr8_irq.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_irq.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548994765131 "|xlr8_alorium_top|xlr8_irq:xlr8_irq_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 xlr8_irq.v(135) " "Verilog HDL assignment warning at xlr8_irq.v(135): truncated value with size 8 to match size of target (2)" {  } { { "xlr8_irq.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_irq.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548994765131 "|xlr8_alorium_top|xlr8_irq:xlr8_irq_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "/users/user/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_iomux328.v 1 1 " "Using design file /users/user/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_iomux328.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_iomux328 " "Found entity 1: xlr8_iomux328" {  } { { "xlr8_iomux328.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_iomux328.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548994765146 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1548994765146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_iomux328 xlr8_iomux328:iomux328_inst " "Elaborating entity \"xlr8_iomux328\" for hierarchy \"xlr8_iomux328:iomux328_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "iomux328_inst" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994765146 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok xlr8_iomux328.v(418) " "Verilog HDL or VHDL warning at xlr8_iomux328.v(418): object \"_unused_ok\" assigned a value but never read" {  } { { "xlr8_iomux328.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_iomux328.v" 418 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548994765146 "|xlr8_alorium_top|xlr8_iomux328:iomux328_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "/users/user/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_d_mem.v 1 1 " "Using design file /users/user/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_d_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_d_mem " "Found entity 1: xlr8_d_mem" {  } { { "xlr8_d_mem.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_d_mem.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548994765162 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1548994765162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_d_mem xlr8_d_mem:d_mem_inst " "Elaborating entity \"xlr8_d_mem\" for hierarchy \"xlr8_d_mem:d_mem_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "d_mem_inst" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994765162 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok xlr8_d_mem.v(100) " "Verilog HDL or VHDL warning at xlr8_d_mem.v(100): object \"_unused_ok\" assigned a value but never read" {  } { { "xlr8_d_mem.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_d_mem.v" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548994765162 "|xlr8_alorium_top|xlr8_d_mem:d_mem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst " "Elaborating entity \"altsyncram\" for hierarchy \"xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst\"" {  } { { "xlr8_d_mem.v" "altsyncram_inst" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_d_mem.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994765209 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst " "Elaborated megafunction instantiation \"xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst\"" {  } { { "xlr8_d_mem.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_d_mem.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994765209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst " "Instantiated megafunction \"xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765209 ""}  } { { "xlr8_d_mem.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_d_mem.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548994765209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s4h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s4h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s4h1 " "Found entity 1: altsyncram_s4h1" {  } { { "db/altsyncram_s4h1.tdf" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_s4h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548994765256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548994765256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s4h1 xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst\|altsyncram_s4h1:auto_generated " "Elaborating entity \"altsyncram_s4h1\" for hierarchy \"xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst\|altsyncram_s4h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994765256 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/user/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_p_mem.v 1 1 " "Using design file /users/user/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_p_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_p_mem " "Found entity 1: xlr8_p_mem" {  } { { "xlr8_p_mem.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548994765287 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1548994765287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_p_mem xlr8_p_mem:p_mem_inst " "Elaborating entity \"xlr8_p_mem\" for hierarchy \"xlr8_p_mem:p_mem_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "p_mem_inst" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994765287 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok xlr8_p_mem.v(52) " "Verilog HDL or VHDL warning at xlr8_p_mem.v(52): object \"_unused_ok\" assigned a value but never read" {  } { { "xlr8_p_mem.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548994765287 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_rd_addr xlr8_p_mem.v(66) " "Verilog HDL or VHDL warning at xlr8_p_mem.v(66): object \"core_rd_addr\" assigned a value but never read" {  } { { "xlr8_p_mem.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548994765287 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rw_addr xlr8_p_mem.v(67) " "Verilog HDL or VHDL warning at xlr8_p_mem.v(67): object \"rw_addr\" assigned a value but never read" {  } { { "xlr8_p_mem.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548994765287 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram2p16384x16 xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst " "Elaborating entity \"ram2p16384x16\" for hierarchy \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\"" {  } { { "xlr8_p_mem.v" "ram16k.ram2p16384x16_inst" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994765287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\"" {  } { { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "altsyncram_component" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994765303 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\"" {  } { { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994765303 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765303 ""}  } { { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548994765303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4hh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4hh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4hh2 " "Found entity 1: altsyncram_4hh2" {  } { { "db/altsyncram_4hh2.tdf" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_4hh2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548994765350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548994765350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4hh2 xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated " "Elaborating entity \"altsyncram_4hh2\" for hierarchy \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994765350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/decode_97a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548994765396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548994765396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated\|decode_97a:decode2 " "Elaborating entity \"decode_97a\" for hierarchy \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated\|decode_97a:decode2\"" {  } { { "db/altsyncram_4hh2.tdf" "decode2" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_4hh2.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994765396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2j9 " "Found entity 1: decode_2j9" {  } { { "db/decode_2j9.tdf" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/decode_2j9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548994765428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548994765428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_2j9 xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated\|decode_2j9:rden_decode_a " "Elaborating entity \"decode_2j9\" for hierarchy \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated\|decode_2j9:rden_decode_a\"" {  } { { "db/altsyncram_4hh2.tdf" "rden_decode_a" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_4hh2.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994765428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_83b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_83b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_83b " "Found entity 1: mux_83b" {  } { { "db/mux_83b.tdf" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/mux_83b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548994765474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548994765474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_83b xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated\|mux_83b:mux4 " "Elaborating entity \"mux_83b\" for hierarchy \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated\|mux_83b:mux4\"" {  } { { "db/altsyncram_4hh2.tdf" "mux4" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_4hh2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994765474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_atmega328clone xlr8_atmega328clone:uc_top_wrp_vlog_inst " "Elaborating entity \"xlr8_atmega328clone\" for hierarchy \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "uc_top_wrp_vlog_inst" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994765495 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/user/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_gpio.v 1 1 " "Using design file /users/user/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_gpio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_gpio " "Found entity 1: xlr8_gpio" {  } { { "xlr8_gpio.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_gpio.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548994765606 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1548994765606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_gpio xlr8_gpio:gpio_inst " "Elaborating entity \"xlr8_gpio\" for hierarchy \"xlr8_gpio:gpio_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "gpio_inst" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994765606 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/user/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_portmux.v 1 1 " "Using design file /users/user/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_portmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_portmux " "Found entity 1: xlr8_portmux" {  } { { "xlr8_portmux.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_portmux.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548994765622 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1548994765622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_portmux xlr8_portmux:portmux_a_inst " "Elaborating entity \"xlr8_portmux\" for hierarchy \"xlr8_portmux:portmux_a_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "portmux_a_inst" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994765622 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/user/documents/arduino/libraries/xlr8core/extras/rtl/avr_port.v 1 1 " "Using design file /users/user/documents/arduino/libraries/xlr8core/extras/rtl/avr_port.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 avr_port " "Found entity 1: avr_port" {  } { { "avr_port.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/avr_port.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548994765637 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1548994765637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avr_port avr_port:pport_a_inst " "Elaborating entity \"avr_port\" for hierarchy \"avr_port:pport_a_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "pport_a_inst" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994765637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avr_port avr_port:pport_e_inst " "Elaborating entity \"avr_port\" for hierarchy \"avr_port:pport_e_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "pport_e_inst" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994765653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avr_port avr_port:pport_g_inst " "Elaborating entity \"avr_port\" for hierarchy \"avr_port:pport_g_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "pport_g_inst" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 1056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994765669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "openxlr8 openxlr8:xb_openxlr8_inst " "Elaborating entity \"openxlr8\" for hierarchy \"openxlr8:xb_openxlr8_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "xb_openxlr8_inst" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 1640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994765684 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_ddoe\[0\]\[37..14\] 0 openxlr8.v(165) " "Net \"xbs_ddoe\[0\]\[37..14\]\" at openxlr8.v(165) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 165 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1548994765684 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_ddoe\[0\]\[10..3\] 0 openxlr8.v(165) " "Net \"xbs_ddoe\[0\]\[10..3\]\" at openxlr8.v(165) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 165 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1548994765684 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_ddoe\[0\]\[1..0\] 0 openxlr8.v(165) " "Net \"xbs_ddoe\[0\]\[1..0\]\" at openxlr8.v(165) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 165 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1548994765684 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_ddov\[0\]\[37..14\] 0 openxlr8.v(166) " "Net \"xbs_ddov\[0\]\[37..14\]\" at openxlr8.v(166) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 166 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1548994765684 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_ddov\[0\]\[10..3\] 0 openxlr8.v(166) " "Net \"xbs_ddov\[0\]\[10..3\]\" at openxlr8.v(166) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 166 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1548994765684 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_ddov\[0\]\[1..0\] 0 openxlr8.v(166) " "Net \"xbs_ddov\[0\]\[1..0\]\" at openxlr8.v(166) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 166 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1548994765684 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_pvoe\[0\]\[37..14\] 0 openxlr8.v(167) " "Net \"xbs_pvoe\[0\]\[37..14\]\" at openxlr8.v(167) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 167 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1548994765684 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_pvoe\[0\]\[10..3\] 0 openxlr8.v(167) " "Net \"xbs_pvoe\[0\]\[10..3\]\" at openxlr8.v(167) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 167 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1548994765684 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_pvoe\[0\]\[1..0\] 0 openxlr8.v(167) " "Net \"xbs_pvoe\[0\]\[1..0\]\" at openxlr8.v(167) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 167 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1548994765684 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_pvov\[0\]\[37..14\] 0 openxlr8.v(168) " "Net \"xbs_pvov\[0\]\[37..14\]\" at openxlr8.v(168) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 168 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1548994765684 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_pvov\[0\]\[10..3\] 0 openxlr8.v(168) " "Net \"xbs_pvov\[0\]\[10..3\]\" at openxlr8.v(168) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 168 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1548994765684 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_pvov\[0\]\[1..0\] 0 openxlr8.v(168) " "Net \"xbs_pvov\[0\]\[1..0\]\" at openxlr8.v(168) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 168 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1548994765684 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_lfsr openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst " "Elaborating entity \"xlr8_lfsr\" for hierarchy \"openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\"" {  } { { "../rtl/openxlr8.v" "lfsr_inst" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994765700 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_we xlr8_lfsr.v(69) " "Verilog HDL or VHDL warning at xlr8_lfsr.v(69): object \"data_we\" assigned a value but never read" {  } { { "../rtl/xlr8_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548994765700 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alorium_lfsr openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst " "Elaborating entity \"alorium_lfsr\" for hierarchy \"openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\"" {  } { { "../rtl/xlr8_lfsr.v" "lfsr_inst" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994765700 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pwm_compare alorium_lfsr.v(78) " "Verilog HDL warning at alorium_lfsr.v(78): object pwm_compare used but never assigned" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 78 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1548994765700 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 alorium_lfsr.v(95) " "Verilog HDL assignment warning at alorium_lfsr.v(95): truncated value with size 32 to match size of target (30)" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548994765700 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 alorium_lfsr.v(99) " "Verilog HDL assignment warning at alorium_lfsr.v(99): truncated value with size 32 to match size of target (30)" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548994765700 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alorium_lfsr.v(126) " "Verilog HDL assignment warning at alorium_lfsr.v(126): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548994765700 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alorium_lfsr.v(137) " "Verilog HDL assignment warning at alorium_lfsr.v(137): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548994765700 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alorium_lfsr.v(148) " "Verilog HDL assignment warning at alorium_lfsr.v(148): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548994765700 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alorium_lfsr.v(159) " "Verilog HDL assignment warning at alorium_lfsr.v(159): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548994765700 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alorium_lfsr.v(170) " "Verilog HDL assignment warning at alorium_lfsr.v(170): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548994765700 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alorium_lfsr.v(198) " "Verilog HDL assignment warning at alorium_lfsr.v(198): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548994765700 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alorium_lfsr.v(207) " "Verilog HDL assignment warning at alorium_lfsr.v(207): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548994765700 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 alorium_lfsr.v(255) " "Verilog HDL assignment warning at alorium_lfsr.v(255): truncated value with size 32 to match size of target (23)" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548994765700 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pwm_compare 0 alorium_lfsr.v(78) " "Net \"pwm_compare\" at alorium_lfsr.v(78) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 78 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1548994765700 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|debouncer:f1 " "Elaborating entity \"debouncer\" for hierarchy \"openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|debouncer:f1\"" {  } { { "../rtl/alorium_lfsr.v" "f1" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994765716 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 debouncer.v(28) " "Verilog HDL assignment warning at debouncer.v(28): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/debouncer.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/debouncer.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548994765716 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|debouncer:f1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 debouncer.v(34) " "Verilog HDL assignment warning at debouncer.v(34): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/debouncer.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/debouncer.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548994765716 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|debouncer:f1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 debouncer.v(39) " "Verilog HDL assignment warning at debouncer.v(39): truncated value with size 2 to match size of target (1)" {  } { { "../rtl/debouncer.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/debouncer.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548994765716 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|debouncer:f1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_ROM openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst " "Elaborating entity \"my_ROM\" for hierarchy \"openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\"" {  } { { "../rtl/alorium_lfsr.v" "my_ROM_inst" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994765731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\"" {  } { { "my_ROM.v" "altsyncram_component" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/my_ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994765731 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\"" {  } { { "my_ROM.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/my_ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994765747 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM_init.mif " "Parameter \"init_file\" = \"ROM_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 22 " "Parameter \"width_a\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548994765747 ""}  } { { "my_ROM.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/my_ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548994765747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6u81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6u81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6u81 " "Found entity 1: altsyncram_6u81" {  } { { "db/altsyncram_6u81.tdf" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_6u81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548994765778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548994765778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6u81 openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated " "Elaborating entity \"altsyncram_6u81\" for hierarchy \"openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994765778 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[0\] " "Synthesized away node \"openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_6u81.tdf" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_6u81.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "my_ROM.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/my_ROM.v" 81 0 0 } } { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 271 0 0 } } { "../rtl/xlr8_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v" 136 0 0 } } { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 238 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 1640 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994766122 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|my_ROM:my_ROM_inst|altsyncram:altsyncram_component|altsyncram_6u81:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[1\] " "Synthesized away node \"openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_6u81.tdf" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_6u81.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "my_ROM.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/my_ROM.v" 81 0 0 } } { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 271 0 0 } } { "../rtl/xlr8_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v" 136 0 0 } } { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 238 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 1640 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994766122 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|my_ROM:my_ROM_inst|altsyncram:altsyncram_component|altsyncram_6u81:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[2\] " "Synthesized away node \"openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_6u81.tdf" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_6u81.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "my_ROM.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/my_ROM.v" 81 0 0 } } { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 271 0 0 } } { "../rtl/xlr8_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v" 136 0 0 } } { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 238 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 1640 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994766122 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|my_ROM:my_ROM_inst|altsyncram:altsyncram_component|altsyncram_6u81:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[3\] " "Synthesized away node \"openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_6u81.tdf" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_6u81.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "my_ROM.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/my_ROM.v" 81 0 0 } } { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 271 0 0 } } { "../rtl/xlr8_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v" 136 0 0 } } { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 238 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 1640 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994766122 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|my_ROM:my_ROM_inst|altsyncram:altsyncram_component|altsyncram_6u81:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[4\] " "Synthesized away node \"openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_6u81.tdf" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_6u81.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "my_ROM.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/my_ROM.v" 81 0 0 } } { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 271 0 0 } } { "../rtl/xlr8_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v" 136 0 0 } } { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 238 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 1640 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994766122 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|my_ROM:my_ROM_inst|altsyncram:altsyncram_component|altsyncram_6u81:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[5\] " "Synthesized away node \"openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_6u81.tdf" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_6u81.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "my_ROM.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/my_ROM.v" 81 0 0 } } { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 271 0 0 } } { "../rtl/xlr8_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v" 136 0 0 } } { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 238 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 1640 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994766122 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|my_ROM:my_ROM_inst|altsyncram:altsyncram_component|altsyncram_6u81:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[6\] " "Synthesized away node \"openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_6u81.tdf" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_6u81.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "my_ROM.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/my_ROM.v" 81 0 0 } } { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 271 0 0 } } { "../rtl/xlr8_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v" 136 0 0 } } { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 238 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 1640 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994766122 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|my_ROM:my_ROM_inst|altsyncram:altsyncram_component|altsyncram_6u81:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[7\] " "Synthesized away node \"openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_6u81.tdf" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_6u81.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "my_ROM.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/my_ROM.v" 81 0 0 } } { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 271 0 0 } } { "../rtl/xlr8_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v" 136 0 0 } } { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 238 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 1640 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994766122 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|my_ROM:my_ROM_inst|altsyncram:altsyncram_component|altsyncram_6u81:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[8\] " "Synthesized away node \"openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_6u81.tdf" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_6u81.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "my_ROM.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/my_ROM.v" 81 0 0 } } { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 271 0 0 } } { "../rtl/xlr8_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v" 136 0 0 } } { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 238 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 1640 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994766122 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|my_ROM:my_ROM_inst|altsyncram:altsyncram_component|altsyncram_6u81:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[9\] " "Synthesized away node \"openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_6u81.tdf" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_6u81.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "my_ROM.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/my_ROM.v" 81 0 0 } } { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 271 0 0 } } { "../rtl/xlr8_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v" 136 0 0 } } { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 238 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 1640 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994766122 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|my_ROM:my_ROM_inst|altsyncram:altsyncram_component|altsyncram_6u81:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[10\] " "Synthesized away node \"openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_6u81.tdf" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_6u81.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "my_ROM.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/my_ROM.v" 81 0 0 } } { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 271 0 0 } } { "../rtl/xlr8_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v" 136 0 0 } } { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 238 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 1640 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994766122 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|my_ROM:my_ROM_inst|altsyncram:altsyncram_component|altsyncram_6u81:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[11\] " "Synthesized away node \"openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_6u81.tdf" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_6u81.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "my_ROM.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/my_ROM.v" 81 0 0 } } { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 271 0 0 } } { "../rtl/xlr8_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v" 136 0 0 } } { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 238 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 1640 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994766122 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|my_ROM:my_ROM_inst|altsyncram:altsyncram_component|altsyncram_6u81:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[12\] " "Synthesized away node \"openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_6u81.tdf" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_6u81.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "my_ROM.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/my_ROM.v" 81 0 0 } } { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 271 0 0 } } { "../rtl/xlr8_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v" 136 0 0 } } { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 238 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 1640 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994766122 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|my_ROM:my_ROM_inst|altsyncram:altsyncram_component|altsyncram_6u81:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[13\] " "Synthesized away node \"openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_6u81.tdf" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_6u81.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "my_ROM.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/my_ROM.v" 81 0 0 } } { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 271 0 0 } } { "../rtl/xlr8_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v" 136 0 0 } } { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 238 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 1640 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994766122 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|my_ROM:my_ROM_inst|altsyncram:altsyncram_component|altsyncram_6u81:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[14\] " "Synthesized away node \"openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_6u81.tdf" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_6u81.tdf" 342 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "my_ROM.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/my_ROM.v" 81 0 0 } } { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 271 0 0 } } { "../rtl/xlr8_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v" 136 0 0 } } { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 238 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 1640 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994766122 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|my_ROM:my_ROM_inst|altsyncram:altsyncram_component|altsyncram_6u81:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[15\] " "Synthesized away node \"openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_6u81.tdf" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_6u81.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "my_ROM.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/my_ROM.v" 81 0 0 } } { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 271 0 0 } } { "../rtl/xlr8_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v" 136 0 0 } } { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 238 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 1640 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994766122 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|my_ROM:my_ROM_inst|altsyncram:altsyncram_component|altsyncram_6u81:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[16\] " "Synthesized away node \"openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_6u81.tdf" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_6u81.tdf" 386 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "my_ROM.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/my_ROM.v" 81 0 0 } } { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 271 0 0 } } { "../rtl/xlr8_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v" 136 0 0 } } { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 238 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 1640 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994766122 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|my_ROM:my_ROM_inst|altsyncram:altsyncram_component|altsyncram_6u81:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[17\] " "Synthesized away node \"openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_6u81.tdf" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_6u81.tdf" 408 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "my_ROM.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/my_ROM.v" 81 0 0 } } { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 271 0 0 } } { "../rtl/xlr8_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v" 136 0 0 } } { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 238 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 1640 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994766122 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|my_ROM:my_ROM_inst|altsyncram:altsyncram_component|altsyncram_6u81:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[18\] " "Synthesized away node \"openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_6u81.tdf" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_6u81.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "my_ROM.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/my_ROM.v" 81 0 0 } } { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 271 0 0 } } { "../rtl/xlr8_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v" 136 0 0 } } { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 238 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 1640 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994766122 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|my_ROM:my_ROM_inst|altsyncram:altsyncram_component|altsyncram_6u81:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[19\] " "Synthesized away node \"openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_6u81.tdf" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_6u81.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "my_ROM.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/my_ROM.v" 81 0 0 } } { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 271 0 0 } } { "../rtl/xlr8_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v" 136 0 0 } } { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 238 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 1640 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994766122 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|my_ROM:my_ROM_inst|altsyncram:altsyncram_component|altsyncram_6u81:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[20\] " "Synthesized away node \"openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_6u81.tdf" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_6u81.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "my_ROM.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/my_ROM.v" 81 0 0 } } { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 271 0 0 } } { "../rtl/xlr8_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v" 136 0 0 } } { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 238 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 1640 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994766122 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|my_ROM:my_ROM_inst|altsyncram:altsyncram_component|altsyncram_6u81:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[21\] " "Synthesized away node \"openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|my_ROM:my_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_6u81:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_6u81.tdf" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_6u81.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "my_ROM.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/my_ROM.v" 81 0 0 } } { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 271 0 0 } } { "../rtl/xlr8_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v" 136 0 0 } } { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 238 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 1640 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994766122 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|my_ROM:my_ROM_inst|altsyncram:altsyncram_component|altsyncram_6u81:auto_generated|ram_block1a21"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1548994766122 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1548994766122 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1548994766122 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1548994766662 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "JT9 " "Inserted always-enabled tri-state buffer between \"JT9\" and its non-tri-state driver." {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 103 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1548994766678 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "JT6 " "Inserted always-enabled tri-state buffer between \"JT6\" and its non-tri-state driver." {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 105 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1548994766678 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "JT5 " "Inserted always-enabled tri-state buffer between \"JT5\" and its non-tri-state driver." {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 106 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1548994766678 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "JT1 " "Inserted always-enabled tri-state buffer between \"JT1\" and its non-tri-state driver." {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 108 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1548994766678 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1548994766678 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RX " "bidirectional pin \"RX\" has no driver" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1548994766678 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1548994766678 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "D13 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"D13\" is moved to its source" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1548994766678 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "D12 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"D12\" is moved to its source" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1548994766678 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "D11 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"D11\" is moved to its source" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1548994766678 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1548994766678 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "xlr8_iomux328:iomux328_inst\|portd_pads\[2\]~synth " "Node \"xlr8_iomux328:iomux328_inst\|portd_pads\[2\]~synth\"" {  } { { "xlr8_iomux328.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_iomux328.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994766881 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1548994766881 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "xlr8_iomux328:iomux328_inst\|portb_pads\[5\]~synth " "Node \"xlr8_iomux328:iomux328_inst\|portb_pads\[5\]~synth\"" {  } { { "xlr8_iomux328.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_iomux328.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994766881 ""} { "Warning" "WMLS_MLS_NODE_NAME" "xlr8_iomux328:iomux328_inst\|portb_pads\[4\]~synth " "Node \"xlr8_iomux328:iomux328_inst\|portb_pads\[4\]~synth\"" {  } { { "xlr8_iomux328.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_iomux328.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994766881 ""} { "Warning" "WMLS_MLS_NODE_NAME" "xlr8_iomux328:iomux328_inst\|portb_pads\[3\]~synth " "Node \"xlr8_iomux328:iomux328_inst\|portb_pads\[3\]~synth\"" {  } { { "xlr8_iomux328.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_iomux328.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994766881 ""} { "Warning" "WMLS_MLS_NODE_NAME" "TX~synth " "Node \"TX~synth\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994766881 ""} { "Warning" "WMLS_MLS_NODE_NAME" "JT9~synth " "Node \"JT9~synth\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994766881 ""} { "Warning" "WMLS_MLS_NODE_NAME" "JT7~synth " "Node \"JT7~synth\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994766881 ""} { "Warning" "WMLS_MLS_NODE_NAME" "JT6~synth " "Node \"JT6~synth\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994766881 ""} { "Warning" "WMLS_MLS_NODE_NAME" "JT5~synth " "Node \"JT5~synth\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 106 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994766881 ""} { "Warning" "WMLS_MLS_NODE_NAME" "JT3~synth " "Node \"JT3~synth\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 107 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994766881 ""} { "Warning" "WMLS_MLS_NODE_NAME" "JT1~synth " "Node \"JT1~synth\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 108 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994766881 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1548994766881 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994766974 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1548994767443 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/output_files/sno_16MHz.map.smsg " "Generated suppressed messages file C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/output_files/sno_16MHz.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548994767529 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1548994767873 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548994767873 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "50 " "Optimize away 50 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_interconnect:avr_interconnect_inst\|ind_irq_ack\[22\] " "Node: \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_interconnect:avr_interconnect_inst\|ind_irq_ack\[22\]\"" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994767951 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_interconnect:avr_interconnect_inst\|ind_irq_ack\[23\] " "Node: \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_interconnect:avr_interconnect_inst\|ind_irq_ack\[23\]\"" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994767951 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_usart:usart_inst\|tx_en_current " "Node: \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_usart:usart_inst\|tx_en_current\"" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994767951 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|txd " "Node: \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|txd\"" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994767951 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1548994767951 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll16_altpll.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/pll16_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../../../XLR8Core/extras/rtl/ip/pll16/pll16.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v" 110 0 0 } } { "xlr8_clocks.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v" 193 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 386 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1548994767967 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7778 " "Implemented 7778 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1548994768232 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1548994768232 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "60 " "Implemented 60 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1548994768232 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7635 " "Implemented 7635 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1548994768232 ""} { "Info" "ICUT_CUT_TM_RAMS" "68 " "Implemented 68 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1548994768232 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1548994768232 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1548994768232 ""} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Implemented 1 User Flash Memory blocks" {  } {  } 0 21070 "Implemented %1!d! User Flash Memory blocks" 0 0 "Design Software" 0 -1 1548994768232 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1548994768232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548994768295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 31 20:19:28 2019 " "Processing ended: Thu Jan 31 20:19:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548994768295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548994768295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548994768295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1548994768295 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1548994769459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548994769459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 31 20:19:29 2019 " "Processing started: Thu Jan 31 20:19:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548994769459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1548994769459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sno_top -c sno_16MHz " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sno_top -c sno_16MHz" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1548994769459 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1548994769560 ""}
{ "Info" "0" "" "Project  = sno_top" {  } {  } 0 0 "Project  = sno_top" 0 0 "Fitter" 0 0 1548994769560 ""}
{ "Info" "0" "" "Revision = sno_16MHz" {  } {  } 0 0 "Revision = sno_16MHz" 0 0 "Fitter" 0 0 1548994769560 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1548994769716 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1548994769716 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sno_16MHz 10M16SAU169C8G " "Selected device 10M16SAU169C8G for design \"sno_16MHz\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1548994769763 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1548994769794 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1548994769794 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|wire_pll1_clk\[0\] 1 8 0 0 " "Implementing clock multiplication of 1, clock division of 8, and phase shift of 0 degrees (0 ps) for xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll16_altpll.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/pll16_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1548994769841 ""}  } { { "db/pll16_altpll.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/pll16_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1548994769841 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1548994769950 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1548994769966 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1548994770247 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8G " "Device 10M08SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1548994770247 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8GES " "Device 10M08SAU169C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1548994770247 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAU169C8G " "Device 10M04SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1548994770247 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1548994770247 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_JTAGEN~ E5 " "Pin ~ALTERA_JTAGEN~ is reserved at location E5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_JTAGEN~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 14329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1548994770263 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D7 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 14331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1548994770263 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E7 " "Pin ~ALTERA_nCONFIG~ is reserved at location E7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 14333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1548994770263 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ C4 " "Pin ~ALTERA_nSTATUS~ is reserved at location C4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 14335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1548994770263 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ C5 " "Pin ~ALTERA_CONF_DONE~ is reserved at location C5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 14337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1548994770263 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1548994770263 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1548994770263 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1548994770263 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1548994770263 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1548994770263 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN1~ D1 " "Pin ~ALTERA_ADC1IN1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 14339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1548994770263 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN2~ C2 " "Pin ~ALTERA_ADC1IN2~ is reserved at location C2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 14341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1548994770263 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN3~ E3 " "Pin ~ALTERA_ADC1IN3~ is reserved at location E3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 14343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1548994770263 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN4~ E4 " "Pin ~ALTERA_ADC1IN4~ is reserved at location E4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 14345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1548994770263 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN5~ C1 " "Pin ~ALTERA_ADC1IN5~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 14347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1548994770263 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN6~ B1 " "Pin ~ALTERA_ADC1IN6~ is reserved at location B1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 14349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1548994770263 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN7~ F1 " "Pin ~ALTERA_ADC1IN7~ is reserved at location F1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 14351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1548994770263 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN8~ E1 " "Pin ~ALTERA_ADC1IN8~ is reserved at location E1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 14353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1548994770263 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1548994770263 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1548994770278 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1548994770419 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 65 " "No exact pin location assignment(s) for 14 pins of 65 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1548994770662 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "xlr8_alorium_top " "Entity xlr8_alorium_top" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548994771528 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1548994771528 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1548994771528 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.sdc " "Reading SDC File: '../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1548994771559 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/altera_modular_adc_control.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1548994771559 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/altera_onchip_flash.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1548994771622 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/xlr8_top.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/xlr8_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1548994771637 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 62.500 -waveform \{0.000 31.250\} -name Clock Clock " "create_clock -period 62.500 -waveform \{0.000 31.250\} -name Clock Clock" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1548994771637 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1548994771637 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 181.818 -name \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} " "create_clock -period 181.818 -name \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1548994771637 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1548994771637 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1548994771637 ""}
{ "Warning" "0" "" "Setting false path on altera_onchip_flash_block\|drdout" {  } {  } 0 0 "Setting false path on altera_onchip_flash_block\|drdout" 0 0 "Fitter" 0 0 1548994771637 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "../../../XLR8Build/extras/quartus/xlr8_top.sdc " "Synopsys Design Constraints File file not found: '../../../XLR8Build/extras/quartus/xlr8_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1548994771637 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1548994771668 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1548994771668 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1548994771715 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1548994771715 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1548994771715 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1548994771715 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1548994771715 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  62.500     clk_scki " "  62.500     clk_scki" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1548994771715 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  62.500  clk_virtual " "  62.500  clk_virtual" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1548994771715 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  62.500        Clock " "  62.500        Clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1548994771715 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " 500.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1548994771715 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.620  int_osc_clk " "   8.620  int_osc_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1548994771715 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 181.818 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc " " 181.818 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1548994771715 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 125.000 undefined_altera_flash_read_state_clock " " 125.000 undefined_altera_flash_read_state_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1548994771715 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1548994771715 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock~input (placed in PIN H6 (CLK0p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) " "Automatically promoted node Clock~input (placed in PIN H6 (CLK0p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1548994772231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|heartbeat " "Destination node openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|heartbeat" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548994772231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "JT1~output " "Destination node JT1~output" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 1093 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548994772231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_reg " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_reg" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 2867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548994772231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_arclk_neg_pos_reg " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_arclk_neg_pos_reg" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 2873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548994772231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_arclk_neg_reg " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_arclk_neg_reg" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 2868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548994772231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_arclk~0 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_arclk~0" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 7892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548994772231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_pos_reg " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_pos_reg" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 2949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548994772231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_pos_write_reg " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_pos_write_reg" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 2884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548994772231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_drclk~0 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_drclk~0" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 7893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548994772231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_se_neg_reg " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_se_neg_reg" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 2870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548994772231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1548994772231 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1548994772231 ""}  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 110 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 14321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1548994772231 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk  " "Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1548994772231 ""}  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk" } } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 2589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1548994772231 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|clk_scki_buffer  " "Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|clk_scki_buffer " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1548994772231 ""}  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 6202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1548994772231 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_clocks:clocks_inst\|int_osc:int_osc_inst\|altera_int_osc:int_osc_0\|wire_clkout  " "Automatically promoted node xlr8_clocks:clocks_inst\|int_osc:int_osc_inst\|altera_int_osc:int_osc_0\|wire_clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1548994772231 ""}  } { { "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1548994772231 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|osc  " "Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|osc " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1548994772231 ""}  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 2594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1548994772231 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_rst_gen:rst_gen_inst\|nrst_cp2  " "Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_rst_gen:rst_gen_inst\|nrst_cp2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1548994772231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_core:u_core\|rst_ss_n " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_core:u_core\|rst_ss_n" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548994772231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_sckd_rst_gen:u_rst_gen\|rst_sckd_n~0 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_sckd_rst_gen:u_rst_gen\|rst_sckd_n~0" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548994772231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|lfsr_data\[0\] " "Destination node openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|lfsr_data\[0\]" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548994772231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|lfsr_data\[1\] " "Destination node openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|lfsr_data\[1\]" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548994772231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|lfsr_data\[2\] " "Destination node openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|lfsr_data\[2\]" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548994772231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|lfsr_data\[3\] " "Destination node openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|lfsr_data\[3\]" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548994772231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|lfsr_data\[4\] " "Destination node openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|lfsr_data\[4\]" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548994772231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|lfsr_data\[5\] " "Destination node openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|lfsr_data\[5\]" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548994772231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|lfsr_data\[6\] " "Destination node openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|lfsr_data\[6\]" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548994772231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|lfsr_data\[7\] " "Destination node openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|lfsr_data\[7\]" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548994772231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1548994772231 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1548994772231 ""}  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 4580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1548994772231 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_rst_gen:rst_gen_inst\|RstDelayB  " "Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_rst_gen:rst_gen_inst\|RstDelayB " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1548994772231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|next_state.STATE_SAME~2 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|next_state.STATE_SAME~2" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 10237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548994772231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~30 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~30" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 10238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548994772231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~31 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~31" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 10239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548994772231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~33 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~33" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 10241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548994772231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~34 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~34" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 10242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548994772231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~35 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~35" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 10243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548994772231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|comb~2 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|comb~2" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 10267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548994772231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|write_operation~1 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|write_operation~1" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 10270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548994772231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~39 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~39" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 11133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548994772231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~40 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~40" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 11139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1548994772231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1548994772231 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1548994772231 ""}  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 4568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1548994772231 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|always9~0  " "Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|always9~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1548994772231 ""}  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 11399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1548994772231 ""}
{ "Warning" "0" "" "Setting false path on altera_onchip_flash_block\|drdout" {  } {  } 0 0 "Setting false path on altera_onchip_flash_block\|drdout" 0 0 "Fitter" 0 0 1548994772911 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1548994773068 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1548994773083 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1548994773083 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1548994773083 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1548994773099 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1548994773115 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1548994773443 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "18 Embedded multiplier block " "Packed 18 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1548994773443 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1548994773443 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "14 unused 3.3V 0 2 12 " "Number of I/O pins in group: 14 (unused VREF, 3.3V VCCIO, 0 input, 2 output, 12 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL, 3.3 V Schmitt Trigger. " "I/O standards used: 3.3-V LVTTL, 3.3 V Schmitt Trigger." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1548994773474 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1548994773474 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1548994773474 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 8 0 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1548994773474 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use 3.3V 7 3 " "I/O bank number 1B does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1548994773474 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 9 7 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1548994773474 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 20 10 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1548994773474 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 1 15 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1548994773474 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 10 12 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1548994773474 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 9 19 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1548994773474 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1548994773474 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1548994773474 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1548994773685 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1548994773685 ""}
{ "Warning" "0" "" "Setting false path on altera_onchip_flash_block\|drdout" {  } {  } 0 0 "Setting false path on altera_onchip_flash_block\|drdout" 0 0 "Fitter" 0 0 1548994774591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1548994774747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1548994776146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1548994776193 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1548994785663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1548994785663 ""}
{ "Warning" "0" "" "Setting false path on altera_onchip_flash_block\|drdout" {  } {  } 0 0 "Setting false path on altera_onchip_flash_block\|drdout" 0 0 "Fitter" 0 0 1548994786778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1548994786935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X25_Y10 X37_Y19 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X25_Y10 to location X37_Y19" {  } { { "loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X25_Y10 to location X37_Y19"} { { 12 { 0 ""} 25 10 13 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1548994791536 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1548994791536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1548994794396 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1548994794396 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1548994794396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1548994794412 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.74 " "Total time spent on timing analysis during the Fitter is 5.74 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1548994794701 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1548994794733 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1548994796966 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1548994796966 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1548994799622 ""}
{ "Warning" "0" "" "Setting false path on altera_onchip_flash_block\|drdout" {  } {  } 0 0 "Setting false path on altera_onchip_flash_block\|drdout" 0 0 "Fitter" 0 0 1548994799825 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1548994801624 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1548994801983 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "70 MAX 10 " "70 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL 3.3 V Schmitt Trigger H3 " "Pin SCL uses I/O standard 3.3 V Schmitt Trigger at H3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SCL } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCL" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA 3.3 V Schmitt Trigger H4 " "Pin SDA uses I/O standard 3.3 V Schmitt Trigger at H4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDA } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDA" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D13 3.3-V LVTTL B4 " "Pin D13 uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D13 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D13" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D12 3.3-V LVTTL B3 " "Pin D12 uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D12 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D12" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D11 3.3-V LVTTL B2 " "Pin D11 uses I/O standard 3.3-V LVTTL at B2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D11 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D11" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D10 3.3-V LVTTL A2 " "Pin D10 uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D10 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D10" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D9 3.3-V LVTTL A12 " "Pin D9 uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D9 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D9" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D8 3.3-V LVTTL B13 " "Pin D8 uses I/O standard 3.3-V LVTTL at B13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D8 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D8" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D7 3.3-V LVTTL C11 " "Pin D7 uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D7 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D7" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D6 3.3-V LVTTL C12 " "Pin D6 uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D6 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D6" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5 3.3-V LVTTL B11 " "Pin D5 uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D4 3.3-V LVTTL B12 " "Pin D4 uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D4 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D4" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D3 3.3-V LVTTL F12 " "Pin D3 uses I/O standard 3.3-V LVTTL at F12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D3" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D2 3.3-V LVTTL E13 " "Pin D2 uses I/O standard 3.3-V LVTTL at E13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D2" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D1 3.3-V LVTTL F13 " "Pin D1 uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D1" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D0 3.3-V LVTTL G10 " "Pin D0 uses I/O standard 3.3-V LVTTL at G10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D0 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D0" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX 3.3-V LVTTL N3 " "Pin RX uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TX 3.3-V LVTTL N2 " "Pin TX uses I/O standard 3.3-V LVTTL at N2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D22 3.3-V LVTTL M11 " "Pin D22 uses I/O standard 3.3-V LVTTL at M11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D22 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D22" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D23 3.3-V LVTTL L10 " "Pin D23 uses I/O standard 3.3-V LVTTL at L10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D23 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D23" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D24 3.3-V LVTTL M7 " "Pin D24 uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D24 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D24" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D25 3.3-V LVTTL K5 " "Pin D25 uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D25 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D25" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D26 3.3-V LVTTL N5 " "Pin D26 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D26 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D26" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D27 3.3-V LVTTL N4 " "Pin D27 uses I/O standard 3.3-V LVTTL at N4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D27 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D27" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D28 3.3-V LVTTL M12 " "Pin D28 uses I/O standard 3.3-V LVTTL at M12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D28 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D28" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D29 3.3-V LVTTL M10 " "Pin D29 uses I/O standard 3.3-V LVTTL at M10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D29 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D29" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D30 3.3-V LVTTL K6 " "Pin D30 uses I/O standard 3.3-V LVTTL at K6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D30 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D30" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D31 3.3-V LVTTL J5 " "Pin D31 uses I/O standard 3.3-V LVTTL at J5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D31 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D31" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D32 3.3-V LVTTL M4 " "Pin D32 uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D32 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D32" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D33 3.3-V LVTTL N8 " "Pin D33 uses I/O standard 3.3-V LVTTL at N8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D33 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D33" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D34 3.3-V LVTTL M13 " "Pin D34 uses I/O standard 3.3-V LVTTL at M13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D34 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D34" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D35 3.3-V LVTTL L11 " "Pin D35 uses I/O standard 3.3-V LVTTL at L11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D35 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D35" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D36 3.3-V LVTTL J6 " "Pin D36 uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D36 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D36" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D37 3.3-V LVTTL N6 " "Pin D37 uses I/O standard 3.3-V LVTTL at N6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D37 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D37" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D38 3.3-V LVTTL M5 " "Pin D38 uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D38 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D38" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D39 3.3-V LVTTL N7 " "Pin D39 uses I/O standard 3.3-V LVTTL at N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D39 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D39" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A5 3.3-V LVTTL H2 " "Pin A5 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A5" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A4 3.3-V LVTTL M2 " "Pin A4 uses I/O standard 3.3-V LVTTL at M2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A4 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A4" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A3 3.3-V LVTTL M1 " "Pin A3 uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A3" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A2 3.3-V LVTTL H5 " "Pin A2 uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A2" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A1 3.3-V LVTTL K2 " "Pin A1 uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A1" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A0 3.3-V LVTTL K1 " "Pin A0 uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A0 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A0" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIG_IO_OE\[0\] 3.3-V LVTTL H8 " "Pin DIG_IO_OE\[0\] uses I/O standard 3.3-V LVTTL at H8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[0] } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIG_IO_OE\[1\] 3.3-V LVTTL E9 " "Pin DIG_IO_OE\[1\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[1] } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIG_IO_OE\[2\] 3.3-V LVTTL A10 " "Pin DIG_IO_OE\[2\] uses I/O standard 3.3-V LVTTL at A10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[2] } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIG_IO_OE\[3\] 3.3-V LVTTL J13 " "Pin DIG_IO_OE\[3\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[3] } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIG_IO_OE\[4\] 3.3-V LVTTL L3 " "Pin DIG_IO_OE\[4\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[4] } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIG_IO_OE\[5\] 3.3-V LVTTL E12 " "Pin DIG_IO_OE\[5\] uses I/O standard 3.3-V LVTTL at E12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[5] } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SOIC7 3.3 V Schmitt Trigger J8 " "Pin SOIC7 uses I/O standard 3.3 V Schmitt Trigger at J8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SOIC7 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOIC7" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SOIC6 3.3 V Schmitt Trigger E10 " "Pin SOIC6 uses I/O standard 3.3 V Schmitt Trigger at E10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SOIC6 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOIC6" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 96 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SOIC5 3.3 V Schmitt Trigger F8 " "Pin SOIC5 uses I/O standard 3.3 V Schmitt Trigger at F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SOIC5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOIC5" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 97 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SOIC3 3.3 V Schmitt Trigger H10 " "Pin SOIC3 uses I/O standard 3.3 V Schmitt Trigger at H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SOIC3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOIC3" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SOIC2 3.3 V Schmitt Trigger B7 " "Pin SOIC2 uses I/O standard 3.3 V Schmitt Trigger at B7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SOIC2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOIC2" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 99 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SOIC1 3.3 V Schmitt Trigger H13 " "Pin SOIC1 uses I/O standard 3.3 V Schmitt Trigger at H13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SOIC1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOIC1" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JT9 3.3 V Schmitt Trigger F5 " "Pin JT9 uses I/O standard 3.3 V Schmitt Trigger at F5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { JT9 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JT9" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JT7 3.3 V Schmitt Trigger L5 " "Pin JT7 uses I/O standard 3.3 V Schmitt Trigger at L5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { JT7 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JT7" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JT6 3.3 V Schmitt Trigger L4 " "Pin JT6 uses I/O standard 3.3 V Schmitt Trigger at L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { JT6 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JT6" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JT5 3.3 V Schmitt Trigger G1 " "Pin JT5 uses I/O standard 3.3 V Schmitt Trigger at G1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { JT5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JT5" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JT3 3.3 V Schmitt Trigger F6 " "Pin JT3 uses I/O standard 3.3 V Schmitt Trigger at F6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { JT3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JT3" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JT1 3.3 V Schmitt Trigger G2 " "Pin JT1 uses I/O standard 3.3 V Schmitt Trigger at G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { JT1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JT1" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Clock 3.3-V LVTTL H6 " "Pin Clock uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Clock } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clock" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 110 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET_N 3.3 V Schmitt Trigger B9 " "Pin RESET_N uses I/O standard 3.3 V Schmitt Trigger at B9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RESET_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET_N" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN1~ 3.3-V LVTTL D1 " "Pin ~ALTERA_ADC1IN1~ uses I/O standard 3.3-V LVTTL at D1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 14339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN2~ 3.3-V LVTTL C2 " "Pin ~ALTERA_ADC1IN2~ uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 14341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN3~ 3.3-V LVTTL E3 " "Pin ~ALTERA_ADC1IN3~ uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 14343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN4~ 3.3-V LVTTL E4 " "Pin ~ALTERA_ADC1IN4~ uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 14345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN5~ 3.3-V LVTTL C1 " "Pin ~ALTERA_ADC1IN5~ uses I/O standard 3.3-V LVTTL at C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 14347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN6~ 3.3-V LVTTL B1 " "Pin ~ALTERA_ADC1IN6~ uses I/O standard 3.3-V LVTTL at B1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 14349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN7~ 3.3-V LVTTL F1 " "Pin ~ALTERA_ADC1IN7~ uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 14351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN8~ 3.3-V LVTTL E1 " "Pin ~ALTERA_ADC1IN8~ uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 14353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1548994802139 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1548994802139 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "A5 " "Pin A5 is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A5" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1548994802139 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "RX " "Pin RX is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1548994802139 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "TX " "Pin TX is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1548994802139 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "A4 " "Pin A4 is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A4 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A4" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1548994802139 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "A3 " "Pin A3 is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A3" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1548994802139 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "A2 " "Pin A2 is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A2" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1548994802139 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "A1 " "Pin A1 is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A1" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1548994802139 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "A0 " "Pin A0 is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A0 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A0" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1548994802139 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "DIG_IO_OE\[4\] " "Pin DIG_IO_OE\[4\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[4] } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1548994802139 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "Clock " "Pin Clock is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Clock } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clock" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 110 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1548994802139 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "D13 " "Pin D13 is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D13 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D13" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1548994802139 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "D12 " "Pin D12 is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D12 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D12" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1548994802155 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "D11 " "Pin D11 is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D11 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D11" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1548994802155 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "D10 " "Pin D10 is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D10 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D10" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1548994802155 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "24 " "Following 24 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D13 a permanently enabled " "Pin D13 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D13 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D13" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1548994802155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D12 a permanently enabled " "Pin D12 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D12 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D12" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1548994802155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D11 a permanently enabled " "Pin D11 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D11 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D11" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1548994802155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D2 a permanently disabled " "Pin D2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D2" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1548994802155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RX a permanently disabled " "Pin RX has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1548994802155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TX a permanently enabled " "Pin TX has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1548994802155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIG_IO_OE\[0\] a permanently disabled " "Pin DIG_IO_OE\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[0] } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1548994802155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIG_IO_OE\[1\] a permanently disabled " "Pin DIG_IO_OE\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[1] } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1548994802155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIG_IO_OE\[2\] a permanently disabled " "Pin DIG_IO_OE\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[2] } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1548994802155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIG_IO_OE\[3\] a permanently disabled " "Pin DIG_IO_OE\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[3] } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1548994802155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIG_IO_OE\[4\] a permanently disabled " "Pin DIG_IO_OE\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[4] } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1548994802155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIG_IO_OE\[5\] a permanently disabled " "Pin DIG_IO_OE\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[5] } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1548994802155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SOIC7 a permanently disabled " "Pin SOIC7 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SOIC7 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOIC7" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1548994802155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SOIC6 a permanently disabled " "Pin SOIC6 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SOIC6 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOIC6" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 96 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1548994802155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SOIC5 a permanently disabled " "Pin SOIC5 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SOIC5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOIC5" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 97 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1548994802155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SOIC3 a permanently disabled " "Pin SOIC3 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SOIC3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOIC3" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1548994802155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SOIC2 a permanently disabled " "Pin SOIC2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SOIC2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOIC2" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 99 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1548994802155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SOIC1 a permanently disabled " "Pin SOIC1 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SOIC1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOIC1" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1548994802155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JT9 a permanently enabled " "Pin JT9 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { JT9 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JT9" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1548994802155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JT7 a permanently enabled " "Pin JT7 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { JT7 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JT7" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1548994802155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JT6 a permanently enabled " "Pin JT6 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { JT6 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JT6" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1548994802155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JT5 a permanently enabled " "Pin JT5 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { JT5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JT5" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1548994802155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JT3 a permanently enabled " "Pin JT3 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { JT3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JT3" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1548994802155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JT1 a permanently enabled " "Pin JT1 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { JT1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JT1" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1548994802155 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1548994802155 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/output_files/sno_16MHz.fit.smsg " "Generated suppressed messages file C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/output_files/sno_16MHz.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1548994802483 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 28 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5722 " "Peak virtual memory: 5722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548994803779 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 31 20:20:03 2019 " "Processing ended: Thu Jan 31 20:20:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548994803779 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548994803779 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548994803779 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1548994803779 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1548994804822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548994804822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 31 20:20:04 2019 " "Processing started: Thu Jan 31 20:20:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548994804822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1548994804822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sno_top -c sno_16MHz " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sno_top -c sno_16MHz" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1548994804822 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1548994805182 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1548994805881 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1548994805928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4721 " "Peak virtual memory: 4721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548994806131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 31 20:20:06 2019 " "Processing ended: Thu Jan 31 20:20:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548994806131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548994806131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548994806131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1548994806131 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1548994807091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548994807091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 31 20:20:07 2019 " "Processing started: Thu Jan 31 20:20:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548994807091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1548994807091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off sno_top -c sno_16MHz " "Command: quartus_pow --read_settings_files=off --write_settings_files=off sno_top -c sno_16MHz" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1548994807091 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1548994807466 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1548994807466 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1548994807466 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "xlr8_alorium_top " "Entity xlr8_alorium_top" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548994808115 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1548994808115 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Power Analyzer" 0 -1 1548994808115 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.sdc " "Reading SDC File: '../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1548994808146 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/altera_modular_adc_control.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1548994808146 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/altera_onchip_flash.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1548994808209 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/xlr8_top.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/xlr8_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1548994808209 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 62.500 -waveform \{0.000 31.250\} -name Clock Clock " "create_clock -period 62.500 -waveform \{0.000 31.250\} -name Clock Clock" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1548994808209 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1548994808209 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 181.818 -name \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} " "create_clock -period 181.818 -name \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1548994808209 ""}  } {  } 0 332110 "%1!s!" 0 0 "Power Analyzer" 0 -1 1548994808209 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Power Analyzer" 0 -1 1548994808224 ""}
{ "Warning" "0" "" "Setting false path on altera_onchip_flash_block\|drdout" {  } {  } 0 0 "Setting false path on altera_onchip_flash_block\|drdout" 0 0 "Power Analyzer" 0 0 1548994808224 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "../../../XLR8Build/extras/quartus/xlr8_top.sdc " "Synopsys Design Constraints File file not found: '../../../XLR8Build/extras/quartus/xlr8_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1548994808224 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1548994808240 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Power Analyzer" 0 -1 1548994808240 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Power Analyzer" 0 -1 1548994808287 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Power Analyzer" 0 -1 1548994808287 ""}
{ "Warning" "WPUTIL_PUTIL_MULTIPLE_CLK_DOMAINS_FOUND_MAX_FREQ" "" "Relative toggle rates were calculated using fastest clock for nodes in multiple clock domains" { { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_iomux328:iomux328_inst\|portb_dout\[0\]~6 " "Using fastest of multiple clock domains found for node \"xlr8_iomux328:iomux328_inst\|portb_dout\[0\]~6\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_se_neg_reg~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_se_neg_reg~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector73~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector73~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector73~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector73~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector73~2 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector73~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector91~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector91~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector91~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector91~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_seq_read_ardin\[12\]~4 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_seq_read_ardin\[12\]~4\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector92~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector92~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector93~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector93~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector90~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector90~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector90~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector90~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector89~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector89~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector89~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector89~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector88~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector88~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector88~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector88~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector77~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector77~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_ext_int:ext_int_inst\|pc_int_fl_set~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_ext_int:ext_int_inst\|pc_int_fl_set~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_ext_int:ext_int_inst\|WideOr0~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_ext_int:ext_int_inst\|WideOr0~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_ext_int:ext_int_inst\|WideOr0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_ext_int:ext_int_inst\|WideOr0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_timer1:tcnt1_inst\|icr_presync_trig~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_timer1:tcnt1_inst\|icr_presync_trig~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector94~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector94~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector95~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector95~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector96~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector96~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector97~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector97~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector98~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector98~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector99~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector99~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector100~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector100~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector101~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector101~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector102~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector102~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector104~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector104~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector103~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector103~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector68~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector68~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_timer1:tcnt1_inst\|icr_noise_canceled~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_timer1:tcnt1_inst\|icr_noise_canceled~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector69~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector69~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector69~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector69~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "D8 " "Using fastest of multiple clock domains found for node \"D8\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_se_neg_reg~feeder " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_se_neg_reg~feeder\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_port:pport_b_inst\|synch:Tn_sync\[0\]\|din_flop~feeder " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_port:pport_b_inst\|synch:Tn_sync\[0\]\|din_flop~feeder\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_ext_int:ext_int_inst\|synch:pcint_resync_inst\[0\]\|din_flop~feeder " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_ext_int:ext_int_inst\|synch:pcint_resync_inst\[0\]\|din_flop~feeder\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1548994808365 ""}  } {  } 0 222014 "Relative toggle rates were calculated using fastest clock for nodes in multiple clock domains" 0 0 "Power Analyzer" 0 -1 1548994808365 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1548994808365 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1548994808575 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1548994808684 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1548994811387 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "2.094 millions of transitions / sec " "Average toggle rate for this design is 2.094 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1548994812731 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "370.69 mW " "Total thermal power estimate for the design is 370.69 mW" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1548994812966 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 45 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4926 " "Peak virtual memory: 4926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548994813200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 31 20:20:13 2019 " "Processing ended: Thu Jan 31 20:20:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548994813200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548994813200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548994813200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1548994813200 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1548994814365 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548994814365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 31 20:20:14 2019 " "Processing started: Thu Jan 31 20:20:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548994814365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1548994814365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sno_top -c sno_16MHz " "Command: quartus_sta sno_top -c sno_16MHz" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1548994814365 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1548994814474 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1548994814887 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1548994814887 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548994814918 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548994814918 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "xlr8_alorium_top " "Entity xlr8_alorium_top" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1548994815340 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1548994815340 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1548994815340 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.sdc " "Reading SDC File: '../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1548994815356 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/altera_modular_adc_control.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1548994815371 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/altera_onchip_flash.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1548994815434 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/xlr8_top.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/xlr8_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1548994815449 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 62.500 -waveform \{0.000 31.250\} -name Clock Clock " "create_clock -period 62.500 -waveform \{0.000 31.250\} -name Clock Clock" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1548994815449 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1548994815449 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 181.818 -name \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} " "create_clock -period 181.818 -name \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1548994815449 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1548994815449 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1548994815449 ""}
{ "Warning" "0" "" "Setting false path on altera_onchip_flash_block\|drdout" {  } {  } 0 0 "Setting false path on altera_onchip_flash_block\|drdout" 0 0 "Timing Analyzer" 0 0 1548994815449 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "../../../XLR8Build/extras/quartus/xlr8_top.sdc " "Synopsys Design Constraints File file not found: '../../../XLR8Build/extras/quartus/xlr8_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1548994815449 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1548994815492 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1548994815492 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1548994815523 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1548994815523 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1548994815523 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1548994815539 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1548994815583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.505 " "Worst-case setup slack is 0.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994815630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994815630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.505               0.000 clk_virtual  " "    0.505               0.000 clk_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994815630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.088               0.000 Clock  " "    1.088               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994815630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.567               0.000 clk_scki  " "    1.567               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994815630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.141               0.000 int_osc_clk  " "    6.141               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994815630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548994815630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.320 " "Worst-case hold slack is 0.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994815662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994815662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 Clock  " "    0.320               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994815662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 clk_scki  " "    0.362               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994815662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474               0.000 int_osc_clk  " "    0.474               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994815662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   57.012               0.000 clk_virtual  " "   57.012               0.000 clk_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994815662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548994815662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.612 " "Worst-case recovery slack is 6.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994815677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994815677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.612               0.000 clk_scki  " "    6.612               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994815677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.138               0.000 Clock  " "   27.138               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994815677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548994815677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.010 " "Worst-case removal slack is 1.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994815677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994815677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.010               0.000 Clock  " "    1.010               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994815677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.690               0.000 clk_scki  " "    3.690               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994815677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548994815677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.088 " "Worst-case minimum pulse width slack is 4.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994815693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994815693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.088               0.000 int_osc_clk  " "    4.088               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994815693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.983               0.000 Clock  " "   28.983               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994815693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.938               0.000 clk_scki  " "   30.938               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994815693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   90.684               0.000 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc  " "   90.684               0.000 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994815693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  244.781               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  244.781               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994815693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548994815693 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548994815708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548994815708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 35 " "Number of Synchronizer Chains Found: 35" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548994815708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548994815708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.886 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.886" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548994815708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 64.054 ns " "Worst Case Available Settling Time: 64.054 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548994815708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548994815708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548994815708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548994815708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548994815708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548994815708 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1548994815708 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1548994815724 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1548994815755 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1548994818582 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1548994818913 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1548994818913 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1548994818913 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1548994818913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.305 " "Worst-case setup slack is 1.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.305               0.000 clk_virtual  " "    1.305               0.000 clk_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.825               0.000 Clock  " "    1.825               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.311               0.000 clk_scki  " "    2.311               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.375               0.000 int_osc_clk  " "    6.375               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548994819007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.250 " "Worst-case hold slack is 0.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 Clock  " "    0.250               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 clk_scki  " "    0.323               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 int_osc_clk  " "    0.448               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   56.413               0.000 clk_virtual  " "   56.413               0.000 clk_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548994819038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.791 " "Worst-case recovery slack is 6.791" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.791               0.000 clk_scki  " "    6.791               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.406               0.000 Clock  " "   27.406               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548994819054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.928 " "Worst-case removal slack is 0.928" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.928               0.000 Clock  " "    0.928               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.258               0.000 clk_scki  " "    3.258               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548994819069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.081 " "Worst-case minimum pulse width slack is 4.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.081               0.000 int_osc_clk  " "    4.081               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.769               0.000 Clock  " "   28.769               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.870               0.000 clk_scki  " "   30.870               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   90.680               0.000 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc  " "   90.680               0.000 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  244.884               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  244.884               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548994819069 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548994819085 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548994819085 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 35 " "Number of Synchronizer Chains Found: 35" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548994819085 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548994819085 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.886 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.886" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548994819085 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 65.116 ns " "Worst Case Available Settling Time: 65.116 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548994819085 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548994819085 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548994819085 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548994819085 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548994819085 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548994819085 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1548994819085 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1548994819100 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1548994819366 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1548994819366 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1548994819366 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1548994819366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.113 " "Worst-case setup slack is 5.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.113               0.000 Clock  " "    5.113               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.783               0.000 clk_virtual  " "    5.783               0.000 clk_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.606               0.000 clk_scki  " "    6.606               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.676               0.000 int_osc_clk  " "    7.676               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548994819397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.065 " "Worst-case hold slack is 0.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.065               0.000 Clock  " "    0.065               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 clk_scki  " "    0.153               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 int_osc_clk  " "    0.171               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   53.366               0.000 clk_virtual  " "   53.366               0.000 clk_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548994819428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 9.247 " "Worst-case recovery slack is 9.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.247               0.000 clk_scki  " "    9.247               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.504               0.000 Clock  " "   29.504               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548994819444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.417 " "Worst-case removal slack is 0.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 Clock  " "    0.417               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.205               0.000 clk_scki  " "    1.205               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548994819460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.081 " "Worst-case minimum pulse width slack is 4.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.081               0.000 int_osc_clk  " "    4.081               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.639               0.000 Clock  " "   28.639               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.948               0.000 clk_scki  " "   30.948               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   90.680               0.000 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc  " "   90.680               0.000 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  244.902               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  244.902               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1548994819460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1548994819460 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548994819475 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548994819475 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 35 " "Number of Synchronizer Chains Found: 35" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548994819475 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548994819475 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.886 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.886" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548994819475 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 80.804 ns " "Worst Case Available Settling Time: 80.804 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548994819475 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548994819475 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548994819475 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548994819475 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548994819475 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1548994819475 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1548994819475 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1548994820231 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1548994820231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4905 " "Peak virtual memory: 4905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548994820356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 31 20:20:20 2019 " "Processing ended: Thu Jan 31 20:20:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548994820356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548994820356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548994820356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1548994820356 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1548994821333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548994821333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 31 20:20:21 2019 " "Processing started: Thu Jan 31 20:20:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548994821333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1548994821333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sno_top -c sno_16MHz " "Command: quartus_eda --read_settings_files=off --write_settings_files=off sno_top -c sno_16MHz" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1548994821333 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1548994821950 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1548994822075 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sno_16MHz.vo C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/simulation/modelsim/ simulation " "Generated file sno_16MHz.vo in folder \"C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1548994823365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548994823544 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 31 20:20:23 2019 " "Processing ended: Thu Jan 31 20:20:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548994823544 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548994823544 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548994823544 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1548994823544 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 186 s " "Quartus Prime Full Compilation was successful. 0 errors, 186 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1548994824231 ""}
