// Seed: 3714144960
module module_0 (
    input logic id_0,
    output id_1,
    output reg id_2,
    input id_3,
    output id_4
);
  always @(posedge 1 or negedge 1) begin
    id_4[1 : 1'b0] = id_0;
    id_2 <= 1'h0;
  end
  assign id_2 = 1;
  initial id_1 = 1 < 1;
  logic id_5;
  assign id_2 = id_3;
endmodule
