Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8c1614b3409d4dfaa21cbde7d6e60961 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab2_PRACTICE_TESTBED_behav xil_defaultlib.Lab2_PRACTICE_TESTBED xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/lab2_practice/lab2_practice.srcs/sources_1/imports/lab2_practice_student_template/lab2_practice.v" Line 1. Module Lab2_PRACTICE doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Lab2_PRACTICE
Compiling module xil_defaultlib.Lab2_PRACTICE_PATTERN
Compiling module xil_defaultlib.Lab2_PRACTICE_TESTBED
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab2_PRACTICE_TESTBED_behav
