Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\nicka\Documents\GitHub\low-latency-market-analysis\FPGA\examples\system_builder_output\platform_designer.qsys --block-symbol-file --output-directory=C:\Users\nicka\Documents\GitHub\low-latency-market-analysis\FPGA\examples\system_builder_output\platform_designer --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading system_builder_output/platform_designer.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\nicka\Documents\GitHub\low-latency-market-analysis\FPGA\examples\system_builder_output\platform_designer.qsys --synthesis=VERILOG --output-directory=C:\Users\nicka\Documents\GitHub\low-latency-market-analysis\FPGA\examples\system_builder_output\platform_designer\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading system_builder_output/platform_designer.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: platform_designer: Generating platform_designer "platform_designer" for QUARTUS_SYNTH
Info: platform_designer: Done "platform_designer" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
