library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity Adder is 
port ( i , j : in std_logic_vector(31 downto 0);
	k : out std_logic_vector(31 downto 0)
);

end Adder;

architecture arch_Adder of Adder is 
 begin
process(i ,j)
begin
k <= i + j;
end process;
end arch_Adder;
