#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* ADC_Bypass */
#define ADC_Bypass__0__DR CYREG_GPIO_PRT1_DR
#define ADC_Bypass__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define ADC_Bypass__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define ADC_Bypass__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define ADC_Bypass__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define ADC_Bypass__0__HSIOM_MASK 0xF0000000u
#define ADC_Bypass__0__HSIOM_SHIFT 28u
#define ADC_Bypass__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define ADC_Bypass__0__INTR CYREG_GPIO_PRT1_INTR
#define ADC_Bypass__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define ADC_Bypass__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define ADC_Bypass__0__MASK 0x80u
#define ADC_Bypass__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ADC_Bypass__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ADC_Bypass__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ADC_Bypass__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ADC_Bypass__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ADC_Bypass__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ADC_Bypass__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ADC_Bypass__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ADC_Bypass__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ADC_Bypass__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ADC_Bypass__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ADC_Bypass__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ADC_Bypass__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ADC_Bypass__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ADC_Bypass__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ADC_Bypass__0__PC CYREG_GPIO_PRT1_PC
#define ADC_Bypass__0__PC2 CYREG_GPIO_PRT1_PC2
#define ADC_Bypass__0__PORT 1u
#define ADC_Bypass__0__PS CYREG_GPIO_PRT1_PS
#define ADC_Bypass__0__SHIFT 7u
#define ADC_Bypass__DR CYREG_GPIO_PRT1_DR
#define ADC_Bypass__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define ADC_Bypass__DR_INV CYREG_GPIO_PRT1_DR_INV
#define ADC_Bypass__DR_SET CYREG_GPIO_PRT1_DR_SET
#define ADC_Bypass__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define ADC_Bypass__INTR CYREG_GPIO_PRT1_INTR
#define ADC_Bypass__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define ADC_Bypass__INTSTAT CYREG_GPIO_PRT1_INTR
#define ADC_Bypass__MASK 0x80u
#define ADC_Bypass__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ADC_Bypass__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ADC_Bypass__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ADC_Bypass__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ADC_Bypass__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ADC_Bypass__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ADC_Bypass__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ADC_Bypass__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ADC_Bypass__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ADC_Bypass__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ADC_Bypass__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ADC_Bypass__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ADC_Bypass__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ADC_Bypass__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ADC_Bypass__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ADC_Bypass__PC CYREG_GPIO_PRT1_PC
#define ADC_Bypass__PC2 CYREG_GPIO_PRT1_PC2
#define ADC_Bypass__PORT 1u
#define ADC_Bypass__PS CYREG_GPIO_PRT1_PS
#define ADC_Bypass__SHIFT 7u

/* ADC_cy_psoc4_sar */
#define ADC_cy_psoc4_sar__SAR_ANA_TRIM CYREG_SAR_ANA_TRIM
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_cy_psoc4_sar__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_cy_psoc4_sar__SAR_DFT_CTRL CYREG_SAR_DFT_CTRL
#define ADC_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_cy_psoc4_sar__SAR_PUMP_CTRL CYREG_SAR_PUMP_CTRL
#define ADC_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR CYREG_SAR_RANGE_INTR
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR CYREG_SAR_SATURATE_INTR
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS
#define ADC_cy_psoc4_sar__SAR_WOUNDING CYREG_SAR_WOUNDING

/* ADC_cy_psoc4_sarmux_8 */
#define ADC_cy_psoc4_sarmux_8__CH_0_PIN 7
#define ADC_cy_psoc4_sarmux_8__CH_0_PORT 0
#define ADC_cy_psoc4_sarmux_8__CH_1_PIN 5
#define ADC_cy_psoc4_sarmux_8__CH_1_PORT 0
#define ADC_cy_psoc4_sarmux_8__CH_2_PIN 6
#define ADC_cy_psoc4_sarmux_8__CH_2_PORT 0
#define ADC_cy_psoc4_sarmux_8__CH_3_PIN 3
#define ADC_cy_psoc4_sarmux_8__CH_3_PORT 0
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG CYREG_SAR_INJ_CHAN_CONFIG
#define ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT CYREG_SAR_INJ_RESULT
#define ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_cy_psoc4_sarmux_8__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_cy_psoc4_sarmux_8__VNEG 0

/* ADC_DMA */
#define ADC_DMA__CH_CTL CYREG_DMAC_CH_CTL2
#define ADC_DMA__CHANNEL_NUMBER 2
#define ADC_DMA__DESCR_PING_CTL CYREG_DMAC_DESCR2_PING_CTL
#define ADC_DMA__DESCR_PING_DST CYREG_DMAC_DESCR2_PING_DST
#define ADC_DMA__DESCR_PING_SRC CYREG_DMAC_DESCR2_PING_SRC
#define ADC_DMA__DESCR_PING_STATUS CYREG_DMAC_DESCR2_PING_STATUS
#define ADC_DMA__DESCR_PONG_CTL CYREG_DMAC_DESCR2_PONG_CTL
#define ADC_DMA__DESCR_PONG_DST CYREG_DMAC_DESCR2_PONG_DST
#define ADC_DMA__DESCR_PONG_SRC CYREG_DMAC_DESCR2_PONG_SRC
#define ADC_DMA__DESCR_PONG_STATUS CYREG_DMAC_DESCR2_PONG_STATUS
#define ADC_DMA__PRIORITY 3
#define ADC_DMA__TR_GROUP 0u
#define ADC_DMA__TR_OUTPUT 2u

/* ADC_intClock */
#define ADC_intClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL10
#define ADC_intClock__DIV_ID 0x00000041u
#define ADC_intClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define ADC_intClock__PA_DIV_ID 0x000000FFu

/* ADC_IRQ */
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_IRQ__INTC_MASK 0x20000u
#define ADC_IRQ__INTC_NUMBER 17u
#define ADC_IRQ__INTC_PRIOR_MASK 0xC000u
#define ADC_IRQ__INTC_PRIOR_NUM 3u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR4
#define ADC_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* QD0_cy_m0s8_tcpwm_1 */
#define QD0_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT2_CC
#define QD0_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT2_CC_BUFF
#define QD0_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT2_COUNTER
#define QD0_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT2_CTRL
#define QD0_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT2_INTR
#define QD0_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT2_INTR_MASK
#define QD0_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT2_INTR_MASKED
#define QD0_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT2_INTR_SET
#define QD0_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT2_PERIOD
#define QD0_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT2_PERIOD_BUFF
#define QD0_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT2_STATUS
#define QD0_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define QD0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x04u
#define QD0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 2u
#define QD0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x400u
#define QD0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 10u
#define QD0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x4000000u
#define QD0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 26u
#define QD0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x40000u
#define QD0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 18u
#define QD0_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define QD0_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x04u
#define QD0_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 2u
#define QD0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define QD0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x04u
#define QD0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 2u
#define QD0_cy_m0s8_tcpwm_1__TCPWM_NUMBER 2u
#define QD0_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT2_TR_CTRL0
#define QD0_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT2_TR_CTRL1
#define QD0_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT2_TR_CTRL2

/* QD1_cy_m0s8_tcpwm_1 */
#define QD1_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT7_CC
#define QD1_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT7_CC_BUFF
#define QD1_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT7_COUNTER
#define QD1_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT7_CTRL
#define QD1_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT7_INTR
#define QD1_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT7_INTR_MASK
#define QD1_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT7_INTR_MASKED
#define QD1_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT7_INTR_SET
#define QD1_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT7_PERIOD
#define QD1_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT7_PERIOD_BUFF
#define QD1_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT7_STATUS
#define QD1_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define QD1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x80u
#define QD1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 7u
#define QD1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x8000u
#define QD1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 15u
#define QD1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x80000000u
#define QD1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 31u
#define QD1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x800000u
#define QD1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 23u
#define QD1_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define QD1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x80u
#define QD1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 7u
#define QD1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define QD1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x80u
#define QD1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 7u
#define QD1_cy_m0s8_tcpwm_1__TCPWM_NUMBER 7u
#define QD1_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT7_TR_CTRL0
#define QD1_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT7_TR_CTRL1
#define QD1_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT7_TR_CTRL2

/* QD2_cy_m0s8_tcpwm_1 */
#define QD2_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define QD2_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define QD2_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define QD2_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define QD2_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define QD2_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define QD2_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define QD2_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define QD2_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define QD2_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define QD2_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define QD2_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define QD2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define QD2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define QD2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define QD2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define QD2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define QD2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define QD2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define QD2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define QD2_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define QD2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define QD2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define QD2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define QD2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define QD2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define QD2_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define QD2_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define QD2_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define QD2_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* QD4_cy_m0s8_tcpwm_1 */
#define QD4_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT6_CC
#define QD4_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT6_CC_BUFF
#define QD4_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT6_COUNTER
#define QD4_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT6_CTRL
#define QD4_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT6_INTR
#define QD4_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT6_INTR_MASK
#define QD4_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT6_INTR_MASKED
#define QD4_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT6_INTR_SET
#define QD4_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT6_PERIOD
#define QD4_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT6_PERIOD_BUFF
#define QD4_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT6_STATUS
#define QD4_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define QD4_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x40u
#define QD4_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 6u
#define QD4_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x4000u
#define QD4_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 14u
#define QD4_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x40000000u
#define QD4_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 30u
#define QD4_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x400000u
#define QD4_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 22u
#define QD4_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define QD4_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x40u
#define QD4_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 6u
#define QD4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define QD4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x40u
#define QD4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 6u
#define QD4_cy_m0s8_tcpwm_1__TCPWM_NUMBER 6u
#define QD4_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT6_TR_CTRL0
#define QD4_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT6_TR_CTRL1
#define QD4_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT6_TR_CTRL2

/* ADC0 */
#define ADC0__0__DR CYREG_GPIO_PRT2_DR
#define ADC0__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define ADC0__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define ADC0__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define ADC0__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define ADC0__0__HSIOM_MASK 0xF0000000u
#define ADC0__0__HSIOM_SHIFT 28u
#define ADC0__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC0__0__INTR CYREG_GPIO_PRT2_INTR
#define ADC0__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC0__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define ADC0__0__MASK 0x80u
#define ADC0__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC0__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC0__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC0__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC0__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC0__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC0__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC0__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC0__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC0__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC0__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC0__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC0__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC0__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC0__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC0__0__PC CYREG_GPIO_PRT2_PC
#define ADC0__0__PC2 CYREG_GPIO_PRT2_PC2
#define ADC0__0__PORT 2u
#define ADC0__0__PS CYREG_GPIO_PRT2_PS
#define ADC0__0__SHIFT 7u
#define ADC0__DR CYREG_GPIO_PRT2_DR
#define ADC0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define ADC0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define ADC0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define ADC0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC0__INTR CYREG_GPIO_PRT2_INTR
#define ADC0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC0__INTSTAT CYREG_GPIO_PRT2_INTR
#define ADC0__MASK 0x80u
#define ADC0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC0__PC CYREG_GPIO_PRT2_PC
#define ADC0__PC2 CYREG_GPIO_PRT2_PC2
#define ADC0__PORT 2u
#define ADC0__PS CYREG_GPIO_PRT2_PS
#define ADC0__SHIFT 7u

/* ADC1 */
#define ADC1__0__DR CYREG_GPIO_PRT2_DR
#define ADC1__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define ADC1__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define ADC1__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define ADC1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define ADC1__0__HSIOM_MASK 0x00F00000u
#define ADC1__0__HSIOM_SHIFT 20u
#define ADC1__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC1__0__INTR CYREG_GPIO_PRT2_INTR
#define ADC1__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC1__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define ADC1__0__MASK 0x20u
#define ADC1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC1__0__PC CYREG_GPIO_PRT2_PC
#define ADC1__0__PC2 CYREG_GPIO_PRT2_PC2
#define ADC1__0__PORT 2u
#define ADC1__0__PS CYREG_GPIO_PRT2_PS
#define ADC1__0__SHIFT 5u
#define ADC1__DR CYREG_GPIO_PRT2_DR
#define ADC1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define ADC1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define ADC1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define ADC1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC1__INTR CYREG_GPIO_PRT2_INTR
#define ADC1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC1__INTSTAT CYREG_GPIO_PRT2_INTR
#define ADC1__MASK 0x20u
#define ADC1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC1__PC CYREG_GPIO_PRT2_PC
#define ADC1__PC2 CYREG_GPIO_PRT2_PC2
#define ADC1__PORT 2u
#define ADC1__PS CYREG_GPIO_PRT2_PS
#define ADC1__SHIFT 5u

/* ADC2 */
#define ADC2__0__DR CYREG_GPIO_PRT2_DR
#define ADC2__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define ADC2__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define ADC2__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define ADC2__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define ADC2__0__HSIOM_MASK 0x0F000000u
#define ADC2__0__HSIOM_SHIFT 24u
#define ADC2__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC2__0__INTR CYREG_GPIO_PRT2_INTR
#define ADC2__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC2__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define ADC2__0__MASK 0x40u
#define ADC2__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC2__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC2__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC2__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC2__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC2__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC2__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC2__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC2__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC2__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC2__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC2__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC2__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC2__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC2__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC2__0__PC CYREG_GPIO_PRT2_PC
#define ADC2__0__PC2 CYREG_GPIO_PRT2_PC2
#define ADC2__0__PORT 2u
#define ADC2__0__PS CYREG_GPIO_PRT2_PS
#define ADC2__0__SHIFT 6u
#define ADC2__DR CYREG_GPIO_PRT2_DR
#define ADC2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define ADC2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define ADC2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define ADC2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC2__INTR CYREG_GPIO_PRT2_INTR
#define ADC2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC2__INTSTAT CYREG_GPIO_PRT2_INTR
#define ADC2__MASK 0x40u
#define ADC2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC2__PC CYREG_GPIO_PRT2_PC
#define ADC2__PC2 CYREG_GPIO_PRT2_PC2
#define ADC2__PORT 2u
#define ADC2__PS CYREG_GPIO_PRT2_PS
#define ADC2__SHIFT 6u

/* ADC3 */
#define ADC3__0__DR CYREG_GPIO_PRT2_DR
#define ADC3__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define ADC3__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define ADC3__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define ADC3__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define ADC3__0__HSIOM_MASK 0x0000F000u
#define ADC3__0__HSIOM_SHIFT 12u
#define ADC3__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC3__0__INTR CYREG_GPIO_PRT2_INTR
#define ADC3__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC3__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define ADC3__0__MASK 0x08u
#define ADC3__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC3__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC3__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC3__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC3__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC3__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC3__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC3__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC3__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC3__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC3__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC3__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC3__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC3__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC3__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC3__0__PC CYREG_GPIO_PRT2_PC
#define ADC3__0__PC2 CYREG_GPIO_PRT2_PC2
#define ADC3__0__PORT 2u
#define ADC3__0__PS CYREG_GPIO_PRT2_PS
#define ADC3__0__SHIFT 3u
#define ADC3__DR CYREG_GPIO_PRT2_DR
#define ADC3__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define ADC3__DR_INV CYREG_GPIO_PRT2_DR_INV
#define ADC3__DR_SET CYREG_GPIO_PRT2_DR_SET
#define ADC3__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC3__INTR CYREG_GPIO_PRT2_INTR
#define ADC3__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC3__INTSTAT CYREG_GPIO_PRT2_INTR
#define ADC3__MASK 0x08u
#define ADC3__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC3__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC3__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC3__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC3__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC3__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC3__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC3__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC3__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC3__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC3__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC3__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC3__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC3__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC3__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC3__PC CYREG_GPIO_PRT2_PC
#define ADC3__PC2 CYREG_GPIO_PRT2_PC2
#define ADC3__PORT 2u
#define ADC3__PS CYREG_GPIO_PRT2_PS
#define ADC3__SHIFT 3u

/* DAC0 */
#define DAC0__0__DR CYREG_GPIO_PRT0_DR
#define DAC0__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define DAC0__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define DAC0__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define DAC0__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define DAC0__0__HSIOM_MASK 0xF0000000u
#define DAC0__0__HSIOM_SHIFT 28u
#define DAC0__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define DAC0__0__INTR CYREG_GPIO_PRT0_INTR
#define DAC0__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define DAC0__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define DAC0__0__MASK 0x80u
#define DAC0__0__OUT_SEL CYREG_UDB_PA4_CFG10
#define DAC0__0__OUT_SEL_SHIFT 14u
#define DAC0__0__OUT_SEL_VAL 0u
#define DAC0__0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define DAC0__0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define DAC0__0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define DAC0__0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define DAC0__0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define DAC0__0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define DAC0__0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define DAC0__0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define DAC0__0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define DAC0__0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define DAC0__0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define DAC0__0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define DAC0__0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define DAC0__0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define DAC0__0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define DAC0__0__PC CYREG_GPIO_PRT0_PC
#define DAC0__0__PC2 CYREG_GPIO_PRT0_PC2
#define DAC0__0__PORT 0u
#define DAC0__0__PS CYREG_GPIO_PRT0_PS
#define DAC0__0__SHIFT 7u
#define DAC0__DR CYREG_GPIO_PRT0_DR
#define DAC0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define DAC0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define DAC0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define DAC0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define DAC0__INTR CYREG_GPIO_PRT0_INTR
#define DAC0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define DAC0__INTSTAT CYREG_GPIO_PRT0_INTR
#define DAC0__MASK 0x80u
#define DAC0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define DAC0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define DAC0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define DAC0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define DAC0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define DAC0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define DAC0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define DAC0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define DAC0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define DAC0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define DAC0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define DAC0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define DAC0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define DAC0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define DAC0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define DAC0__PC CYREG_GPIO_PRT0_PC
#define DAC0__PC2 CYREG_GPIO_PRT0_PC2
#define DAC0__PORT 0u
#define DAC0__PS CYREG_GPIO_PRT0_PS
#define DAC0__SHIFT 7u

/* DAC1 */
#define DAC1__0__DR CYREG_GPIO_PRT5_DR
#define DAC1__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define DAC1__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define DAC1__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define DAC1__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define DAC1__0__HSIOM_MASK 0x00F00000u
#define DAC1__0__HSIOM_SHIFT 20u
#define DAC1__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define DAC1__0__INTR CYREG_GPIO_PRT5_INTR
#define DAC1__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define DAC1__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define DAC1__0__MASK 0x20u
#define DAC1__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define DAC1__0__OUT_SEL_SHIFT 10u
#define DAC1__0__OUT_SEL_VAL 0u
#define DAC1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DAC1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DAC1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DAC1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DAC1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DAC1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DAC1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DAC1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DAC1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DAC1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DAC1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DAC1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DAC1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DAC1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DAC1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DAC1__0__PC CYREG_GPIO_PRT5_PC
#define DAC1__0__PC2 CYREG_GPIO_PRT5_PC2
#define DAC1__0__PORT 5u
#define DAC1__0__PS CYREG_GPIO_PRT5_PS
#define DAC1__0__SHIFT 5u
#define DAC1__DR CYREG_GPIO_PRT5_DR
#define DAC1__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define DAC1__DR_INV CYREG_GPIO_PRT5_DR_INV
#define DAC1__DR_SET CYREG_GPIO_PRT5_DR_SET
#define DAC1__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define DAC1__INTR CYREG_GPIO_PRT5_INTR
#define DAC1__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define DAC1__INTSTAT CYREG_GPIO_PRT5_INTR
#define DAC1__MASK 0x20u
#define DAC1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DAC1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DAC1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DAC1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DAC1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DAC1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DAC1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DAC1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DAC1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DAC1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DAC1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DAC1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DAC1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DAC1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DAC1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DAC1__PC CYREG_GPIO_PRT5_PC
#define DAC1__PC2 CYREG_GPIO_PRT5_PC2
#define DAC1__PORT 5u
#define DAC1__PS CYREG_GPIO_PRT5_PS
#define DAC1__SHIFT 5u

/* DAC2 */
#define DAC2__0__DR CYREG_GPIO_PRT5_DR
#define DAC2__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define DAC2__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define DAC2__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define DAC2__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define DAC2__0__HSIOM_MASK 0x0000F000u
#define DAC2__0__HSIOM_SHIFT 12u
#define DAC2__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define DAC2__0__INTR CYREG_GPIO_PRT5_INTR
#define DAC2__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define DAC2__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define DAC2__0__MASK 0x08u
#define DAC2__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define DAC2__0__OUT_SEL_SHIFT 6u
#define DAC2__0__OUT_SEL_VAL 3u
#define DAC2__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DAC2__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DAC2__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DAC2__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DAC2__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DAC2__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DAC2__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DAC2__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DAC2__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DAC2__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DAC2__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DAC2__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DAC2__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DAC2__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DAC2__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DAC2__0__PC CYREG_GPIO_PRT5_PC
#define DAC2__0__PC2 CYREG_GPIO_PRT5_PC2
#define DAC2__0__PORT 5u
#define DAC2__0__PS CYREG_GPIO_PRT5_PS
#define DAC2__0__SHIFT 3u
#define DAC2__DR CYREG_GPIO_PRT5_DR
#define DAC2__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define DAC2__DR_INV CYREG_GPIO_PRT5_DR_INV
#define DAC2__DR_SET CYREG_GPIO_PRT5_DR_SET
#define DAC2__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define DAC2__INTR CYREG_GPIO_PRT5_INTR
#define DAC2__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define DAC2__INTSTAT CYREG_GPIO_PRT5_INTR
#define DAC2__MASK 0x08u
#define DAC2__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DAC2__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DAC2__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DAC2__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DAC2__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DAC2__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DAC2__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DAC2__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DAC2__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DAC2__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DAC2__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DAC2__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DAC2__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DAC2__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DAC2__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DAC2__PC CYREG_GPIO_PRT5_PC
#define DAC2__PC2 CYREG_GPIO_PRT5_PC2
#define DAC2__PORT 5u
#define DAC2__PS CYREG_GPIO_PRT5_PS
#define DAC2__SHIFT 3u

/* DAC3 */
#define DAC3__0__DR CYREG_GPIO_PRT4_DR
#define DAC3__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define DAC3__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define DAC3__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define DAC3__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define DAC3__0__HSIOM_MASK 0x0F000000u
#define DAC3__0__HSIOM_SHIFT 24u
#define DAC3__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define DAC3__0__INTR CYREG_GPIO_PRT4_INTR
#define DAC3__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define DAC3__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define DAC3__0__MASK 0x40u
#define DAC3__0__OUT_SEL CYREG_UDB_PA5_CFG10
#define DAC3__0__OUT_SEL_SHIFT 12u
#define DAC3__0__OUT_SEL_VAL 0u
#define DAC3__0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define DAC3__0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define DAC3__0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define DAC3__0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define DAC3__0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define DAC3__0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define DAC3__0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define DAC3__0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define DAC3__0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define DAC3__0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define DAC3__0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define DAC3__0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define DAC3__0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define DAC3__0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define DAC3__0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define DAC3__0__PC CYREG_GPIO_PRT4_PC
#define DAC3__0__PC2 CYREG_GPIO_PRT4_PC2
#define DAC3__0__PORT 4u
#define DAC3__0__PS CYREG_GPIO_PRT4_PS
#define DAC3__0__SHIFT 6u
#define DAC3__DR CYREG_GPIO_PRT4_DR
#define DAC3__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define DAC3__DR_INV CYREG_GPIO_PRT4_DR_INV
#define DAC3__DR_SET CYREG_GPIO_PRT4_DR_SET
#define DAC3__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define DAC3__INTR CYREG_GPIO_PRT4_INTR
#define DAC3__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define DAC3__INTSTAT CYREG_GPIO_PRT4_INTR
#define DAC3__MASK 0x40u
#define DAC3__PA__CFG0 CYREG_UDB_PA5_CFG0
#define DAC3__PA__CFG1 CYREG_UDB_PA5_CFG1
#define DAC3__PA__CFG10 CYREG_UDB_PA5_CFG10
#define DAC3__PA__CFG11 CYREG_UDB_PA5_CFG11
#define DAC3__PA__CFG12 CYREG_UDB_PA5_CFG12
#define DAC3__PA__CFG13 CYREG_UDB_PA5_CFG13
#define DAC3__PA__CFG14 CYREG_UDB_PA5_CFG14
#define DAC3__PA__CFG2 CYREG_UDB_PA5_CFG2
#define DAC3__PA__CFG3 CYREG_UDB_PA5_CFG3
#define DAC3__PA__CFG4 CYREG_UDB_PA5_CFG4
#define DAC3__PA__CFG5 CYREG_UDB_PA5_CFG5
#define DAC3__PA__CFG6 CYREG_UDB_PA5_CFG6
#define DAC3__PA__CFG7 CYREG_UDB_PA5_CFG7
#define DAC3__PA__CFG8 CYREG_UDB_PA5_CFG8
#define DAC3__PA__CFG9 CYREG_UDB_PA5_CFG9
#define DAC3__PC CYREG_GPIO_PRT4_PC
#define DAC3__PC2 CYREG_GPIO_PRT4_PC2
#define DAC3__PORT 4u
#define DAC3__PS CYREG_GPIO_PRT4_PS
#define DAC3__SHIFT 6u

/* PWM1 */
#define PWM1__0__DR CYREG_GPIO_PRT3_DR
#define PWM1__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define PWM1__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define PWM1__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define PWM1__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define PWM1__0__HSIOM_MASK 0x0000000Fu
#define PWM1__0__HSIOM_SHIFT 0u
#define PWM1__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define PWM1__0__INTR CYREG_GPIO_PRT3_INTR
#define PWM1__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define PWM1__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define PWM1__0__MASK 0x01u
#define PWM1__0__OUT_SEL CYREG_UDB_PA7_CFG10
#define PWM1__0__OUT_SEL_SHIFT 0u
#define PWM1__0__OUT_SEL_VAL 3u
#define PWM1__0__PA__CFG0 CYREG_UDB_PA7_CFG0
#define PWM1__0__PA__CFG1 CYREG_UDB_PA7_CFG1
#define PWM1__0__PA__CFG10 CYREG_UDB_PA7_CFG10
#define PWM1__0__PA__CFG11 CYREG_UDB_PA7_CFG11
#define PWM1__0__PA__CFG12 CYREG_UDB_PA7_CFG12
#define PWM1__0__PA__CFG13 CYREG_UDB_PA7_CFG13
#define PWM1__0__PA__CFG14 CYREG_UDB_PA7_CFG14
#define PWM1__0__PA__CFG2 CYREG_UDB_PA7_CFG2
#define PWM1__0__PA__CFG3 CYREG_UDB_PA7_CFG3
#define PWM1__0__PA__CFG4 CYREG_UDB_PA7_CFG4
#define PWM1__0__PA__CFG5 CYREG_UDB_PA7_CFG5
#define PWM1__0__PA__CFG6 CYREG_UDB_PA7_CFG6
#define PWM1__0__PA__CFG7 CYREG_UDB_PA7_CFG7
#define PWM1__0__PA__CFG8 CYREG_UDB_PA7_CFG8
#define PWM1__0__PA__CFG9 CYREG_UDB_PA7_CFG9
#define PWM1__0__PC CYREG_GPIO_PRT3_PC
#define PWM1__0__PC2 CYREG_GPIO_PRT3_PC2
#define PWM1__0__PORT 3u
#define PWM1__0__PS CYREG_GPIO_PRT3_PS
#define PWM1__0__SHIFT 0u
#define PWM1__DR CYREG_GPIO_PRT3_DR
#define PWM1__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define PWM1__DR_INV CYREG_GPIO_PRT3_DR_INV
#define PWM1__DR_SET CYREG_GPIO_PRT3_DR_SET
#define PWM1__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define PWM1__INTR CYREG_GPIO_PRT3_INTR
#define PWM1__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define PWM1__INTSTAT CYREG_GPIO_PRT3_INTR
#define PWM1__MASK 0x01u
#define PWM1__PA__CFG0 CYREG_UDB_PA7_CFG0
#define PWM1__PA__CFG1 CYREG_UDB_PA7_CFG1
#define PWM1__PA__CFG10 CYREG_UDB_PA7_CFG10
#define PWM1__PA__CFG11 CYREG_UDB_PA7_CFG11
#define PWM1__PA__CFG12 CYREG_UDB_PA7_CFG12
#define PWM1__PA__CFG13 CYREG_UDB_PA7_CFG13
#define PWM1__PA__CFG14 CYREG_UDB_PA7_CFG14
#define PWM1__PA__CFG2 CYREG_UDB_PA7_CFG2
#define PWM1__PA__CFG3 CYREG_UDB_PA7_CFG3
#define PWM1__PA__CFG4 CYREG_UDB_PA7_CFG4
#define PWM1__PA__CFG5 CYREG_UDB_PA7_CFG5
#define PWM1__PA__CFG6 CYREG_UDB_PA7_CFG6
#define PWM1__PA__CFG7 CYREG_UDB_PA7_CFG7
#define PWM1__PA__CFG8 CYREG_UDB_PA7_CFG8
#define PWM1__PA__CFG9 CYREG_UDB_PA7_CFG9
#define PWM1__PC CYREG_GPIO_PRT3_PC
#define PWM1__PC2 CYREG_GPIO_PRT3_PC2
#define PWM1__PORT 3u
#define PWM1__PS CYREG_GPIO_PRT3_PS
#define PWM1__SHIFT 0u

/* PWM2 */
#define PWM2__0__DR CYREG_GPIO_PRT3_DR
#define PWM2__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define PWM2__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define PWM2__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define PWM2__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define PWM2__0__HSIOM_MASK 0x0F000000u
#define PWM2__0__HSIOM_SHIFT 24u
#define PWM2__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define PWM2__0__INTR CYREG_GPIO_PRT3_INTR
#define PWM2__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define PWM2__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define PWM2__0__MASK 0x40u
#define PWM2__0__OUT_SEL CYREG_UDB_PA7_CFG10
#define PWM2__0__OUT_SEL_SHIFT 12u
#define PWM2__0__OUT_SEL_VAL 3u
#define PWM2__0__PA__CFG0 CYREG_UDB_PA7_CFG0
#define PWM2__0__PA__CFG1 CYREG_UDB_PA7_CFG1
#define PWM2__0__PA__CFG10 CYREG_UDB_PA7_CFG10
#define PWM2__0__PA__CFG11 CYREG_UDB_PA7_CFG11
#define PWM2__0__PA__CFG12 CYREG_UDB_PA7_CFG12
#define PWM2__0__PA__CFG13 CYREG_UDB_PA7_CFG13
#define PWM2__0__PA__CFG14 CYREG_UDB_PA7_CFG14
#define PWM2__0__PA__CFG2 CYREG_UDB_PA7_CFG2
#define PWM2__0__PA__CFG3 CYREG_UDB_PA7_CFG3
#define PWM2__0__PA__CFG4 CYREG_UDB_PA7_CFG4
#define PWM2__0__PA__CFG5 CYREG_UDB_PA7_CFG5
#define PWM2__0__PA__CFG6 CYREG_UDB_PA7_CFG6
#define PWM2__0__PA__CFG7 CYREG_UDB_PA7_CFG7
#define PWM2__0__PA__CFG8 CYREG_UDB_PA7_CFG8
#define PWM2__0__PA__CFG9 CYREG_UDB_PA7_CFG9
#define PWM2__0__PC CYREG_GPIO_PRT3_PC
#define PWM2__0__PC2 CYREG_GPIO_PRT3_PC2
#define PWM2__0__PORT 3u
#define PWM2__0__PS CYREG_GPIO_PRT3_PS
#define PWM2__0__SHIFT 6u
#define PWM2__DR CYREG_GPIO_PRT3_DR
#define PWM2__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define PWM2__DR_INV CYREG_GPIO_PRT3_DR_INV
#define PWM2__DR_SET CYREG_GPIO_PRT3_DR_SET
#define PWM2__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define PWM2__INTR CYREG_GPIO_PRT3_INTR
#define PWM2__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define PWM2__INTSTAT CYREG_GPIO_PRT3_INTR
#define PWM2__MASK 0x40u
#define PWM2__PA__CFG0 CYREG_UDB_PA7_CFG0
#define PWM2__PA__CFG1 CYREG_UDB_PA7_CFG1
#define PWM2__PA__CFG10 CYREG_UDB_PA7_CFG10
#define PWM2__PA__CFG11 CYREG_UDB_PA7_CFG11
#define PWM2__PA__CFG12 CYREG_UDB_PA7_CFG12
#define PWM2__PA__CFG13 CYREG_UDB_PA7_CFG13
#define PWM2__PA__CFG14 CYREG_UDB_PA7_CFG14
#define PWM2__PA__CFG2 CYREG_UDB_PA7_CFG2
#define PWM2__PA__CFG3 CYREG_UDB_PA7_CFG3
#define PWM2__PA__CFG4 CYREG_UDB_PA7_CFG4
#define PWM2__PA__CFG5 CYREG_UDB_PA7_CFG5
#define PWM2__PA__CFG6 CYREG_UDB_PA7_CFG6
#define PWM2__PA__CFG7 CYREG_UDB_PA7_CFG7
#define PWM2__PA__CFG8 CYREG_UDB_PA7_CFG8
#define PWM2__PA__CFG9 CYREG_UDB_PA7_CFG9
#define PWM2__PC CYREG_GPIO_PRT3_PC
#define PWM2__PC2 CYREG_GPIO_PRT3_PC2
#define PWM2__PORT 3u
#define PWM2__PS CYREG_GPIO_PRT3_PS
#define PWM2__SHIFT 6u

/* PWM3 */
#define PWM3__0__DR CYREG_GPIO_PRT3_DR
#define PWM3__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define PWM3__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define PWM3__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define PWM3__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define PWM3__0__HSIOM_MASK 0x00F00000u
#define PWM3__0__HSIOM_SHIFT 20u
#define PWM3__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define PWM3__0__INTR CYREG_GPIO_PRT3_INTR
#define PWM3__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define PWM3__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define PWM3__0__MASK 0x20u
#define PWM3__0__OUT_SEL CYREG_UDB_PA7_CFG10
#define PWM3__0__OUT_SEL_SHIFT 10u
#define PWM3__0__OUT_SEL_VAL 0u
#define PWM3__0__PA__CFG0 CYREG_UDB_PA7_CFG0
#define PWM3__0__PA__CFG1 CYREG_UDB_PA7_CFG1
#define PWM3__0__PA__CFG10 CYREG_UDB_PA7_CFG10
#define PWM3__0__PA__CFG11 CYREG_UDB_PA7_CFG11
#define PWM3__0__PA__CFG12 CYREG_UDB_PA7_CFG12
#define PWM3__0__PA__CFG13 CYREG_UDB_PA7_CFG13
#define PWM3__0__PA__CFG14 CYREG_UDB_PA7_CFG14
#define PWM3__0__PA__CFG2 CYREG_UDB_PA7_CFG2
#define PWM3__0__PA__CFG3 CYREG_UDB_PA7_CFG3
#define PWM3__0__PA__CFG4 CYREG_UDB_PA7_CFG4
#define PWM3__0__PA__CFG5 CYREG_UDB_PA7_CFG5
#define PWM3__0__PA__CFG6 CYREG_UDB_PA7_CFG6
#define PWM3__0__PA__CFG7 CYREG_UDB_PA7_CFG7
#define PWM3__0__PA__CFG8 CYREG_UDB_PA7_CFG8
#define PWM3__0__PA__CFG9 CYREG_UDB_PA7_CFG9
#define PWM3__0__PC CYREG_GPIO_PRT3_PC
#define PWM3__0__PC2 CYREG_GPIO_PRT3_PC2
#define PWM3__0__PORT 3u
#define PWM3__0__PS CYREG_GPIO_PRT3_PS
#define PWM3__0__SHIFT 5u
#define PWM3__DR CYREG_GPIO_PRT3_DR
#define PWM3__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define PWM3__DR_INV CYREG_GPIO_PRT3_DR_INV
#define PWM3__DR_SET CYREG_GPIO_PRT3_DR_SET
#define PWM3__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define PWM3__INTR CYREG_GPIO_PRT3_INTR
#define PWM3__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define PWM3__INTSTAT CYREG_GPIO_PRT3_INTR
#define PWM3__MASK 0x20u
#define PWM3__PA__CFG0 CYREG_UDB_PA7_CFG0
#define PWM3__PA__CFG1 CYREG_UDB_PA7_CFG1
#define PWM3__PA__CFG10 CYREG_UDB_PA7_CFG10
#define PWM3__PA__CFG11 CYREG_UDB_PA7_CFG11
#define PWM3__PA__CFG12 CYREG_UDB_PA7_CFG12
#define PWM3__PA__CFG13 CYREG_UDB_PA7_CFG13
#define PWM3__PA__CFG14 CYREG_UDB_PA7_CFG14
#define PWM3__PA__CFG2 CYREG_UDB_PA7_CFG2
#define PWM3__PA__CFG3 CYREG_UDB_PA7_CFG3
#define PWM3__PA__CFG4 CYREG_UDB_PA7_CFG4
#define PWM3__PA__CFG5 CYREG_UDB_PA7_CFG5
#define PWM3__PA__CFG6 CYREG_UDB_PA7_CFG6
#define PWM3__PA__CFG7 CYREG_UDB_PA7_CFG7
#define PWM3__PA__CFG8 CYREG_UDB_PA7_CFG8
#define PWM3__PA__CFG9 CYREG_UDB_PA7_CFG9
#define PWM3__PC CYREG_GPIO_PRT3_PC
#define PWM3__PC2 CYREG_GPIO_PRT3_PC2
#define PWM3__PORT 3u
#define PWM3__PS CYREG_GPIO_PRT3_PS
#define PWM3__SHIFT 5u

/* PWM4 */
#define PWM4__0__DR CYREG_GPIO_PRT4_DR
#define PWM4__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define PWM4__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define PWM4__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define PWM4__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define PWM4__0__HSIOM_MASK 0x000000F0u
#define PWM4__0__HSIOM_SHIFT 4u
#define PWM4__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define PWM4__0__INTR CYREG_GPIO_PRT4_INTR
#define PWM4__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define PWM4__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define PWM4__0__MASK 0x02u
#define PWM4__0__OUT_SEL CYREG_UDB_PA5_CFG10
#define PWM4__0__OUT_SEL_SHIFT 2u
#define PWM4__0__OUT_SEL_VAL 1u
#define PWM4__0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define PWM4__0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define PWM4__0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define PWM4__0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define PWM4__0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define PWM4__0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define PWM4__0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define PWM4__0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define PWM4__0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define PWM4__0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define PWM4__0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define PWM4__0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define PWM4__0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define PWM4__0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define PWM4__0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define PWM4__0__PC CYREG_GPIO_PRT4_PC
#define PWM4__0__PC2 CYREG_GPIO_PRT4_PC2
#define PWM4__0__PORT 4u
#define PWM4__0__PS CYREG_GPIO_PRT4_PS
#define PWM4__0__SHIFT 1u
#define PWM4__DR CYREG_GPIO_PRT4_DR
#define PWM4__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define PWM4__DR_INV CYREG_GPIO_PRT4_DR_INV
#define PWM4__DR_SET CYREG_GPIO_PRT4_DR_SET
#define PWM4__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define PWM4__INTR CYREG_GPIO_PRT4_INTR
#define PWM4__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define PWM4__INTSTAT CYREG_GPIO_PRT4_INTR
#define PWM4__MASK 0x02u
#define PWM4__PA__CFG0 CYREG_UDB_PA5_CFG0
#define PWM4__PA__CFG1 CYREG_UDB_PA5_CFG1
#define PWM4__PA__CFG10 CYREG_UDB_PA5_CFG10
#define PWM4__PA__CFG11 CYREG_UDB_PA5_CFG11
#define PWM4__PA__CFG12 CYREG_UDB_PA5_CFG12
#define PWM4__PA__CFG13 CYREG_UDB_PA5_CFG13
#define PWM4__PA__CFG14 CYREG_UDB_PA5_CFG14
#define PWM4__PA__CFG2 CYREG_UDB_PA5_CFG2
#define PWM4__PA__CFG3 CYREG_UDB_PA5_CFG3
#define PWM4__PA__CFG4 CYREG_UDB_PA5_CFG4
#define PWM4__PA__CFG5 CYREG_UDB_PA5_CFG5
#define PWM4__PA__CFG6 CYREG_UDB_PA5_CFG6
#define PWM4__PA__CFG7 CYREG_UDB_PA5_CFG7
#define PWM4__PA__CFG8 CYREG_UDB_PA5_CFG8
#define PWM4__PA__CFG9 CYREG_UDB_PA5_CFG9
#define PWM4__PC CYREG_GPIO_PRT4_PC
#define PWM4__PC2 CYREG_GPIO_PRT4_PC2
#define PWM4__PORT 4u
#define PWM4__PS CYREG_GPIO_PRT4_PS
#define PWM4__SHIFT 1u

/* SRV1_PWMUDB */
#define SRV1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL6
#define SRV1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL6
#define SRV1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL6
#define SRV1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL6
#define SRV1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL6
#define SRV1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK6
#define SRV1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK6
#define SRV1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK6
#define SRV1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK6
#define SRV1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define SRV1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define SRV1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL6
#define SRV1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL6
#define SRV1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST6
#define SRV1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL6
#define SRV1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST6
#define SRV1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define SRV1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK6
#define SRV1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK6
#define SRV1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK6
#define SRV1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define SRV1_PWMUDB_genblk8_stsreg__0__POS 0
#define SRV1_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define SRV1_PWMUDB_genblk8_stsreg__1__POS 1
#define SRV1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define SRV1_PWMUDB_genblk8_stsreg__2__POS 2
#define SRV1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define SRV1_PWMUDB_genblk8_stsreg__3__POS 3
#define SRV1_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define SRV1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_UDB_W8_MSK7
#define SRV1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL7
#define SRV1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_UDB_W8_ST7
#define SRV1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_UDB_W16_A06
#define SRV1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_UDB_W16_A16
#define SRV1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_UDB_W16_D06
#define SRV1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_UDB_W16_D16
#define SRV1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL6
#define SRV1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_UDB_W16_F06
#define SRV1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_UDB_W16_F16
#define SRV1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_UDB_CAT16_A6
#define SRV1_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_UDB_W8_A06
#define SRV1_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_UDB_W8_A16
#define SRV1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_UDB_CAT16_D6
#define SRV1_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_UDB_W8_D06
#define SRV1_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_UDB_W8_D16
#define SRV1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL6
#define SRV1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_UDB_CAT16_F6
#define SRV1_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_UDB_W8_F06
#define SRV1_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_UDB_W8_F16
#define SRV1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK6
#define SRV1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK6
#define SRV1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_UDB_CAT16_A7
#define SRV1_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_UDB_W8_A07
#define SRV1_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_UDB_W8_A17
#define SRV1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_UDB_CAT16_D7
#define SRV1_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_UDB_W8_D07
#define SRV1_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_UDB_W8_D17
#define SRV1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL7
#define SRV1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_UDB_CAT16_F7
#define SRV1_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_UDB_W8_F07
#define SRV1_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_UDB_W8_F17

/* SRV2_PWMUDB */
#define SRV2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL0
#define SRV2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL0
#define SRV2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL0
#define SRV2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL0
#define SRV2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL0
#define SRV2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK0
#define SRV2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK0
#define SRV2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK0
#define SRV2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK0
#define SRV2_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL0
#define SRV2_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL0
#define SRV2_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG CYREG_UDB_W32_CTL0
#define SRV2_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK0
#define SRV2_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define SRV2_PWMUDB_genblk1_ctrlreg__7__POS 7
#define SRV2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL0
#define SRV2_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL0
#define SRV2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST0
#define SRV2_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL0
#define SRV2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST0
#define SRV2_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define SRV2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define SRV2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define SRV2_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK0
#define SRV2_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define SRV2_PWMUDB_genblk8_stsreg__0__POS 0
#define SRV2_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define SRV2_PWMUDB_genblk8_stsreg__1__POS 1
#define SRV2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define SRV2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_UDB_W16_ST1
#define SRV2_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define SRV2_PWMUDB_genblk8_stsreg__2__POS 2
#define SRV2_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define SRV2_PWMUDB_genblk8_stsreg__3__POS 3
#define SRV2_PWMUDB_genblk8_stsreg__32BIT_MASK_REG CYREG_UDB_W32_MSK1
#define SRV2_PWMUDB_genblk8_stsreg__32BIT_STATUS_AUX_CTL_REG CYREG_UDB_W32_ACTL1
#define SRV2_PWMUDB_genblk8_stsreg__32BIT_STATUS_REG CYREG_UDB_W32_ST1
#define SRV2_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define SRV2_PWMUDB_genblk8_stsreg__MASK_REG CYREG_UDB_W8_MSK1
#define SRV2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define SRV2_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_UDB_W8_ST1
#define SRV2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_UDB_W16_A00
#define SRV2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_UDB_W16_A10
#define SRV2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_UDB_W16_D00
#define SRV2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_UDB_W16_D10
#define SRV2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL0
#define SRV2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_UDB_W16_F00
#define SRV2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_UDB_W16_F10
#define SRV2_PWMUDB_sP16_pwmdp_u0__32BIT_A0_REG CYREG_UDB_W32_A00
#define SRV2_PWMUDB_sP16_pwmdp_u0__32BIT_A1_REG CYREG_UDB_W32_A10
#define SRV2_PWMUDB_sP16_pwmdp_u0__32BIT_D0_REG CYREG_UDB_W32_D00
#define SRV2_PWMUDB_sP16_pwmdp_u0__32BIT_D1_REG CYREG_UDB_W32_D10
#define SRV2_PWMUDB_sP16_pwmdp_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL0
#define SRV2_PWMUDB_sP16_pwmdp_u0__32BIT_F0_REG CYREG_UDB_W32_F00
#define SRV2_PWMUDB_sP16_pwmdp_u0__32BIT_F1_REG CYREG_UDB_W32_F10
#define SRV2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_UDB_CAT16_A0
#define SRV2_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_UDB_W8_A00
#define SRV2_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_UDB_W8_A10
#define SRV2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_UDB_CAT16_D0
#define SRV2_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_UDB_W8_D00
#define SRV2_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_UDB_W8_D10
#define SRV2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL0
#define SRV2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_UDB_CAT16_F0
#define SRV2_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_UDB_W8_F00
#define SRV2_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_UDB_W8_F10
#define SRV2_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define SRV2_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define SRV2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_UDB_W16_A01
#define SRV2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_UDB_W16_A11
#define SRV2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_UDB_W16_D01
#define SRV2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_UDB_W16_D11
#define SRV2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define SRV2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_UDB_W16_F01
#define SRV2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_UDB_W16_F11
#define SRV2_PWMUDB_sP16_pwmdp_u1__32BIT_A0_REG CYREG_UDB_W32_A01
#define SRV2_PWMUDB_sP16_pwmdp_u1__32BIT_A1_REG CYREG_UDB_W32_A11
#define SRV2_PWMUDB_sP16_pwmdp_u1__32BIT_D0_REG CYREG_UDB_W32_D01
#define SRV2_PWMUDB_sP16_pwmdp_u1__32BIT_D1_REG CYREG_UDB_W32_D11
#define SRV2_PWMUDB_sP16_pwmdp_u1__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL1
#define SRV2_PWMUDB_sP16_pwmdp_u1__32BIT_F0_REG CYREG_UDB_W32_F01
#define SRV2_PWMUDB_sP16_pwmdp_u1__32BIT_F1_REG CYREG_UDB_W32_F11
#define SRV2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_UDB_CAT16_A1
#define SRV2_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_UDB_W8_A01
#define SRV2_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_UDB_W8_A11
#define SRV2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_UDB_CAT16_D1
#define SRV2_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_UDB_W8_D01
#define SRV2_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_UDB_W8_D11
#define SRV2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define SRV2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_UDB_CAT16_F1
#define SRV2_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_UDB_W8_F01
#define SRV2_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_UDB_W8_F11

/* SRV3_PWMUDB */
#define SRV3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL3
#define SRV3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL3
#define SRV3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL3
#define SRV3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL3
#define SRV3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL3
#define SRV3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK3
#define SRV3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK3
#define SRV3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK3
#define SRV3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK3
#define SRV3_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL3
#define SRV3_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL3
#define SRV3_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG CYREG_UDB_W32_CTL3
#define SRV3_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK3
#define SRV3_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define SRV3_PWMUDB_genblk1_ctrlreg__7__POS 7
#define SRV3_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define SRV3_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL3
#define SRV3_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define SRV3_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL3
#define SRV3_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define SRV3_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define SRV3_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define SRV3_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define SRV3_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK3
#define SRV3_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define SRV3_PWMUDB_genblk8_stsreg__0__POS 0
#define SRV3_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define SRV3_PWMUDB_genblk8_stsreg__1__POS 1
#define SRV3_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL3
#define SRV3_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_UDB_W16_ST3
#define SRV3_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define SRV3_PWMUDB_genblk8_stsreg__2__POS 2
#define SRV3_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define SRV3_PWMUDB_genblk8_stsreg__3__POS 3
#define SRV3_PWMUDB_genblk8_stsreg__32BIT_MASK_REG CYREG_UDB_W32_MSK3
#define SRV3_PWMUDB_genblk8_stsreg__32BIT_STATUS_AUX_CTL_REG CYREG_UDB_W32_ACTL3
#define SRV3_PWMUDB_genblk8_stsreg__32BIT_STATUS_REG CYREG_UDB_W32_ST3
#define SRV3_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define SRV3_PWMUDB_genblk8_stsreg__MASK_REG CYREG_UDB_W8_MSK3
#define SRV3_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define SRV3_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define SRV3_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define SRV3_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST3
#define SRV3_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST3
#define SRV3_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_UDB_W8_ST3
#define SRV3_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_UDB_W16_A02
#define SRV3_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_UDB_W16_A12
#define SRV3_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_UDB_W16_D02
#define SRV3_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_UDB_W16_D12
#define SRV3_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define SRV3_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_UDB_W16_F02
#define SRV3_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_UDB_W16_F12
#define SRV3_PWMUDB_sP16_pwmdp_u0__32BIT_A0_REG CYREG_UDB_W32_A02
#define SRV3_PWMUDB_sP16_pwmdp_u0__32BIT_A1_REG CYREG_UDB_W32_A12
#define SRV3_PWMUDB_sP16_pwmdp_u0__32BIT_D0_REG CYREG_UDB_W32_D02
#define SRV3_PWMUDB_sP16_pwmdp_u0__32BIT_D1_REG CYREG_UDB_W32_D12
#define SRV3_PWMUDB_sP16_pwmdp_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL2
#define SRV3_PWMUDB_sP16_pwmdp_u0__32BIT_F0_REG CYREG_UDB_W32_F02
#define SRV3_PWMUDB_sP16_pwmdp_u0__32BIT_F1_REG CYREG_UDB_W32_F12
#define SRV3_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_UDB_CAT16_A2
#define SRV3_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_UDB_W8_A02
#define SRV3_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_UDB_W8_A12
#define SRV3_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_UDB_CAT16_D2
#define SRV3_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_UDB_W8_D02
#define SRV3_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_UDB_W8_D12
#define SRV3_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define SRV3_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_UDB_CAT16_F2
#define SRV3_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_UDB_W8_F02
#define SRV3_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_UDB_W8_F12
#define SRV3_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_UDB_W16_A03
#define SRV3_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_UDB_W16_A13
#define SRV3_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_UDB_W16_D03
#define SRV3_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_UDB_W16_D13
#define SRV3_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL3
#define SRV3_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_UDB_W16_F03
#define SRV3_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_UDB_W16_F13
#define SRV3_PWMUDB_sP16_pwmdp_u1__32BIT_A0_REG CYREG_UDB_W32_A03
#define SRV3_PWMUDB_sP16_pwmdp_u1__32BIT_A1_REG CYREG_UDB_W32_A13
#define SRV3_PWMUDB_sP16_pwmdp_u1__32BIT_D0_REG CYREG_UDB_W32_D03
#define SRV3_PWMUDB_sP16_pwmdp_u1__32BIT_D1_REG CYREG_UDB_W32_D13
#define SRV3_PWMUDB_sP16_pwmdp_u1__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL3
#define SRV3_PWMUDB_sP16_pwmdp_u1__32BIT_F0_REG CYREG_UDB_W32_F03
#define SRV3_PWMUDB_sP16_pwmdp_u1__32BIT_F1_REG CYREG_UDB_W32_F13
#define SRV3_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_UDB_CAT16_A3
#define SRV3_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_UDB_W8_A03
#define SRV3_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_UDB_W8_A13
#define SRV3_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_UDB_CAT16_D3
#define SRV3_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_UDB_W8_D03
#define SRV3_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_UDB_W8_D13
#define SRV3_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define SRV3_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_UDB_CAT16_F3
#define SRV3_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_UDB_W8_F03
#define SRV3_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_UDB_W8_F13
#define SRV3_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define SRV3_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3

/* SRV4_PWMUDB */
#define SRV4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL4
#define SRV4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL4
#define SRV4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL4
#define SRV4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL4
#define SRV4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL4
#define SRV4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK4
#define SRV4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK4
#define SRV4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK4
#define SRV4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK4
#define SRV4_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL4
#define SRV4_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL4
#define SRV4_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG CYREG_UDB_W32_CTL4
#define SRV4_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK4
#define SRV4_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define SRV4_PWMUDB_genblk1_ctrlreg__7__POS 7
#define SRV4_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL4
#define SRV4_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL4
#define SRV4_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST4
#define SRV4_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL4
#define SRV4_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST4
#define SRV4_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define SRV4_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK4
#define SRV4_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK4
#define SRV4_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK4
#define SRV4_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define SRV4_PWMUDB_genblk8_stsreg__0__POS 0
#define SRV4_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define SRV4_PWMUDB_genblk8_stsreg__1__POS 1
#define SRV4_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL5
#define SRV4_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_UDB_W16_ST5
#define SRV4_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define SRV4_PWMUDB_genblk8_stsreg__2__POS 2
#define SRV4_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define SRV4_PWMUDB_genblk8_stsreg__3__POS 3
#define SRV4_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define SRV4_PWMUDB_genblk8_stsreg__MASK_REG CYREG_UDB_W8_MSK5
#define SRV4_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL5
#define SRV4_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_UDB_W8_ST5
#define SRV4_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_UDB_W16_A04
#define SRV4_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_UDB_W16_A14
#define SRV4_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_UDB_W16_D04
#define SRV4_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_UDB_W16_D14
#define SRV4_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL4
#define SRV4_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_UDB_W16_F04
#define SRV4_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_UDB_W16_F14
#define SRV4_PWMUDB_sP16_pwmdp_u0__32BIT_A0_REG CYREG_UDB_W32_A04
#define SRV4_PWMUDB_sP16_pwmdp_u0__32BIT_A1_REG CYREG_UDB_W32_A14
#define SRV4_PWMUDB_sP16_pwmdp_u0__32BIT_D0_REG CYREG_UDB_W32_D04
#define SRV4_PWMUDB_sP16_pwmdp_u0__32BIT_D1_REG CYREG_UDB_W32_D14
#define SRV4_PWMUDB_sP16_pwmdp_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL4
#define SRV4_PWMUDB_sP16_pwmdp_u0__32BIT_F0_REG CYREG_UDB_W32_F04
#define SRV4_PWMUDB_sP16_pwmdp_u0__32BIT_F1_REG CYREG_UDB_W32_F14
#define SRV4_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_UDB_CAT16_A4
#define SRV4_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_UDB_W8_A04
#define SRV4_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_UDB_W8_A14
#define SRV4_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_UDB_CAT16_D4
#define SRV4_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_UDB_W8_D04
#define SRV4_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_UDB_W8_D14
#define SRV4_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL4
#define SRV4_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_UDB_CAT16_F4
#define SRV4_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_UDB_W8_F04
#define SRV4_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_UDB_W8_F14
#define SRV4_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK4
#define SRV4_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK4
#define SRV4_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_UDB_W16_A05
#define SRV4_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_UDB_W16_A15
#define SRV4_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_UDB_W16_D05
#define SRV4_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_UDB_W16_D15
#define SRV4_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL5
#define SRV4_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_UDB_W16_F05
#define SRV4_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_UDB_W16_F15
#define SRV4_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_UDB_CAT16_A5
#define SRV4_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_UDB_W8_A05
#define SRV4_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_UDB_W8_A15
#define SRV4_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_UDB_CAT16_D5
#define SRV4_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_UDB_W8_D05
#define SRV4_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_UDB_W8_D15
#define SRV4_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL5
#define SRV4_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_UDB_CAT16_F5
#define SRV4_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_UDB_W8_F05
#define SRV4_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_UDB_W8_F15

/* UART_rx */
#define UART_rx__0__DR CYREG_GPIO_PRT1_DR
#define UART_rx__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define UART_rx__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define UART_rx__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define UART_rx__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define UART_rx__0__HSIOM_GPIO 0u
#define UART_rx__0__HSIOM_I2C 14u
#define UART_rx__0__HSIOM_I2C_SCL 14u
#define UART_rx__0__HSIOM_MASK 0x0000000Fu
#define UART_rx__0__HSIOM_SHIFT 0u
#define UART_rx__0__HSIOM_SPI 15u
#define UART_rx__0__HSIOM_SPI_MOSI 15u
#define UART_rx__0__HSIOM_UART 9u
#define UART_rx__0__HSIOM_UART_RX 9u
#define UART_rx__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_rx__0__INTR CYREG_GPIO_PRT1_INTR
#define UART_rx__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_rx__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define UART_rx__0__MASK 0x01u
#define UART_rx__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define UART_rx__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define UART_rx__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define UART_rx__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define UART_rx__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define UART_rx__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define UART_rx__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define UART_rx__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define UART_rx__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define UART_rx__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define UART_rx__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define UART_rx__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define UART_rx__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define UART_rx__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define UART_rx__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define UART_rx__0__PC CYREG_GPIO_PRT1_PC
#define UART_rx__0__PC2 CYREG_GPIO_PRT1_PC2
#define UART_rx__0__PORT 1u
#define UART_rx__0__PS CYREG_GPIO_PRT1_PS
#define UART_rx__0__SHIFT 0u
#define UART_rx__DR CYREG_GPIO_PRT1_DR
#define UART_rx__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define UART_rx__DR_INV CYREG_GPIO_PRT1_DR_INV
#define UART_rx__DR_SET CYREG_GPIO_PRT1_DR_SET
#define UART_rx__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_rx__INTR CYREG_GPIO_PRT1_INTR
#define UART_rx__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_rx__INTSTAT CYREG_GPIO_PRT1_INTR
#define UART_rx__MASK 0x01u
#define UART_rx__PA__CFG0 CYREG_UDB_PA1_CFG0
#define UART_rx__PA__CFG1 CYREG_UDB_PA1_CFG1
#define UART_rx__PA__CFG10 CYREG_UDB_PA1_CFG10
#define UART_rx__PA__CFG11 CYREG_UDB_PA1_CFG11
#define UART_rx__PA__CFG12 CYREG_UDB_PA1_CFG12
#define UART_rx__PA__CFG13 CYREG_UDB_PA1_CFG13
#define UART_rx__PA__CFG14 CYREG_UDB_PA1_CFG14
#define UART_rx__PA__CFG2 CYREG_UDB_PA1_CFG2
#define UART_rx__PA__CFG3 CYREG_UDB_PA1_CFG3
#define UART_rx__PA__CFG4 CYREG_UDB_PA1_CFG4
#define UART_rx__PA__CFG5 CYREG_UDB_PA1_CFG5
#define UART_rx__PA__CFG6 CYREG_UDB_PA1_CFG6
#define UART_rx__PA__CFG7 CYREG_UDB_PA1_CFG7
#define UART_rx__PA__CFG8 CYREG_UDB_PA1_CFG8
#define UART_rx__PA__CFG9 CYREG_UDB_PA1_CFG9
#define UART_rx__PC CYREG_GPIO_PRT1_PC
#define UART_rx__PC2 CYREG_GPIO_PRT1_PC2
#define UART_rx__PORT 1u
#define UART_rx__PS CYREG_GPIO_PRT1_PS
#define UART_rx__SHIFT 0u

/* UART_SCB */
#define UART_SCB__CTRL CYREG_SCB0_CTRL
#define UART_SCB__EZ_DATA0 CYREG_SCB0_EZ_DATA0
#define UART_SCB__EZ_DATA1 CYREG_SCB0_EZ_DATA1
#define UART_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define UART_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define UART_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define UART_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define UART_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define UART_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define UART_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define UART_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define UART_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define UART_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define UART_SCB__EZ_DATA2 CYREG_SCB0_EZ_DATA2
#define UART_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define UART_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define UART_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define UART_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define UART_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define UART_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define UART_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define UART_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define UART_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define UART_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define UART_SCB__EZ_DATA3 CYREG_SCB0_EZ_DATA3
#define UART_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define UART_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define UART_SCB__EZ_DATA4 CYREG_SCB0_EZ_DATA4
#define UART_SCB__EZ_DATA5 CYREG_SCB0_EZ_DATA5
#define UART_SCB__EZ_DATA6 CYREG_SCB0_EZ_DATA6
#define UART_SCB__EZ_DATA7 CYREG_SCB0_EZ_DATA7
#define UART_SCB__EZ_DATA8 CYREG_SCB0_EZ_DATA8
#define UART_SCB__EZ_DATA9 CYREG_SCB0_EZ_DATA9
#define UART_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define UART_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define UART_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define UART_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define UART_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define UART_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define UART_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define UART_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define UART_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define UART_SCB__INTR_M CYREG_SCB0_INTR_M
#define UART_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define UART_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define UART_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define UART_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define UART_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define UART_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define UART_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define UART_SCB__INTR_S CYREG_SCB0_INTR_S
#define UART_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define UART_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define UART_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define UART_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define UART_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define UART_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define UART_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define UART_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define UART_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define UART_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define UART_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define UART_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define UART_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define UART_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define UART_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define UART_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define UART_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define UART_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define UART_SCB__SS0_POSISTION 0u
#define UART_SCB__SS1_POSISTION 1u
#define UART_SCB__SS2_POSISTION 2u
#define UART_SCB__SS3_POSISTION 3u
#define UART_SCB__STATUS CYREG_SCB0_STATUS
#define UART_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define UART_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define UART_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define UART_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define UART_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define UART_SCB__UART_FLOW_CTRL CYREG_SCB0_UART_FLOW_CTRL
#define UART_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define UART_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define UART_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* UART_SCBCLK */
#define UART_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL2
#define UART_SCBCLK__DIV_ID 0x00000043u
#define UART_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL3
#define UART_SCBCLK__PA_DIV_ID 0x000000FFu

/* UART_tx */
#define UART_tx__0__DR CYREG_GPIO_PRT1_DR
#define UART_tx__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define UART_tx__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define UART_tx__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define UART_tx__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define UART_tx__0__HSIOM_GPIO 0u
#define UART_tx__0__HSIOM_I2C 14u
#define UART_tx__0__HSIOM_I2C_SDA 14u
#define UART_tx__0__HSIOM_MASK 0x000000F0u
#define UART_tx__0__HSIOM_SHIFT 4u
#define UART_tx__0__HSIOM_SPI 15u
#define UART_tx__0__HSIOM_SPI_MISO 15u
#define UART_tx__0__HSIOM_UART 9u
#define UART_tx__0__HSIOM_UART_TX 9u
#define UART_tx__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_tx__0__INTR CYREG_GPIO_PRT1_INTR
#define UART_tx__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_tx__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define UART_tx__0__MASK 0x02u
#define UART_tx__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define UART_tx__0__OUT_SEL_SHIFT 2u
#define UART_tx__0__OUT_SEL_VAL -1u
#define UART_tx__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define UART_tx__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define UART_tx__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define UART_tx__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define UART_tx__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define UART_tx__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define UART_tx__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define UART_tx__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define UART_tx__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define UART_tx__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define UART_tx__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define UART_tx__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define UART_tx__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define UART_tx__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define UART_tx__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define UART_tx__0__PC CYREG_GPIO_PRT1_PC
#define UART_tx__0__PC2 CYREG_GPIO_PRT1_PC2
#define UART_tx__0__PORT 1u
#define UART_tx__0__PS CYREG_GPIO_PRT1_PS
#define UART_tx__0__SHIFT 1u
#define UART_tx__DR CYREG_GPIO_PRT1_DR
#define UART_tx__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define UART_tx__DR_INV CYREG_GPIO_PRT1_DR_INV
#define UART_tx__DR_SET CYREG_GPIO_PRT1_DR_SET
#define UART_tx__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_tx__INTR CYREG_GPIO_PRT1_INTR
#define UART_tx__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_tx__INTSTAT CYREG_GPIO_PRT1_INTR
#define UART_tx__MASK 0x02u
#define UART_tx__PA__CFG0 CYREG_UDB_PA1_CFG0
#define UART_tx__PA__CFG1 CYREG_UDB_PA1_CFG1
#define UART_tx__PA__CFG10 CYREG_UDB_PA1_CFG10
#define UART_tx__PA__CFG11 CYREG_UDB_PA1_CFG11
#define UART_tx__PA__CFG12 CYREG_UDB_PA1_CFG12
#define UART_tx__PA__CFG13 CYREG_UDB_PA1_CFG13
#define UART_tx__PA__CFG14 CYREG_UDB_PA1_CFG14
#define UART_tx__PA__CFG2 CYREG_UDB_PA1_CFG2
#define UART_tx__PA__CFG3 CYREG_UDB_PA1_CFG3
#define UART_tx__PA__CFG4 CYREG_UDB_PA1_CFG4
#define UART_tx__PA__CFG5 CYREG_UDB_PA1_CFG5
#define UART_tx__PA__CFG6 CYREG_UDB_PA1_CFG6
#define UART_tx__PA__CFG7 CYREG_UDB_PA1_CFG7
#define UART_tx__PA__CFG8 CYREG_UDB_PA1_CFG8
#define UART_tx__PA__CFG9 CYREG_UDB_PA1_CFG9
#define UART_tx__PC CYREG_GPIO_PRT1_PC
#define UART_tx__PC2 CYREG_GPIO_PRT1_PC2
#define UART_tx__PORT 1u
#define UART_tx__PS CYREG_GPIO_PRT1_PS
#define UART_tx__SHIFT 1u

/* ENC1A */
#define ENC1A__0__DR CYREG_GPIO_PRT1_DR
#define ENC1A__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define ENC1A__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define ENC1A__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define ENC1A__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define ENC1A__0__HSIOM_MASK 0x0F000000u
#define ENC1A__0__HSIOM_SHIFT 24u
#define ENC1A__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define ENC1A__0__INTR CYREG_GPIO_PRT1_INTR
#define ENC1A__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define ENC1A__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define ENC1A__0__MASK 0x40u
#define ENC1A__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ENC1A__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ENC1A__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ENC1A__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ENC1A__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ENC1A__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ENC1A__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ENC1A__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ENC1A__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ENC1A__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ENC1A__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ENC1A__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ENC1A__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ENC1A__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ENC1A__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ENC1A__0__PC CYREG_GPIO_PRT1_PC
#define ENC1A__0__PC2 CYREG_GPIO_PRT1_PC2
#define ENC1A__0__PORT 1u
#define ENC1A__0__PS CYREG_GPIO_PRT1_PS
#define ENC1A__0__SHIFT 6u
#define ENC1A__DR CYREG_GPIO_PRT1_DR
#define ENC1A__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define ENC1A__DR_INV CYREG_GPIO_PRT1_DR_INV
#define ENC1A__DR_SET CYREG_GPIO_PRT1_DR_SET
#define ENC1A__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define ENC1A__INTR CYREG_GPIO_PRT1_INTR
#define ENC1A__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define ENC1A__INTSTAT CYREG_GPIO_PRT1_INTR
#define ENC1A__MASK 0x40u
#define ENC1A__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ENC1A__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ENC1A__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ENC1A__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ENC1A__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ENC1A__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ENC1A__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ENC1A__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ENC1A__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ENC1A__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ENC1A__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ENC1A__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ENC1A__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ENC1A__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ENC1A__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ENC1A__PC CYREG_GPIO_PRT1_PC
#define ENC1A__PC2 CYREG_GPIO_PRT1_PC2
#define ENC1A__PORT 1u
#define ENC1A__PS CYREG_GPIO_PRT1_PS
#define ENC1A__SHIFT 6u

/* ENC1B */
#define ENC1B__0__DR CYREG_GPIO_PRT0_DR
#define ENC1B__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define ENC1B__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define ENC1B__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define ENC1B__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define ENC1B__0__HSIOM_MASK 0x000000F0u
#define ENC1B__0__HSIOM_SHIFT 4u
#define ENC1B__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define ENC1B__0__INTR CYREG_GPIO_PRT0_INTR
#define ENC1B__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define ENC1B__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define ENC1B__0__MASK 0x02u
#define ENC1B__0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define ENC1B__0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define ENC1B__0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define ENC1B__0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define ENC1B__0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define ENC1B__0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define ENC1B__0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define ENC1B__0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define ENC1B__0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define ENC1B__0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define ENC1B__0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define ENC1B__0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define ENC1B__0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define ENC1B__0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define ENC1B__0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define ENC1B__0__PC CYREG_GPIO_PRT0_PC
#define ENC1B__0__PC2 CYREG_GPIO_PRT0_PC2
#define ENC1B__0__PORT 0u
#define ENC1B__0__PS CYREG_GPIO_PRT0_PS
#define ENC1B__0__SHIFT 1u
#define ENC1B__DR CYREG_GPIO_PRT0_DR
#define ENC1B__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define ENC1B__DR_INV CYREG_GPIO_PRT0_DR_INV
#define ENC1B__DR_SET CYREG_GPIO_PRT0_DR_SET
#define ENC1B__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define ENC1B__INTR CYREG_GPIO_PRT0_INTR
#define ENC1B__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define ENC1B__INTSTAT CYREG_GPIO_PRT0_INTR
#define ENC1B__MASK 0x02u
#define ENC1B__PA__CFG0 CYREG_UDB_PA4_CFG0
#define ENC1B__PA__CFG1 CYREG_UDB_PA4_CFG1
#define ENC1B__PA__CFG10 CYREG_UDB_PA4_CFG10
#define ENC1B__PA__CFG11 CYREG_UDB_PA4_CFG11
#define ENC1B__PA__CFG12 CYREG_UDB_PA4_CFG12
#define ENC1B__PA__CFG13 CYREG_UDB_PA4_CFG13
#define ENC1B__PA__CFG14 CYREG_UDB_PA4_CFG14
#define ENC1B__PA__CFG2 CYREG_UDB_PA4_CFG2
#define ENC1B__PA__CFG3 CYREG_UDB_PA4_CFG3
#define ENC1B__PA__CFG4 CYREG_UDB_PA4_CFG4
#define ENC1B__PA__CFG5 CYREG_UDB_PA4_CFG5
#define ENC1B__PA__CFG6 CYREG_UDB_PA4_CFG6
#define ENC1B__PA__CFG7 CYREG_UDB_PA4_CFG7
#define ENC1B__PA__CFG8 CYREG_UDB_PA4_CFG8
#define ENC1B__PA__CFG9 CYREG_UDB_PA4_CFG9
#define ENC1B__PC CYREG_GPIO_PRT0_PC
#define ENC1B__PC2 CYREG_GPIO_PRT0_PC2
#define ENC1B__PORT 0u
#define ENC1B__PS CYREG_GPIO_PRT0_PS
#define ENC1B__SHIFT 1u

/* ENC2A */
#define ENC2A__0__DR CYREG_GPIO_PRT3_DR
#define ENC2A__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define ENC2A__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define ENC2A__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define ENC2A__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define ENC2A__0__HSIOM_MASK 0x000F0000u
#define ENC2A__0__HSIOM_SHIFT 16u
#define ENC2A__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define ENC2A__0__INTR CYREG_GPIO_PRT3_INTR
#define ENC2A__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define ENC2A__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define ENC2A__0__MASK 0x10u
#define ENC2A__0__PA__CFG0 CYREG_UDB_PA7_CFG0
#define ENC2A__0__PA__CFG1 CYREG_UDB_PA7_CFG1
#define ENC2A__0__PA__CFG10 CYREG_UDB_PA7_CFG10
#define ENC2A__0__PA__CFG11 CYREG_UDB_PA7_CFG11
#define ENC2A__0__PA__CFG12 CYREG_UDB_PA7_CFG12
#define ENC2A__0__PA__CFG13 CYREG_UDB_PA7_CFG13
#define ENC2A__0__PA__CFG14 CYREG_UDB_PA7_CFG14
#define ENC2A__0__PA__CFG2 CYREG_UDB_PA7_CFG2
#define ENC2A__0__PA__CFG3 CYREG_UDB_PA7_CFG3
#define ENC2A__0__PA__CFG4 CYREG_UDB_PA7_CFG4
#define ENC2A__0__PA__CFG5 CYREG_UDB_PA7_CFG5
#define ENC2A__0__PA__CFG6 CYREG_UDB_PA7_CFG6
#define ENC2A__0__PA__CFG7 CYREG_UDB_PA7_CFG7
#define ENC2A__0__PA__CFG8 CYREG_UDB_PA7_CFG8
#define ENC2A__0__PA__CFG9 CYREG_UDB_PA7_CFG9
#define ENC2A__0__PC CYREG_GPIO_PRT3_PC
#define ENC2A__0__PC2 CYREG_GPIO_PRT3_PC2
#define ENC2A__0__PORT 3u
#define ENC2A__0__PS CYREG_GPIO_PRT3_PS
#define ENC2A__0__SHIFT 4u
#define ENC2A__DR CYREG_GPIO_PRT3_DR
#define ENC2A__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define ENC2A__DR_INV CYREG_GPIO_PRT3_DR_INV
#define ENC2A__DR_SET CYREG_GPIO_PRT3_DR_SET
#define ENC2A__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define ENC2A__INTR CYREG_GPIO_PRT3_INTR
#define ENC2A__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define ENC2A__INTSTAT CYREG_GPIO_PRT3_INTR
#define ENC2A__MASK 0x10u
#define ENC2A__PA__CFG0 CYREG_UDB_PA7_CFG0
#define ENC2A__PA__CFG1 CYREG_UDB_PA7_CFG1
#define ENC2A__PA__CFG10 CYREG_UDB_PA7_CFG10
#define ENC2A__PA__CFG11 CYREG_UDB_PA7_CFG11
#define ENC2A__PA__CFG12 CYREG_UDB_PA7_CFG12
#define ENC2A__PA__CFG13 CYREG_UDB_PA7_CFG13
#define ENC2A__PA__CFG14 CYREG_UDB_PA7_CFG14
#define ENC2A__PA__CFG2 CYREG_UDB_PA7_CFG2
#define ENC2A__PA__CFG3 CYREG_UDB_PA7_CFG3
#define ENC2A__PA__CFG4 CYREG_UDB_PA7_CFG4
#define ENC2A__PA__CFG5 CYREG_UDB_PA7_CFG5
#define ENC2A__PA__CFG6 CYREG_UDB_PA7_CFG6
#define ENC2A__PA__CFG7 CYREG_UDB_PA7_CFG7
#define ENC2A__PA__CFG8 CYREG_UDB_PA7_CFG8
#define ENC2A__PA__CFG9 CYREG_UDB_PA7_CFG9
#define ENC2A__PC CYREG_GPIO_PRT3_PC
#define ENC2A__PC2 CYREG_GPIO_PRT3_PC2
#define ENC2A__PORT 3u
#define ENC2A__PS CYREG_GPIO_PRT3_PS
#define ENC2A__SHIFT 4u

/* ENC2B */
#define ENC2B__0__DR CYREG_GPIO_PRT1_DR
#define ENC2B__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define ENC2B__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define ENC2B__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define ENC2B__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define ENC2B__0__HSIOM_MASK 0x00000F00u
#define ENC2B__0__HSIOM_SHIFT 8u
#define ENC2B__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define ENC2B__0__INTR CYREG_GPIO_PRT1_INTR
#define ENC2B__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define ENC2B__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define ENC2B__0__MASK 0x04u
#define ENC2B__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ENC2B__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ENC2B__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ENC2B__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ENC2B__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ENC2B__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ENC2B__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ENC2B__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ENC2B__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ENC2B__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ENC2B__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ENC2B__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ENC2B__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ENC2B__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ENC2B__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ENC2B__0__PC CYREG_GPIO_PRT1_PC
#define ENC2B__0__PC2 CYREG_GPIO_PRT1_PC2
#define ENC2B__0__PORT 1u
#define ENC2B__0__PS CYREG_GPIO_PRT1_PS
#define ENC2B__0__SHIFT 2u
#define ENC2B__DR CYREG_GPIO_PRT1_DR
#define ENC2B__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define ENC2B__DR_INV CYREG_GPIO_PRT1_DR_INV
#define ENC2B__DR_SET CYREG_GPIO_PRT1_DR_SET
#define ENC2B__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define ENC2B__INTR CYREG_GPIO_PRT1_INTR
#define ENC2B__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define ENC2B__INTSTAT CYREG_GPIO_PRT1_INTR
#define ENC2B__MASK 0x04u
#define ENC2B__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ENC2B__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ENC2B__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ENC2B__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ENC2B__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ENC2B__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ENC2B__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ENC2B__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ENC2B__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ENC2B__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ENC2B__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ENC2B__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ENC2B__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ENC2B__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ENC2B__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ENC2B__PC CYREG_GPIO_PRT1_PC
#define ENC2B__PC2 CYREG_GPIO_PRT1_PC2
#define ENC2B__PORT 1u
#define ENC2B__PS CYREG_GPIO_PRT1_PS
#define ENC2B__SHIFT 2u

/* ENC3A */
#define ENC3A__0__DR CYREG_GPIO_PRT2_DR
#define ENC3A__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define ENC3A__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define ENC3A__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define ENC3A__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define ENC3A__0__HSIOM_MASK 0x000F0000u
#define ENC3A__0__HSIOM_SHIFT 16u
#define ENC3A__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define ENC3A__0__INTR CYREG_GPIO_PRT2_INTR
#define ENC3A__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define ENC3A__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define ENC3A__0__MASK 0x10u
#define ENC3A__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ENC3A__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ENC3A__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ENC3A__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ENC3A__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ENC3A__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ENC3A__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ENC3A__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ENC3A__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ENC3A__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ENC3A__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ENC3A__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ENC3A__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ENC3A__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ENC3A__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ENC3A__0__PC CYREG_GPIO_PRT2_PC
#define ENC3A__0__PC2 CYREG_GPIO_PRT2_PC2
#define ENC3A__0__PORT 2u
#define ENC3A__0__PS CYREG_GPIO_PRT2_PS
#define ENC3A__0__SHIFT 4u
#define ENC3A__DR CYREG_GPIO_PRT2_DR
#define ENC3A__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define ENC3A__DR_INV CYREG_GPIO_PRT2_DR_INV
#define ENC3A__DR_SET CYREG_GPIO_PRT2_DR_SET
#define ENC3A__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define ENC3A__INTR CYREG_GPIO_PRT2_INTR
#define ENC3A__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define ENC3A__INTSTAT CYREG_GPIO_PRT2_INTR
#define ENC3A__MASK 0x10u
#define ENC3A__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ENC3A__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ENC3A__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ENC3A__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ENC3A__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ENC3A__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ENC3A__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ENC3A__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ENC3A__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ENC3A__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ENC3A__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ENC3A__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ENC3A__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ENC3A__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ENC3A__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ENC3A__PC CYREG_GPIO_PRT2_PC
#define ENC3A__PC2 CYREG_GPIO_PRT2_PC2
#define ENC3A__PORT 2u
#define ENC3A__PS CYREG_GPIO_PRT2_PS
#define ENC3A__SHIFT 4u

/* ENC3B */
#define ENC3B__0__DR CYREG_GPIO_PRT1_DR
#define ENC3B__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define ENC3B__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define ENC3B__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define ENC3B__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define ENC3B__0__HSIOM_MASK 0x00F00000u
#define ENC3B__0__HSIOM_SHIFT 20u
#define ENC3B__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define ENC3B__0__INTR CYREG_GPIO_PRT1_INTR
#define ENC3B__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define ENC3B__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define ENC3B__0__MASK 0x20u
#define ENC3B__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ENC3B__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ENC3B__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ENC3B__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ENC3B__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ENC3B__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ENC3B__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ENC3B__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ENC3B__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ENC3B__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ENC3B__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ENC3B__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ENC3B__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ENC3B__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ENC3B__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ENC3B__0__PC CYREG_GPIO_PRT1_PC
#define ENC3B__0__PC2 CYREG_GPIO_PRT1_PC2
#define ENC3B__0__PORT 1u
#define ENC3B__0__PS CYREG_GPIO_PRT1_PS
#define ENC3B__0__SHIFT 5u
#define ENC3B__DR CYREG_GPIO_PRT1_DR
#define ENC3B__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define ENC3B__DR_INV CYREG_GPIO_PRT1_DR_INV
#define ENC3B__DR_SET CYREG_GPIO_PRT1_DR_SET
#define ENC3B__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define ENC3B__INTR CYREG_GPIO_PRT1_INTR
#define ENC3B__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define ENC3B__INTSTAT CYREG_GPIO_PRT1_INTR
#define ENC3B__MASK 0x20u
#define ENC3B__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ENC3B__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ENC3B__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ENC3B__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ENC3B__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ENC3B__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ENC3B__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ENC3B__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ENC3B__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ENC3B__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ENC3B__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ENC3B__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ENC3B__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ENC3B__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ENC3B__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ENC3B__PC CYREG_GPIO_PRT1_PC
#define ENC3B__PC2 CYREG_GPIO_PRT1_PC2
#define ENC3B__PORT 1u
#define ENC3B__PS CYREG_GPIO_PRT1_PS
#define ENC3B__SHIFT 5u

/* ENC4A */
#define ENC4A__0__DR CYREG_GPIO_PRT3_DR
#define ENC4A__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define ENC4A__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define ENC4A__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define ENC4A__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define ENC4A__0__HSIOM_MASK 0x000000F0u
#define ENC4A__0__HSIOM_SHIFT 4u
#define ENC4A__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define ENC4A__0__INTR CYREG_GPIO_PRT3_INTR
#define ENC4A__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define ENC4A__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define ENC4A__0__MASK 0x02u
#define ENC4A__0__PA__CFG0 CYREG_UDB_PA7_CFG0
#define ENC4A__0__PA__CFG1 CYREG_UDB_PA7_CFG1
#define ENC4A__0__PA__CFG10 CYREG_UDB_PA7_CFG10
#define ENC4A__0__PA__CFG11 CYREG_UDB_PA7_CFG11
#define ENC4A__0__PA__CFG12 CYREG_UDB_PA7_CFG12
#define ENC4A__0__PA__CFG13 CYREG_UDB_PA7_CFG13
#define ENC4A__0__PA__CFG14 CYREG_UDB_PA7_CFG14
#define ENC4A__0__PA__CFG2 CYREG_UDB_PA7_CFG2
#define ENC4A__0__PA__CFG3 CYREG_UDB_PA7_CFG3
#define ENC4A__0__PA__CFG4 CYREG_UDB_PA7_CFG4
#define ENC4A__0__PA__CFG5 CYREG_UDB_PA7_CFG5
#define ENC4A__0__PA__CFG6 CYREG_UDB_PA7_CFG6
#define ENC4A__0__PA__CFG7 CYREG_UDB_PA7_CFG7
#define ENC4A__0__PA__CFG8 CYREG_UDB_PA7_CFG8
#define ENC4A__0__PA__CFG9 CYREG_UDB_PA7_CFG9
#define ENC4A__0__PC CYREG_GPIO_PRT3_PC
#define ENC4A__0__PC2 CYREG_GPIO_PRT3_PC2
#define ENC4A__0__PORT 3u
#define ENC4A__0__PS CYREG_GPIO_PRT3_PS
#define ENC4A__0__SHIFT 1u
#define ENC4A__DR CYREG_GPIO_PRT3_DR
#define ENC4A__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define ENC4A__DR_INV CYREG_GPIO_PRT3_DR_INV
#define ENC4A__DR_SET CYREG_GPIO_PRT3_DR_SET
#define ENC4A__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define ENC4A__INTR CYREG_GPIO_PRT3_INTR
#define ENC4A__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define ENC4A__INTSTAT CYREG_GPIO_PRT3_INTR
#define ENC4A__MASK 0x02u
#define ENC4A__PA__CFG0 CYREG_UDB_PA7_CFG0
#define ENC4A__PA__CFG1 CYREG_UDB_PA7_CFG1
#define ENC4A__PA__CFG10 CYREG_UDB_PA7_CFG10
#define ENC4A__PA__CFG11 CYREG_UDB_PA7_CFG11
#define ENC4A__PA__CFG12 CYREG_UDB_PA7_CFG12
#define ENC4A__PA__CFG13 CYREG_UDB_PA7_CFG13
#define ENC4A__PA__CFG14 CYREG_UDB_PA7_CFG14
#define ENC4A__PA__CFG2 CYREG_UDB_PA7_CFG2
#define ENC4A__PA__CFG3 CYREG_UDB_PA7_CFG3
#define ENC4A__PA__CFG4 CYREG_UDB_PA7_CFG4
#define ENC4A__PA__CFG5 CYREG_UDB_PA7_CFG5
#define ENC4A__PA__CFG6 CYREG_UDB_PA7_CFG6
#define ENC4A__PA__CFG7 CYREG_UDB_PA7_CFG7
#define ENC4A__PA__CFG8 CYREG_UDB_PA7_CFG8
#define ENC4A__PA__CFG9 CYREG_UDB_PA7_CFG9
#define ENC4A__PC CYREG_GPIO_PRT3_PC
#define ENC4A__PC2 CYREG_GPIO_PRT3_PC2
#define ENC4A__PORT 3u
#define ENC4A__PS CYREG_GPIO_PRT3_PS
#define ENC4A__SHIFT 1u

/* ENC4B */
#define ENC4B__0__DR CYREG_GPIO_PRT0_DR
#define ENC4B__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define ENC4B__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define ENC4B__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define ENC4B__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define ENC4B__0__HSIOM_MASK 0x0000F000u
#define ENC4B__0__HSIOM_SHIFT 12u
#define ENC4B__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define ENC4B__0__INTR CYREG_GPIO_PRT0_INTR
#define ENC4B__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define ENC4B__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define ENC4B__0__MASK 0x08u
#define ENC4B__0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define ENC4B__0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define ENC4B__0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define ENC4B__0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define ENC4B__0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define ENC4B__0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define ENC4B__0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define ENC4B__0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define ENC4B__0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define ENC4B__0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define ENC4B__0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define ENC4B__0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define ENC4B__0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define ENC4B__0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define ENC4B__0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define ENC4B__0__PC CYREG_GPIO_PRT0_PC
#define ENC4B__0__PC2 CYREG_GPIO_PRT0_PC2
#define ENC4B__0__PORT 0u
#define ENC4B__0__PS CYREG_GPIO_PRT0_PS
#define ENC4B__0__SHIFT 3u
#define ENC4B__DR CYREG_GPIO_PRT0_DR
#define ENC4B__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define ENC4B__DR_INV CYREG_GPIO_PRT0_DR_INV
#define ENC4B__DR_SET CYREG_GPIO_PRT0_DR_SET
#define ENC4B__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define ENC4B__INTR CYREG_GPIO_PRT0_INTR
#define ENC4B__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define ENC4B__INTSTAT CYREG_GPIO_PRT0_INTR
#define ENC4B__MASK 0x08u
#define ENC4B__PA__CFG0 CYREG_UDB_PA4_CFG0
#define ENC4B__PA__CFG1 CYREG_UDB_PA4_CFG1
#define ENC4B__PA__CFG10 CYREG_UDB_PA4_CFG10
#define ENC4B__PA__CFG11 CYREG_UDB_PA4_CFG11
#define ENC4B__PA__CFG12 CYREG_UDB_PA4_CFG12
#define ENC4B__PA__CFG13 CYREG_UDB_PA4_CFG13
#define ENC4B__PA__CFG14 CYREG_UDB_PA4_CFG14
#define ENC4B__PA__CFG2 CYREG_UDB_PA4_CFG2
#define ENC4B__PA__CFG3 CYREG_UDB_PA4_CFG3
#define ENC4B__PA__CFG4 CYREG_UDB_PA4_CFG4
#define ENC4B__PA__CFG5 CYREG_UDB_PA4_CFG5
#define ENC4B__PA__CFG6 CYREG_UDB_PA4_CFG6
#define ENC4B__PA__CFG7 CYREG_UDB_PA4_CFG7
#define ENC4B__PA__CFG8 CYREG_UDB_PA4_CFG8
#define ENC4B__PA__CFG9 CYREG_UDB_PA4_CFG9
#define ENC4B__PC CYREG_GPIO_PRT0_PC
#define ENC4B__PC2 CYREG_GPIO_PRT0_PC2
#define ENC4B__PORT 0u
#define ENC4B__PS CYREG_GPIO_PRT0_PS
#define ENC4B__SHIFT 3u

/* IDAC0_cy_psoc4_idac */
#define IDAC0_cy_psoc4_idac__CONTROL CYREG_CSD0_CONFIG
#define IDAC0_cy_psoc4_idac__CSD_IDAC CYREG_CSD0_IDAC
#define IDAC0_cy_psoc4_idac__CSD_IDAC_SHIFT 0u
#define IDAC0_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD0_TRIM1
#define IDAC0_cy_psoc4_idac__CSD_TRIM1_SHIFT 0u
#define IDAC0_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD0_TRIM2
#define IDAC0_cy_psoc4_idac__CSD_TRIM2_SHIFT 0u
#define IDAC0_cy_psoc4_idac__IDAC_NUMBER 1u
#define IDAC0_cy_psoc4_idac__POLARITY CYREG_CSD0_CONFIG
#define IDAC0_cy_psoc4_idac__POLARITY_SHIFT 16u

/* IDAC1_cy_psoc4_idac */
#define IDAC1_cy_psoc4_idac__CONTROL CYREG_CSD1_CONFIG
#define IDAC1_cy_psoc4_idac__CSD_IDAC CYREG_CSD1_IDAC
#define IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT 0u
#define IDAC1_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD1_TRIM1
#define IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT 0u
#define IDAC1_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD1_TRIM2
#define IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT 0u
#define IDAC1_cy_psoc4_idac__IDAC_NUMBER 3u
#define IDAC1_cy_psoc4_idac__POLARITY CYREG_CSD1_CONFIG
#define IDAC1_cy_psoc4_idac__POLARITY_SHIFT 16u

/* IDAC2_cy_psoc4_idac */
#define IDAC2_cy_psoc4_idac__CONTROL CYREG_CSD1_CONFIG
#define IDAC2_cy_psoc4_idac__CSD_IDAC CYREG_CSD1_IDAC
#define IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT 16u
#define IDAC2_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD1_TRIM1
#define IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT 4u
#define IDAC2_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD1_TRIM2
#define IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT 4u
#define IDAC2_cy_psoc4_idac__IDAC_NUMBER 4u
#define IDAC2_cy_psoc4_idac__POLARITY CYREG_CSD1_CONFIG
#define IDAC2_cy_psoc4_idac__POLARITY_SHIFT 17u

/* IDAC3_cy_psoc4_idac */
#define IDAC3_cy_psoc4_idac__CONTROL CYREG_CSD0_CONFIG
#define IDAC3_cy_psoc4_idac__CSD_IDAC CYREG_CSD0_IDAC
#define IDAC3_cy_psoc4_idac__CSD_IDAC_SHIFT 16u
#define IDAC3_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD0_TRIM1
#define IDAC3_cy_psoc4_idac__CSD_TRIM1_SHIFT 4u
#define IDAC3_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD0_TRIM2
#define IDAC3_cy_psoc4_idac__CSD_TRIM2_SHIFT 4u
#define IDAC3_cy_psoc4_idac__IDAC_NUMBER 2u
#define IDAC3_cy_psoc4_idac__POLARITY CYREG_CSD0_CONFIG
#define IDAC3_cy_psoc4_idac__POLARITY_SHIFT 17u

/* M0PWM_cy_m0s8_tcpwm_1 */
#define M0PWM_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define M0PWM_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define M0PWM_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define M0PWM_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define M0PWM_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define M0PWM_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define M0PWM_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define M0PWM_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define M0PWM_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define M0PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define M0PWM_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define M0PWM_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define M0PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define M0PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1u
#define M0PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define M0PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9u
#define M0PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define M0PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25u
#define M0PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define M0PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17u
#define M0PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define M0PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define M0PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1u
#define M0PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define M0PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define M0PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1u
#define M0PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define M0PWM_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define M0PWM_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define M0PWM_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* M1PWM_cy_m0s8_tcpwm_1 */
#define M1PWM_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT5_CC
#define M1PWM_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT5_CC_BUFF
#define M1PWM_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT5_COUNTER
#define M1PWM_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT5_CTRL
#define M1PWM_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT5_INTR
#define M1PWM_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT5_INTR_MASK
#define M1PWM_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT5_INTR_MASKED
#define M1PWM_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT5_INTR_SET
#define M1PWM_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT5_PERIOD
#define M1PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT5_PERIOD_BUFF
#define M1PWM_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT5_STATUS
#define M1PWM_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define M1PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x20u
#define M1PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 5u
#define M1PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x2000u
#define M1PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 13u
#define M1PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x20000000u
#define M1PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 29u
#define M1PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x200000u
#define M1PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 21u
#define M1PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define M1PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x20u
#define M1PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 5u
#define M1PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define M1PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x20u
#define M1PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 5u
#define M1PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER 5u
#define M1PWM_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT5_TR_CTRL0
#define M1PWM_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT5_TR_CTRL1
#define M1PWM_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT5_TR_CTRL2

/* M2PWM_cy_m0s8_tcpwm_1 */
#define M2PWM_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT4_CC
#define M2PWM_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT4_CC_BUFF
#define M2PWM_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT4_COUNTER
#define M2PWM_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT4_CTRL
#define M2PWM_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT4_INTR
#define M2PWM_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT4_INTR_MASK
#define M2PWM_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT4_INTR_MASKED
#define M2PWM_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT4_INTR_SET
#define M2PWM_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT4_PERIOD
#define M2PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT4_PERIOD_BUFF
#define M2PWM_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT4_STATUS
#define M2PWM_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define M2PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x10u
#define M2PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 4u
#define M2PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x1000u
#define M2PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 12u
#define M2PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x10000000u
#define M2PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 28u
#define M2PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x100000u
#define M2PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 20u
#define M2PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define M2PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x10u
#define M2PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 4u
#define M2PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define M2PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x10u
#define M2PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 4u
#define M2PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER 4u
#define M2PWM_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT4_TR_CTRL0
#define M2PWM_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT4_TR_CTRL1
#define M2PWM_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT4_TR_CTRL2

/* M3PWM_cy_m0s8_tcpwm_1 */
#define M3PWM_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT3_CC
#define M3PWM_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT3_CC_BUFF
#define M3PWM_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT3_COUNTER
#define M3PWM_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT3_CTRL
#define M3PWM_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT3_INTR
#define M3PWM_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT3_INTR_MASK
#define M3PWM_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT3_INTR_MASKED
#define M3PWM_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT3_INTR_SET
#define M3PWM_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT3_PERIOD
#define M3PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT3_PERIOD_BUFF
#define M3PWM_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT3_STATUS
#define M3PWM_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define M3PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x08u
#define M3PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 3u
#define M3PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x800u
#define M3PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 11u
#define M3PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x8000000u
#define M3PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 27u
#define M3PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x80000u
#define M3PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 19u
#define M3PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define M3PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x08u
#define M3PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 3u
#define M3PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define M3PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x08u
#define M3PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 3u
#define M3PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER 3u
#define M3PWM_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT3_TR_CTRL0
#define M3PWM_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT3_TR_CTRL1
#define M3PWM_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT3_TR_CTRL2

/* SRV1A */
#define SRV1A__0__DR CYREG_GPIO_PRT2_DR
#define SRV1A__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SRV1A__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SRV1A__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SRV1A__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SRV1A__0__HSIOM_MASK 0x00000F00u
#define SRV1A__0__HSIOM_SHIFT 8u
#define SRV1A__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SRV1A__0__INTR CYREG_GPIO_PRT2_INTR
#define SRV1A__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SRV1A__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SRV1A__0__MASK 0x04u
#define SRV1A__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define SRV1A__0__OUT_SEL_SHIFT 4u
#define SRV1A__0__OUT_SEL_VAL 2u
#define SRV1A__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SRV1A__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SRV1A__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SRV1A__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SRV1A__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SRV1A__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SRV1A__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SRV1A__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SRV1A__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SRV1A__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SRV1A__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SRV1A__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SRV1A__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SRV1A__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SRV1A__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SRV1A__0__PC CYREG_GPIO_PRT2_PC
#define SRV1A__0__PC2 CYREG_GPIO_PRT2_PC2
#define SRV1A__0__PORT 2u
#define SRV1A__0__PS CYREG_GPIO_PRT2_PS
#define SRV1A__0__SHIFT 2u
#define SRV1A__DR CYREG_GPIO_PRT2_DR
#define SRV1A__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SRV1A__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SRV1A__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SRV1A__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SRV1A__INTR CYREG_GPIO_PRT2_INTR
#define SRV1A__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SRV1A__INTSTAT CYREG_GPIO_PRT2_INTR
#define SRV1A__MASK 0x04u
#define SRV1A__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SRV1A__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SRV1A__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SRV1A__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SRV1A__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SRV1A__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SRV1A__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SRV1A__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SRV1A__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SRV1A__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SRV1A__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SRV1A__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SRV1A__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SRV1A__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SRV1A__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SRV1A__PC CYREG_GPIO_PRT2_PC
#define SRV1A__PC2 CYREG_GPIO_PRT2_PC2
#define SRV1A__PORT 2u
#define SRV1A__PS CYREG_GPIO_PRT2_PS
#define SRV1A__SHIFT 2u

/* SRV1B */
#define SRV1B__0__DR CYREG_GPIO_PRT2_DR
#define SRV1B__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SRV1B__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SRV1B__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SRV1B__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SRV1B__0__HSIOM_MASK 0x000000F0u
#define SRV1B__0__HSIOM_SHIFT 4u
#define SRV1B__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SRV1B__0__INTR CYREG_GPIO_PRT2_INTR
#define SRV1B__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SRV1B__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SRV1B__0__MASK 0x02u
#define SRV1B__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define SRV1B__0__OUT_SEL_SHIFT 2u
#define SRV1B__0__OUT_SEL_VAL 1u
#define SRV1B__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SRV1B__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SRV1B__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SRV1B__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SRV1B__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SRV1B__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SRV1B__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SRV1B__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SRV1B__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SRV1B__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SRV1B__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SRV1B__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SRV1B__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SRV1B__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SRV1B__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SRV1B__0__PC CYREG_GPIO_PRT2_PC
#define SRV1B__0__PC2 CYREG_GPIO_PRT2_PC2
#define SRV1B__0__PORT 2u
#define SRV1B__0__PS CYREG_GPIO_PRT2_PS
#define SRV1B__0__SHIFT 1u
#define SRV1B__DR CYREG_GPIO_PRT2_DR
#define SRV1B__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SRV1B__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SRV1B__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SRV1B__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SRV1B__INTR CYREG_GPIO_PRT2_INTR
#define SRV1B__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SRV1B__INTSTAT CYREG_GPIO_PRT2_INTR
#define SRV1B__MASK 0x02u
#define SRV1B__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SRV1B__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SRV1B__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SRV1B__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SRV1B__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SRV1B__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SRV1B__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SRV1B__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SRV1B__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SRV1B__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SRV1B__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SRV1B__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SRV1B__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SRV1B__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SRV1B__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SRV1B__PC CYREG_GPIO_PRT2_PC
#define SRV1B__PC2 CYREG_GPIO_PRT2_PC2
#define SRV1B__PORT 2u
#define SRV1B__PS CYREG_GPIO_PRT2_PS
#define SRV1B__SHIFT 1u

/* SRV2A */
#define SRV2A__0__DR CYREG_GPIO_PRT0_DR
#define SRV2A__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SRV2A__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SRV2A__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SRV2A__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SRV2A__0__HSIOM_MASK 0x000F0000u
#define SRV2A__0__HSIOM_SHIFT 16u
#define SRV2A__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SRV2A__0__INTR CYREG_GPIO_PRT0_INTR
#define SRV2A__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SRV2A__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define SRV2A__0__MASK 0x10u
#define SRV2A__0__OUT_SEL CYREG_UDB_PA4_CFG10
#define SRV2A__0__OUT_SEL_SHIFT 8u
#define SRV2A__0__OUT_SEL_VAL 1u
#define SRV2A__0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define SRV2A__0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define SRV2A__0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define SRV2A__0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define SRV2A__0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define SRV2A__0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define SRV2A__0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define SRV2A__0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define SRV2A__0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define SRV2A__0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define SRV2A__0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define SRV2A__0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define SRV2A__0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define SRV2A__0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define SRV2A__0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define SRV2A__0__PC CYREG_GPIO_PRT0_PC
#define SRV2A__0__PC2 CYREG_GPIO_PRT0_PC2
#define SRV2A__0__PORT 0u
#define SRV2A__0__PS CYREG_GPIO_PRT0_PS
#define SRV2A__0__SHIFT 4u
#define SRV2A__DR CYREG_GPIO_PRT0_DR
#define SRV2A__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SRV2A__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SRV2A__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SRV2A__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SRV2A__INTR CYREG_GPIO_PRT0_INTR
#define SRV2A__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SRV2A__INTSTAT CYREG_GPIO_PRT0_INTR
#define SRV2A__MASK 0x10u
#define SRV2A__PA__CFG0 CYREG_UDB_PA4_CFG0
#define SRV2A__PA__CFG1 CYREG_UDB_PA4_CFG1
#define SRV2A__PA__CFG10 CYREG_UDB_PA4_CFG10
#define SRV2A__PA__CFG11 CYREG_UDB_PA4_CFG11
#define SRV2A__PA__CFG12 CYREG_UDB_PA4_CFG12
#define SRV2A__PA__CFG13 CYREG_UDB_PA4_CFG13
#define SRV2A__PA__CFG14 CYREG_UDB_PA4_CFG14
#define SRV2A__PA__CFG2 CYREG_UDB_PA4_CFG2
#define SRV2A__PA__CFG3 CYREG_UDB_PA4_CFG3
#define SRV2A__PA__CFG4 CYREG_UDB_PA4_CFG4
#define SRV2A__PA__CFG5 CYREG_UDB_PA4_CFG5
#define SRV2A__PA__CFG6 CYREG_UDB_PA4_CFG6
#define SRV2A__PA__CFG7 CYREG_UDB_PA4_CFG7
#define SRV2A__PA__CFG8 CYREG_UDB_PA4_CFG8
#define SRV2A__PA__CFG9 CYREG_UDB_PA4_CFG9
#define SRV2A__PC CYREG_GPIO_PRT0_PC
#define SRV2A__PC2 CYREG_GPIO_PRT0_PC2
#define SRV2A__PORT 0u
#define SRV2A__PS CYREG_GPIO_PRT0_PS
#define SRV2A__SHIFT 4u

/* SRV2B */
#define SRV2B__0__DR CYREG_GPIO_PRT0_DR
#define SRV2B__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SRV2B__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SRV2B__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SRV2B__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SRV2B__0__HSIOM_MASK 0x0F000000u
#define SRV2B__0__HSIOM_SHIFT 24u
#define SRV2B__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SRV2B__0__INTR CYREG_GPIO_PRT0_INTR
#define SRV2B__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SRV2B__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define SRV2B__0__MASK 0x40u
#define SRV2B__0__OUT_SEL CYREG_UDB_PA4_CFG10
#define SRV2B__0__OUT_SEL_SHIFT 12u
#define SRV2B__0__OUT_SEL_VAL 3u
#define SRV2B__0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define SRV2B__0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define SRV2B__0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define SRV2B__0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define SRV2B__0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define SRV2B__0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define SRV2B__0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define SRV2B__0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define SRV2B__0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define SRV2B__0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define SRV2B__0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define SRV2B__0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define SRV2B__0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define SRV2B__0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define SRV2B__0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define SRV2B__0__PC CYREG_GPIO_PRT0_PC
#define SRV2B__0__PC2 CYREG_GPIO_PRT0_PC2
#define SRV2B__0__PORT 0u
#define SRV2B__0__PS CYREG_GPIO_PRT0_PS
#define SRV2B__0__SHIFT 6u
#define SRV2B__DR CYREG_GPIO_PRT0_DR
#define SRV2B__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SRV2B__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SRV2B__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SRV2B__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SRV2B__INTR CYREG_GPIO_PRT0_INTR
#define SRV2B__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SRV2B__INTSTAT CYREG_GPIO_PRT0_INTR
#define SRV2B__MASK 0x40u
#define SRV2B__PA__CFG0 CYREG_UDB_PA4_CFG0
#define SRV2B__PA__CFG1 CYREG_UDB_PA4_CFG1
#define SRV2B__PA__CFG10 CYREG_UDB_PA4_CFG10
#define SRV2B__PA__CFG11 CYREG_UDB_PA4_CFG11
#define SRV2B__PA__CFG12 CYREG_UDB_PA4_CFG12
#define SRV2B__PA__CFG13 CYREG_UDB_PA4_CFG13
#define SRV2B__PA__CFG14 CYREG_UDB_PA4_CFG14
#define SRV2B__PA__CFG2 CYREG_UDB_PA4_CFG2
#define SRV2B__PA__CFG3 CYREG_UDB_PA4_CFG3
#define SRV2B__PA__CFG4 CYREG_UDB_PA4_CFG4
#define SRV2B__PA__CFG5 CYREG_UDB_PA4_CFG5
#define SRV2B__PA__CFG6 CYREG_UDB_PA4_CFG6
#define SRV2B__PA__CFG7 CYREG_UDB_PA4_CFG7
#define SRV2B__PA__CFG8 CYREG_UDB_PA4_CFG8
#define SRV2B__PA__CFG9 CYREG_UDB_PA4_CFG9
#define SRV2B__PC CYREG_GPIO_PRT0_PC
#define SRV2B__PC2 CYREG_GPIO_PRT0_PC2
#define SRV2B__PORT 0u
#define SRV2B__PS CYREG_GPIO_PRT0_PS
#define SRV2B__SHIFT 6u

/* SRV3A */
#define SRV3A__0__DR CYREG_GPIO_PRT1_DR
#define SRV3A__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SRV3A__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SRV3A__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SRV3A__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define SRV3A__0__HSIOM_MASK 0x0000F000u
#define SRV3A__0__HSIOM_SHIFT 12u
#define SRV3A__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SRV3A__0__INTR CYREG_GPIO_PRT1_INTR
#define SRV3A__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SRV3A__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define SRV3A__0__MASK 0x08u
#define SRV3A__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define SRV3A__0__OUT_SEL_SHIFT 6u
#define SRV3A__0__OUT_SEL_VAL 2u
#define SRV3A__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SRV3A__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SRV3A__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SRV3A__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SRV3A__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SRV3A__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SRV3A__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SRV3A__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SRV3A__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SRV3A__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SRV3A__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SRV3A__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SRV3A__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SRV3A__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SRV3A__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SRV3A__0__PC CYREG_GPIO_PRT1_PC
#define SRV3A__0__PC2 CYREG_GPIO_PRT1_PC2
#define SRV3A__0__PORT 1u
#define SRV3A__0__PS CYREG_GPIO_PRT1_PS
#define SRV3A__0__SHIFT 3u
#define SRV3A__DR CYREG_GPIO_PRT1_DR
#define SRV3A__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SRV3A__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SRV3A__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SRV3A__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SRV3A__INTR CYREG_GPIO_PRT1_INTR
#define SRV3A__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SRV3A__INTSTAT CYREG_GPIO_PRT1_INTR
#define SRV3A__MASK 0x08u
#define SRV3A__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SRV3A__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SRV3A__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SRV3A__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SRV3A__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SRV3A__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SRV3A__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SRV3A__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SRV3A__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SRV3A__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SRV3A__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SRV3A__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SRV3A__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SRV3A__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SRV3A__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SRV3A__PC CYREG_GPIO_PRT1_PC
#define SRV3A__PC2 CYREG_GPIO_PRT1_PC2
#define SRV3A__PORT 1u
#define SRV3A__PS CYREG_GPIO_PRT1_PS
#define SRV3A__SHIFT 3u

/* SRV3B */
#define SRV3B__0__DR CYREG_GPIO_PRT1_DR
#define SRV3B__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SRV3B__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SRV3B__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SRV3B__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define SRV3B__0__HSIOM_MASK 0x000F0000u
#define SRV3B__0__HSIOM_SHIFT 16u
#define SRV3B__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SRV3B__0__INTR CYREG_GPIO_PRT1_INTR
#define SRV3B__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SRV3B__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define SRV3B__0__MASK 0x10u
#define SRV3B__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define SRV3B__0__OUT_SEL_SHIFT 8u
#define SRV3B__0__OUT_SEL_VAL 3u
#define SRV3B__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SRV3B__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SRV3B__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SRV3B__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SRV3B__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SRV3B__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SRV3B__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SRV3B__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SRV3B__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SRV3B__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SRV3B__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SRV3B__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SRV3B__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SRV3B__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SRV3B__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SRV3B__0__PC CYREG_GPIO_PRT1_PC
#define SRV3B__0__PC2 CYREG_GPIO_PRT1_PC2
#define SRV3B__0__PORT 1u
#define SRV3B__0__PS CYREG_GPIO_PRT1_PS
#define SRV3B__0__SHIFT 4u
#define SRV3B__DR CYREG_GPIO_PRT1_DR
#define SRV3B__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SRV3B__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SRV3B__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SRV3B__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SRV3B__INTR CYREG_GPIO_PRT1_INTR
#define SRV3B__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SRV3B__INTSTAT CYREG_GPIO_PRT1_INTR
#define SRV3B__MASK 0x10u
#define SRV3B__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SRV3B__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SRV3B__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SRV3B__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SRV3B__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SRV3B__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SRV3B__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SRV3B__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SRV3B__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SRV3B__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SRV3B__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SRV3B__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SRV3B__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SRV3B__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SRV3B__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SRV3B__PC CYREG_GPIO_PRT1_PC
#define SRV3B__PC2 CYREG_GPIO_PRT1_PC2
#define SRV3B__PORT 1u
#define SRV3B__PS CYREG_GPIO_PRT1_PS
#define SRV3B__SHIFT 4u

/* SRV4A */
#define SRV4A__0__DR CYREG_GPIO_PRT3_DR
#define SRV4A__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define SRV4A__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define SRV4A__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define SRV4A__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define SRV4A__0__HSIOM_MASK 0xF0000000u
#define SRV4A__0__HSIOM_SHIFT 28u
#define SRV4A__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define SRV4A__0__INTR CYREG_GPIO_PRT3_INTR
#define SRV4A__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define SRV4A__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define SRV4A__0__MASK 0x80u
#define SRV4A__0__OUT_SEL CYREG_UDB_PA7_CFG10
#define SRV4A__0__OUT_SEL_SHIFT 14u
#define SRV4A__0__OUT_SEL_VAL 1u
#define SRV4A__0__PA__CFG0 CYREG_UDB_PA7_CFG0
#define SRV4A__0__PA__CFG1 CYREG_UDB_PA7_CFG1
#define SRV4A__0__PA__CFG10 CYREG_UDB_PA7_CFG10
#define SRV4A__0__PA__CFG11 CYREG_UDB_PA7_CFG11
#define SRV4A__0__PA__CFG12 CYREG_UDB_PA7_CFG12
#define SRV4A__0__PA__CFG13 CYREG_UDB_PA7_CFG13
#define SRV4A__0__PA__CFG14 CYREG_UDB_PA7_CFG14
#define SRV4A__0__PA__CFG2 CYREG_UDB_PA7_CFG2
#define SRV4A__0__PA__CFG3 CYREG_UDB_PA7_CFG3
#define SRV4A__0__PA__CFG4 CYREG_UDB_PA7_CFG4
#define SRV4A__0__PA__CFG5 CYREG_UDB_PA7_CFG5
#define SRV4A__0__PA__CFG6 CYREG_UDB_PA7_CFG6
#define SRV4A__0__PA__CFG7 CYREG_UDB_PA7_CFG7
#define SRV4A__0__PA__CFG8 CYREG_UDB_PA7_CFG8
#define SRV4A__0__PA__CFG9 CYREG_UDB_PA7_CFG9
#define SRV4A__0__PC CYREG_GPIO_PRT3_PC
#define SRV4A__0__PC2 CYREG_GPIO_PRT3_PC2
#define SRV4A__0__PORT 3u
#define SRV4A__0__PS CYREG_GPIO_PRT3_PS
#define SRV4A__0__SHIFT 7u
#define SRV4A__DR CYREG_GPIO_PRT3_DR
#define SRV4A__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define SRV4A__DR_INV CYREG_GPIO_PRT3_DR_INV
#define SRV4A__DR_SET CYREG_GPIO_PRT3_DR_SET
#define SRV4A__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define SRV4A__INTR CYREG_GPIO_PRT3_INTR
#define SRV4A__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define SRV4A__INTSTAT CYREG_GPIO_PRT3_INTR
#define SRV4A__MASK 0x80u
#define SRV4A__PA__CFG0 CYREG_UDB_PA7_CFG0
#define SRV4A__PA__CFG1 CYREG_UDB_PA7_CFG1
#define SRV4A__PA__CFG10 CYREG_UDB_PA7_CFG10
#define SRV4A__PA__CFG11 CYREG_UDB_PA7_CFG11
#define SRV4A__PA__CFG12 CYREG_UDB_PA7_CFG12
#define SRV4A__PA__CFG13 CYREG_UDB_PA7_CFG13
#define SRV4A__PA__CFG14 CYREG_UDB_PA7_CFG14
#define SRV4A__PA__CFG2 CYREG_UDB_PA7_CFG2
#define SRV4A__PA__CFG3 CYREG_UDB_PA7_CFG3
#define SRV4A__PA__CFG4 CYREG_UDB_PA7_CFG4
#define SRV4A__PA__CFG5 CYREG_UDB_PA7_CFG5
#define SRV4A__PA__CFG6 CYREG_UDB_PA7_CFG6
#define SRV4A__PA__CFG7 CYREG_UDB_PA7_CFG7
#define SRV4A__PA__CFG8 CYREG_UDB_PA7_CFG8
#define SRV4A__PA__CFG9 CYREG_UDB_PA7_CFG9
#define SRV4A__PC CYREG_GPIO_PRT3_PC
#define SRV4A__PC2 CYREG_GPIO_PRT3_PC2
#define SRV4A__PORT 3u
#define SRV4A__PS CYREG_GPIO_PRT3_PS
#define SRV4A__SHIFT 7u

/* SRV4B */
#define SRV4B__0__DR CYREG_GPIO_PRT4_DR
#define SRV4B__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define SRV4B__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define SRV4B__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define SRV4B__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define SRV4B__0__HSIOM_MASK 0x00000F00u
#define SRV4B__0__HSIOM_SHIFT 8u
#define SRV4B__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define SRV4B__0__INTR CYREG_GPIO_PRT4_INTR
#define SRV4B__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define SRV4B__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define SRV4B__0__MASK 0x04u
#define SRV4B__0__OUT_SEL CYREG_UDB_PA5_CFG10
#define SRV4B__0__OUT_SEL_SHIFT 4u
#define SRV4B__0__OUT_SEL_VAL 0u
#define SRV4B__0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define SRV4B__0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define SRV4B__0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define SRV4B__0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define SRV4B__0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define SRV4B__0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define SRV4B__0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define SRV4B__0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define SRV4B__0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define SRV4B__0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define SRV4B__0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define SRV4B__0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define SRV4B__0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define SRV4B__0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define SRV4B__0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define SRV4B__0__PC CYREG_GPIO_PRT4_PC
#define SRV4B__0__PC2 CYREG_GPIO_PRT4_PC2
#define SRV4B__0__PORT 4u
#define SRV4B__0__PS CYREG_GPIO_PRT4_PS
#define SRV4B__0__SHIFT 2u
#define SRV4B__DR CYREG_GPIO_PRT4_DR
#define SRV4B__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define SRV4B__DR_INV CYREG_GPIO_PRT4_DR_INV
#define SRV4B__DR_SET CYREG_GPIO_PRT4_DR_SET
#define SRV4B__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define SRV4B__INTR CYREG_GPIO_PRT4_INTR
#define SRV4B__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define SRV4B__INTSTAT CYREG_GPIO_PRT4_INTR
#define SRV4B__MASK 0x04u
#define SRV4B__PA__CFG0 CYREG_UDB_PA5_CFG0
#define SRV4B__PA__CFG1 CYREG_UDB_PA5_CFG1
#define SRV4B__PA__CFG10 CYREG_UDB_PA5_CFG10
#define SRV4B__PA__CFG11 CYREG_UDB_PA5_CFG11
#define SRV4B__PA__CFG12 CYREG_UDB_PA5_CFG12
#define SRV4B__PA__CFG13 CYREG_UDB_PA5_CFG13
#define SRV4B__PA__CFG14 CYREG_UDB_PA5_CFG14
#define SRV4B__PA__CFG2 CYREG_UDB_PA5_CFG2
#define SRV4B__PA__CFG3 CYREG_UDB_PA5_CFG3
#define SRV4B__PA__CFG4 CYREG_UDB_PA5_CFG4
#define SRV4B__PA__CFG5 CYREG_UDB_PA5_CFG5
#define SRV4B__PA__CFG6 CYREG_UDB_PA5_CFG6
#define SRV4B__PA__CFG7 CYREG_UDB_PA5_CFG7
#define SRV4B__PA__CFG8 CYREG_UDB_PA5_CFG8
#define SRV4B__PA__CFG9 CYREG_UDB_PA5_CFG9
#define SRV4B__PC CYREG_GPIO_PRT4_PC
#define SRV4B__PC2 CYREG_GPIO_PRT4_PC2
#define SRV4B__PORT 4u
#define SRV4B__PS CYREG_GPIO_PRT4_PS
#define SRV4B__SHIFT 2u

/* USBFS_cy_m0s8_usb */
#define USBFS_cy_m0s8_usb__ARB_CFG CYREG_USBDEVv2_ARB_CFG
#define USBFS_cy_m0s8_usb__ARB_EP1_CFG CYREG_USBDEVv2_ARB_EP1_CFG
#define USBFS_cy_m0s8_usb__ARB_EP1_INT_EN CYREG_USBDEVv2_ARB_EP1_INT_EN
#define USBFS_cy_m0s8_usb__ARB_EP1_SR CYREG_USBDEVv2_ARB_EP1_SR
#define USBFS_cy_m0s8_usb__ARB_EP2_CFG CYREG_USBDEVv2_ARB_EP2_CFG
#define USBFS_cy_m0s8_usb__ARB_EP2_INT_EN CYREG_USBDEVv2_ARB_EP2_INT_EN
#define USBFS_cy_m0s8_usb__ARB_EP2_SR CYREG_USBDEVv2_ARB_EP2_SR
#define USBFS_cy_m0s8_usb__ARB_EP3_CFG CYREG_USBDEVv2_ARB_EP3_CFG
#define USBFS_cy_m0s8_usb__ARB_EP3_INT_EN CYREG_USBDEVv2_ARB_EP3_INT_EN
#define USBFS_cy_m0s8_usb__ARB_EP3_SR CYREG_USBDEVv2_ARB_EP3_SR
#define USBFS_cy_m0s8_usb__ARB_EP4_CFG CYREG_USBDEVv2_ARB_EP4_CFG
#define USBFS_cy_m0s8_usb__ARB_EP4_INT_EN CYREG_USBDEVv2_ARB_EP4_INT_EN
#define USBFS_cy_m0s8_usb__ARB_EP4_SR CYREG_USBDEVv2_ARB_EP4_SR
#define USBFS_cy_m0s8_usb__ARB_EP5_CFG CYREG_USBDEVv2_ARB_EP5_CFG
#define USBFS_cy_m0s8_usb__ARB_EP5_INT_EN CYREG_USBDEVv2_ARB_EP5_INT_EN
#define USBFS_cy_m0s8_usb__ARB_EP5_SR CYREG_USBDEVv2_ARB_EP5_SR
#define USBFS_cy_m0s8_usb__ARB_EP6_CFG CYREG_USBDEVv2_ARB_EP6_CFG
#define USBFS_cy_m0s8_usb__ARB_EP6_INT_EN CYREG_USBDEVv2_ARB_EP6_INT_EN
#define USBFS_cy_m0s8_usb__ARB_EP6_SR CYREG_USBDEVv2_ARB_EP6_SR
#define USBFS_cy_m0s8_usb__ARB_EP7_CFG CYREG_USBDEVv2_ARB_EP7_CFG
#define USBFS_cy_m0s8_usb__ARB_EP7_INT_EN CYREG_USBDEVv2_ARB_EP7_INT_EN
#define USBFS_cy_m0s8_usb__ARB_EP7_SR CYREG_USBDEVv2_ARB_EP7_SR
#define USBFS_cy_m0s8_usb__ARB_EP8_CFG CYREG_USBDEVv2_ARB_EP8_CFG
#define USBFS_cy_m0s8_usb__ARB_EP8_INT_EN CYREG_USBDEVv2_ARB_EP8_INT_EN
#define USBFS_cy_m0s8_usb__ARB_EP8_SR CYREG_USBDEVv2_ARB_EP8_SR
#define USBFS_cy_m0s8_usb__ARB_INT_EN CYREG_USBDEVv2_ARB_INT_EN
#define USBFS_cy_m0s8_usb__ARB_INT_SR CYREG_USBDEVv2_ARB_INT_SR
#define USBFS_cy_m0s8_usb__ARB_RW1_DR CYREG_USBDEVv2_ARB_RW1_DR
#define USBFS_cy_m0s8_usb__ARB_RW1_DR16 CYREG_USBDEVv2_ARB_RW1_DR16
#define USBFS_cy_m0s8_usb__ARB_RW1_RA CYREG_USBDEVv2_ARB_RW1_RA
#define USBFS_cy_m0s8_usb__ARB_RW1_RA_MSB CYREG_USBDEVv2_ARB_RW1_RA_MSB
#define USBFS_cy_m0s8_usb__ARB_RW1_RA16 CYREG_USBDEVv2_ARB_RW1_RA16
#define USBFS_cy_m0s8_usb__ARB_RW1_WA CYREG_USBDEVv2_ARB_RW1_WA
#define USBFS_cy_m0s8_usb__ARB_RW1_WA_MSB CYREG_USBDEVv2_ARB_RW1_WA_MSB
#define USBFS_cy_m0s8_usb__ARB_RW1_WA16 CYREG_USBDEVv2_ARB_RW1_WA16
#define USBFS_cy_m0s8_usb__ARB_RW2_DR CYREG_USBDEVv2_ARB_RW2_DR
#define USBFS_cy_m0s8_usb__ARB_RW2_DR16 CYREG_USBDEVv2_ARB_RW2_DR16
#define USBFS_cy_m0s8_usb__ARB_RW2_RA CYREG_USBDEVv2_ARB_RW2_RA
#define USBFS_cy_m0s8_usb__ARB_RW2_RA_MSB CYREG_USBDEVv2_ARB_RW2_RA_MSB
#define USBFS_cy_m0s8_usb__ARB_RW2_RA16 CYREG_USBDEVv2_ARB_RW2_RA16
#define USBFS_cy_m0s8_usb__ARB_RW2_WA CYREG_USBDEVv2_ARB_RW2_WA
#define USBFS_cy_m0s8_usb__ARB_RW2_WA_MSB CYREG_USBDEVv2_ARB_RW2_WA_MSB
#define USBFS_cy_m0s8_usb__ARB_RW2_WA16 CYREG_USBDEVv2_ARB_RW2_WA16
#define USBFS_cy_m0s8_usb__ARB_RW3_DR CYREG_USBDEVv2_ARB_RW3_DR
#define USBFS_cy_m0s8_usb__ARB_RW3_DR16 CYREG_USBDEVv2_ARB_RW3_DR16
#define USBFS_cy_m0s8_usb__ARB_RW3_RA CYREG_USBDEVv2_ARB_RW3_RA
#define USBFS_cy_m0s8_usb__ARB_RW3_RA_MSB CYREG_USBDEVv2_ARB_RW3_RA_MSB
#define USBFS_cy_m0s8_usb__ARB_RW3_RA16 CYREG_USBDEVv2_ARB_RW3_RA16
#define USBFS_cy_m0s8_usb__ARB_RW3_WA CYREG_USBDEVv2_ARB_RW3_WA
#define USBFS_cy_m0s8_usb__ARB_RW3_WA_MSB CYREG_USBDEVv2_ARB_RW3_WA_MSB
#define USBFS_cy_m0s8_usb__ARB_RW3_WA16 CYREG_USBDEVv2_ARB_RW3_WA16
#define USBFS_cy_m0s8_usb__ARB_RW4_DR CYREG_USBDEVv2_ARB_RW4_DR
#define USBFS_cy_m0s8_usb__ARB_RW4_DR16 CYREG_USBDEVv2_ARB_RW4_DR16
#define USBFS_cy_m0s8_usb__ARB_RW4_RA CYREG_USBDEVv2_ARB_RW4_RA
#define USBFS_cy_m0s8_usb__ARB_RW4_RA_MSB CYREG_USBDEVv2_ARB_RW4_RA_MSB
#define USBFS_cy_m0s8_usb__ARB_RW4_RA16 CYREG_USBDEVv2_ARB_RW4_RA16
#define USBFS_cy_m0s8_usb__ARB_RW4_WA CYREG_USBDEVv2_ARB_RW4_WA
#define USBFS_cy_m0s8_usb__ARB_RW4_WA_MSB CYREG_USBDEVv2_ARB_RW4_WA_MSB
#define USBFS_cy_m0s8_usb__ARB_RW4_WA16 CYREG_USBDEVv2_ARB_RW4_WA16
#define USBFS_cy_m0s8_usb__ARB_RW5_DR CYREG_USBDEVv2_ARB_RW5_DR
#define USBFS_cy_m0s8_usb__ARB_RW5_DR16 CYREG_USBDEVv2_ARB_RW5_DR16
#define USBFS_cy_m0s8_usb__ARB_RW5_RA CYREG_USBDEVv2_ARB_RW5_RA
#define USBFS_cy_m0s8_usb__ARB_RW5_RA_MSB CYREG_USBDEVv2_ARB_RW5_RA_MSB
#define USBFS_cy_m0s8_usb__ARB_RW5_RA16 CYREG_USBDEVv2_ARB_RW5_RA16
#define USBFS_cy_m0s8_usb__ARB_RW5_WA CYREG_USBDEVv2_ARB_RW5_WA
#define USBFS_cy_m0s8_usb__ARB_RW5_WA_MSB CYREG_USBDEVv2_ARB_RW5_WA_MSB
#define USBFS_cy_m0s8_usb__ARB_RW5_WA16 CYREG_USBDEVv2_ARB_RW5_WA16
#define USBFS_cy_m0s8_usb__ARB_RW6_DR CYREG_USBDEVv2_ARB_RW6_DR
#define USBFS_cy_m0s8_usb__ARB_RW6_DR16 CYREG_USBDEVv2_ARB_RW6_DR16
#define USBFS_cy_m0s8_usb__ARB_RW6_RA CYREG_USBDEVv2_ARB_RW6_RA
#define USBFS_cy_m0s8_usb__ARB_RW6_RA_MSB CYREG_USBDEVv2_ARB_RW6_RA_MSB
#define USBFS_cy_m0s8_usb__ARB_RW6_RA16 CYREG_USBDEVv2_ARB_RW6_RA16
#define USBFS_cy_m0s8_usb__ARB_RW6_WA CYREG_USBDEVv2_ARB_RW6_WA
#define USBFS_cy_m0s8_usb__ARB_RW6_WA_MSB CYREG_USBDEVv2_ARB_RW6_WA_MSB
#define USBFS_cy_m0s8_usb__ARB_RW6_WA16 CYREG_USBDEVv2_ARB_RW6_WA16
#define USBFS_cy_m0s8_usb__ARB_RW7_DR CYREG_USBDEVv2_ARB_RW7_DR
#define USBFS_cy_m0s8_usb__ARB_RW7_DR16 CYREG_USBDEVv2_ARB_RW7_DR16
#define USBFS_cy_m0s8_usb__ARB_RW7_RA CYREG_USBDEVv2_ARB_RW7_RA
#define USBFS_cy_m0s8_usb__ARB_RW7_RA_MSB CYREG_USBDEVv2_ARB_RW7_RA_MSB
#define USBFS_cy_m0s8_usb__ARB_RW7_RA16 CYREG_USBDEVv2_ARB_RW7_RA16
#define USBFS_cy_m0s8_usb__ARB_RW7_WA CYREG_USBDEVv2_ARB_RW7_WA
#define USBFS_cy_m0s8_usb__ARB_RW7_WA_MSB CYREG_USBDEVv2_ARB_RW7_WA_MSB
#define USBFS_cy_m0s8_usb__ARB_RW7_WA16 CYREG_USBDEVv2_ARB_RW7_WA16
#define USBFS_cy_m0s8_usb__ARB_RW8_DR CYREG_USBDEVv2_ARB_RW8_DR
#define USBFS_cy_m0s8_usb__ARB_RW8_DR16 CYREG_USBDEVv2_ARB_RW8_DR16
#define USBFS_cy_m0s8_usb__ARB_RW8_RA CYREG_USBDEVv2_ARB_RW8_RA
#define USBFS_cy_m0s8_usb__ARB_RW8_RA_MSB CYREG_USBDEVv2_ARB_RW8_RA_MSB
#define USBFS_cy_m0s8_usb__ARB_RW8_RA16 CYREG_USBDEVv2_ARB_RW8_RA16
#define USBFS_cy_m0s8_usb__ARB_RW8_WA CYREG_USBDEVv2_ARB_RW8_WA
#define USBFS_cy_m0s8_usb__ARB_RW8_WA_MSB CYREG_USBDEVv2_ARB_RW8_WA_MSB
#define USBFS_cy_m0s8_usb__ARB_RW8_WA16 CYREG_USBDEVv2_ARB_RW8_WA16
#define USBFS_cy_m0s8_usb__BUF_SIZE CYREG_USBDEVv2_BUF_SIZE
#define USBFS_cy_m0s8_usb__BURSTEND0_TR_GROUP 3u
#define USBFS_cy_m0s8_usb__BURSTEND0_TR_OUTPUT 0u
#define USBFS_cy_m0s8_usb__BURSTEND1_TR_GROUP 3u
#define USBFS_cy_m0s8_usb__BURSTEND1_TR_OUTPUT 1u
#define USBFS_cy_m0s8_usb__BURSTEND2_TR_GROUP 3u
#define USBFS_cy_m0s8_usb__BURSTEND2_TR_OUTPUT 2u
#define USBFS_cy_m0s8_usb__BURSTEND3_TR_GROUP 3u
#define USBFS_cy_m0s8_usb__BURSTEND3_TR_OUTPUT 3u
#define USBFS_cy_m0s8_usb__BURSTEND4_TR_GROUP 3u
#define USBFS_cy_m0s8_usb__BURSTEND4_TR_OUTPUT 4u
#define USBFS_cy_m0s8_usb__BURSTEND5_TR_GROUP 3u
#define USBFS_cy_m0s8_usb__BURSTEND5_TR_OUTPUT 5u
#define USBFS_cy_m0s8_usb__BURSTEND6_TR_GROUP 3u
#define USBFS_cy_m0s8_usb__BURSTEND6_TR_OUTPUT 6u
#define USBFS_cy_m0s8_usb__BURSTEND7_TR_GROUP 3u
#define USBFS_cy_m0s8_usb__BURSTEND7_TR_OUTPUT 7u
#define USBFS_cy_m0s8_usb__BUS_RST_CNT CYREG_USBDEVv2_BUS_RST_CNT
#define USBFS_cy_m0s8_usb__CR0 CYREG_USBDEVv2_CR0
#define USBFS_cy_m0s8_usb__CR1 CYREG_USBDEVv2_CR1
#define USBFS_cy_m0s8_usb__CWA CYREG_USBDEVv2_CWA
#define USBFS_cy_m0s8_usb__CWA_MSB CYREG_USBDEVv2_CWA_MSB
#define USBFS_cy_m0s8_usb__CWA16 CYREG_USBDEVv2_CWA16
#define USBFS_cy_m0s8_usb__DMA_THRES CYREG_USBDEVv2_DMA_THRES
#define USBFS_cy_m0s8_usb__DMA_THRES_MSB CYREG_USBDEVv2_DMA_THRES_MSB
#define USBFS_cy_m0s8_usb__DMA_THRES16 CYREG_USBDEVv2_DMA_THRES16
#define USBFS_cy_m0s8_usb__DYN_RECONFIG CYREG_USBDEVv2_DYN_RECONFIG
#define USBFS_cy_m0s8_usb__EP_ACTIVE CYREG_USBDEVv2_EP_ACTIVE
#define USBFS_cy_m0s8_usb__EP_TYPE CYREG_USBDEVv2_EP_TYPE
#define USBFS_cy_m0s8_usb__EP0_CNT CYREG_USBDEVv2_EP0_CNT
#define USBFS_cy_m0s8_usb__EP0_CR CYREG_USBDEVv2_EP0_CR
#define USBFS_cy_m0s8_usb__EP0_DR0 CYREG_USBDEVv2_EP0_DR0
#define USBFS_cy_m0s8_usb__EP0_DR1 CYREG_USBDEVv2_EP0_DR1
#define USBFS_cy_m0s8_usb__EP0_DR2 CYREG_USBDEVv2_EP0_DR2
#define USBFS_cy_m0s8_usb__EP0_DR3 CYREG_USBDEVv2_EP0_DR3
#define USBFS_cy_m0s8_usb__EP0_DR4 CYREG_USBDEVv2_EP0_DR4
#define USBFS_cy_m0s8_usb__EP0_DR5 CYREG_USBDEVv2_EP0_DR5
#define USBFS_cy_m0s8_usb__EP0_DR6 CYREG_USBDEVv2_EP0_DR6
#define USBFS_cy_m0s8_usb__EP0_DR7 CYREG_USBDEVv2_EP0_DR7
#define USBFS_cy_m0s8_usb__MEM_DATA0 CYREG_USBDEVv2_MEM_DATA0
#define USBFS_cy_m0s8_usb__MEM_DATA1 CYREG_USBDEVv2_MEM_DATA1
#define USBFS_cy_m0s8_usb__MEM_DATA10 CYREG_USBDEVv2_MEM_DATA10
#define USBFS_cy_m0s8_usb__MEM_DATA100 CYREG_USBDEVv2_MEM_DATA100
#define USBFS_cy_m0s8_usb__MEM_DATA101 CYREG_USBDEVv2_MEM_DATA101
#define USBFS_cy_m0s8_usb__MEM_DATA102 CYREG_USBDEVv2_MEM_DATA102
#define USBFS_cy_m0s8_usb__MEM_DATA103 CYREG_USBDEVv2_MEM_DATA103
#define USBFS_cy_m0s8_usb__MEM_DATA104 CYREG_USBDEVv2_MEM_DATA104
#define USBFS_cy_m0s8_usb__MEM_DATA105 CYREG_USBDEVv2_MEM_DATA105
#define USBFS_cy_m0s8_usb__MEM_DATA106 CYREG_USBDEVv2_MEM_DATA106
#define USBFS_cy_m0s8_usb__MEM_DATA107 CYREG_USBDEVv2_MEM_DATA107
#define USBFS_cy_m0s8_usb__MEM_DATA108 CYREG_USBDEVv2_MEM_DATA108
#define USBFS_cy_m0s8_usb__MEM_DATA109 CYREG_USBDEVv2_MEM_DATA109
#define USBFS_cy_m0s8_usb__MEM_DATA11 CYREG_USBDEVv2_MEM_DATA11
#define USBFS_cy_m0s8_usb__MEM_DATA110 CYREG_USBDEVv2_MEM_DATA110
#define USBFS_cy_m0s8_usb__MEM_DATA111 CYREG_USBDEVv2_MEM_DATA111
#define USBFS_cy_m0s8_usb__MEM_DATA112 CYREG_USBDEVv2_MEM_DATA112
#define USBFS_cy_m0s8_usb__MEM_DATA113 CYREG_USBDEVv2_MEM_DATA113
#define USBFS_cy_m0s8_usb__MEM_DATA114 CYREG_USBDEVv2_MEM_DATA114
#define USBFS_cy_m0s8_usb__MEM_DATA115 CYREG_USBDEVv2_MEM_DATA115
#define USBFS_cy_m0s8_usb__MEM_DATA116 CYREG_USBDEVv2_MEM_DATA116
#define USBFS_cy_m0s8_usb__MEM_DATA117 CYREG_USBDEVv2_MEM_DATA117
#define USBFS_cy_m0s8_usb__MEM_DATA118 CYREG_USBDEVv2_MEM_DATA118
#define USBFS_cy_m0s8_usb__MEM_DATA119 CYREG_USBDEVv2_MEM_DATA119
#define USBFS_cy_m0s8_usb__MEM_DATA12 CYREG_USBDEVv2_MEM_DATA12
#define USBFS_cy_m0s8_usb__MEM_DATA120 CYREG_USBDEVv2_MEM_DATA120
#define USBFS_cy_m0s8_usb__MEM_DATA121 CYREG_USBDEVv2_MEM_DATA121
#define USBFS_cy_m0s8_usb__MEM_DATA122 CYREG_USBDEVv2_MEM_DATA122
#define USBFS_cy_m0s8_usb__MEM_DATA123 CYREG_USBDEVv2_MEM_DATA123
#define USBFS_cy_m0s8_usb__MEM_DATA124 CYREG_USBDEVv2_MEM_DATA124
#define USBFS_cy_m0s8_usb__MEM_DATA125 CYREG_USBDEVv2_MEM_DATA125
#define USBFS_cy_m0s8_usb__MEM_DATA126 CYREG_USBDEVv2_MEM_DATA126
#define USBFS_cy_m0s8_usb__MEM_DATA127 CYREG_USBDEVv2_MEM_DATA127
#define USBFS_cy_m0s8_usb__MEM_DATA128 CYREG_USBDEVv2_MEM_DATA128
#define USBFS_cy_m0s8_usb__MEM_DATA129 CYREG_USBDEVv2_MEM_DATA129
#define USBFS_cy_m0s8_usb__MEM_DATA13 CYREG_USBDEVv2_MEM_DATA13
#define USBFS_cy_m0s8_usb__MEM_DATA130 CYREG_USBDEVv2_MEM_DATA130
#define USBFS_cy_m0s8_usb__MEM_DATA131 CYREG_USBDEVv2_MEM_DATA131
#define USBFS_cy_m0s8_usb__MEM_DATA132 CYREG_USBDEVv2_MEM_DATA132
#define USBFS_cy_m0s8_usb__MEM_DATA133 CYREG_USBDEVv2_MEM_DATA133
#define USBFS_cy_m0s8_usb__MEM_DATA134 CYREG_USBDEVv2_MEM_DATA134
#define USBFS_cy_m0s8_usb__MEM_DATA135 CYREG_USBDEVv2_MEM_DATA135
#define USBFS_cy_m0s8_usb__MEM_DATA136 CYREG_USBDEVv2_MEM_DATA136
#define USBFS_cy_m0s8_usb__MEM_DATA137 CYREG_USBDEVv2_MEM_DATA137
#define USBFS_cy_m0s8_usb__MEM_DATA138 CYREG_USBDEVv2_MEM_DATA138
#define USBFS_cy_m0s8_usb__MEM_DATA139 CYREG_USBDEVv2_MEM_DATA139
#define USBFS_cy_m0s8_usb__MEM_DATA14 CYREG_USBDEVv2_MEM_DATA14
#define USBFS_cy_m0s8_usb__MEM_DATA140 CYREG_USBDEVv2_MEM_DATA140
#define USBFS_cy_m0s8_usb__MEM_DATA141 CYREG_USBDEVv2_MEM_DATA141
#define USBFS_cy_m0s8_usb__MEM_DATA142 CYREG_USBDEVv2_MEM_DATA142
#define USBFS_cy_m0s8_usb__MEM_DATA143 CYREG_USBDEVv2_MEM_DATA143
#define USBFS_cy_m0s8_usb__MEM_DATA144 CYREG_USBDEVv2_MEM_DATA144
#define USBFS_cy_m0s8_usb__MEM_DATA145 CYREG_USBDEVv2_MEM_DATA145
#define USBFS_cy_m0s8_usb__MEM_DATA146 CYREG_USBDEVv2_MEM_DATA146
#define USBFS_cy_m0s8_usb__MEM_DATA147 CYREG_USBDEVv2_MEM_DATA147
#define USBFS_cy_m0s8_usb__MEM_DATA148 CYREG_USBDEVv2_MEM_DATA148
#define USBFS_cy_m0s8_usb__MEM_DATA149 CYREG_USBDEVv2_MEM_DATA149
#define USBFS_cy_m0s8_usb__MEM_DATA15 CYREG_USBDEVv2_MEM_DATA15
#define USBFS_cy_m0s8_usb__MEM_DATA150 CYREG_USBDEVv2_MEM_DATA150
#define USBFS_cy_m0s8_usb__MEM_DATA151 CYREG_USBDEVv2_MEM_DATA151
#define USBFS_cy_m0s8_usb__MEM_DATA152 CYREG_USBDEVv2_MEM_DATA152
#define USBFS_cy_m0s8_usb__MEM_DATA153 CYREG_USBDEVv2_MEM_DATA153
#define USBFS_cy_m0s8_usb__MEM_DATA154 CYREG_USBDEVv2_MEM_DATA154
#define USBFS_cy_m0s8_usb__MEM_DATA155 CYREG_USBDEVv2_MEM_DATA155
#define USBFS_cy_m0s8_usb__MEM_DATA156 CYREG_USBDEVv2_MEM_DATA156
#define USBFS_cy_m0s8_usb__MEM_DATA157 CYREG_USBDEVv2_MEM_DATA157
#define USBFS_cy_m0s8_usb__MEM_DATA158 CYREG_USBDEVv2_MEM_DATA158
#define USBFS_cy_m0s8_usb__MEM_DATA159 CYREG_USBDEVv2_MEM_DATA159
#define USBFS_cy_m0s8_usb__MEM_DATA16 CYREG_USBDEVv2_MEM_DATA16
#define USBFS_cy_m0s8_usb__MEM_DATA160 CYREG_USBDEVv2_MEM_DATA160
#define USBFS_cy_m0s8_usb__MEM_DATA161 CYREG_USBDEVv2_MEM_DATA161
#define USBFS_cy_m0s8_usb__MEM_DATA162 CYREG_USBDEVv2_MEM_DATA162
#define USBFS_cy_m0s8_usb__MEM_DATA163 CYREG_USBDEVv2_MEM_DATA163
#define USBFS_cy_m0s8_usb__MEM_DATA164 CYREG_USBDEVv2_MEM_DATA164
#define USBFS_cy_m0s8_usb__MEM_DATA165 CYREG_USBDEVv2_MEM_DATA165
#define USBFS_cy_m0s8_usb__MEM_DATA166 CYREG_USBDEVv2_MEM_DATA166
#define USBFS_cy_m0s8_usb__MEM_DATA167 CYREG_USBDEVv2_MEM_DATA167
#define USBFS_cy_m0s8_usb__MEM_DATA168 CYREG_USBDEVv2_MEM_DATA168
#define USBFS_cy_m0s8_usb__MEM_DATA169 CYREG_USBDEVv2_MEM_DATA169
#define USBFS_cy_m0s8_usb__MEM_DATA17 CYREG_USBDEVv2_MEM_DATA17
#define USBFS_cy_m0s8_usb__MEM_DATA170 CYREG_USBDEVv2_MEM_DATA170
#define USBFS_cy_m0s8_usb__MEM_DATA171 CYREG_USBDEVv2_MEM_DATA171
#define USBFS_cy_m0s8_usb__MEM_DATA172 CYREG_USBDEVv2_MEM_DATA172
#define USBFS_cy_m0s8_usb__MEM_DATA173 CYREG_USBDEVv2_MEM_DATA173
#define USBFS_cy_m0s8_usb__MEM_DATA174 CYREG_USBDEVv2_MEM_DATA174
#define USBFS_cy_m0s8_usb__MEM_DATA175 CYREG_USBDEVv2_MEM_DATA175
#define USBFS_cy_m0s8_usb__MEM_DATA176 CYREG_USBDEVv2_MEM_DATA176
#define USBFS_cy_m0s8_usb__MEM_DATA177 CYREG_USBDEVv2_MEM_DATA177
#define USBFS_cy_m0s8_usb__MEM_DATA178 CYREG_USBDEVv2_MEM_DATA178
#define USBFS_cy_m0s8_usb__MEM_DATA179 CYREG_USBDEVv2_MEM_DATA179
#define USBFS_cy_m0s8_usb__MEM_DATA18 CYREG_USBDEVv2_MEM_DATA18
#define USBFS_cy_m0s8_usb__MEM_DATA180 CYREG_USBDEVv2_MEM_DATA180
#define USBFS_cy_m0s8_usb__MEM_DATA181 CYREG_USBDEVv2_MEM_DATA181
#define USBFS_cy_m0s8_usb__MEM_DATA182 CYREG_USBDEVv2_MEM_DATA182
#define USBFS_cy_m0s8_usb__MEM_DATA183 CYREG_USBDEVv2_MEM_DATA183
#define USBFS_cy_m0s8_usb__MEM_DATA184 CYREG_USBDEVv2_MEM_DATA184
#define USBFS_cy_m0s8_usb__MEM_DATA185 CYREG_USBDEVv2_MEM_DATA185
#define USBFS_cy_m0s8_usb__MEM_DATA186 CYREG_USBDEVv2_MEM_DATA186
#define USBFS_cy_m0s8_usb__MEM_DATA187 CYREG_USBDEVv2_MEM_DATA187
#define USBFS_cy_m0s8_usb__MEM_DATA188 CYREG_USBDEVv2_MEM_DATA188
#define USBFS_cy_m0s8_usb__MEM_DATA189 CYREG_USBDEVv2_MEM_DATA189
#define USBFS_cy_m0s8_usb__MEM_DATA19 CYREG_USBDEVv2_MEM_DATA19
#define USBFS_cy_m0s8_usb__MEM_DATA190 CYREG_USBDEVv2_MEM_DATA190
#define USBFS_cy_m0s8_usb__MEM_DATA191 CYREG_USBDEVv2_MEM_DATA191
#define USBFS_cy_m0s8_usb__MEM_DATA192 CYREG_USBDEVv2_MEM_DATA192
#define USBFS_cy_m0s8_usb__MEM_DATA193 CYREG_USBDEVv2_MEM_DATA193
#define USBFS_cy_m0s8_usb__MEM_DATA194 CYREG_USBDEVv2_MEM_DATA194
#define USBFS_cy_m0s8_usb__MEM_DATA195 CYREG_USBDEVv2_MEM_DATA195
#define USBFS_cy_m0s8_usb__MEM_DATA196 CYREG_USBDEVv2_MEM_DATA196
#define USBFS_cy_m0s8_usb__MEM_DATA197 CYREG_USBDEVv2_MEM_DATA197
#define USBFS_cy_m0s8_usb__MEM_DATA198 CYREG_USBDEVv2_MEM_DATA198
#define USBFS_cy_m0s8_usb__MEM_DATA199 CYREG_USBDEVv2_MEM_DATA199
#define USBFS_cy_m0s8_usb__MEM_DATA2 CYREG_USBDEVv2_MEM_DATA2
#define USBFS_cy_m0s8_usb__MEM_DATA20 CYREG_USBDEVv2_MEM_DATA20
#define USBFS_cy_m0s8_usb__MEM_DATA200 CYREG_USBDEVv2_MEM_DATA200
#define USBFS_cy_m0s8_usb__MEM_DATA201 CYREG_USBDEVv2_MEM_DATA201
#define USBFS_cy_m0s8_usb__MEM_DATA202 CYREG_USBDEVv2_MEM_DATA202
#define USBFS_cy_m0s8_usb__MEM_DATA203 CYREG_USBDEVv2_MEM_DATA203
#define USBFS_cy_m0s8_usb__MEM_DATA204 CYREG_USBDEVv2_MEM_DATA204
#define USBFS_cy_m0s8_usb__MEM_DATA205 CYREG_USBDEVv2_MEM_DATA205
#define USBFS_cy_m0s8_usb__MEM_DATA206 CYREG_USBDEVv2_MEM_DATA206
#define USBFS_cy_m0s8_usb__MEM_DATA207 CYREG_USBDEVv2_MEM_DATA207
#define USBFS_cy_m0s8_usb__MEM_DATA208 CYREG_USBDEVv2_MEM_DATA208
#define USBFS_cy_m0s8_usb__MEM_DATA209 CYREG_USBDEVv2_MEM_DATA209
#define USBFS_cy_m0s8_usb__MEM_DATA21 CYREG_USBDEVv2_MEM_DATA21
#define USBFS_cy_m0s8_usb__MEM_DATA210 CYREG_USBDEVv2_MEM_DATA210
#define USBFS_cy_m0s8_usb__MEM_DATA211 CYREG_USBDEVv2_MEM_DATA211
#define USBFS_cy_m0s8_usb__MEM_DATA212 CYREG_USBDEVv2_MEM_DATA212
#define USBFS_cy_m0s8_usb__MEM_DATA213 CYREG_USBDEVv2_MEM_DATA213
#define USBFS_cy_m0s8_usb__MEM_DATA214 CYREG_USBDEVv2_MEM_DATA214
#define USBFS_cy_m0s8_usb__MEM_DATA215 CYREG_USBDEVv2_MEM_DATA215
#define USBFS_cy_m0s8_usb__MEM_DATA216 CYREG_USBDEVv2_MEM_DATA216
#define USBFS_cy_m0s8_usb__MEM_DATA217 CYREG_USBDEVv2_MEM_DATA217
#define USBFS_cy_m0s8_usb__MEM_DATA218 CYREG_USBDEVv2_MEM_DATA218
#define USBFS_cy_m0s8_usb__MEM_DATA219 CYREG_USBDEVv2_MEM_DATA219
#define USBFS_cy_m0s8_usb__MEM_DATA22 CYREG_USBDEVv2_MEM_DATA22
#define USBFS_cy_m0s8_usb__MEM_DATA220 CYREG_USBDEVv2_MEM_DATA220
#define USBFS_cy_m0s8_usb__MEM_DATA221 CYREG_USBDEVv2_MEM_DATA221
#define USBFS_cy_m0s8_usb__MEM_DATA222 CYREG_USBDEVv2_MEM_DATA222
#define USBFS_cy_m0s8_usb__MEM_DATA223 CYREG_USBDEVv2_MEM_DATA223
#define USBFS_cy_m0s8_usb__MEM_DATA224 CYREG_USBDEVv2_MEM_DATA224
#define USBFS_cy_m0s8_usb__MEM_DATA225 CYREG_USBDEVv2_MEM_DATA225
#define USBFS_cy_m0s8_usb__MEM_DATA226 CYREG_USBDEVv2_MEM_DATA226
#define USBFS_cy_m0s8_usb__MEM_DATA227 CYREG_USBDEVv2_MEM_DATA227
#define USBFS_cy_m0s8_usb__MEM_DATA228 CYREG_USBDEVv2_MEM_DATA228
#define USBFS_cy_m0s8_usb__MEM_DATA229 CYREG_USBDEVv2_MEM_DATA229
#define USBFS_cy_m0s8_usb__MEM_DATA23 CYREG_USBDEVv2_MEM_DATA23
#define USBFS_cy_m0s8_usb__MEM_DATA230 CYREG_USBDEVv2_MEM_DATA230
#define USBFS_cy_m0s8_usb__MEM_DATA231 CYREG_USBDEVv2_MEM_DATA231
#define USBFS_cy_m0s8_usb__MEM_DATA232 CYREG_USBDEVv2_MEM_DATA232
#define USBFS_cy_m0s8_usb__MEM_DATA233 CYREG_USBDEVv2_MEM_DATA233
#define USBFS_cy_m0s8_usb__MEM_DATA234 CYREG_USBDEVv2_MEM_DATA234
#define USBFS_cy_m0s8_usb__MEM_DATA235 CYREG_USBDEVv2_MEM_DATA235
#define USBFS_cy_m0s8_usb__MEM_DATA236 CYREG_USBDEVv2_MEM_DATA236
#define USBFS_cy_m0s8_usb__MEM_DATA237 CYREG_USBDEVv2_MEM_DATA237
#define USBFS_cy_m0s8_usb__MEM_DATA238 CYREG_USBDEVv2_MEM_DATA238
#define USBFS_cy_m0s8_usb__MEM_DATA239 CYREG_USBDEVv2_MEM_DATA239
#define USBFS_cy_m0s8_usb__MEM_DATA24 CYREG_USBDEVv2_MEM_DATA24
#define USBFS_cy_m0s8_usb__MEM_DATA240 CYREG_USBDEVv2_MEM_DATA240
#define USBFS_cy_m0s8_usb__MEM_DATA241 CYREG_USBDEVv2_MEM_DATA241
#define USBFS_cy_m0s8_usb__MEM_DATA242 CYREG_USBDEVv2_MEM_DATA242
#define USBFS_cy_m0s8_usb__MEM_DATA243 CYREG_USBDEVv2_MEM_DATA243
#define USBFS_cy_m0s8_usb__MEM_DATA244 CYREG_USBDEVv2_MEM_DATA244
#define USBFS_cy_m0s8_usb__MEM_DATA245 CYREG_USBDEVv2_MEM_DATA245
#define USBFS_cy_m0s8_usb__MEM_DATA246 CYREG_USBDEVv2_MEM_DATA246
#define USBFS_cy_m0s8_usb__MEM_DATA247 CYREG_USBDEVv2_MEM_DATA247
#define USBFS_cy_m0s8_usb__MEM_DATA248 CYREG_USBDEVv2_MEM_DATA248
#define USBFS_cy_m0s8_usb__MEM_DATA249 CYREG_USBDEVv2_MEM_DATA249
#define USBFS_cy_m0s8_usb__MEM_DATA25 CYREG_USBDEVv2_MEM_DATA25
#define USBFS_cy_m0s8_usb__MEM_DATA250 CYREG_USBDEVv2_MEM_DATA250
#define USBFS_cy_m0s8_usb__MEM_DATA251 CYREG_USBDEVv2_MEM_DATA251
#define USBFS_cy_m0s8_usb__MEM_DATA252 CYREG_USBDEVv2_MEM_DATA252
#define USBFS_cy_m0s8_usb__MEM_DATA253 CYREG_USBDEVv2_MEM_DATA253
#define USBFS_cy_m0s8_usb__MEM_DATA254 CYREG_USBDEVv2_MEM_DATA254
#define USBFS_cy_m0s8_usb__MEM_DATA255 CYREG_USBDEVv2_MEM_DATA255
#define USBFS_cy_m0s8_usb__MEM_DATA256 CYREG_USBDEVv2_MEM_DATA256
#define USBFS_cy_m0s8_usb__MEM_DATA257 CYREG_USBDEVv2_MEM_DATA257
#define USBFS_cy_m0s8_usb__MEM_DATA258 CYREG_USBDEVv2_MEM_DATA258
#define USBFS_cy_m0s8_usb__MEM_DATA259 CYREG_USBDEVv2_MEM_DATA259
#define USBFS_cy_m0s8_usb__MEM_DATA26 CYREG_USBDEVv2_MEM_DATA26
#define USBFS_cy_m0s8_usb__MEM_DATA260 CYREG_USBDEVv2_MEM_DATA260
#define USBFS_cy_m0s8_usb__MEM_DATA261 CYREG_USBDEVv2_MEM_DATA261
#define USBFS_cy_m0s8_usb__MEM_DATA262 CYREG_USBDEVv2_MEM_DATA262
#define USBFS_cy_m0s8_usb__MEM_DATA263 CYREG_USBDEVv2_MEM_DATA263
#define USBFS_cy_m0s8_usb__MEM_DATA264 CYREG_USBDEVv2_MEM_DATA264
#define USBFS_cy_m0s8_usb__MEM_DATA265 CYREG_USBDEVv2_MEM_DATA265
#define USBFS_cy_m0s8_usb__MEM_DATA266 CYREG_USBDEVv2_MEM_DATA266
#define USBFS_cy_m0s8_usb__MEM_DATA267 CYREG_USBDEVv2_MEM_DATA267
#define USBFS_cy_m0s8_usb__MEM_DATA268 CYREG_USBDEVv2_MEM_DATA268
#define USBFS_cy_m0s8_usb__MEM_DATA269 CYREG_USBDEVv2_MEM_DATA269
#define USBFS_cy_m0s8_usb__MEM_DATA27 CYREG_USBDEVv2_MEM_DATA27
#define USBFS_cy_m0s8_usb__MEM_DATA270 CYREG_USBDEVv2_MEM_DATA270
#define USBFS_cy_m0s8_usb__MEM_DATA271 CYREG_USBDEVv2_MEM_DATA271
#define USBFS_cy_m0s8_usb__MEM_DATA272 CYREG_USBDEVv2_MEM_DATA272
#define USBFS_cy_m0s8_usb__MEM_DATA273 CYREG_USBDEVv2_MEM_DATA273
#define USBFS_cy_m0s8_usb__MEM_DATA274 CYREG_USBDEVv2_MEM_DATA274
#define USBFS_cy_m0s8_usb__MEM_DATA275 CYREG_USBDEVv2_MEM_DATA275
#define USBFS_cy_m0s8_usb__MEM_DATA276 CYREG_USBDEVv2_MEM_DATA276
#define USBFS_cy_m0s8_usb__MEM_DATA277 CYREG_USBDEVv2_MEM_DATA277
#define USBFS_cy_m0s8_usb__MEM_DATA278 CYREG_USBDEVv2_MEM_DATA278
#define USBFS_cy_m0s8_usb__MEM_DATA279 CYREG_USBDEVv2_MEM_DATA279
#define USBFS_cy_m0s8_usb__MEM_DATA28 CYREG_USBDEVv2_MEM_DATA28
#define USBFS_cy_m0s8_usb__MEM_DATA280 CYREG_USBDEVv2_MEM_DATA280
#define USBFS_cy_m0s8_usb__MEM_DATA281 CYREG_USBDEVv2_MEM_DATA281
#define USBFS_cy_m0s8_usb__MEM_DATA282 CYREG_USBDEVv2_MEM_DATA282
#define USBFS_cy_m0s8_usb__MEM_DATA283 CYREG_USBDEVv2_MEM_DATA283
#define USBFS_cy_m0s8_usb__MEM_DATA284 CYREG_USBDEVv2_MEM_DATA284
#define USBFS_cy_m0s8_usb__MEM_DATA285 CYREG_USBDEVv2_MEM_DATA285
#define USBFS_cy_m0s8_usb__MEM_DATA286 CYREG_USBDEVv2_MEM_DATA286
#define USBFS_cy_m0s8_usb__MEM_DATA287 CYREG_USBDEVv2_MEM_DATA287
#define USBFS_cy_m0s8_usb__MEM_DATA288 CYREG_USBDEVv2_MEM_DATA288
#define USBFS_cy_m0s8_usb__MEM_DATA289 CYREG_USBDEVv2_MEM_DATA289
#define USBFS_cy_m0s8_usb__MEM_DATA29 CYREG_USBDEVv2_MEM_DATA29
#define USBFS_cy_m0s8_usb__MEM_DATA290 CYREG_USBDEVv2_MEM_DATA290
#define USBFS_cy_m0s8_usb__MEM_DATA291 CYREG_USBDEVv2_MEM_DATA291
#define USBFS_cy_m0s8_usb__MEM_DATA292 CYREG_USBDEVv2_MEM_DATA292
#define USBFS_cy_m0s8_usb__MEM_DATA293 CYREG_USBDEVv2_MEM_DATA293
#define USBFS_cy_m0s8_usb__MEM_DATA294 CYREG_USBDEVv2_MEM_DATA294
#define USBFS_cy_m0s8_usb__MEM_DATA295 CYREG_USBDEVv2_MEM_DATA295
#define USBFS_cy_m0s8_usb__MEM_DATA296 CYREG_USBDEVv2_MEM_DATA296
#define USBFS_cy_m0s8_usb__MEM_DATA297 CYREG_USBDEVv2_MEM_DATA297
#define USBFS_cy_m0s8_usb__MEM_DATA298 CYREG_USBDEVv2_MEM_DATA298
#define USBFS_cy_m0s8_usb__MEM_DATA299 CYREG_USBDEVv2_MEM_DATA299
#define USBFS_cy_m0s8_usb__MEM_DATA3 CYREG_USBDEVv2_MEM_DATA3
#define USBFS_cy_m0s8_usb__MEM_DATA30 CYREG_USBDEVv2_MEM_DATA30
#define USBFS_cy_m0s8_usb__MEM_DATA300 CYREG_USBDEVv2_MEM_DATA300
#define USBFS_cy_m0s8_usb__MEM_DATA301 CYREG_USBDEVv2_MEM_DATA301
#define USBFS_cy_m0s8_usb__MEM_DATA302 CYREG_USBDEVv2_MEM_DATA302
#define USBFS_cy_m0s8_usb__MEM_DATA303 CYREG_USBDEVv2_MEM_DATA303
#define USBFS_cy_m0s8_usb__MEM_DATA304 CYREG_USBDEVv2_MEM_DATA304
#define USBFS_cy_m0s8_usb__MEM_DATA305 CYREG_USBDEVv2_MEM_DATA305
#define USBFS_cy_m0s8_usb__MEM_DATA306 CYREG_USBDEVv2_MEM_DATA306
#define USBFS_cy_m0s8_usb__MEM_DATA307 CYREG_USBDEVv2_MEM_DATA307
#define USBFS_cy_m0s8_usb__MEM_DATA308 CYREG_USBDEVv2_MEM_DATA308
#define USBFS_cy_m0s8_usb__MEM_DATA309 CYREG_USBDEVv2_MEM_DATA309
#define USBFS_cy_m0s8_usb__MEM_DATA31 CYREG_USBDEVv2_MEM_DATA31
#define USBFS_cy_m0s8_usb__MEM_DATA310 CYREG_USBDEVv2_MEM_DATA310
#define USBFS_cy_m0s8_usb__MEM_DATA311 CYREG_USBDEVv2_MEM_DATA311
#define USBFS_cy_m0s8_usb__MEM_DATA312 CYREG_USBDEVv2_MEM_DATA312
#define USBFS_cy_m0s8_usb__MEM_DATA313 CYREG_USBDEVv2_MEM_DATA313
#define USBFS_cy_m0s8_usb__MEM_DATA314 CYREG_USBDEVv2_MEM_DATA314
#define USBFS_cy_m0s8_usb__MEM_DATA315 CYREG_USBDEVv2_MEM_DATA315
#define USBFS_cy_m0s8_usb__MEM_DATA316 CYREG_USBDEVv2_MEM_DATA316
#define USBFS_cy_m0s8_usb__MEM_DATA317 CYREG_USBDEVv2_MEM_DATA317
#define USBFS_cy_m0s8_usb__MEM_DATA318 CYREG_USBDEVv2_MEM_DATA318
#define USBFS_cy_m0s8_usb__MEM_DATA319 CYREG_USBDEVv2_MEM_DATA319
#define USBFS_cy_m0s8_usb__MEM_DATA32 CYREG_USBDEVv2_MEM_DATA32
#define USBFS_cy_m0s8_usb__MEM_DATA320 CYREG_USBDEVv2_MEM_DATA320
#define USBFS_cy_m0s8_usb__MEM_DATA321 CYREG_USBDEVv2_MEM_DATA321
#define USBFS_cy_m0s8_usb__MEM_DATA322 CYREG_USBDEVv2_MEM_DATA322
#define USBFS_cy_m0s8_usb__MEM_DATA323 CYREG_USBDEVv2_MEM_DATA323
#define USBFS_cy_m0s8_usb__MEM_DATA324 CYREG_USBDEVv2_MEM_DATA324
#define USBFS_cy_m0s8_usb__MEM_DATA325 CYREG_USBDEVv2_MEM_DATA325
#define USBFS_cy_m0s8_usb__MEM_DATA326 CYREG_USBDEVv2_MEM_DATA326
#define USBFS_cy_m0s8_usb__MEM_DATA327 CYREG_USBDEVv2_MEM_DATA327
#define USBFS_cy_m0s8_usb__MEM_DATA328 CYREG_USBDEVv2_MEM_DATA328
#define USBFS_cy_m0s8_usb__MEM_DATA329 CYREG_USBDEVv2_MEM_DATA329
#define USBFS_cy_m0s8_usb__MEM_DATA33 CYREG_USBDEVv2_MEM_DATA33
#define USBFS_cy_m0s8_usb__MEM_DATA330 CYREG_USBDEVv2_MEM_DATA330
#define USBFS_cy_m0s8_usb__MEM_DATA331 CYREG_USBDEVv2_MEM_DATA331
#define USBFS_cy_m0s8_usb__MEM_DATA332 CYREG_USBDEVv2_MEM_DATA332
#define USBFS_cy_m0s8_usb__MEM_DATA333 CYREG_USBDEVv2_MEM_DATA333
#define USBFS_cy_m0s8_usb__MEM_DATA334 CYREG_USBDEVv2_MEM_DATA334
#define USBFS_cy_m0s8_usb__MEM_DATA335 CYREG_USBDEVv2_MEM_DATA335
#define USBFS_cy_m0s8_usb__MEM_DATA336 CYREG_USBDEVv2_MEM_DATA336
#define USBFS_cy_m0s8_usb__MEM_DATA337 CYREG_USBDEVv2_MEM_DATA337
#define USBFS_cy_m0s8_usb__MEM_DATA338 CYREG_USBDEVv2_MEM_DATA338
#define USBFS_cy_m0s8_usb__MEM_DATA339 CYREG_USBDEVv2_MEM_DATA339
#define USBFS_cy_m0s8_usb__MEM_DATA34 CYREG_USBDEVv2_MEM_DATA34
#define USBFS_cy_m0s8_usb__MEM_DATA340 CYREG_USBDEVv2_MEM_DATA340
#define USBFS_cy_m0s8_usb__MEM_DATA341 CYREG_USBDEVv2_MEM_DATA341
#define USBFS_cy_m0s8_usb__MEM_DATA342 CYREG_USBDEVv2_MEM_DATA342
#define USBFS_cy_m0s8_usb__MEM_DATA343 CYREG_USBDEVv2_MEM_DATA343
#define USBFS_cy_m0s8_usb__MEM_DATA344 CYREG_USBDEVv2_MEM_DATA344
#define USBFS_cy_m0s8_usb__MEM_DATA345 CYREG_USBDEVv2_MEM_DATA345
#define USBFS_cy_m0s8_usb__MEM_DATA346 CYREG_USBDEVv2_MEM_DATA346
#define USBFS_cy_m0s8_usb__MEM_DATA347 CYREG_USBDEVv2_MEM_DATA347
#define USBFS_cy_m0s8_usb__MEM_DATA348 CYREG_USBDEVv2_MEM_DATA348
#define USBFS_cy_m0s8_usb__MEM_DATA349 CYREG_USBDEVv2_MEM_DATA349
#define USBFS_cy_m0s8_usb__MEM_DATA35 CYREG_USBDEVv2_MEM_DATA35
#define USBFS_cy_m0s8_usb__MEM_DATA350 CYREG_USBDEVv2_MEM_DATA350
#define USBFS_cy_m0s8_usb__MEM_DATA351 CYREG_USBDEVv2_MEM_DATA351
#define USBFS_cy_m0s8_usb__MEM_DATA352 CYREG_USBDEVv2_MEM_DATA352
#define USBFS_cy_m0s8_usb__MEM_DATA353 CYREG_USBDEVv2_MEM_DATA353
#define USBFS_cy_m0s8_usb__MEM_DATA354 CYREG_USBDEVv2_MEM_DATA354
#define USBFS_cy_m0s8_usb__MEM_DATA355 CYREG_USBDEVv2_MEM_DATA355
#define USBFS_cy_m0s8_usb__MEM_DATA356 CYREG_USBDEVv2_MEM_DATA356
#define USBFS_cy_m0s8_usb__MEM_DATA357 CYREG_USBDEVv2_MEM_DATA357
#define USBFS_cy_m0s8_usb__MEM_DATA358 CYREG_USBDEVv2_MEM_DATA358
#define USBFS_cy_m0s8_usb__MEM_DATA359 CYREG_USBDEVv2_MEM_DATA359
#define USBFS_cy_m0s8_usb__MEM_DATA36 CYREG_USBDEVv2_MEM_DATA36
#define USBFS_cy_m0s8_usb__MEM_DATA360 CYREG_USBDEVv2_MEM_DATA360
#define USBFS_cy_m0s8_usb__MEM_DATA361 CYREG_USBDEVv2_MEM_DATA361
#define USBFS_cy_m0s8_usb__MEM_DATA362 CYREG_USBDEVv2_MEM_DATA362
#define USBFS_cy_m0s8_usb__MEM_DATA363 CYREG_USBDEVv2_MEM_DATA363
#define USBFS_cy_m0s8_usb__MEM_DATA364 CYREG_USBDEVv2_MEM_DATA364
#define USBFS_cy_m0s8_usb__MEM_DATA365 CYREG_USBDEVv2_MEM_DATA365
#define USBFS_cy_m0s8_usb__MEM_DATA366 CYREG_USBDEVv2_MEM_DATA366
#define USBFS_cy_m0s8_usb__MEM_DATA367 CYREG_USBDEVv2_MEM_DATA367
#define USBFS_cy_m0s8_usb__MEM_DATA368 CYREG_USBDEVv2_MEM_DATA368
#define USBFS_cy_m0s8_usb__MEM_DATA369 CYREG_USBDEVv2_MEM_DATA369
#define USBFS_cy_m0s8_usb__MEM_DATA37 CYREG_USBDEVv2_MEM_DATA37
#define USBFS_cy_m0s8_usb__MEM_DATA370 CYREG_USBDEVv2_MEM_DATA370
#define USBFS_cy_m0s8_usb__MEM_DATA371 CYREG_USBDEVv2_MEM_DATA371
#define USBFS_cy_m0s8_usb__MEM_DATA372 CYREG_USBDEVv2_MEM_DATA372
#define USBFS_cy_m0s8_usb__MEM_DATA373 CYREG_USBDEVv2_MEM_DATA373
#define USBFS_cy_m0s8_usb__MEM_DATA374 CYREG_USBDEVv2_MEM_DATA374
#define USBFS_cy_m0s8_usb__MEM_DATA375 CYREG_USBDEVv2_MEM_DATA375
#define USBFS_cy_m0s8_usb__MEM_DATA376 CYREG_USBDEVv2_MEM_DATA376
#define USBFS_cy_m0s8_usb__MEM_DATA377 CYREG_USBDEVv2_MEM_DATA377
#define USBFS_cy_m0s8_usb__MEM_DATA378 CYREG_USBDEVv2_MEM_DATA378
#define USBFS_cy_m0s8_usb__MEM_DATA379 CYREG_USBDEVv2_MEM_DATA379
#define USBFS_cy_m0s8_usb__MEM_DATA38 CYREG_USBDEVv2_MEM_DATA38
#define USBFS_cy_m0s8_usb__MEM_DATA380 CYREG_USBDEVv2_MEM_DATA380
#define USBFS_cy_m0s8_usb__MEM_DATA381 CYREG_USBDEVv2_MEM_DATA381
#define USBFS_cy_m0s8_usb__MEM_DATA382 CYREG_USBDEVv2_MEM_DATA382
#define USBFS_cy_m0s8_usb__MEM_DATA383 CYREG_USBDEVv2_MEM_DATA383
#define USBFS_cy_m0s8_usb__MEM_DATA384 CYREG_USBDEVv2_MEM_DATA384
#define USBFS_cy_m0s8_usb__MEM_DATA385 CYREG_USBDEVv2_MEM_DATA385
#define USBFS_cy_m0s8_usb__MEM_DATA386 CYREG_USBDEVv2_MEM_DATA386
#define USBFS_cy_m0s8_usb__MEM_DATA387 CYREG_USBDEVv2_MEM_DATA387
#define USBFS_cy_m0s8_usb__MEM_DATA388 CYREG_USBDEVv2_MEM_DATA388
#define USBFS_cy_m0s8_usb__MEM_DATA389 CYREG_USBDEVv2_MEM_DATA389
#define USBFS_cy_m0s8_usb__MEM_DATA39 CYREG_USBDEVv2_MEM_DATA39
#define USBFS_cy_m0s8_usb__MEM_DATA390 CYREG_USBDEVv2_MEM_DATA390
#define USBFS_cy_m0s8_usb__MEM_DATA391 CYREG_USBDEVv2_MEM_DATA391
#define USBFS_cy_m0s8_usb__MEM_DATA392 CYREG_USBDEVv2_MEM_DATA392
#define USBFS_cy_m0s8_usb__MEM_DATA393 CYREG_USBDEVv2_MEM_DATA393
#define USBFS_cy_m0s8_usb__MEM_DATA394 CYREG_USBDEVv2_MEM_DATA394
#define USBFS_cy_m0s8_usb__MEM_DATA395 CYREG_USBDEVv2_MEM_DATA395
#define USBFS_cy_m0s8_usb__MEM_DATA396 CYREG_USBDEVv2_MEM_DATA396
#define USBFS_cy_m0s8_usb__MEM_DATA397 CYREG_USBDEVv2_MEM_DATA397
#define USBFS_cy_m0s8_usb__MEM_DATA398 CYREG_USBDEVv2_MEM_DATA398
#define USBFS_cy_m0s8_usb__MEM_DATA399 CYREG_USBDEVv2_MEM_DATA399
#define USBFS_cy_m0s8_usb__MEM_DATA4 CYREG_USBDEVv2_MEM_DATA4
#define USBFS_cy_m0s8_usb__MEM_DATA40 CYREG_USBDEVv2_MEM_DATA40
#define USBFS_cy_m0s8_usb__MEM_DATA400 CYREG_USBDEVv2_MEM_DATA400
#define USBFS_cy_m0s8_usb__MEM_DATA401 CYREG_USBDEVv2_MEM_DATA401
#define USBFS_cy_m0s8_usb__MEM_DATA402 CYREG_USBDEVv2_MEM_DATA402
#define USBFS_cy_m0s8_usb__MEM_DATA403 CYREG_USBDEVv2_MEM_DATA403
#define USBFS_cy_m0s8_usb__MEM_DATA404 CYREG_USBDEVv2_MEM_DATA404
#define USBFS_cy_m0s8_usb__MEM_DATA405 CYREG_USBDEVv2_MEM_DATA405
#define USBFS_cy_m0s8_usb__MEM_DATA406 CYREG_USBDEVv2_MEM_DATA406
#define USBFS_cy_m0s8_usb__MEM_DATA407 CYREG_USBDEVv2_MEM_DATA407
#define USBFS_cy_m0s8_usb__MEM_DATA408 CYREG_USBDEVv2_MEM_DATA408
#define USBFS_cy_m0s8_usb__MEM_DATA409 CYREG_USBDEVv2_MEM_DATA409
#define USBFS_cy_m0s8_usb__MEM_DATA41 CYREG_USBDEVv2_MEM_DATA41
#define USBFS_cy_m0s8_usb__MEM_DATA410 CYREG_USBDEVv2_MEM_DATA410
#define USBFS_cy_m0s8_usb__MEM_DATA411 CYREG_USBDEVv2_MEM_DATA411
#define USBFS_cy_m0s8_usb__MEM_DATA412 CYREG_USBDEVv2_MEM_DATA412
#define USBFS_cy_m0s8_usb__MEM_DATA413 CYREG_USBDEVv2_MEM_DATA413
#define USBFS_cy_m0s8_usb__MEM_DATA414 CYREG_USBDEVv2_MEM_DATA414
#define USBFS_cy_m0s8_usb__MEM_DATA415 CYREG_USBDEVv2_MEM_DATA415
#define USBFS_cy_m0s8_usb__MEM_DATA416 CYREG_USBDEVv2_MEM_DATA416
#define USBFS_cy_m0s8_usb__MEM_DATA417 CYREG_USBDEVv2_MEM_DATA417
#define USBFS_cy_m0s8_usb__MEM_DATA418 CYREG_USBDEVv2_MEM_DATA418
#define USBFS_cy_m0s8_usb__MEM_DATA419 CYREG_USBDEVv2_MEM_DATA419
#define USBFS_cy_m0s8_usb__MEM_DATA42 CYREG_USBDEVv2_MEM_DATA42
#define USBFS_cy_m0s8_usb__MEM_DATA420 CYREG_USBDEVv2_MEM_DATA420
#define USBFS_cy_m0s8_usb__MEM_DATA421 CYREG_USBDEVv2_MEM_DATA421
#define USBFS_cy_m0s8_usb__MEM_DATA422 CYREG_USBDEVv2_MEM_DATA422
#define USBFS_cy_m0s8_usb__MEM_DATA423 CYREG_USBDEVv2_MEM_DATA423
#define USBFS_cy_m0s8_usb__MEM_DATA424 CYREG_USBDEVv2_MEM_DATA424
#define USBFS_cy_m0s8_usb__MEM_DATA425 CYREG_USBDEVv2_MEM_DATA425
#define USBFS_cy_m0s8_usb__MEM_DATA426 CYREG_USBDEVv2_MEM_DATA426
#define USBFS_cy_m0s8_usb__MEM_DATA427 CYREG_USBDEVv2_MEM_DATA427
#define USBFS_cy_m0s8_usb__MEM_DATA428 CYREG_USBDEVv2_MEM_DATA428
#define USBFS_cy_m0s8_usb__MEM_DATA429 CYREG_USBDEVv2_MEM_DATA429
#define USBFS_cy_m0s8_usb__MEM_DATA43 CYREG_USBDEVv2_MEM_DATA43
#define USBFS_cy_m0s8_usb__MEM_DATA430 CYREG_USBDEVv2_MEM_DATA430
#define USBFS_cy_m0s8_usb__MEM_DATA431 CYREG_USBDEVv2_MEM_DATA431
#define USBFS_cy_m0s8_usb__MEM_DATA432 CYREG_USBDEVv2_MEM_DATA432
#define USBFS_cy_m0s8_usb__MEM_DATA433 CYREG_USBDEVv2_MEM_DATA433
#define USBFS_cy_m0s8_usb__MEM_DATA434 CYREG_USBDEVv2_MEM_DATA434
#define USBFS_cy_m0s8_usb__MEM_DATA435 CYREG_USBDEVv2_MEM_DATA435
#define USBFS_cy_m0s8_usb__MEM_DATA436 CYREG_USBDEVv2_MEM_DATA436
#define USBFS_cy_m0s8_usb__MEM_DATA437 CYREG_USBDEVv2_MEM_DATA437
#define USBFS_cy_m0s8_usb__MEM_DATA438 CYREG_USBDEVv2_MEM_DATA438
#define USBFS_cy_m0s8_usb__MEM_DATA439 CYREG_USBDEVv2_MEM_DATA439
#define USBFS_cy_m0s8_usb__MEM_DATA44 CYREG_USBDEVv2_MEM_DATA44
#define USBFS_cy_m0s8_usb__MEM_DATA440 CYREG_USBDEVv2_MEM_DATA440
#define USBFS_cy_m0s8_usb__MEM_DATA441 CYREG_USBDEVv2_MEM_DATA441
#define USBFS_cy_m0s8_usb__MEM_DATA442 CYREG_USBDEVv2_MEM_DATA442
#define USBFS_cy_m0s8_usb__MEM_DATA443 CYREG_USBDEVv2_MEM_DATA443
#define USBFS_cy_m0s8_usb__MEM_DATA444 CYREG_USBDEVv2_MEM_DATA444
#define USBFS_cy_m0s8_usb__MEM_DATA445 CYREG_USBDEVv2_MEM_DATA445
#define USBFS_cy_m0s8_usb__MEM_DATA446 CYREG_USBDEVv2_MEM_DATA446
#define USBFS_cy_m0s8_usb__MEM_DATA447 CYREG_USBDEVv2_MEM_DATA447
#define USBFS_cy_m0s8_usb__MEM_DATA448 CYREG_USBDEVv2_MEM_DATA448
#define USBFS_cy_m0s8_usb__MEM_DATA449 CYREG_USBDEVv2_MEM_DATA449
#define USBFS_cy_m0s8_usb__MEM_DATA45 CYREG_USBDEVv2_MEM_DATA45
#define USBFS_cy_m0s8_usb__MEM_DATA450 CYREG_USBDEVv2_MEM_DATA450
#define USBFS_cy_m0s8_usb__MEM_DATA451 CYREG_USBDEVv2_MEM_DATA451
#define USBFS_cy_m0s8_usb__MEM_DATA452 CYREG_USBDEVv2_MEM_DATA452
#define USBFS_cy_m0s8_usb__MEM_DATA453 CYREG_USBDEVv2_MEM_DATA453
#define USBFS_cy_m0s8_usb__MEM_DATA454 CYREG_USBDEVv2_MEM_DATA454
#define USBFS_cy_m0s8_usb__MEM_DATA455 CYREG_USBDEVv2_MEM_DATA455
#define USBFS_cy_m0s8_usb__MEM_DATA456 CYREG_USBDEVv2_MEM_DATA456
#define USBFS_cy_m0s8_usb__MEM_DATA457 CYREG_USBDEVv2_MEM_DATA457
#define USBFS_cy_m0s8_usb__MEM_DATA458 CYREG_USBDEVv2_MEM_DATA458
#define USBFS_cy_m0s8_usb__MEM_DATA459 CYREG_USBDEVv2_MEM_DATA459
#define USBFS_cy_m0s8_usb__MEM_DATA46 CYREG_USBDEVv2_MEM_DATA46
#define USBFS_cy_m0s8_usb__MEM_DATA460 CYREG_USBDEVv2_MEM_DATA460
#define USBFS_cy_m0s8_usb__MEM_DATA461 CYREG_USBDEVv2_MEM_DATA461
#define USBFS_cy_m0s8_usb__MEM_DATA462 CYREG_USBDEVv2_MEM_DATA462
#define USBFS_cy_m0s8_usb__MEM_DATA463 CYREG_USBDEVv2_MEM_DATA463
#define USBFS_cy_m0s8_usb__MEM_DATA464 CYREG_USBDEVv2_MEM_DATA464
#define USBFS_cy_m0s8_usb__MEM_DATA465 CYREG_USBDEVv2_MEM_DATA465
#define USBFS_cy_m0s8_usb__MEM_DATA466 CYREG_USBDEVv2_MEM_DATA466
#define USBFS_cy_m0s8_usb__MEM_DATA467 CYREG_USBDEVv2_MEM_DATA467
#define USBFS_cy_m0s8_usb__MEM_DATA468 CYREG_USBDEVv2_MEM_DATA468
#define USBFS_cy_m0s8_usb__MEM_DATA469 CYREG_USBDEVv2_MEM_DATA469
#define USBFS_cy_m0s8_usb__MEM_DATA47 CYREG_USBDEVv2_MEM_DATA47
#define USBFS_cy_m0s8_usb__MEM_DATA470 CYREG_USBDEVv2_MEM_DATA470
#define USBFS_cy_m0s8_usb__MEM_DATA471 CYREG_USBDEVv2_MEM_DATA471
#define USBFS_cy_m0s8_usb__MEM_DATA472 CYREG_USBDEVv2_MEM_DATA472
#define USBFS_cy_m0s8_usb__MEM_DATA473 CYREG_USBDEVv2_MEM_DATA473
#define USBFS_cy_m0s8_usb__MEM_DATA474 CYREG_USBDEVv2_MEM_DATA474
#define USBFS_cy_m0s8_usb__MEM_DATA475 CYREG_USBDEVv2_MEM_DATA475
#define USBFS_cy_m0s8_usb__MEM_DATA476 CYREG_USBDEVv2_MEM_DATA476
#define USBFS_cy_m0s8_usb__MEM_DATA477 CYREG_USBDEVv2_MEM_DATA477
#define USBFS_cy_m0s8_usb__MEM_DATA478 CYREG_USBDEVv2_MEM_DATA478
#define USBFS_cy_m0s8_usb__MEM_DATA479 CYREG_USBDEVv2_MEM_DATA479
#define USBFS_cy_m0s8_usb__MEM_DATA48 CYREG_USBDEVv2_MEM_DATA48
#define USBFS_cy_m0s8_usb__MEM_DATA480 CYREG_USBDEVv2_MEM_DATA480
#define USBFS_cy_m0s8_usb__MEM_DATA481 CYREG_USBDEVv2_MEM_DATA481
#define USBFS_cy_m0s8_usb__MEM_DATA482 CYREG_USBDEVv2_MEM_DATA482
#define USBFS_cy_m0s8_usb__MEM_DATA483 CYREG_USBDEVv2_MEM_DATA483
#define USBFS_cy_m0s8_usb__MEM_DATA484 CYREG_USBDEVv2_MEM_DATA484
#define USBFS_cy_m0s8_usb__MEM_DATA485 CYREG_USBDEVv2_MEM_DATA485
#define USBFS_cy_m0s8_usb__MEM_DATA486 CYREG_USBDEVv2_MEM_DATA486
#define USBFS_cy_m0s8_usb__MEM_DATA487 CYREG_USBDEVv2_MEM_DATA487
#define USBFS_cy_m0s8_usb__MEM_DATA488 CYREG_USBDEVv2_MEM_DATA488
#define USBFS_cy_m0s8_usb__MEM_DATA489 CYREG_USBDEVv2_MEM_DATA489
#define USBFS_cy_m0s8_usb__MEM_DATA49 CYREG_USBDEVv2_MEM_DATA49
#define USBFS_cy_m0s8_usb__MEM_DATA490 CYREG_USBDEVv2_MEM_DATA490
#define USBFS_cy_m0s8_usb__MEM_DATA491 CYREG_USBDEVv2_MEM_DATA491
#define USBFS_cy_m0s8_usb__MEM_DATA492 CYREG_USBDEVv2_MEM_DATA492
#define USBFS_cy_m0s8_usb__MEM_DATA493 CYREG_USBDEVv2_MEM_DATA493
#define USBFS_cy_m0s8_usb__MEM_DATA494 CYREG_USBDEVv2_MEM_DATA494
#define USBFS_cy_m0s8_usb__MEM_DATA495 CYREG_USBDEVv2_MEM_DATA495
#define USBFS_cy_m0s8_usb__MEM_DATA496 CYREG_USBDEVv2_MEM_DATA496
#define USBFS_cy_m0s8_usb__MEM_DATA497 CYREG_USBDEVv2_MEM_DATA497
#define USBFS_cy_m0s8_usb__MEM_DATA498 CYREG_USBDEVv2_MEM_DATA498
#define USBFS_cy_m0s8_usb__MEM_DATA499 CYREG_USBDEVv2_MEM_DATA499
#define USBFS_cy_m0s8_usb__MEM_DATA5 CYREG_USBDEVv2_MEM_DATA5
#define USBFS_cy_m0s8_usb__MEM_DATA50 CYREG_USBDEVv2_MEM_DATA50
#define USBFS_cy_m0s8_usb__MEM_DATA500 CYREG_USBDEVv2_MEM_DATA500
#define USBFS_cy_m0s8_usb__MEM_DATA501 CYREG_USBDEVv2_MEM_DATA501
#define USBFS_cy_m0s8_usb__MEM_DATA502 CYREG_USBDEVv2_MEM_DATA502
#define USBFS_cy_m0s8_usb__MEM_DATA503 CYREG_USBDEVv2_MEM_DATA503
#define USBFS_cy_m0s8_usb__MEM_DATA504 CYREG_USBDEVv2_MEM_DATA504
#define USBFS_cy_m0s8_usb__MEM_DATA505 CYREG_USBDEVv2_MEM_DATA505
#define USBFS_cy_m0s8_usb__MEM_DATA506 CYREG_USBDEVv2_MEM_DATA506
#define USBFS_cy_m0s8_usb__MEM_DATA507 CYREG_USBDEVv2_MEM_DATA507
#define USBFS_cy_m0s8_usb__MEM_DATA508 CYREG_USBDEVv2_MEM_DATA508
#define USBFS_cy_m0s8_usb__MEM_DATA509 CYREG_USBDEVv2_MEM_DATA509
#define USBFS_cy_m0s8_usb__MEM_DATA51 CYREG_USBDEVv2_MEM_DATA51
#define USBFS_cy_m0s8_usb__MEM_DATA510 CYREG_USBDEVv2_MEM_DATA510
#define USBFS_cy_m0s8_usb__MEM_DATA511 CYREG_USBDEVv2_MEM_DATA511
#define USBFS_cy_m0s8_usb__MEM_DATA52 CYREG_USBDEVv2_MEM_DATA52
#define USBFS_cy_m0s8_usb__MEM_DATA53 CYREG_USBDEVv2_MEM_DATA53
#define USBFS_cy_m0s8_usb__MEM_DATA54 CYREG_USBDEVv2_MEM_DATA54
#define USBFS_cy_m0s8_usb__MEM_DATA55 CYREG_USBDEVv2_MEM_DATA55
#define USBFS_cy_m0s8_usb__MEM_DATA56 CYREG_USBDEVv2_MEM_DATA56
#define USBFS_cy_m0s8_usb__MEM_DATA57 CYREG_USBDEVv2_MEM_DATA57
#define USBFS_cy_m0s8_usb__MEM_DATA58 CYREG_USBDEVv2_MEM_DATA58
#define USBFS_cy_m0s8_usb__MEM_DATA59 CYREG_USBDEVv2_MEM_DATA59
#define USBFS_cy_m0s8_usb__MEM_DATA6 CYREG_USBDEVv2_MEM_DATA6
#define USBFS_cy_m0s8_usb__MEM_DATA60 CYREG_USBDEVv2_MEM_DATA60
#define USBFS_cy_m0s8_usb__MEM_DATA61 CYREG_USBDEVv2_MEM_DATA61
#define USBFS_cy_m0s8_usb__MEM_DATA62 CYREG_USBDEVv2_MEM_DATA62
#define USBFS_cy_m0s8_usb__MEM_DATA63 CYREG_USBDEVv2_MEM_DATA63
#define USBFS_cy_m0s8_usb__MEM_DATA64 CYREG_USBDEVv2_MEM_DATA64
#define USBFS_cy_m0s8_usb__MEM_DATA65 CYREG_USBDEVv2_MEM_DATA65
#define USBFS_cy_m0s8_usb__MEM_DATA66 CYREG_USBDEVv2_MEM_DATA66
#define USBFS_cy_m0s8_usb__MEM_DATA67 CYREG_USBDEVv2_MEM_DATA67
#define USBFS_cy_m0s8_usb__MEM_DATA68 CYREG_USBDEVv2_MEM_DATA68
#define USBFS_cy_m0s8_usb__MEM_DATA69 CYREG_USBDEVv2_MEM_DATA69
#define USBFS_cy_m0s8_usb__MEM_DATA7 CYREG_USBDEVv2_MEM_DATA7
#define USBFS_cy_m0s8_usb__MEM_DATA70 CYREG_USBDEVv2_MEM_DATA70
#define USBFS_cy_m0s8_usb__MEM_DATA71 CYREG_USBDEVv2_MEM_DATA71
#define USBFS_cy_m0s8_usb__MEM_DATA72 CYREG_USBDEVv2_MEM_DATA72
#define USBFS_cy_m0s8_usb__MEM_DATA73 CYREG_USBDEVv2_MEM_DATA73
#define USBFS_cy_m0s8_usb__MEM_DATA74 CYREG_USBDEVv2_MEM_DATA74
#define USBFS_cy_m0s8_usb__MEM_DATA75 CYREG_USBDEVv2_MEM_DATA75
#define USBFS_cy_m0s8_usb__MEM_DATA76 CYREG_USBDEVv2_MEM_DATA76
#define USBFS_cy_m0s8_usb__MEM_DATA77 CYREG_USBDEVv2_MEM_DATA77
#define USBFS_cy_m0s8_usb__MEM_DATA78 CYREG_USBDEVv2_MEM_DATA78
#define USBFS_cy_m0s8_usb__MEM_DATA79 CYREG_USBDEVv2_MEM_DATA79
#define USBFS_cy_m0s8_usb__MEM_DATA8 CYREG_USBDEVv2_MEM_DATA8
#define USBFS_cy_m0s8_usb__MEM_DATA80 CYREG_USBDEVv2_MEM_DATA80
#define USBFS_cy_m0s8_usb__MEM_DATA81 CYREG_USBDEVv2_MEM_DATA81
#define USBFS_cy_m0s8_usb__MEM_DATA82 CYREG_USBDEVv2_MEM_DATA82
#define USBFS_cy_m0s8_usb__MEM_DATA83 CYREG_USBDEVv2_MEM_DATA83
#define USBFS_cy_m0s8_usb__MEM_DATA84 CYREG_USBDEVv2_MEM_DATA84
#define USBFS_cy_m0s8_usb__MEM_DATA85 CYREG_USBDEVv2_MEM_DATA85
#define USBFS_cy_m0s8_usb__MEM_DATA86 CYREG_USBDEVv2_MEM_DATA86
#define USBFS_cy_m0s8_usb__MEM_DATA87 CYREG_USBDEVv2_MEM_DATA87
#define USBFS_cy_m0s8_usb__MEM_DATA88 CYREG_USBDEVv2_MEM_DATA88
#define USBFS_cy_m0s8_usb__MEM_DATA89 CYREG_USBDEVv2_MEM_DATA89
#define USBFS_cy_m0s8_usb__MEM_DATA9 CYREG_USBDEVv2_MEM_DATA9
#define USBFS_cy_m0s8_usb__MEM_DATA90 CYREG_USBDEVv2_MEM_DATA90
#define USBFS_cy_m0s8_usb__MEM_DATA91 CYREG_USBDEVv2_MEM_DATA91
#define USBFS_cy_m0s8_usb__MEM_DATA92 CYREG_USBDEVv2_MEM_DATA92
#define USBFS_cy_m0s8_usb__MEM_DATA93 CYREG_USBDEVv2_MEM_DATA93
#define USBFS_cy_m0s8_usb__MEM_DATA94 CYREG_USBDEVv2_MEM_DATA94
#define USBFS_cy_m0s8_usb__MEM_DATA95 CYREG_USBDEVv2_MEM_DATA95
#define USBFS_cy_m0s8_usb__MEM_DATA96 CYREG_USBDEVv2_MEM_DATA96
#define USBFS_cy_m0s8_usb__MEM_DATA97 CYREG_USBDEVv2_MEM_DATA97
#define USBFS_cy_m0s8_usb__MEM_DATA98 CYREG_USBDEVv2_MEM_DATA98
#define USBFS_cy_m0s8_usb__MEM_DATA99 CYREG_USBDEVv2_MEM_DATA99
#define USBFS_cy_m0s8_usb__OSCLK_DR0 CYREG_USBDEVv2_OSCLK_DR0
#define USBFS_cy_m0s8_usb__OSCLK_DR1 CYREG_USBDEVv2_OSCLK_DR1
#define USBFS_cy_m0s8_usb__OSCLK_DR16 CYREG_USBDEVv2_OSCLK_DR16
#define USBFS_cy_m0s8_usb__SIE_EP_INT_EN CYREG_USBDEVv2_SIE_EP_INT_EN
#define USBFS_cy_m0s8_usb__SIE_EP_INT_SR CYREG_USBDEVv2_SIE_EP_INT_SR
#define USBFS_cy_m0s8_usb__SIE_EP1_CNT0 CYREG_USBDEVv2_SIE_EP1_CNT0
#define USBFS_cy_m0s8_usb__SIE_EP1_CNT1 CYREG_USBDEVv2_SIE_EP1_CNT1
#define USBFS_cy_m0s8_usb__SIE_EP1_CR0 CYREG_USBDEVv2_SIE_EP1_CR0
#define USBFS_cy_m0s8_usb__SIE_EP2_CNT0 CYREG_USBDEVv2_SIE_EP2_CNT0
#define USBFS_cy_m0s8_usb__SIE_EP2_CNT1 CYREG_USBDEVv2_SIE_EP2_CNT1
#define USBFS_cy_m0s8_usb__SIE_EP2_CR0 CYREG_USBDEVv2_SIE_EP2_CR0
#define USBFS_cy_m0s8_usb__SIE_EP3_CNT0 CYREG_USBDEVv2_SIE_EP3_CNT0
#define USBFS_cy_m0s8_usb__SIE_EP3_CNT1 CYREG_USBDEVv2_SIE_EP3_CNT1
#define USBFS_cy_m0s8_usb__SIE_EP3_CR0 CYREG_USBDEVv2_SIE_EP3_CR0
#define USBFS_cy_m0s8_usb__SIE_EP4_CNT0 CYREG_USBDEVv2_SIE_EP4_CNT0
#define USBFS_cy_m0s8_usb__SIE_EP4_CNT1 CYREG_USBDEVv2_SIE_EP4_CNT1
#define USBFS_cy_m0s8_usb__SIE_EP4_CR0 CYREG_USBDEVv2_SIE_EP4_CR0
#define USBFS_cy_m0s8_usb__SIE_EP5_CNT0 CYREG_USBDEVv2_SIE_EP5_CNT0
#define USBFS_cy_m0s8_usb__SIE_EP5_CNT1 CYREG_USBDEVv2_SIE_EP5_CNT1
#define USBFS_cy_m0s8_usb__SIE_EP5_CR0 CYREG_USBDEVv2_SIE_EP5_CR0
#define USBFS_cy_m0s8_usb__SIE_EP6_CNT0 CYREG_USBDEVv2_SIE_EP6_CNT0
#define USBFS_cy_m0s8_usb__SIE_EP6_CNT1 CYREG_USBDEVv2_SIE_EP6_CNT1
#define USBFS_cy_m0s8_usb__SIE_EP6_CR0 CYREG_USBDEVv2_SIE_EP6_CR0
#define USBFS_cy_m0s8_usb__SIE_EP7_CNT0 CYREG_USBDEVv2_SIE_EP7_CNT0
#define USBFS_cy_m0s8_usb__SIE_EP7_CNT1 CYREG_USBDEVv2_SIE_EP7_CNT1
#define USBFS_cy_m0s8_usb__SIE_EP7_CR0 CYREG_USBDEVv2_SIE_EP7_CR0
#define USBFS_cy_m0s8_usb__SIE_EP8_CNT0 CYREG_USBDEVv2_SIE_EP8_CNT0
#define USBFS_cy_m0s8_usb__SIE_EP8_CNT1 CYREG_USBDEVv2_SIE_EP8_CNT1
#define USBFS_cy_m0s8_usb__SIE_EP8_CR0 CYREG_USBDEVv2_SIE_EP8_CR0
#define USBFS_cy_m0s8_usb__SOF0 CYREG_USBDEVv2_SOF0
#define USBFS_cy_m0s8_usb__SOF1 CYREG_USBDEVv2_SOF1
#define USBFS_cy_m0s8_usb__SOF16 CYREG_USBDEVv2_SOF16
#define USBFS_cy_m0s8_usb__USB_CHGDET_CTRL CYREG_USBDEVv2_USB_CHGDET_CTRL
#define USBFS_cy_m0s8_usb__USB_CHGDET_TRIM CYREG_USBDEVv2_USB_CHGDET_TRIM
#define USBFS_cy_m0s8_usb__USB_CLK_EN CYREG_USBDEVv2_USB_CLK_EN
#define USBFS_cy_m0s8_usb__USB_DFT_CTRL CYREG_USBDEVv2_USB_DFT_CTRL
#define USBFS_cy_m0s8_usb__USB_FLOW_CTRL CYREG_USBDEVv2_USB_FLOW_CTRL
#define USBFS_cy_m0s8_usb__USB_INTR_CAUSE_HI CYREG_USBDEVv2_USB_INTR_CAUSE_HI
#define USBFS_cy_m0s8_usb__USB_INTR_CAUSE_LO CYREG_USBDEVv2_USB_INTR_CAUSE_LO
#define USBFS_cy_m0s8_usb__USB_INTR_CAUSE_MED CYREG_USBDEVv2_USB_INTR_CAUSE_MED
#define USBFS_cy_m0s8_usb__USB_INTR_LVL_SEL CYREG_USBDEVv2_USB_INTR_LVL_SEL
#define USBFS_cy_m0s8_usb__USB_INTR_SIE CYREG_USBDEVv2_USB_INTR_SIE
#define USBFS_cy_m0s8_usb__USB_INTR_SIE_MASK CYREG_USBDEVv2_USB_INTR_SIE_MASK
#define USBFS_cy_m0s8_usb__USB_INTR_SIE_MASKED CYREG_USBDEVv2_USB_INTR_SIE_MASKED
#define USBFS_cy_m0s8_usb__USB_INTR_SIE_SET CYREG_USBDEVv2_USB_INTR_SIE_SET
#define USBFS_cy_m0s8_usb__USB_LPM_CTRL CYREG_USBDEVv2_USB_LPM_CTRL
#define USBFS_cy_m0s8_usb__USB_LPM_STAT CYREG_USBDEVv2_USB_LPM_STAT
#define USBFS_cy_m0s8_usb__USB_PHY_TRIM0 CYREG_USBDEVv2_USB_PHY_TRIM0
#define USBFS_cy_m0s8_usb__USB_PHY_TRIM1 CYREG_USBDEVv2_USB_PHY_TRIM1
#define USBFS_cy_m0s8_usb__USB_PHY_TRIM2 CYREG_USBDEVv2_USB_PHY_TRIM2
#define USBFS_cy_m0s8_usb__USB_PHY_TRIM3 CYREG_USBDEVv2_USB_PHY_TRIM3
#define USBFS_cy_m0s8_usb__USB_POWER_CTRL CYREG_USBDEVv2_USB_POWER_CTRL
#define USBFS_cy_m0s8_usb__USB_TRIM CYREG_USBDEVv2_USB_TRIM
#define USBFS_cy_m0s8_usb__USB_USBIO_CTRL CYREG_USBDEVv2_USB_USBIO_CTRL
#define USBFS_cy_m0s8_usb__USB_USBIO_TRIM CYREG_USBDEVv2_USB_USBIO_TRIM
#define USBFS_cy_m0s8_usb__USBIO_CR0 CYREG_USBDEVv2_USBIO_CR0
#define USBFS_cy_m0s8_usb__USBIO_CR1 CYREG_USBDEVv2_USBIO_CR1
#define USBFS_cy_m0s8_usb__USBIO_CR2 CYREG_USBDEVv2_USBIO_CR2

/* USBFS_Dm */
#define USBFS_Dm__0__DR CYREG_GPIO_PRT13_DR
#define USBFS_Dm__0__DR_CLR CYREG_GPIO_PRT13_DR_CLR
#define USBFS_Dm__0__DR_INV CYREG_GPIO_PRT13_DR_INV
#define USBFS_Dm__0__DR_SET CYREG_GPIO_PRT13_DR_SET
#define USBFS_Dm__0__HSIOM CYREG_HSIOM_PORT_SEL13
#define USBFS_Dm__0__HSIOM_MASK 0x000000F0u
#define USBFS_Dm__0__HSIOM_SHIFT 4u
#define USBFS_Dm__0__INTCFG CYREG_GPIO_PRT13_INTR_CFG
#define USBFS_Dm__0__INTR CYREG_GPIO_PRT13_INTR
#define USBFS_Dm__0__INTR_CFG CYREG_GPIO_PRT13_INTR_CFG
#define USBFS_Dm__0__INTSTAT CYREG_GPIO_PRT13_INTR
#define USBFS_Dm__0__MASK 0x02u
#define USBFS_Dm__0__PORT 13u
#define USBFS_Dm__0__PS CYREG_GPIO_PRT13_PS
#define USBFS_Dm__0__SHIFT 1u
#define USBFS_Dm__DR CYREG_GPIO_PRT13_DR
#define USBFS_Dm__DR_CLR CYREG_GPIO_PRT13_DR_CLR
#define USBFS_Dm__DR_INV CYREG_GPIO_PRT13_DR_INV
#define USBFS_Dm__DR_SET CYREG_GPIO_PRT13_DR_SET
#define USBFS_Dm__INTCFG CYREG_GPIO_PRT13_INTR_CFG
#define USBFS_Dm__INTR CYREG_GPIO_PRT13_INTR
#define USBFS_Dm__INTR_CFG CYREG_GPIO_PRT13_INTR_CFG
#define USBFS_Dm__INTSTAT CYREG_GPIO_PRT13_INTR
#define USBFS_Dm__MASK 0x02u
#define USBFS_Dm__PORT 13u
#define USBFS_Dm__PS CYREG_GPIO_PRT13_PS
#define USBFS_Dm__SHIFT 1u

/* USBFS_Dp */
#define USBFS_Dp__0__DR CYREG_GPIO_PRT13_DR
#define USBFS_Dp__0__DR_CLR CYREG_GPIO_PRT13_DR_CLR
#define USBFS_Dp__0__DR_INV CYREG_GPIO_PRT13_DR_INV
#define USBFS_Dp__0__DR_SET CYREG_GPIO_PRT13_DR_SET
#define USBFS_Dp__0__HSIOM CYREG_HSIOM_PORT_SEL13
#define USBFS_Dp__0__HSIOM_MASK 0x0000000Fu
#define USBFS_Dp__0__HSIOM_SHIFT 0u
#define USBFS_Dp__0__INTCFG CYREG_GPIO_PRT13_INTR_CFG
#define USBFS_Dp__0__INTR CYREG_GPIO_PRT13_INTR
#define USBFS_Dp__0__INTR_CFG CYREG_GPIO_PRT13_INTR_CFG
#define USBFS_Dp__0__INTSTAT CYREG_GPIO_PRT13_INTR
#define USBFS_Dp__0__MASK 0x01u
#define USBFS_Dp__0__PORT 13u
#define USBFS_Dp__0__PS CYREG_GPIO_PRT13_PS
#define USBFS_Dp__0__SHIFT 0u
#define USBFS_Dp__DR CYREG_GPIO_PRT13_DR
#define USBFS_Dp__DR_CLR CYREG_GPIO_PRT13_DR_CLR
#define USBFS_Dp__DR_INV CYREG_GPIO_PRT13_DR_INV
#define USBFS_Dp__DR_SET CYREG_GPIO_PRT13_DR_SET
#define USBFS_Dp__INTCFG CYREG_GPIO_PRT13_INTR_CFG
#define USBFS_Dp__INTR CYREG_GPIO_PRT13_INTR
#define USBFS_Dp__INTR_CFG CYREG_GPIO_PRT13_INTR_CFG
#define USBFS_Dp__INTSTAT CYREG_GPIO_PRT13_INTR
#define USBFS_Dp__MASK 0x01u
#define USBFS_Dp__PORT 13u
#define USBFS_Dp__PS CYREG_GPIO_PRT13_PS
#define USBFS_Dp__SHIFT 0u
#define USBFS_Dp__SNAP CYREG_GPIO_PRT13_INTR

/* USBFS_dp_int */
#define USBFS_dp_int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define USBFS_dp_int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define USBFS_dp_int__INTC_MASK 0x20u
#define USBFS_dp_int__INTC_NUMBER 5u
#define USBFS_dp_int__INTC_PRIOR_MASK 0xC000u
#define USBFS_dp_int__INTC_PRIOR_NUM 3u
#define USBFS_dp_int__INTC_PRIOR_REG CYREG_CM0_IPR1
#define USBFS_dp_int__INTC_SET_EN_REG CYREG_CM0_ISER
#define USBFS_dp_int__INTC_SET_PD_REG CYREG_CM0_ISPR

/* USBFS_ep1_dma */
#define USBFS_ep1_dma__CH_CTL CYREG_DMAC_CH_CTL8
#define USBFS_ep1_dma__CHANNEL_NUMBER 8
#define USBFS_ep1_dma__DESCR_PING_CTL CYREG_DMAC_DESCR8_PING_CTL
#define USBFS_ep1_dma__DESCR_PING_DST CYREG_DMAC_DESCR8_PING_DST
#define USBFS_ep1_dma__DESCR_PING_SRC CYREG_DMAC_DESCR8_PING_SRC
#define USBFS_ep1_dma__DESCR_PING_STATUS CYREG_DMAC_DESCR8_PING_STATUS
#define USBFS_ep1_dma__DESCR_PONG_CTL CYREG_DMAC_DESCR8_PONG_CTL
#define USBFS_ep1_dma__DESCR_PONG_DST CYREG_DMAC_DESCR8_PONG_DST
#define USBFS_ep1_dma__DESCR_PONG_SRC CYREG_DMAC_DESCR8_PONG_SRC
#define USBFS_ep1_dma__DESCR_PONG_STATUS CYREG_DMAC_DESCR8_PONG_STATUS
#define USBFS_ep1_dma__PRIORITY 3
#define USBFS_ep1_dma__TR_GROUP 1u
#define USBFS_ep1_dma__TR_OUTPUT 0u

/* USBFS_ep2_dma */
#define USBFS_ep2_dma__CH_CTL CYREG_DMAC_CH_CTL9
#define USBFS_ep2_dma__CHANNEL_NUMBER 9
#define USBFS_ep2_dma__DESCR_PING_CTL CYREG_DMAC_DESCR9_PING_CTL
#define USBFS_ep2_dma__DESCR_PING_DST CYREG_DMAC_DESCR9_PING_DST
#define USBFS_ep2_dma__DESCR_PING_SRC CYREG_DMAC_DESCR9_PING_SRC
#define USBFS_ep2_dma__DESCR_PING_STATUS CYREG_DMAC_DESCR9_PING_STATUS
#define USBFS_ep2_dma__DESCR_PONG_CTL CYREG_DMAC_DESCR9_PONG_CTL
#define USBFS_ep2_dma__DESCR_PONG_DST CYREG_DMAC_DESCR9_PONG_DST
#define USBFS_ep2_dma__DESCR_PONG_SRC CYREG_DMAC_DESCR9_PONG_SRC
#define USBFS_ep2_dma__DESCR_PONG_STATUS CYREG_DMAC_DESCR9_PONG_STATUS
#define USBFS_ep2_dma__PRIORITY 3
#define USBFS_ep2_dma__TR_GROUP 1u
#define USBFS_ep2_dma__TR_OUTPUT 1u

/* USBFS_high_int */
#define USBFS_high_int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define USBFS_high_int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define USBFS_high_int__INTC_MASK 0x40000000u
#define USBFS_high_int__INTC_NUMBER 30u
#define USBFS_high_int__INTC_PRIOR_MASK 0xC00000u
#define USBFS_high_int__INTC_PRIOR_NUM 3u
#define USBFS_high_int__INTC_PRIOR_REG CYREG_CM0_IPR7
#define USBFS_high_int__INTC_SET_EN_REG CYREG_CM0_ISER
#define USBFS_high_int__INTC_SET_PD_REG CYREG_CM0_ISPR

/* USBFS_lo_int */
#define USBFS_lo_int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define USBFS_lo_int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define USBFS_lo_int__INTC_MASK 0x80000000u
#define USBFS_lo_int__INTC_NUMBER 31u
#define USBFS_lo_int__INTC_PRIOR_MASK 0xC0000000u
#define USBFS_lo_int__INTC_PRIOR_NUM 3u
#define USBFS_lo_int__INTC_PRIOR_REG CYREG_CM0_IPR7
#define USBFS_lo_int__INTC_SET_EN_REG CYREG_CM0_ISER
#define USBFS_lo_int__INTC_SET_PD_REG CYREG_CM0_ISPR

/* USBFS_med_int */
#define USBFS_med_int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define USBFS_med_int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define USBFS_med_int__INTC_MASK 0x01u
#define USBFS_med_int__INTC_NUMBER 0u
#define USBFS_med_int__INTC_PRIOR_MASK 0xC0u
#define USBFS_med_int__INTC_PRIOR_NUM 3u
#define USBFS_med_int__INTC_PRIOR_REG CYREG_CM0_IPR0
#define USBFS_med_int__INTC_SET_EN_REG CYREG_CM0_ISER
#define USBFS_med_int__INTC_SET_PD_REG CYREG_CM0_ISPR

/* SRV1EN */
#define SRV1EN__0__DR CYREG_GPIO_PRT2_DR
#define SRV1EN__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SRV1EN__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SRV1EN__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SRV1EN__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SRV1EN__0__HSIOM_MASK 0x0000000Fu
#define SRV1EN__0__HSIOM_SHIFT 0u
#define SRV1EN__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SRV1EN__0__INTR CYREG_GPIO_PRT2_INTR
#define SRV1EN__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SRV1EN__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SRV1EN__0__MASK 0x01u
#define SRV1EN__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SRV1EN__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SRV1EN__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SRV1EN__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SRV1EN__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SRV1EN__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SRV1EN__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SRV1EN__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SRV1EN__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SRV1EN__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SRV1EN__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SRV1EN__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SRV1EN__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SRV1EN__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SRV1EN__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SRV1EN__0__PC CYREG_GPIO_PRT2_PC
#define SRV1EN__0__PC2 CYREG_GPIO_PRT2_PC2
#define SRV1EN__0__PORT 2u
#define SRV1EN__0__PS CYREG_GPIO_PRT2_PS
#define SRV1EN__0__SHIFT 0u
#define SRV1EN__DR CYREG_GPIO_PRT2_DR
#define SRV1EN__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SRV1EN__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SRV1EN__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SRV1EN__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SRV1EN__INTR CYREG_GPIO_PRT2_INTR
#define SRV1EN__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SRV1EN__INTSTAT CYREG_GPIO_PRT2_INTR
#define SRV1EN__MASK 0x01u
#define SRV1EN__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SRV1EN__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SRV1EN__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SRV1EN__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SRV1EN__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SRV1EN__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SRV1EN__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SRV1EN__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SRV1EN__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SRV1EN__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SRV1EN__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SRV1EN__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SRV1EN__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SRV1EN__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SRV1EN__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SRV1EN__PC CYREG_GPIO_PRT2_PC
#define SRV1EN__PC2 CYREG_GPIO_PRT2_PC2
#define SRV1EN__PORT 2u
#define SRV1EN__PS CYREG_GPIO_PRT2_PS
#define SRV1EN__SHIFT 0u

/* SRV2EN */
#define SRV2EN__0__DR CYREG_GPIO_PRT0_DR
#define SRV2EN__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SRV2EN__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SRV2EN__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SRV2EN__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SRV2EN__0__HSIOM_MASK 0x00F00000u
#define SRV2EN__0__HSIOM_SHIFT 20u
#define SRV2EN__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SRV2EN__0__INTR CYREG_GPIO_PRT0_INTR
#define SRV2EN__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SRV2EN__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define SRV2EN__0__MASK 0x20u
#define SRV2EN__0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define SRV2EN__0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define SRV2EN__0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define SRV2EN__0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define SRV2EN__0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define SRV2EN__0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define SRV2EN__0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define SRV2EN__0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define SRV2EN__0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define SRV2EN__0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define SRV2EN__0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define SRV2EN__0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define SRV2EN__0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define SRV2EN__0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define SRV2EN__0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define SRV2EN__0__PC CYREG_GPIO_PRT0_PC
#define SRV2EN__0__PC2 CYREG_GPIO_PRT0_PC2
#define SRV2EN__0__PORT 0u
#define SRV2EN__0__PS CYREG_GPIO_PRT0_PS
#define SRV2EN__0__SHIFT 5u
#define SRV2EN__DR CYREG_GPIO_PRT0_DR
#define SRV2EN__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SRV2EN__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SRV2EN__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SRV2EN__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SRV2EN__INTR CYREG_GPIO_PRT0_INTR
#define SRV2EN__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SRV2EN__INTSTAT CYREG_GPIO_PRT0_INTR
#define SRV2EN__MASK 0x20u
#define SRV2EN__PA__CFG0 CYREG_UDB_PA4_CFG0
#define SRV2EN__PA__CFG1 CYREG_UDB_PA4_CFG1
#define SRV2EN__PA__CFG10 CYREG_UDB_PA4_CFG10
#define SRV2EN__PA__CFG11 CYREG_UDB_PA4_CFG11
#define SRV2EN__PA__CFG12 CYREG_UDB_PA4_CFG12
#define SRV2EN__PA__CFG13 CYREG_UDB_PA4_CFG13
#define SRV2EN__PA__CFG14 CYREG_UDB_PA4_CFG14
#define SRV2EN__PA__CFG2 CYREG_UDB_PA4_CFG2
#define SRV2EN__PA__CFG3 CYREG_UDB_PA4_CFG3
#define SRV2EN__PA__CFG4 CYREG_UDB_PA4_CFG4
#define SRV2EN__PA__CFG5 CYREG_UDB_PA4_CFG5
#define SRV2EN__PA__CFG6 CYREG_UDB_PA4_CFG6
#define SRV2EN__PA__CFG7 CYREG_UDB_PA4_CFG7
#define SRV2EN__PA__CFG8 CYREG_UDB_PA4_CFG8
#define SRV2EN__PA__CFG9 CYREG_UDB_PA4_CFG9
#define SRV2EN__PC CYREG_GPIO_PRT0_PC
#define SRV2EN__PC2 CYREG_GPIO_PRT0_PC2
#define SRV2EN__PORT 0u
#define SRV2EN__PS CYREG_GPIO_PRT0_PS
#define SRV2EN__SHIFT 5u

/* SRV3EN */
#define SRV3EN__0__DR CYREG_GPIO_PRT4_DR
#define SRV3EN__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define SRV3EN__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define SRV3EN__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define SRV3EN__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define SRV3EN__0__HSIOM_MASK 0x0000000Fu
#define SRV3EN__0__HSIOM_SHIFT 0u
#define SRV3EN__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define SRV3EN__0__INTR CYREG_GPIO_PRT4_INTR
#define SRV3EN__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define SRV3EN__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define SRV3EN__0__MASK 0x01u
#define SRV3EN__0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define SRV3EN__0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define SRV3EN__0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define SRV3EN__0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define SRV3EN__0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define SRV3EN__0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define SRV3EN__0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define SRV3EN__0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define SRV3EN__0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define SRV3EN__0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define SRV3EN__0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define SRV3EN__0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define SRV3EN__0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define SRV3EN__0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define SRV3EN__0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define SRV3EN__0__PC CYREG_GPIO_PRT4_PC
#define SRV3EN__0__PC2 CYREG_GPIO_PRT4_PC2
#define SRV3EN__0__PORT 4u
#define SRV3EN__0__PS CYREG_GPIO_PRT4_PS
#define SRV3EN__0__SHIFT 0u
#define SRV3EN__DR CYREG_GPIO_PRT4_DR
#define SRV3EN__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define SRV3EN__DR_INV CYREG_GPIO_PRT4_DR_INV
#define SRV3EN__DR_SET CYREG_GPIO_PRT4_DR_SET
#define SRV3EN__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define SRV3EN__INTR CYREG_GPIO_PRT4_INTR
#define SRV3EN__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define SRV3EN__INTSTAT CYREG_GPIO_PRT4_INTR
#define SRV3EN__MASK 0x01u
#define SRV3EN__PA__CFG0 CYREG_UDB_PA5_CFG0
#define SRV3EN__PA__CFG1 CYREG_UDB_PA5_CFG1
#define SRV3EN__PA__CFG10 CYREG_UDB_PA5_CFG10
#define SRV3EN__PA__CFG11 CYREG_UDB_PA5_CFG11
#define SRV3EN__PA__CFG12 CYREG_UDB_PA5_CFG12
#define SRV3EN__PA__CFG13 CYREG_UDB_PA5_CFG13
#define SRV3EN__PA__CFG14 CYREG_UDB_PA5_CFG14
#define SRV3EN__PA__CFG2 CYREG_UDB_PA5_CFG2
#define SRV3EN__PA__CFG3 CYREG_UDB_PA5_CFG3
#define SRV3EN__PA__CFG4 CYREG_UDB_PA5_CFG4
#define SRV3EN__PA__CFG5 CYREG_UDB_PA5_CFG5
#define SRV3EN__PA__CFG6 CYREG_UDB_PA5_CFG6
#define SRV3EN__PA__CFG7 CYREG_UDB_PA5_CFG7
#define SRV3EN__PA__CFG8 CYREG_UDB_PA5_CFG8
#define SRV3EN__PA__CFG9 CYREG_UDB_PA5_CFG9
#define SRV3EN__PC CYREG_GPIO_PRT4_PC
#define SRV3EN__PC2 CYREG_GPIO_PRT4_PC2
#define SRV3EN__PORT 4u
#define SRV3EN__PS CYREG_GPIO_PRT4_PS
#define SRV3EN__SHIFT 0u

/* SRV4EN */
#define SRV4EN__0__DR CYREG_GPIO_PRT4_DR
#define SRV4EN__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define SRV4EN__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define SRV4EN__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define SRV4EN__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define SRV4EN__0__HSIOM_MASK 0x00F00000u
#define SRV4EN__0__HSIOM_SHIFT 20u
#define SRV4EN__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define SRV4EN__0__INTR CYREG_GPIO_PRT4_INTR
#define SRV4EN__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define SRV4EN__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define SRV4EN__0__MASK 0x20u
#define SRV4EN__0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define SRV4EN__0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define SRV4EN__0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define SRV4EN__0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define SRV4EN__0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define SRV4EN__0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define SRV4EN__0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define SRV4EN__0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define SRV4EN__0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define SRV4EN__0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define SRV4EN__0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define SRV4EN__0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define SRV4EN__0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define SRV4EN__0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define SRV4EN__0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define SRV4EN__0__PC CYREG_GPIO_PRT4_PC
#define SRV4EN__0__PC2 CYREG_GPIO_PRT4_PC2
#define SRV4EN__0__PORT 4u
#define SRV4EN__0__PS CYREG_GPIO_PRT4_PS
#define SRV4EN__0__SHIFT 5u
#define SRV4EN__DR CYREG_GPIO_PRT4_DR
#define SRV4EN__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define SRV4EN__DR_INV CYREG_GPIO_PRT4_DR_INV
#define SRV4EN__DR_SET CYREG_GPIO_PRT4_DR_SET
#define SRV4EN__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define SRV4EN__INTR CYREG_GPIO_PRT4_INTR
#define SRV4EN__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define SRV4EN__INTSTAT CYREG_GPIO_PRT4_INTR
#define SRV4EN__MASK 0x20u
#define SRV4EN__PA__CFG0 CYREG_UDB_PA5_CFG0
#define SRV4EN__PA__CFG1 CYREG_UDB_PA5_CFG1
#define SRV4EN__PA__CFG10 CYREG_UDB_PA5_CFG10
#define SRV4EN__PA__CFG11 CYREG_UDB_PA5_CFG11
#define SRV4EN__PA__CFG12 CYREG_UDB_PA5_CFG12
#define SRV4EN__PA__CFG13 CYREG_UDB_PA5_CFG13
#define SRV4EN__PA__CFG14 CYREG_UDB_PA5_CFG14
#define SRV4EN__PA__CFG2 CYREG_UDB_PA5_CFG2
#define SRV4EN__PA__CFG3 CYREG_UDB_PA5_CFG3
#define SRV4EN__PA__CFG4 CYREG_UDB_PA5_CFG4
#define SRV4EN__PA__CFG5 CYREG_UDB_PA5_CFG5
#define SRV4EN__PA__CFG6 CYREG_UDB_PA5_CFG6
#define SRV4EN__PA__CFG7 CYREG_UDB_PA5_CFG7
#define SRV4EN__PA__CFG8 CYREG_UDB_PA5_CFG8
#define SRV4EN__PA__CFG9 CYREG_UDB_PA5_CFG9
#define SRV4EN__PC CYREG_GPIO_PRT4_PC
#define SRV4EN__PC2 CYREG_GPIO_PRT4_PC2
#define SRV4EN__PORT 4u
#define SRV4EN__PS CYREG_GPIO_PRT4_PS
#define SRV4EN__SHIFT 5u

/* SRV_CLK */
#define SRV_CLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL19
#define SRV_CLK__DIV_ID 0x00000042u
#define SRV_CLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define SRV_CLK__PA_DIV_ID 0x000000FFu

/* TCPWM_CLK */
#define TCPWM_CLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL18
#define TCPWM_CLK__DIV_ID 0x00000040u
#define TCPWM_CLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define TCPWM_CLK__PA_DIV_ID 0x000000FFu

/* Miscellaneous */
#define CY_PROJECT_NAME "ARC-EMBED"
#define CY_VERSION "PSoC Creator  3.3 CP3"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 19u
#define CYDEV_CHIP_DIE_PSOC4A 11u
#define CYDEV_CHIP_DIE_PSOC5LP 18u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x100E11A0u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 11u
#define CYDEV_CHIP_MEMBER_4C 16u
#define CYDEV_CHIP_MEMBER_4D 7u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 12u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 10u
#define CYDEV_CHIP_MEMBER_4I 15u
#define CYDEV_CHIP_MEMBER_4J 8u
#define CYDEV_CHIP_MEMBER_4K 9u
#define CYDEV_CHIP_MEMBER_4L 14u
#define CYDEV_CHIP_MEMBER_4M 13u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 18u
#define CYDEV_CHIP_MEMBER_5B 17u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4L
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4L_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 8u
#define CYDEV_DFT_SELECT_CLK1 9u
#define CYDEV_DMA_CHANNELS_AVAILABLE 32
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 1u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 14u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VBUS 5.0
#define CYDEV_VBUS_MV 5000
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO 3.3
#define CYDEV_VDDIO_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 2
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udb_VERSION 1
#define CYIPBLOCK_m0s8usbdss_VERSION 2
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 772u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
