# 37. Xilinx Memory Interface Generator (MIG) IP Core

## Resource

-   [MIG User Guide](https://rfpga.s3.us-west-1.amazonaws.com/Learn-Vivado-from-Top-to-Bottom_Your-Complete-Guide/ug086.pdf)

---

[Previous](./36_Configure-Internal-FPGA-Block-RAM-(BRAM).md) | [Next](./38_Connecting-Multiple-AXI-Peripherals-to-a-Single-Master.md)