Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec  5 09:22:51 2024
| Host         : VD023024 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_VGA_timing_summary_routed.rpt -pb Top_VGA_timing_summary_routed.pb -rpx Top_VGA_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_VGA
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (400)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (5)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (400)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: CELDAPACMAN/ContCols/counter_reg_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CELDAPACMAN/ContCols/counter_reg_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CELDAPACMAN/ContCols/counter_reg_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CELDAPACMAN/ContCols/counter_reg_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CELDAPACMAN/ContCols/counter_reg_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CELDAPACMAN/Contfils/counter_reg_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CELDAPACMAN/Contfils/counter_reg_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CELDAPACMAN/Contfils/counter_reg_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CELDAPACMAN/Contfils/counter_reg_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CELDAPACMAN/Contfils/counter_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CeldaGHOST/Cont100ms/counter_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CeldaGHOST/Cont100ms/counter_reg_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CeldaGHOST/Cont100ms/counter_reg_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CeldaGHOST/Cont100ms/counter_reg_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CeldaGHOST/Cont100ms/counter_reg_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CeldaGHOST/Cont100ms/counter_reg_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CeldaGHOST/Cont100ms/counter_reg_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CeldaGHOST/Cont100ms/counter_reg_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CeldaGHOST/Cont100ms/counter_reg_reg[17]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CeldaGHOST/Cont100ms/counter_reg_reg[18]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CeldaGHOST/Cont100ms/counter_reg_reg[19]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CeldaGHOST/Cont100ms/counter_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CeldaGHOST/Cont100ms/counter_reg_reg[20]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CeldaGHOST/Cont100ms/counter_reg_reg[21]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CeldaGHOST/Cont100ms/counter_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CeldaGHOST/Cont100ms/counter_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CeldaGHOST/Cont100ms/counter_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CeldaGHOST/Cont100ms/counter_reg_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CeldaGHOST/Cont100ms/counter_reg_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CeldaGHOST/Cont100ms/counter_reg_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CeldaGHOST/Cont100ms/counter_reg_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CeldaGHOST/Cont100ms/counter_reg_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CeldaGHOST/ContCols/counter_reg_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CeldaGHOST/ContCols/counter_reg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CeldaGHOST/ContCols/counter_reg_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CeldaGHOST/ContCols/counter_reg_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CeldaGHOST/ContCols/counter_reg_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CeldaGHOST/Contfils/counter_reg_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CeldaGHOST/Contfils/counter_reg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CeldaGHOST/Contfils/counter_reg_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CeldaGHOST/Contfils/counter_reg_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CeldaGHOST/Contfils/counter_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MemoriaPSJ/dout_reg/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MemoriaPSJ/dout_reg/DOADO[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MemoriaPSJ/dout_reg/DOADO[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MemoriaPSJ/dout_reg/DOADO[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MemoriaPSJ/dout_reg/DOADO[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MemoriaPSJ/dout_reg/DOADO[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MemoriaPSJ/dout_reg/DOADO[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MemoriaPSJ/dout_reg/DOADO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MemoriaPSJ/dout_reg/DOADO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MemoriaPSJ/dout_reg/DOADO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MemoriaPSJ/dout_reg/DOADO[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MemoriaPSJ/dout_reg/DOADO[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MemoriaPSJ/dout_reg/DOADO[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MemoriaPSJ/dout_reg/DOADO[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MemoriaPSJ/dout_reg/DOADO[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MemoriaPSJ/dout_reg/DOADO[9] (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: PINTAc/PSJ_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: PINTAc/PSJ_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RTCPSJ/sbtns_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RTCPSJ/sbtns_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RTCPSJ/sbtns_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RTCPSJ/sbtns_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SYNCVGA/ContCols/counter_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SYNCVGA/ContCols/counter_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SYNCVGA/ContCols/counter_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SYNCVGA/ContCols/counter_reg_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SYNCVGA/ContCols/counter_reg_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SYNCVGA/ContCols/counter_reg_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SYNCVGA/ContCols/counter_reg_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SYNCVGA/ContCols/counter_reg_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SYNCVGA/ContCols/counter_reg_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SYNCVGA/ContCols/counter_reg_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SYNCVGA/Contfils/counter_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SYNCVGA/Contfils/counter_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SYNCVGA/Contfils/counter_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SYNCVGA/Contfils/counter_reg_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SYNCVGA/Contfils/counter_reg_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SYNCVGA/Contfils/counter_reg_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SYNCVGA/Contfils/counter_reg_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SYNCVGA/Contfils/counter_reg_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SYNCVGA/Contfils/counter_reg_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SYNCVGA/Contfils/counter_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     30.935        0.000                      0                  220        0.190        0.000                      0                  220        2.000        0.000                       0                   185  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         
  clkfbout   {0.000 4.000}        8.000           125.000         
  pllclk0    {0.000 4.000}        8.000           125.000         
  pllclk1    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     2.000        0.000                       0                     1  
  clkfbout                                                                                                                                                      6.751        0.000                       0                     2  
  pllclk0                                                                                                                                                       5.845        0.000                       0                    10  
  pllclk1          30.935        0.000                      0                  220        0.190        0.000                      0                  220       19.500        0.000                       0                   172  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  PLL/clock/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  PLL/clock/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  PLL/clock/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  PLL/clock/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  PLL/clock/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  PLL/clock/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLL/clock/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  PLL/clock/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  PLL/clock/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  PLL/clock/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  PLL/clock/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pllclk0
  To Clock:  pllclk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pllclk0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLL/clock/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17  PLL/clk0buf/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         8.000       6.333      OLOGIC_X0Y98    HDMI/ser_g/fors7.master/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         8.000       6.333      OLOGIC_X0Y97    HDMI/ser_g/fors7.slave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         8.000       6.333      OLOGIC_X0Y96    HDMI/ser_r/fors7.master/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         8.000       6.333      OLOGIC_X0Y95    HDMI/ser_r/fors7.slave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         8.000       6.333      OLOGIC_X0Y92    HDMI/ser_b/fors7.master/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         8.000       6.333      OLOGIC_X0Y91    HDMI/ser_b/fors7.slave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         8.000       6.333      OLOGIC_X0Y74    HDMI/ser_c/fors7.master/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         8.000       6.333      OLOGIC_X0Y73    HDMI/ser_c/fors7.slave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  PLL/clock/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  PLL/clock/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pllclk1
  To Clock:  pllclk1

Setup :            0  Failing Endpoints,  Worst Slack       30.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.935ns  (required time - arrival time)
  Source:                 cMemoriaPSJred/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI/tb/disparity_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pllclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pllclk1 rise@40.000ns - pllclk1 rise@0.000ns)
  Data Path Delay:        8.984ns  (logic 3.426ns (38.133%)  route 5.558ns (61.867%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 45.931 - 40.000 ) 
    Source Clock Delay      (SCD):    6.439ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  PLL/clk1buf/O
                         net (fo=170, routed)         1.698     6.439    cMemoriaPSJred/clk1_o
    RAMB18_X1Y34         RAMB18E1                                     r  cMemoriaPSJred/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.893 r  cMemoriaPSJred/dout_reg/DOADO[4]
                         net (fo=1, routed)           1.016     9.910    SYNCVGA/ContCols/disparity[1]_i_2_1[0]
    SLICE_X27Y85         LUT5 (Prop_lut5_I0_O)        0.124    10.034 f  SYNCVGA/ContCols/disparity[1]_i_10/O
                         net (fo=1, routed)           0.993    11.027    cMemoriaPSJred/disparity[1]_i_2_0
    SLICE_X26Y84         LUT6 (Prop_lut6_I3_O)        0.124    11.151 f  cMemoriaPSJred/disparity[1]_i_4/O
                         net (fo=1, routed)           0.701    11.852    SYNCVGA/ContCols/dout_reg[8]_3
    SLICE_X27Y84         LUT6 (Prop_lut6_I0_O)        0.124    11.976 f  SYNCVGA/ContCols/disparity[1]_i_2/O
                         net (fo=6, routed)           1.290    13.266    SYNCVGA/ContCols/counter_reg_reg[2]_0
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.150    13.416 f  SYNCVGA/ContCols/disparity[3]_i_8/O
                         net (fo=1, routed)           0.436    13.852    SYNCVGA/Contfils/dout_reg[9]_5
    SLICE_X37Y84         LUT6 (Prop_lut6_I5_O)        0.326    14.178 r  SYNCVGA/Contfils/disparity[3]_i_3/O
                         net (fo=5, routed)           1.121    15.299    HDMI/tb/disparity_reg[3]_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I1_O)        0.124    15.423 r  HDMI/tb/disparity[2]_i_1/O
                         net (fo=1, routed)           0.000    15.423    HDMI/tb/disparity[2]_i_1_n_0
    SLICE_X40Y90         FDRE                                         r  HDMI/tb/disparity_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1 rise edge)   40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.602    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.685 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           1.594    44.279    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.370 r  PLL/clk1buf/O
                         net (fo=170, routed)         1.561    45.931    HDMI/tb/clk1_o
    SLICE_X40Y90         FDRE                                         r  HDMI/tb/disparity_reg[2]/C
                         clock pessimism              0.485    46.416    
                         clock uncertainty           -0.088    46.328    
    SLICE_X40Y90         FDRE (Setup_fdre_C_D)        0.031    46.359    HDMI/tb/disparity_reg[2]
  -------------------------------------------------------------------
                         required time                         46.359    
                         arrival time                         -15.423    
  -------------------------------------------------------------------
                         slack                                 30.935    

Slack (MET) :             30.953ns  (required time - arrival time)
  Source:                 cMemoriaPSJred/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI/tb/disparity_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pllclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pllclk1 rise@40.000ns - pllclk1 rise@0.000ns)
  Data Path Delay:        9.010ns  (logic 3.452ns (38.312%)  route 5.558ns (61.688%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 45.931 - 40.000 ) 
    Source Clock Delay      (SCD):    6.439ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  PLL/clk1buf/O
                         net (fo=170, routed)         1.698     6.439    cMemoriaPSJred/clk1_o
    RAMB18_X1Y34         RAMB18E1                                     r  cMemoriaPSJred/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.893 r  cMemoriaPSJred/dout_reg/DOADO[4]
                         net (fo=1, routed)           1.016     9.910    SYNCVGA/ContCols/disparity[1]_i_2_1[0]
    SLICE_X27Y85         LUT5 (Prop_lut5_I0_O)        0.124    10.034 f  SYNCVGA/ContCols/disparity[1]_i_10/O
                         net (fo=1, routed)           0.993    11.027    cMemoriaPSJred/disparity[1]_i_2_0
    SLICE_X26Y84         LUT6 (Prop_lut6_I3_O)        0.124    11.151 f  cMemoriaPSJred/disparity[1]_i_4/O
                         net (fo=1, routed)           0.701    11.852    SYNCVGA/ContCols/dout_reg[8]_3
    SLICE_X27Y84         LUT6 (Prop_lut6_I0_O)        0.124    11.976 f  SYNCVGA/ContCols/disparity[1]_i_2/O
                         net (fo=6, routed)           1.290    13.266    SYNCVGA/ContCols/counter_reg_reg[2]_0
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.150    13.416 f  SYNCVGA/ContCols/disparity[3]_i_8/O
                         net (fo=1, routed)           0.436    13.852    SYNCVGA/Contfils/dout_reg[9]_5
    SLICE_X37Y84         LUT6 (Prop_lut6_I5_O)        0.326    14.178 r  SYNCVGA/Contfils/disparity[3]_i_3/O
                         net (fo=5, routed)           1.121    15.299    HDMI/tb/disparity_reg[3]_0
    SLICE_X40Y90         LUT5 (Prop_lut5_I1_O)        0.150    15.449 r  HDMI/tb/disparity[3]_i_2/O
                         net (fo=1, routed)           0.000    15.449    HDMI/tb/disparity[3]_i_2_n_0
    SLICE_X40Y90         FDRE                                         r  HDMI/tb/disparity_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1 rise edge)   40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.602    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.685 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           1.594    44.279    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.370 r  PLL/clk1buf/O
                         net (fo=170, routed)         1.561    45.931    HDMI/tb/clk1_o
    SLICE_X40Y90         FDRE                                         r  HDMI/tb/disparity_reg[3]/C
                         clock pessimism              0.485    46.416    
                         clock uncertainty           -0.088    46.328    
    SLICE_X40Y90         FDRE (Setup_fdre_C_D)        0.075    46.403    HDMI/tb/disparity_reg[3]
  -------------------------------------------------------------------
                         required time                         46.403    
                         arrival time                         -15.449    
  -------------------------------------------------------------------
                         slack                                 30.953    

Slack (MET) :             30.963ns  (required time - arrival time)
  Source:                 cMemoriaPSJred/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI/tb/dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pllclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pllclk1 rise@40.000ns - pllclk1 rise@0.000ns)
  Data Path Delay:        9.044ns  (logic 3.455ns (38.202%)  route 5.589ns (61.798%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 45.931 - 40.000 ) 
    Source Clock Delay      (SCD):    6.439ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  PLL/clk1buf/O
                         net (fo=170, routed)         1.698     6.439    cMemoriaPSJred/clk1_o
    RAMB18_X1Y34         RAMB18E1                                     r  cMemoriaPSJred/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.893 f  cMemoriaPSJred/dout_reg/DOADO[4]
                         net (fo=1, routed)           1.016     9.910    SYNCVGA/ContCols/disparity[1]_i_2_1[0]
    SLICE_X27Y85         LUT5 (Prop_lut5_I0_O)        0.124    10.034 r  SYNCVGA/ContCols/disparity[1]_i_10/O
                         net (fo=1, routed)           0.993    11.027    cMemoriaPSJred/disparity[1]_i_2_0
    SLICE_X26Y84         LUT6 (Prop_lut6_I3_O)        0.124    11.151 r  cMemoriaPSJred/disparity[1]_i_4/O
                         net (fo=1, routed)           0.701    11.852    SYNCVGA/ContCols/dout_reg[8]_3
    SLICE_X27Y84         LUT6 (Prop_lut6_I0_O)        0.124    11.976 r  SYNCVGA/ContCols/disparity[1]_i_2/O
                         net (fo=6, routed)           1.290    13.266    SYNCVGA/ContCols/counter_reg_reg[2]_0
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.150    13.416 r  SYNCVGA/ContCols/disparity[3]_i_8/O
                         net (fo=1, routed)           0.436    13.852    SYNCVGA/Contfils/dout_reg[9]_5
    SLICE_X37Y84         LUT6 (Prop_lut6_I5_O)        0.326    14.178 f  SYNCVGA/Contfils/disparity[3]_i_3/O
                         net (fo=5, routed)           1.152    15.330    SYNCVGA/ContCols/dout_reg[8]_5
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.153    15.483 r  SYNCVGA/ContCols/dout[8]_i_1__2/O
                         net (fo=1, routed)           0.000    15.483    HDMI/tb/D[2]
    SLICE_X42Y90         FDRE                                         r  HDMI/tb/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1 rise edge)   40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.602    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.685 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           1.594    44.279    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.370 r  PLL/clk1buf/O
                         net (fo=170, routed)         1.561    45.931    HDMI/tb/clk1_o
    SLICE_X42Y90         FDRE                                         r  HDMI/tb/dout_reg[8]/C
                         clock pessimism              0.485    46.416    
                         clock uncertainty           -0.088    46.328    
    SLICE_X42Y90         FDRE (Setup_fdre_C_D)        0.118    46.446    HDMI/tb/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         46.446    
                         arrival time                         -15.483    
  -------------------------------------------------------------------
                         slack                                 30.963    

Slack (MET) :             31.092ns  (required time - arrival time)
  Source:                 MemoriaPSJblue/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI/tr/disparity_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pllclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pllclk1 rise@40.000ns - pllclk1 rise@0.000ns)
  Data Path Delay:        8.786ns  (logic 3.431ns (39.051%)  route 5.355ns (60.949%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.851ns = ( 45.851 - 40.000 ) 
    Source Clock Delay      (SCD):    6.435ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  PLL/clk1buf/O
                         net (fo=170, routed)         1.694     6.435    MemoriaPSJblue/clk1_o
    RAMB18_X2Y32         RAMB18E1                                     r  MemoriaPSJblue/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     8.889 r  MemoriaPSJblue/dout_reg/DOADO[11]
                         net (fo=4, routed)           1.161    10.050    MemoriaPSJblue/sdinB[11]
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124    10.174 r  MemoriaPSJblue/dout[8]_i_13/O
                         net (fo=1, routed)           1.024    11.198    MemoriaPSJblue/dout[8]_i_13_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.124    11.322 f  MemoriaPSJblue/dout[8]_i_5/O
                         net (fo=7, routed)           0.327    11.650    MemoriaPSJblue/counter_reg_reg[3]_4
    SLICE_X34Y84         LUT2 (Prop_lut2_I0_O)        0.124    11.774 f  MemoriaPSJblue/disparity[3]_i_6__0/O
                         net (fo=3, routed)           1.110    12.883    SYNCVGA/Contfils/dout_reg[8]
    SLICE_X37Y84         LUT4 (Prop_lut4_I2_O)        0.154    13.037 f  SYNCVGA/Contfils/dout[9]_i_2/O
                         net (fo=3, routed)           0.834    13.871    RTCPSJ/disparity_reg[1]_1
    SLICE_X37Y83         LUT6 (Prop_lut6_I5_O)        0.327    14.198 r  RTCPSJ/disparity[3]_i_2__0/O
                         net (fo=3, routed)           0.899    15.097    HDMI/tr/disparity_reg[1]_0
    SLICE_X35Y84         LUT6 (Prop_lut6_I1_O)        0.124    15.221 r  HDMI/tr/disparity[2]_i_1__1/O
                         net (fo=1, routed)           0.000    15.221    HDMI/tr/disparity[2]_i_1__1_n_0
    SLICE_X35Y84         FDRE                                         r  HDMI/tr/disparity_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1 rise edge)   40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.602    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.685 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           1.594    44.279    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.370 r  PLL/clk1buf/O
                         net (fo=170, routed)         1.481    45.851    HDMI/tr/clk1_o
    SLICE_X35Y84         FDRE                                         r  HDMI/tr/disparity_reg[2]/C
                         clock pessimism              0.519    46.370    
                         clock uncertainty           -0.088    46.282    
    SLICE_X35Y84         FDRE (Setup_fdre_C_D)        0.031    46.313    HDMI/tr/disparity_reg[2]
  -------------------------------------------------------------------
                         required time                         46.313    
                         arrival time                         -15.221    
  -------------------------------------------------------------------
                         slack                                 31.092    

Slack (MET) :             31.132ns  (required time - arrival time)
  Source:                 cMemoriaPSJred/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI/tb/disparity_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pllclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pllclk1 rise@40.000ns - pllclk1 rise@0.000ns)
  Data Path Delay:        8.832ns  (logic 3.452ns (39.085%)  route 5.380ns (60.915%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 45.931 - 40.000 ) 
    Source Clock Delay      (SCD):    6.439ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  PLL/clk1buf/O
                         net (fo=170, routed)         1.698     6.439    cMemoriaPSJred/clk1_o
    RAMB18_X1Y34         RAMB18E1                                     r  cMemoriaPSJred/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.893 r  cMemoriaPSJred/dout_reg/DOADO[4]
                         net (fo=1, routed)           1.016     9.910    SYNCVGA/ContCols/disparity[1]_i_2_1[0]
    SLICE_X27Y85         LUT5 (Prop_lut5_I0_O)        0.124    10.034 f  SYNCVGA/ContCols/disparity[1]_i_10/O
                         net (fo=1, routed)           0.993    11.027    cMemoriaPSJred/disparity[1]_i_2_0
    SLICE_X26Y84         LUT6 (Prop_lut6_I3_O)        0.124    11.151 f  cMemoriaPSJred/disparity[1]_i_4/O
                         net (fo=1, routed)           0.701    11.852    SYNCVGA/ContCols/dout_reg[8]_3
    SLICE_X27Y84         LUT6 (Prop_lut6_I0_O)        0.124    11.976 f  SYNCVGA/ContCols/disparity[1]_i_2/O
                         net (fo=6, routed)           1.290    13.266    SYNCVGA/ContCols/counter_reg_reg[2]_0
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.150    13.416 f  SYNCVGA/ContCols/disparity[3]_i_8/O
                         net (fo=1, routed)           0.436    13.852    SYNCVGA/Contfils/dout_reg[9]_5
    SLICE_X37Y84         LUT6 (Prop_lut6_I5_O)        0.326    14.178 r  SYNCVGA/Contfils/disparity[3]_i_3/O
                         net (fo=5, routed)           0.943    15.121    HDMI/tb/disparity_reg[3]_0
    SLICE_X40Y90         LUT4 (Prop_lut4_I2_O)        0.150    15.271 r  HDMI/tb/disparity[1]_i_1/O
                         net (fo=1, routed)           0.000    15.271    HDMI/tb/disparity[1]_i_1_n_0
    SLICE_X40Y90         FDRE                                         r  HDMI/tb/disparity_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1 rise edge)   40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.602    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.685 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           1.594    44.279    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.370 r  PLL/clk1buf/O
                         net (fo=170, routed)         1.561    45.931    HDMI/tb/clk1_o
    SLICE_X40Y90         FDRE                                         r  HDMI/tb/disparity_reg[1]/C
                         clock pessimism              0.485    46.416    
                         clock uncertainty           -0.088    46.328    
    SLICE_X40Y90         FDRE (Setup_fdre_C_D)        0.075    46.403    HDMI/tb/disparity_reg[1]
  -------------------------------------------------------------------
                         required time                         46.403    
                         arrival time                         -15.271    
  -------------------------------------------------------------------
                         slack                                 31.132    

Slack (MET) :             31.331ns  (required time - arrival time)
  Source:                 MemoriaPSJblue/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI/tr/disparity_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pllclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pllclk1 rise@40.000ns - pllclk1 rise@0.000ns)
  Data Path Delay:        8.548ns  (logic 3.431ns (40.138%)  route 5.117ns (59.862%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.851ns = ( 45.851 - 40.000 ) 
    Source Clock Delay      (SCD):    6.435ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  PLL/clk1buf/O
                         net (fo=170, routed)         1.694     6.435    MemoriaPSJblue/clk1_o
    RAMB18_X2Y32         RAMB18E1                                     r  MemoriaPSJblue/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     8.889 r  MemoriaPSJblue/dout_reg/DOADO[11]
                         net (fo=4, routed)           1.161    10.050    MemoriaPSJblue/sdinB[11]
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124    10.174 r  MemoriaPSJblue/dout[8]_i_13/O
                         net (fo=1, routed)           1.024    11.198    MemoriaPSJblue/dout[8]_i_13_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.124    11.322 f  MemoriaPSJblue/dout[8]_i_5/O
                         net (fo=7, routed)           0.327    11.650    MemoriaPSJblue/counter_reg_reg[3]_4
    SLICE_X34Y84         LUT2 (Prop_lut2_I0_O)        0.124    11.774 f  MemoriaPSJblue/disparity[3]_i_6__0/O
                         net (fo=3, routed)           1.110    12.883    SYNCVGA/Contfils/dout_reg[8]
    SLICE_X37Y84         LUT4 (Prop_lut4_I2_O)        0.154    13.037 f  SYNCVGA/Contfils/dout[9]_i_2/O
                         net (fo=3, routed)           0.834    13.871    RTCPSJ/disparity_reg[1]_1
    SLICE_X37Y83         LUT6 (Prop_lut6_I5_O)        0.327    14.198 r  RTCPSJ/disparity[3]_i_2__0/O
                         net (fo=3, routed)           0.661    14.859    HDMI/tr/disparity_reg[1]_0
    SLICE_X35Y84         LUT6 (Prop_lut6_I1_O)        0.124    14.983 r  HDMI/tr/disparity[3]_i_1__0/O
                         net (fo=1, routed)           0.000    14.983    HDMI/tr/disparity[3]_i_1__0_n_0
    SLICE_X35Y84         FDRE                                         r  HDMI/tr/disparity_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1 rise edge)   40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.602    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.685 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           1.594    44.279    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.370 r  PLL/clk1buf/O
                         net (fo=170, routed)         1.481    45.851    HDMI/tr/clk1_o
    SLICE_X35Y84         FDRE                                         r  HDMI/tr/disparity_reg[3]/C
                         clock pessimism              0.519    46.370    
                         clock uncertainty           -0.088    46.282    
    SLICE_X35Y84         FDRE (Setup_fdre_C_D)        0.032    46.314    HDMI/tr/disparity_reg[3]
  -------------------------------------------------------------------
                         required time                         46.314    
                         arrival time                         -14.983    
  -------------------------------------------------------------------
                         slack                                 31.331    

Slack (MET) :             31.336ns  (required time - arrival time)
  Source:                 MemoriaPSJblue/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI/tr/disparity_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pllclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pllclk1 rise@40.000ns - pllclk1 rise@0.000ns)
  Data Path Delay:        8.542ns  (logic 3.431ns (40.166%)  route 5.111ns (59.834%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.851ns = ( 45.851 - 40.000 ) 
    Source Clock Delay      (SCD):    6.435ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  PLL/clk1buf/O
                         net (fo=170, routed)         1.694     6.435    MemoriaPSJblue/clk1_o
    RAMB18_X2Y32         RAMB18E1                                     r  MemoriaPSJblue/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     8.889 r  MemoriaPSJblue/dout_reg/DOADO[11]
                         net (fo=4, routed)           1.161    10.050    MemoriaPSJblue/sdinB[11]
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124    10.174 r  MemoriaPSJblue/dout[8]_i_13/O
                         net (fo=1, routed)           1.024    11.198    MemoriaPSJblue/dout[8]_i_13_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.124    11.322 f  MemoriaPSJblue/dout[8]_i_5/O
                         net (fo=7, routed)           0.327    11.650    MemoriaPSJblue/counter_reg_reg[3]_4
    SLICE_X34Y84         LUT2 (Prop_lut2_I0_O)        0.124    11.774 f  MemoriaPSJblue/disparity[3]_i_6__0/O
                         net (fo=3, routed)           1.110    12.883    SYNCVGA/Contfils/dout_reg[8]
    SLICE_X37Y84         LUT4 (Prop_lut4_I2_O)        0.154    13.037 f  SYNCVGA/Contfils/dout[9]_i_2/O
                         net (fo=3, routed)           0.834    13.871    RTCPSJ/disparity_reg[1]_1
    SLICE_X37Y83         LUT6 (Prop_lut6_I5_O)        0.327    14.198 r  RTCPSJ/disparity[3]_i_2__0/O
                         net (fo=3, routed)           0.655    14.853    HDMI/tr/disparity_reg[1]_0
    SLICE_X35Y84         LUT6 (Prop_lut6_I2_O)        0.124    14.977 r  HDMI/tr/disparity[1]_i_1__1/O
                         net (fo=1, routed)           0.000    14.977    HDMI/tr/disparity[1]_i_1__1_n_0
    SLICE_X35Y84         FDRE                                         r  HDMI/tr/disparity_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1 rise edge)   40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.602    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.685 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           1.594    44.279    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.370 r  PLL/clk1buf/O
                         net (fo=170, routed)         1.481    45.851    HDMI/tr/clk1_o
    SLICE_X35Y84         FDRE                                         r  HDMI/tr/disparity_reg[1]/C
                         clock pessimism              0.519    46.370    
                         clock uncertainty           -0.088    46.282    
    SLICE_X35Y84         FDRE (Setup_fdre_C_D)        0.031    46.313    HDMI/tr/disparity_reg[1]
  -------------------------------------------------------------------
                         required time                         46.313    
                         arrival time                         -14.977    
  -------------------------------------------------------------------
                         slack                                 31.336    

Slack (MET) :             31.448ns  (required time - arrival time)
  Source:                 cMemoriaPSJred/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI/tb/dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pllclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pllclk1 rise@40.000ns - pllclk1 rise@0.000ns)
  Data Path Delay:        8.522ns  (logic 3.426ns (40.202%)  route 5.096ns (59.798%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 45.931 - 40.000 ) 
    Source Clock Delay      (SCD):    6.439ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  PLL/clk1buf/O
                         net (fo=170, routed)         1.698     6.439    cMemoriaPSJred/clk1_o
    RAMB18_X1Y34         RAMB18E1                                     r  cMemoriaPSJred/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.893 r  cMemoriaPSJred/dout_reg/DOADO[4]
                         net (fo=1, routed)           1.016     9.910    SYNCVGA/ContCols/disparity[1]_i_2_1[0]
    SLICE_X27Y85         LUT5 (Prop_lut5_I0_O)        0.124    10.034 f  SYNCVGA/ContCols/disparity[1]_i_10/O
                         net (fo=1, routed)           0.993    11.027    cMemoriaPSJred/disparity[1]_i_2_0
    SLICE_X26Y84         LUT6 (Prop_lut6_I3_O)        0.124    11.151 f  cMemoriaPSJred/disparity[1]_i_4/O
                         net (fo=1, routed)           0.701    11.852    SYNCVGA/ContCols/dout_reg[8]_3
    SLICE_X27Y84         LUT6 (Prop_lut6_I0_O)        0.124    11.976 f  SYNCVGA/ContCols/disparity[1]_i_2/O
                         net (fo=6, routed)           1.290    13.266    SYNCVGA/ContCols/counter_reg_reg[2]_0
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.150    13.416 f  SYNCVGA/ContCols/disparity[3]_i_8/O
                         net (fo=1, routed)           0.436    13.852    SYNCVGA/Contfils/dout_reg[9]_5
    SLICE_X37Y84         LUT6 (Prop_lut6_I5_O)        0.326    14.178 r  SYNCVGA/Contfils/disparity[3]_i_3/O
                         net (fo=5, routed)           0.659    14.837    SYNCVGA/Contfils/counter_reg_reg[8]_0
    SLICE_X42Y90         LUT5 (Prop_lut5_I1_O)        0.124    14.961 r  SYNCVGA/Contfils/dout[9]_i_1/O
                         net (fo=1, routed)           0.000    14.961    HDMI/tb/D[3]
    SLICE_X42Y90         FDRE                                         r  HDMI/tb/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1 rise edge)   40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.602    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.685 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           1.594    44.279    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.370 r  PLL/clk1buf/O
                         net (fo=170, routed)         1.561    45.931    HDMI/tb/clk1_o
    SLICE_X42Y90         FDRE                                         r  HDMI/tb/dout_reg[9]/C
                         clock pessimism              0.485    46.416    
                         clock uncertainty           -0.088    46.328    
    SLICE_X42Y90         FDRE (Setup_fdre_C_D)        0.081    46.409    HDMI/tb/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         46.409    
                         arrival time                         -14.961    
  -------------------------------------------------------------------
                         slack                                 31.448    

Slack (MET) :             31.717ns  (required time - arrival time)
  Source:                 MemoriaPSJ/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI/tg/dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pllclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pllclk1 rise@40.000ns - pllclk1 rise@0.000ns)
  Data Path Delay:        8.200ns  (logic 3.074ns (37.488%)  route 5.126ns (62.512%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.925ns = ( 45.925 - 40.000 ) 
    Source Clock Delay      (SCD):    6.434ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  PLL/clk1buf/O
                         net (fo=170, routed)         1.693     6.434    MemoriaPSJ/clk1_o
    RAMB18_X1Y32         RAMB18E1                                     r  MemoriaPSJ/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     8.888 r  MemoriaPSJ/dout_reg/DOADO[7]
                         net (fo=3, routed)           1.223    10.111    MemoriaPSJ/sdin[7]
    SLICE_X26Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.235 r  MemoriaPSJ/pixel_reg_i_14/O
                         net (fo=1, routed)           0.797    11.032    MemoriaPSJ/pixel_reg_i_14_n_0
    SLICE_X26Y81         LUT6 (Prop_lut6_I3_O)        0.124    11.156 f  MemoriaPSJ/pixel_reg_i_10/O
                         net (fo=5, routed)           1.565    12.721    PINTAc/dout[8]_i_2__0
    SLICE_X39Y81         LUT4 (Prop_lut4_I1_O)        0.124    12.845 f  PINTAc/dout[9]_i_5/O
                         net (fo=5, routed)           0.840    13.685    RTCPSJ/disparity_reg[3]_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.809 f  RTCPSJ/dout[8]_i_2/O
                         net (fo=1, routed)           0.701    14.510    RTCPSJ/dout[8]_i_2_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I0_O)        0.124    14.634 r  RTCPSJ/dout[8]_i_1/O
                         net (fo=1, routed)           0.000    14.634    HDMI/tg/dout_reg[9]_1[0]
    SLICE_X39Y83         FDRE                                         r  HDMI/tg/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1 rise edge)   40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.602    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.685 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           1.594    44.279    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.370 r  PLL/clk1buf/O
                         net (fo=170, routed)         1.555    45.925    HDMI/tg/clk1_o
    SLICE_X39Y83         FDRE                                         r  HDMI/tg/dout_reg[8]/C
                         clock pessimism              0.485    46.410    
                         clock uncertainty           -0.088    46.322    
    SLICE_X39Y83         FDRE (Setup_fdre_C_D)        0.029    46.351    HDMI/tg/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         46.351    
                         arrival time                         -14.634    
  -------------------------------------------------------------------
                         slack                                 31.717    

Slack (MET) :             31.773ns  (required time - arrival time)
  Source:                 MemoriaPSJ/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI/tr/dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pllclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pllclk1 rise@40.000ns - pllclk1 rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 3.074ns (37.746%)  route 5.070ns (62.254%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.925ns = ( 45.925 - 40.000 ) 
    Source Clock Delay      (SCD):    6.434ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  PLL/clk1buf/O
                         net (fo=170, routed)         1.693     6.434    MemoriaPSJ/clk1_o
    RAMB18_X1Y32         RAMB18E1                                     r  MemoriaPSJ/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     8.888 r  MemoriaPSJ/dout_reg/DOADO[7]
                         net (fo=3, routed)           1.223    10.111    MemoriaPSJ/sdin[7]
    SLICE_X26Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.235 r  MemoriaPSJ/pixel_reg_i_14/O
                         net (fo=1, routed)           0.797    11.032    MemoriaPSJ/pixel_reg_i_14_n_0
    SLICE_X26Y81         LUT6 (Prop_lut6_I3_O)        0.124    11.156 f  MemoriaPSJ/pixel_reg_i_10/O
                         net (fo=5, routed)           1.565    12.721    PINTAc/dout[8]_i_2__0
    SLICE_X39Y81         LUT4 (Prop_lut4_I1_O)        0.124    12.845 f  PINTAc/dout[9]_i_5/O
                         net (fo=5, routed)           0.820    13.665    RTCPSJ/disparity_reg[3]_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.789 f  RTCPSJ/dout[8]_i_2__0/O
                         net (fo=1, routed)           0.665    14.454    SYNCVGA/ContCols/dout_reg[8]_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I3_O)        0.124    14.578 r  SYNCVGA/ContCols/dout[8]_i_1__0/O
                         net (fo=1, routed)           0.000    14.578    HDMI/tr/dout_reg[9]_1[0]
    SLICE_X37Y83         FDRE                                         r  HDMI/tr/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1 rise edge)   40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    42.602    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.685 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           1.594    44.279    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.370 r  PLL/clk1buf/O
                         net (fo=170, routed)         1.555    45.925    HDMI/tr/clk1_o
    SLICE_X37Y83         FDRE                                         r  HDMI/tr/dout_reg[8]/C
                         clock pessimism              0.485    46.410    
                         clock uncertainty           -0.088    46.322    
    SLICE_X37Y83         FDRE (Setup_fdre_C_D)        0.029    46.351    HDMI/tr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         46.351    
                         arrival time                         -14.578    
  -------------------------------------------------------------------
                         slack                                 31.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 SYNCVGA/ContCols/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNCVGA/ContCols/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pllclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk1 rise@0.000ns - pllclk1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  PLL/clk1buf/O
                         net (fo=170, routed)         0.555     1.827    SYNCVGA/ContCols/clk1_o
    SLICE_X33Y85         FDCE                                         r  SYNCVGA/ContCols/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDCE (Prop_fdce_C_Q)         0.141     1.968 r  SYNCVGA/ContCols/counter_reg_reg[3]/Q
                         net (fo=14, routed)          0.138     2.106    SYNCVGA/ContCols/Q[3]
    SLICE_X32Y85         LUT6 (Prop_lut6_I4_O)        0.045     2.151 r  SYNCVGA/ContCols/counter_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.151    SYNCVGA/ContCols/p_0_in[5]
    SLICE_X32Y85         FDCE                                         r  SYNCVGA/ContCols/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  PLL/clk1buf/O
                         net (fo=170, routed)         0.823     2.377    SYNCVGA/ContCols/clk1_o
    SLICE_X32Y85         FDCE                                         r  SYNCVGA/ContCols/counter_reg_reg[5]/C
                         clock pessimism             -0.537     1.840    
    SLICE_X32Y85         FDCE (Hold_fdce_C_D)         0.121     1.961    SYNCVGA/ContCols/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 SYNCVGA/Contfils/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNCVGA/Contfils/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pllclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk1 rise@0.000ns - pllclk1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.209ns (67.254%)  route 0.102ns (32.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  PLL/clk1buf/O
                         net (fo=170, routed)         0.555     1.827    SYNCVGA/Contfils/clk1_o
    SLICE_X32Y84         FDCE                                         r  SYNCVGA/Contfils/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDCE (Prop_fdce_C_Q)         0.164     1.991 r  SYNCVGA/Contfils/counter_reg_reg[3]/Q
                         net (fo=12, routed)          0.102     2.093    SYNCVGA/Contfils/Q[3]
    SLICE_X33Y84         LUT6 (Prop_lut6_I4_O)        0.045     2.138 r  SYNCVGA/Contfils/counter_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.138    SYNCVGA/Contfils/p_0_in__0[5]
    SLICE_X33Y84         FDCE                                         r  SYNCVGA/Contfils/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  PLL/clk1buf/O
                         net (fo=170, routed)         0.822     2.376    SYNCVGA/Contfils/clk1_o
    SLICE_X33Y84         FDCE                                         r  SYNCVGA/Contfils/counter_reg_reg[5]/C
                         clock pessimism             -0.536     1.840    
    SLICE_X33Y84         FDCE (Hold_fdce_C_D)         0.092     1.932    SYNCVGA/Contfils/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 HDMI/tr/disparity_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI/tr/disparity_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pllclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk1 rise@0.000ns - pllclk1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.245%)  route 0.133ns (41.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  PLL/clk1buf/O
                         net (fo=170, routed)         0.555     1.827    HDMI/tr/clk1_o
    SLICE_X35Y84         FDRE                                         r  HDMI/tr/disparity_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_fdre_C_Q)         0.141     1.968 r  HDMI/tr/disparity_reg[1]/Q
                         net (fo=3, routed)           0.133     2.102    HDMI/tr/disparity_reg_n_0_[1]
    SLICE_X35Y84         LUT6 (Prop_lut6_I0_O)        0.045     2.147 r  HDMI/tr/disparity[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.147    HDMI/tr/disparity[1]_i_1__1_n_0
    SLICE_X35Y84         FDRE                                         r  HDMI/tr/disparity_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  PLL/clk1buf/O
                         net (fo=170, routed)         0.823     2.377    HDMI/tr/clk1_o
    SLICE_X35Y84         FDRE                                         r  HDMI/tr/disparity_reg[1]/C
                         clock pessimism             -0.550     1.827    
    SLICE_X35Y84         FDRE (Hold_fdre_C_D)         0.092     1.919    HDMI/tr/disparity_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 SYNCVGA/ContCols/counter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNCVGA/ContCols/counter_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pllclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk1 rise@0.000ns - pllclk1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.187ns (50.075%)  route 0.186ns (49.925%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  PLL/clk1buf/O
                         net (fo=170, routed)         0.555     1.827    SYNCVGA/ContCols/clk1_o
    SLICE_X33Y85         FDCE                                         r  SYNCVGA/ContCols/counter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDCE (Prop_fdce_C_Q)         0.141     1.968 r  SYNCVGA/ContCols/counter_reg_reg[7]/Q
                         net (fo=12, routed)          0.186     2.155    SYNCVGA/ContCols/Q[7]
    SLICE_X32Y85         LUT5 (Prop_lut5_I1_O)        0.046     2.201 r  SYNCVGA/ContCols/counter_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.201    SYNCVGA/ContCols/p_0_in[9]
    SLICE_X32Y85         FDCE                                         r  SYNCVGA/ContCols/counter_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  PLL/clk1buf/O
                         net (fo=170, routed)         0.823     2.377    SYNCVGA/ContCols/clk1_o
    SLICE_X32Y85         FDCE                                         r  SYNCVGA/ContCols/counter_reg_reg[9]/C
                         clock pessimism             -0.537     1.840    
    SLICE_X32Y85         FDCE (Hold_fdce_C_D)         0.131     1.971    SYNCVGA/ContCols/counter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 HDMI/tr/disparity_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI/tr/disparity_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pllclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk1 rise@0.000ns - pllclk1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.523%)  route 0.143ns (43.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  PLL/clk1buf/O
                         net (fo=170, routed)         0.555     1.827    HDMI/tr/clk1_o
    SLICE_X35Y84         FDRE                                         r  HDMI/tr/disparity_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_fdre_C_Q)         0.141     1.968 r  HDMI/tr/disparity_reg[0]/Q
                         net (fo=4, routed)           0.143     2.111    HDMI/tr/disparity_reg_n_0_[0]
    SLICE_X35Y84         LUT6 (Prop_lut6_I4_O)        0.045     2.156 r  HDMI/tr/disparity[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.156    HDMI/tr/disparity[2]_i_1__1_n_0
    SLICE_X35Y84         FDRE                                         r  HDMI/tr/disparity_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  PLL/clk1buf/O
                         net (fo=170, routed)         0.823     2.377    HDMI/tr/clk1_o
    SLICE_X35Y84         FDRE                                         r  HDMI/tr/disparity_reg[2]/C
                         clock pessimism             -0.550     1.827    
    SLICE_X35Y84         FDRE (Hold_fdre_C_D)         0.092     1.919    HDMI/tr/disparity_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 SYNCVGA/ContCols/counter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNCVGA/ContCols/counter_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pllclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk1 rise@0.000ns - pllclk1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.941%)  route 0.186ns (50.059%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  PLL/clk1buf/O
                         net (fo=170, routed)         0.555     1.827    SYNCVGA/ContCols/clk1_o
    SLICE_X33Y85         FDCE                                         r  SYNCVGA/ContCols/counter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDCE (Prop_fdce_C_Q)         0.141     1.968 r  SYNCVGA/ContCols/counter_reg_reg[7]/Q
                         net (fo=12, routed)          0.186     2.155    SYNCVGA/ContCols/Q[7]
    SLICE_X32Y85         LUT4 (Prop_lut4_I1_O)        0.045     2.200 r  SYNCVGA/ContCols/counter_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.200    SYNCVGA/ContCols/p_0_in[8]
    SLICE_X32Y85         FDCE                                         r  SYNCVGA/ContCols/counter_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  PLL/clk1buf/O
                         net (fo=170, routed)         0.823     2.377    SYNCVGA/ContCols/clk1_o
    SLICE_X32Y85         FDCE                                         r  SYNCVGA/ContCols/counter_reg_reg[8]/C
                         clock pessimism             -0.537     1.840    
    SLICE_X32Y85         FDCE (Hold_fdce_C_D)         0.120     1.960    SYNCVGA/ContCols/counter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 HDMI/tr/disparity_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI/tr/disparity_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pllclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk1 rise@0.000ns - pllclk1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.012%)  route 0.146ns (43.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  PLL/clk1buf/O
                         net (fo=170, routed)         0.555     1.827    HDMI/tr/clk1_o
    SLICE_X35Y84         FDRE                                         r  HDMI/tr/disparity_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_fdre_C_Q)         0.141     1.968 f  HDMI/tr/disparity_reg[0]/Q
                         net (fo=4, routed)           0.146     2.114    HDMI/tr/disparity_reg_n_0_[0]
    SLICE_X35Y84         LUT6 (Prop_lut6_I3_O)        0.045     2.159 r  HDMI/tr/disparity[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.159    HDMI/tr/disparity[3]_i_1__0_n_0
    SLICE_X35Y84         FDRE                                         r  HDMI/tr/disparity_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  PLL/clk1buf/O
                         net (fo=170, routed)         0.823     2.377    HDMI/tr/clk1_o
    SLICE_X35Y84         FDRE                                         r  HDMI/tr/disparity_reg[3]/C
                         clock pessimism             -0.550     1.827    
    SLICE_X35Y84         FDRE (Hold_fdre_C_D)         0.092     1.919    HDMI/tr/disparity_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 CELDAPACMAN/S_filsUP_reg/C
                            (rising edge-triggered cell FDCE clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CELDAPACMAN/Contfils/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pllclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk1 rise@0.000ns - pllclk1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.104%)  route 0.170ns (44.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  PLL/clk1buf/O
                         net (fo=170, routed)         0.581     1.853    CELDAPACMAN/clk1_o
    SLICE_X42Y81         FDCE                                         r  CELDAPACMAN/S_filsUP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDCE (Prop_fdce_C_Q)         0.164     2.017 r  CELDAPACMAN/S_filsUP_reg/Q
                         net (fo=4, routed)           0.170     2.188    CELDAPACMAN/Contfils/counter_reg_reg[2]_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I0_O)        0.045     2.233 r  CELDAPACMAN/Contfils/counter_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.233    CELDAPACMAN/Contfils/p_0_in__0[2]
    SLICE_X42Y82         FDCE                                         r  CELDAPACMAN/Contfils/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  PLL/clk1buf/O
                         net (fo=170, routed)         0.850     2.404    CELDAPACMAN/Contfils/clk1_o
    SLICE_X42Y82         FDCE                                         r  CELDAPACMAN/Contfils/counter_reg_reg[2]/C
                         clock pessimism             -0.536     1.868    
    SLICE_X42Y82         FDCE (Hold_fdce_C_D)         0.120     1.988    CELDAPACMAN/Contfils/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 CELDAPACMAN/S_ColsUP_reg/C
                            (rising edge-triggered cell FDCE clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CELDAPACMAN/ContCols/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pllclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk1 rise@0.000ns - pllclk1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.212ns (54.695%)  route 0.176ns (45.305%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  PLL/clk1buf/O
                         net (fo=170, routed)         0.580     1.852    CELDAPACMAN/clk1_o
    SLICE_X38Y82         FDCE                                         r  CELDAPACMAN/S_ColsUP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDCE (Prop_fdce_C_Q)         0.164     2.016 r  CELDAPACMAN/S_ColsUP_reg/Q
                         net (fo=4, routed)           0.176     2.192    CELDAPACMAN/ContCols/counter_reg_reg[2]_0
    SLICE_X40Y82         LUT3 (Prop_lut3_I0_O)        0.048     2.240 r  CELDAPACMAN/ContCols/counter_reg[1]_i_1__3/O
                         net (fo=1, routed)           0.000     2.240    CELDAPACMAN/ContCols/counter_reg[1]_i_1__3_n_0
    SLICE_X40Y82         FDCE                                         r  CELDAPACMAN/ContCols/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  PLL/clk1buf/O
                         net (fo=170, routed)         0.850     2.404    CELDAPACMAN/ContCols/clk1_o
    SLICE_X40Y82         FDCE                                         r  CELDAPACMAN/ContCols/counter_reg_reg[1]/C
                         clock pessimism             -0.516     1.888    
    SLICE_X40Y82         FDCE (Hold_fdce_C_D)         0.107     1.995    CELDAPACMAN/ContCols/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 CELDAPACMAN/Contfils/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CELDAPACMAN/Contfils/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pllclk1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pllclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk1 rise@0.000ns - pllclk1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.803%)  route 0.195ns (51.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  PLL/clk1buf/O
                         net (fo=170, routed)         0.582     1.854    CELDAPACMAN/Contfils/clk1_o
    SLICE_X41Y82         FDCE                                         r  CELDAPACMAN/Contfils/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDCE (Prop_fdce_C_Q)         0.141     1.995 r  CELDAPACMAN/Contfils/counter_reg_reg[0]/Q
                         net (fo=18, routed)          0.195     2.190    CELDAPACMAN/Contfils/counter_reg_reg[4]_2[0]
    SLICE_X42Y82         LUT6 (Prop_lut6_I5_O)        0.045     2.235 r  CELDAPACMAN/Contfils/counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.235    CELDAPACMAN/Contfils/p_0_in__0[1]
    SLICE_X42Y82         FDCE                                         r  CELDAPACMAN/Contfils/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    PLL/clk_i
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  PLL/clock/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    PLL/pllclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  PLL/clk1buf/O
                         net (fo=170, routed)         0.850     2.404    CELDAPACMAN/Contfils/clk1_o
    SLICE_X42Y82         FDCE                                         r  CELDAPACMAN/Contfils/counter_reg_reg[1]/C
                         clock pessimism             -0.536     1.868    
    SLICE_X42Y82         FDCE (Hold_fdce_C_D)         0.121     1.989    CELDAPACMAN/Contfils/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pllclk1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { PLL/clock/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y33    MemoriaPSJgreen/dout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y32    MemoriaPSJ/dout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y32    MemoriaPSJblue/dout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y34    cMemoriaPSJred/dout_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  PLL/clk1buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y98    HDMI/ser_g/fors7.master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y97    HDMI/ser_g/fors7.slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y96    HDMI/ser_r/fors7.master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y95    HDMI/ser_r/fors7.slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y92    HDMI/ser_b/fors7.master/CLKDIV
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  PLL/clock/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y89    CeldaGHOST/Cont100ms/counter_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y89    CeldaGHOST/Cont100ms/counter_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y88    CeldaGHOST/Cont100ms/counter_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y88    CeldaGHOST/Cont100ms/counter_reg_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y88    CeldaGHOST/Cont100ms/counter_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y89    CeldaGHOST/Cont100ms/counter_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y89    CeldaGHOST/Cont100ms/counter_reg_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y86    SYNCVGA/Contfils/counter_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y86    SYNCVGA/Contfils/counter_reg_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y90    HDMI/tb/disparity_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y83    CELDAPACMAN/Cont100ms/counter_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y85    CELDAPACMAN/Cont100ms/counter_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y84    CELDAPACMAN/Cont100ms/counter_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y84    CELDAPACMAN/Cont100ms/counter_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y84    CELDAPACMAN/Cont100ms/counter_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y85    CELDAPACMAN/Cont100ms/counter_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y85    CELDAPACMAN/Cont100ms/counter_reg_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y84    CELDAPACMAN/Cont500ms/counter_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y84    CELDAPACMAN/Cont500ms/counter_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y84    CELDAPACMAN/Cont500ms/counter_reg_reg[2]/C



