<annotationInfo>
<annotationInfo>
<item  id="39" filename="pool/pooling.cpp" linenumber="10" name="icmp_ln10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln10_fu_863_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="40" filename="pool/pooling.cpp" linenumber="10" name="add_ln10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln10_fu_869_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="43" filename="pool/pooling.cpp" linenumber="10" name="f" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="f_fu_875_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="46" filename="pool/pooling.cpp" linenumber="13" name="icmp_ln13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln13_fu_881_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="47" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_52" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_52_fu_887_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="48" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_53" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_53_fu_895_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="49" filename="pool/pooling.cpp" linenumber="14" name="zext_ln14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln14_fu_903_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="50" filename="pool/pooling.cpp" linenumber="14" name="zext_ln14_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln14_1_fu_1933_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="54" filename="pool/pooling.cpp" linenumber="25" name="shl_ln" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="shl_ln_fu_1505_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="55" filename="pool/pooling.cpp" linenumber="35" name="tmp" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_fu_1936_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="56" filename="pool/pooling.cpp" linenumber="35" name="zext_ln35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_fu_1943_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="57" filename="pool/pooling.cpp" linenumber="35" name="add_ln35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_fu_1947_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="58" filename="pool/pooling.cpp" linenumber="35" name="zext_ln35_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_1_fu_1953_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="72" filename="pool/pooling.cpp" linenumber="28" name="tmp_144" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_144_fu_907_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="73" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_fu_915_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="74" filename="pool/pooling.cpp" linenumber="28" name="tmp_145" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_145_fu_919_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="75" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_1_fu_927_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="76" filename="pool/pooling.cpp" linenumber="28" name="add_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_fu_931_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="77" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_fu_937_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="78" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_91" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_91_fu_941_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="79" filename="pool/pooling.cpp" linenumber="28" name="tmp_146" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_146_fu_947_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="80" filename="pool/pooling.cpp" linenumber="28" name="tmp_147" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_147_fu_957_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="81" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_2_fu_965_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="83" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_92" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_92_fu_970_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="84" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_1_fu_976_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="85" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_4_fu_982_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="87" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_2_fu_987_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="88" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1_fu_993_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="89" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_93" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_93_fu_997_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="90" filename="pool/pooling.cpp" linenumber="28" name="tmp_148" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_148_fu_1003_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="91" filename="pool/pooling.cpp" linenumber="28" name="tmp_149" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_149_fu_1013_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="92" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_5_fu_1021_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="94" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_3_fu_1026_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="95" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_4_fu_1032_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="96" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_fu_1038_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="98" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_5_fu_1073_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="99" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_2_fu_1078_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="100" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_94" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_94_fu_1082_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="101" filename="pool/pooling.cpp" linenumber="28" name="tmp_150" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_150_fu_1087_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="102" filename="pool/pooling.cpp" linenumber="28" name="tmp_151" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_151_fu_1097_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="103" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_7_fu_1105_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="105" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_6_fu_1110_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="106" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_7_fu_1115_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="107" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_1_fu_1120_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="109" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_8_fu_1125_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="110" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_3_fu_1130_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="111" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_95" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_95_fu_1134_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="112" filename="pool/pooling.cpp" linenumber="28" name="tmp_152" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_152_fu_1139_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="113" filename="pool/pooling.cpp" linenumber="28" name="tmp_153" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_153_fu_1149_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="114" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_8_fu_1157_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="116" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_9_fu_1162_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="117" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_10_fu_1167_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="118" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_2_fu_1172_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="120" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_11_fu_1512_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="121" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_4_fu_1517_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="122" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_96" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_96_fu_1521_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="123" filename="pool/pooling.cpp" linenumber="28" name="tmp_154" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_154_fu_1526_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="124" filename="pool/pooling.cpp" linenumber="28" name="tmp_155" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_155_fu_1536_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="125" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_9_fu_1544_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="136" filename="pool/pooling.cpp" linenumber="28" name="tmp_156" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_156_fu_1043_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="137" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_3_fu_1053_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="139" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_97" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_97_fu_1549_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="140" filename="pool/pooling.cpp" linenumber="28" name="tmp_164_cast" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_164_cast_fu_1554_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="141" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_12_fu_1562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="142" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_10_fu_1567_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="144" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_98" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_98_fu_1058_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="145" filename="pool/pooling.cpp" linenumber="28" name="tmp_157" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_157_fu_1064_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="147" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_99" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_99_fu_2428_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="148" filename="pool/pooling.cpp" linenumber="28" name="tmp_166_cast" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_166_cast_fu_2433_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="149" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_13_fu_2441_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="150" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_11_fu_2446_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="152" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_100" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_100_fu_1177_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="153" filename="pool/pooling.cpp" linenumber="28" name="tmp_158" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_158_fu_1182_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="155" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_101" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_101_fu_3056_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="156" filename="pool/pooling.cpp" linenumber="28" name="tmp_168_cast" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_168_cast_fu_3061_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="157" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_14_fu_3069_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="158" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_12_fu_3074_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="160" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_102" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_102_fu_1191_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="161" filename="pool/pooling.cpp" linenumber="28" name="tmp_159" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_159_fu_1196_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="163" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_103" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_103_fu_4261_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="164" filename="pool/pooling.cpp" linenumber="28" name="tmp_170_cast" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_170_cast_fu_4266_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="165" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_15_fu_4274_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="166" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_13_fu_4279_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="169" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_fu_1205_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="170" filename="pool/pooling.cpp" linenumber="28" name="tmp_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2_fu_1209_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="171" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_5_fu_1219_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="172" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_fu_1223_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="173" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1_fu_1229_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="174" filename="pool/pooling.cpp" linenumber="28" name="or_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_fu_1235_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="175" filename="pool/pooling.cpp" linenumber="28" name="tmp_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="176" filename="pool/pooling.cpp" linenumber="28" name="and_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_fu_1241_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="177" filename="pool/pooling.cpp" linenumber="28" name="select_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_fu_1247_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="179" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1_fu_1958_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="180" filename="pool/pooling.cpp" linenumber="28" name="tmp_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_4_fu_1962_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="181" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_6_fu_1972_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="182" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_2_fu_1976_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="183" filename="pool/pooling.cpp" linenumber="28" name="tmp_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_5_fu_1979_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="184" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_7_fu_1989_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="185" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2_fu_1993_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="186" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_3_fu_1999_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="187" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1_fu_2005_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="188" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_4_fu_2011_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="189" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_5_fu_2017_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="190" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_2_fu_2023_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="191" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1_fu_2029_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="192" filename="pool/pooling.cpp" linenumber="28" name="tmp_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="193" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_2_fu_2035_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="194" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_1_fu_2041_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="195" filename="pool/pooling.cpp" linenumber="25" name="or_ln25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln25_fu_1572_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="196" filename="pool/pooling.cpp" linenumber="28" name="tmp_160" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_160_fu_1578_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="197" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_14_fu_1586_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="198" filename="pool/pooling.cpp" linenumber="28" name="tmp_161" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_161_fu_1590_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="199" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_15_fu_1598_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="200" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_16_fu_1602_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="201" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_17_fu_1608_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="202" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_16_fu_1613_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="204" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_18_fu_2049_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="205" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_19_fu_2054_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="206" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_3_fu_2059_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="208" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_20_fu_2451_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="209" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_21_fu_2456_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="210" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_4_fu_2461_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="212" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_22_fu_2467_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="213" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_23_fu_2472_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="214" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_5_fu_2477_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="216" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_24_fu_3079_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="217" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_25_fu_3084_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="218" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_6_fu_3089_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="220" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_26_fu_3659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="221" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_27_fu_3664_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="222" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_7_fu_3669_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="224" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_28_fu_4284_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="225" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_29_fu_4289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="226" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_8_fu_4294_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="228" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_30_fu_4300_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="229" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_31_fu_4305_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="230" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_9_fu_4310_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="232" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_32_fu_4315_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="233" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_33_fu_4320_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="234" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_10_fu_4899_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="245" filename="pool/pooling.cpp" linenumber="28" name="tmp_162" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_162_fu_1619_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="246" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_6_fu_1628_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="248" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_104" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_104_fu_2065_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="249" filename="pool/pooling.cpp" linenumber="28" name="tmp_175_cast" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_175_cast_fu_2070_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="250" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_34_fu_2078_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="251" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_17_fu_2083_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="253" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_105" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_105_fu_2088_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="254" filename="pool/pooling.cpp" linenumber="28" name="tmp_163" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_163_fu_2093_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="256" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_106" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_106_fu_2482_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="257" filename="pool/pooling.cpp" linenumber="28" name="tmp_177_cast" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_177_cast_fu_2487_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="258" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_35_fu_2495_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="259" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_18_fu_2500_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="261" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_107" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_107_fu_3095_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="262" filename="pool/pooling.cpp" linenumber="28" name="tmp_164" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_164_fu_3100_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="264" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_108" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_108_fu_3675_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="265" filename="pool/pooling.cpp" linenumber="28" name="tmp_179_cast" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_179_cast_fu_3680_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="266" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_36_fu_3688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="267" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_19_fu_3693_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="269" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_109" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_109_fu_3698_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="270" filename="pool/pooling.cpp" linenumber="28" name="tmp_165" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_165_fu_3703_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="272" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_110" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_110_fu_4325_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="273" filename="pool/pooling.cpp" linenumber="28" name="tmp_181_cast" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_181_cast_fu_4330_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="274" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_37_fu_4338_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="275" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_20_fu_4343_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="278" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_3_fu_2102_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="279" filename="pool/pooling.cpp" linenumber="28" name="tmp_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_7_fu_2106_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="280" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_8_fu_2116_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="281" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_4_fu_2120_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="282" filename="pool/pooling.cpp" linenumber="28" name="tmp_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_8_fu_2124_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="283" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_9_fu_2134_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="284" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_6_fu_2138_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="285" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_7_fu_2144_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="286" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_3_fu_2150_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="287" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_8_fu_2156_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="288" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_9_fu_2162_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="289" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_4_fu_2168_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="290" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_3_fu_2174_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="291" filename="pool/pooling.cpp" linenumber="28" name="tmp_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="292" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_4_fu_2180_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="293" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_2_fu_2186_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="295" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_5_fu_2195_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="296" filename="pool/pooling.cpp" linenumber="28" name="tmp_s" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_s_fu_2199_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="297" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_10_fu_2209_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="298" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_6_fu_2213_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="299" filename="pool/pooling.cpp" linenumber="28" name="tmp_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_10_fu_2217_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="300" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_11_fu_2227_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="301" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_10_fu_2231_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="302" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_11_fu_2237_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="303" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_5_fu_2243_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="304" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_12_fu_2249_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="305" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_13_fu_2255_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="306" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_6_fu_2261_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="307" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_5_fu_2267_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="308" filename="pool/pooling.cpp" linenumber="28" name="tmp_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="309" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_6_fu_2273_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="310" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_out_0_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="313" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_7_fu_1255_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="314" filename="pool/pooling.cpp" linenumber="28" name="tmp_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_12_fu_1259_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="315" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_12_fu_1269_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="316" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_14_fu_1273_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="317" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_15_fu_1279_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="318" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_7_fu_1285_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="319" filename="pool/pooling.cpp" linenumber="28" name="tmp_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="320" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_7_fu_1291_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="321" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_4_fu_1297_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="323" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_8_fu_2505_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="324" filename="pool/pooling.cpp" linenumber="28" name="tmp_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_14_fu_2509_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="325" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_13_fu_2519_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="326" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_9_fu_2523_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="327" filename="pool/pooling.cpp" linenumber="28" name="tmp_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_15_fu_2526_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="328" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_14_fu_2536_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="329" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_16_fu_2540_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="330" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_17_fu_2546_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="331" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_8_fu_2552_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="332" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_18_fu_2558_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="333" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_19_fu_2564_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="334" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_9_fu_2570_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="335" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_8_fu_2576_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="336" filename="pool/pooling.cpp" linenumber="28" name="tmp_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="337" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_9_fu_2582_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="338" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_5_fu_2588_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="340" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_10_fu_2596_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="341" filename="pool/pooling.cpp" linenumber="28" name="tmp_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_17_fu_2600_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="342" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_15_fu_2610_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="343" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_11_fu_2614_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="344" filename="pool/pooling.cpp" linenumber="28" name="tmp_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_18_fu_2618_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="345" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_16_fu_2628_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="346" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_20_fu_2632_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="347" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_21_fu_2638_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="348" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_10_fu_2644_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="349" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_22_fu_2650_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="350" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_23_fu_2656_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="351" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_11_fu_2662_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="352" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_10_fu_2668_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="353" filename="pool/pooling.cpp" linenumber="28" name="tmp_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="354" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_11_fu_2674_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="355" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_6_fu_2680_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="357" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_12_fu_2689_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="358" filename="pool/pooling.cpp" linenumber="28" name="tmp_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_20_fu_2693_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="359" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_17_fu_2703_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="360" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_13_fu_2707_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="361" filename="pool/pooling.cpp" linenumber="28" name="tmp_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_21_fu_2711_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="362" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_18_fu_2721_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="363" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_24_fu_2725_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="364" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_25_fu_2731_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="365" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_12_fu_2737_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="366" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_26_fu_2743_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="367" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_27_fu_2749_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="368" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_13_fu_2755_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="369" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_12_fu_2761_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="370" filename="pool/pooling.cpp" linenumber="28" name="tmp_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="371" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_13_fu_2767_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="372" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_out_1_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="375" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_14_fu_1305_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="376" filename="pool/pooling.cpp" linenumber="28" name="tmp_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_23_fu_1309_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="377" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_19_fu_1319_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="378" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_28_fu_1323_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="379" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_29_fu_1329_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="380" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_14_fu_1335_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="381" filename="pool/pooling.cpp" linenumber="28" name="tmp_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="382" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_14_fu_1341_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="383" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_8_fu_1347_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="385" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_15_fu_2288_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="386" filename="pool/pooling.cpp" linenumber="28" name="tmp_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_25_fu_2292_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="387" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_20_fu_2302_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="388" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_16_fu_2306_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="389" filename="pool/pooling.cpp" linenumber="28" name="tmp_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_26_fu_2309_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="390" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_21_fu_2319_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="391" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_30_fu_2323_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="392" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_31_fu_2329_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="393" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_15_fu_2335_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="394" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_32_fu_2341_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="395" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_33_fu_2347_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="396" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_16_fu_2353_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="397" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_15_fu_2359_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="398" filename="pool/pooling.cpp" linenumber="28" name="tmp_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="399" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_16_fu_2365_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="400" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_9_fu_2371_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="402" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_17_fu_2782_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="403" filename="pool/pooling.cpp" linenumber="28" name="tmp_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_28_fu_2786_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="404" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_22_fu_2796_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="405" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_18_fu_2800_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="406" filename="pool/pooling.cpp" linenumber="28" name="tmp_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_29_fu_2803_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="407" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_23_fu_2813_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="408" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_34_fu_2817_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="409" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_35_fu_2823_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="410" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_17_fu_2829_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="411" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_36_fu_2835_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="412" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_37_fu_2841_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="413" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_18_fu_2847_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="414" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_17_fu_2853_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="415" filename="pool/pooling.cpp" linenumber="28" name="tmp_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="416" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_18_fu_2859_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="417" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_10_fu_2865_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="419" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_19_fu_2873_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="420" filename="pool/pooling.cpp" linenumber="28" name="tmp_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_31_fu_2877_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="421" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_24_fu_2887_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="422" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_20_fu_2891_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="423" filename="pool/pooling.cpp" linenumber="28" name="tmp_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_32_fu_2895_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="424" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_25_fu_2905_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="425" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_38_fu_2909_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="426" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_39" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_39_fu_2915_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="427" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_19_fu_2921_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="428" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_40_fu_2927_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="429" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_41_fu_2933_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="430" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_20_fu_2939_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="431" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_19_fu_2945_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="432" filename="pool/pooling.cpp" linenumber="28" name="tmp_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="433" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_20_fu_2951_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="434" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_out_2_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="437" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_21_fu_1355_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="438" filename="pool/pooling.cpp" linenumber="28" name="tmp_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_34_fu_1359_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="439" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_26_fu_1369_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="440" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_42" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_42_fu_1373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="441" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_43" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_43_fu_1379_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="442" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_21_fu_1385_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="443" filename="pool/pooling.cpp" linenumber="28" name="tmp_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="444" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_21_fu_1391_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="445" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_12_fu_1397_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="447" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_22_fu_2966_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="448" filename="pool/pooling.cpp" linenumber="28" name="tmp_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_36_fu_2970_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="449" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_27_fu_2980_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="450" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_23_fu_2984_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="451" filename="pool/pooling.cpp" linenumber="28" name="tmp_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_37_fu_2987_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="452" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_28_fu_2997_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="453" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_44" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_44_fu_3001_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="454" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_45_fu_3007_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="455" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_22_fu_3013_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="456" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_46_fu_3019_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="457" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_47" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_47_fu_3025_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="458" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_23_fu_3031_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="459" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_22_fu_3037_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="460" filename="pool/pooling.cpp" linenumber="28" name="tmp_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U6" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="461" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_23_fu_3043_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="462" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_13_fu_3049_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="464" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_24_fu_3109_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="465" filename="pool/pooling.cpp" linenumber="28" name="tmp_39" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_39_fu_3113_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="466" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_29_fu_3123_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="467" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_25_fu_3127_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="468" filename="pool/pooling.cpp" linenumber="28" name="tmp_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_40_fu_3130_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="469" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_30_fu_3140_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="470" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_48" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_48_fu_3144_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="471" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_49" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_49_fu_3150_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="472" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_24_fu_3156_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="473" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_50_fu_3162_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="474" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_51" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_51_fu_3168_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="475" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_25_fu_3174_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="476" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_24_fu_3180_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="477" filename="pool/pooling.cpp" linenumber="28" name="tmp_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="478" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_25_fu_3186_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="479" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_14_fu_3192_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="481" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_26_fu_3200_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="482" filename="pool/pooling.cpp" linenumber="28" name="tmp_42" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_42_fu_3204_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="483" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_31_fu_3214_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="484" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_27_fu_3218_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="485" filename="pool/pooling.cpp" linenumber="28" name="tmp_43" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_43_fu_3222_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="486" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_32_fu_3232_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="487" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_52" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_52_fu_3236_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="488" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_53" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_53_fu_3242_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="489" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_26_fu_3248_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="490" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_54" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_54_fu_3254_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="491" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_55" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_55_fu_3260_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="492" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_27_fu_3266_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="493" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_26_fu_3272_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="494" filename="pool/pooling.cpp" linenumber="28" name="tmp_44" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="495" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_27_fu_3278_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="496" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_out_3_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="499" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_28_fu_1405_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="500" filename="pool/pooling.cpp" linenumber="28" name="tmp_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_45_fu_1409_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="501" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_33_fu_1419_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="502" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_56" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_56_fu_1423_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="503" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_57" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_57_fu_1429_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="504" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_28_fu_1435_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="505" filename="pool/pooling.cpp" linenumber="28" name="tmp_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="506" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_28_fu_1441_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="507" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_16_fu_1447_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="509" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_29_fu_3293_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="510" filename="pool/pooling.cpp" linenumber="28" name="tmp_47" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_47_fu_3297_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="511" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_34_fu_3307_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="512" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_30_fu_3311_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="513" filename="pool/pooling.cpp" linenumber="28" name="tmp_48" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_48_fu_3314_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="514" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_35_fu_3324_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="515" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_58" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_58_fu_3328_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="516" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_59" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_59_fu_3334_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="517" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_29_fu_3340_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="518" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_60" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_60_fu_3346_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="519" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_61" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_61_fu_3352_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="520" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_30_fu_3358_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="521" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_29_fu_3364_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="522" filename="pool/pooling.cpp" linenumber="28" name="tmp_49" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="523" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_30_fu_3370_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="524" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_17_fu_3376_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="526" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_31_fu_3384_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="527" filename="pool/pooling.cpp" linenumber="28" name="tmp_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_50_fu_3388_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="528" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_36_fu_3398_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="529" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_32_fu_3402_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="530" filename="pool/pooling.cpp" linenumber="28" name="tmp_51" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_51_fu_3406_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="531" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_37_fu_3416_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="532" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_62" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_62_fu_3420_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="533" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_63" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_63_fu_3426_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="534" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_31_fu_3432_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="535" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_64" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_64_fu_3438_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="536" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_65" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_65_fu_3444_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="537" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_32_fu_3450_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="538" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_31_fu_3456_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="539" filename="pool/pooling.cpp" linenumber="28" name="tmp_52" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="540" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_32_fu_3462_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="541" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_18_fu_3468_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="543" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_33_fu_3712_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="544" filename="pool/pooling.cpp" linenumber="28" name="tmp_53" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_53_fu_3716_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="545" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_38_fu_3726_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="546" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_34_fu_3730_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="547" filename="pool/pooling.cpp" linenumber="28" name="tmp_54" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_54_fu_3733_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="548" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_39" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_39_fu_3743_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="549" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_66" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_66_fu_3747_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="550" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_67" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_67_fu_3753_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="551" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_33_fu_3759_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="552" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_68" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_68_fu_3765_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="553" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_69" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_69_fu_3771_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="554" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_34_fu_3777_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="555" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_33_fu_3783_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="556" filename="pool/pooling.cpp" linenumber="28" name="tmp_55" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="557" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_34_fu_3789_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="558" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_out_4_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="561" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_35_fu_1455_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="562" filename="pool/pooling.cpp" linenumber="28" name="tmp_56" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_56_fu_1459_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="563" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_40_fu_1469_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="564" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_70" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_70_fu_1473_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="565" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_71" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_71_fu_1479_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="566" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_35_fu_1485_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="567" filename="pool/pooling.cpp" linenumber="28" name="tmp_57" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U6" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="568" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_35_fu_1491_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="569" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_20_fu_1497_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="571" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_36_fu_3476_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="572" filename="pool/pooling.cpp" linenumber="28" name="tmp_58" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_58_fu_3480_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="573" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_41_fu_3490_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="574" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_37_fu_3494_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="575" filename="pool/pooling.cpp" linenumber="28" name="tmp_59" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_59_fu_3497_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="576" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_42" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_42_fu_3507_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="577" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_72" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_72_fu_3511_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="578" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_73" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_73_fu_3517_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="579" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_36_fu_3523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="580" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_74" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_74_fu_3529_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="581" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_75" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_75_fu_3535_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="582" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_37_fu_3541_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="583" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_36_fu_3547_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="584" filename="pool/pooling.cpp" linenumber="28" name="tmp_60" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="585" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_37_fu_3553_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="586" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_21_fu_3559_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="588" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_38_fu_3567_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="589" filename="pool/pooling.cpp" linenumber="28" name="tmp_61" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_61_fu_3571_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="590" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_43" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_43_fu_3581_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="591" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_39" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_39_fu_3585_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="592" filename="pool/pooling.cpp" linenumber="28" name="tmp_62" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_62_fu_3589_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="593" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_44" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_44_fu_3599_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="594" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_76" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_76_fu_3603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="595" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_77" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_77_fu_3609_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="596" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_38_fu_3615_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="597" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_78" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_78_fu_3621_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="598" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_79" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_79_fu_3627_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="599" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_39" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_39_fu_3633_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="600" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_38_fu_3639_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="601" filename="pool/pooling.cpp" linenumber="28" name="tmp_63" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U6" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="602" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_39" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_39_fu_3645_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="603" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_22_fu_3651_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="605" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_40_fu_3803_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="606" filename="pool/pooling.cpp" linenumber="28" name="tmp_64" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_64_fu_3807_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="607" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_45_fu_3817_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="608" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_41_fu_3821_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="609" filename="pool/pooling.cpp" linenumber="28" name="tmp_65" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_65_fu_3824_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="610" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_46_fu_3834_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="611" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_80" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_80_fu_3838_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="612" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_81" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_81_fu_3844_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="613" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_40_fu_3850_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="614" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_82" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_82_fu_3856_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="615" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_83" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_83_fu_3862_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="616" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_41_fu_3868_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="617" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_40_fu_3874_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="618" filename="pool/pooling.cpp" linenumber="28" name="tmp_66" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="619" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_41_fu_3880_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="620" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_out_5_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="623" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_42" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_42_fu_1633_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="624" filename="pool/pooling.cpp" linenumber="28" name="tmp_67" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_67_fu_1637_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="625" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_47" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_47_fu_1647_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="626" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_84" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_84_fu_1651_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="627" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_85" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_85_fu_1657_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="628" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_42" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_42_fu_1663_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="629" filename="pool/pooling.cpp" linenumber="28" name="tmp_68" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="630" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_42" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_42_fu_1669_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="631" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_24_fu_1675_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="633" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_43" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_43_fu_3894_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="634" filename="pool/pooling.cpp" linenumber="28" name="tmp_69" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_69_fu_3898_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="635" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_48" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_48_fu_3908_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="636" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_44" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_44_fu_3912_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="637" filename="pool/pooling.cpp" linenumber="28" name="tmp_70" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_70_fu_3915_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="638" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_49" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_49_fu_3925_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="639" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_86" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_86_fu_3929_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="640" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_87" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_87_fu_3935_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="641" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_43" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_43_fu_3941_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="642" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_88" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_88_fu_3947_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="643" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_89" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_89_fu_3953_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="644" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_44" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_44_fu_3959_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="645" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_43" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_43_fu_3965_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="646" filename="pool/pooling.cpp" linenumber="28" name="tmp_71" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="647" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_44" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_44_fu_3971_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="648" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_25_fu_3977_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="650" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_45_fu_3985_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="651" filename="pool/pooling.cpp" linenumber="28" name="tmp_72" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_72_fu_3989_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="652" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_50_fu_3999_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="653" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_46_fu_4003_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="654" filename="pool/pooling.cpp" linenumber="28" name="tmp_73" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_73_fu_4007_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="655" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_51" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_51_fu_4017_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="656" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_90" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_90_fu_4021_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="657" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_91" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_91_fu_4027_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="658" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_45_fu_4033_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="659" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_92" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_92_fu_4039_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="660" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_93" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_93_fu_4045_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="661" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_46_fu_4051_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="662" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_45_fu_4057_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="663" filename="pool/pooling.cpp" linenumber="28" name="tmp_74" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="664" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_46_fu_4063_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="665" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_26_fu_4069_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="667" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_47" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_47_fu_4078_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="668" filename="pool/pooling.cpp" linenumber="28" name="tmp_75" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_75_fu_4082_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="669" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_52" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_52_fu_4092_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="670" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_48" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_48_fu_4096_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="671" filename="pool/pooling.cpp" linenumber="28" name="tmp_76" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_76_fu_4100_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="672" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_53" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_53_fu_4110_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="673" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_94" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_94_fu_4114_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="674" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_95" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_95_fu_4120_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="675" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_47" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_47_fu_4126_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="676" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_96" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_96_fu_4132_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="677" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_97" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_97_fu_4138_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="678" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_48" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_48_fu_4144_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="679" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_47" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_47_fu_4150_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="680" filename="pool/pooling.cpp" linenumber="28" name="tmp_77" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="681" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_48" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_48_fu_4156_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="682" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_out_6_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="685" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_49" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_49_fu_1683_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="686" filename="pool/pooling.cpp" linenumber="28" name="tmp_78" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_78_fu_1687_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="687" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_54" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_54_fu_1697_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="688" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_98" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_98_fu_1701_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="689" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_99" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_99_fu_1707_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="690" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_49" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_49_fu_1713_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="691" filename="pool/pooling.cpp" linenumber="28" name="tmp_79" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="692" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_49" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_49_fu_1719_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="693" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_28_fu_1725_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="695" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_50_fu_4348_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="696" filename="pool/pooling.cpp" linenumber="28" name="tmp_80" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_80_fu_4352_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="697" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_55" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_55_fu_4362_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="698" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_51" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_51_fu_4366_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="699" filename="pool/pooling.cpp" linenumber="28" name="tmp_81" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_81_fu_4369_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="700" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_56" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_56_fu_4379_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="701" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_100" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_100_fu_4383_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="702" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_101" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_101_fu_4389_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="703" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_50_fu_4395_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="704" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_102" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_102_fu_4401_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="705" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_103" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_103_fu_4407_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="706" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_51" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_51_fu_4413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="707" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_50_fu_4419_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="708" filename="pool/pooling.cpp" linenumber="28" name="tmp_82" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="709" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_51" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_51_fu_4425_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="710" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_29_fu_4431_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="712" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_52" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_52_fu_4439_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="713" filename="pool/pooling.cpp" linenumber="28" name="tmp_83" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_83_fu_4443_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="714" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_57" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_57_fu_4453_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="715" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_53" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_53_fu_4457_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="716" filename="pool/pooling.cpp" linenumber="28" name="tmp_84" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_84_fu_4461_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="717" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_58" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_58_fu_4471_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="718" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_104" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_104_fu_4475_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="719" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_105" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_105_fu_4481_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="720" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_52" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_52_fu_4487_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="721" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_106" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_106_fu_4493_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="722" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_107" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_107_fu_4499_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="723" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_53" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_53_fu_4505_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="724" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_52" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_52_fu_4511_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="725" filename="pool/pooling.cpp" linenumber="28" name="tmp_85" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="726" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_53" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_53_fu_4517_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="727" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_30_fu_4523_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="729" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_54" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_54_fu_4532_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="730" filename="pool/pooling.cpp" linenumber="28" name="tmp_86" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_86_fu_4536_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="731" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_59" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_59_fu_4546_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="732" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_55" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_55_fu_4550_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="733" filename="pool/pooling.cpp" linenumber="28" name="tmp_87" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_87_fu_4554_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="734" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_60" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_60_fu_4564_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="735" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_108" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_108_fu_4568_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="736" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_109" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_109_fu_4574_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="737" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_54" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_54_fu_4580_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="738" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_110" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_110_fu_4586_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="739" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_111" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_111_fu_4592_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="740" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_55" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_55_fu_4598_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="741" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_54" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_54_fu_4604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="742" filename="pool/pooling.cpp" linenumber="28" name="tmp_88" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="743" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_55" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_55_fu_4610_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="744" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_out_7_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="747" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_56" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_56_fu_1733_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="748" filename="pool/pooling.cpp" linenumber="28" name="tmp_89" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_89_fu_1737_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="749" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_61" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_61_fu_1747_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="750" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_112" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_112_fu_1751_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="751" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_113" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_113_fu_1757_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="752" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_56" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_56_fu_1763_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="753" filename="pool/pooling.cpp" linenumber="28" name="tmp_90" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="754" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_56" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_56_fu_1769_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="755" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_32_fu_1775_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="757" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_57" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_57_fu_4171_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="758" filename="pool/pooling.cpp" linenumber="28" name="tmp_91" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_91_fu_4175_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="759" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_62" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_62_fu_4185_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="760" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_58" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_58_fu_4189_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="761" filename="pool/pooling.cpp" linenumber="28" name="tmp_92" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_92_fu_4192_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="762" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_63" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_63_fu_4202_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="763" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_114" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_114_fu_4206_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="764" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_115" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_115_fu_4212_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="765" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_57" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_57_fu_4218_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="766" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_116" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_116_fu_4224_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="767" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_117" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_117_fu_4230_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="768" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_58" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_58_fu_4236_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="769" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_57" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_57_fu_4242_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="770" filename="pool/pooling.cpp" linenumber="28" name="tmp_93" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U6" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="771" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_58" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_58_fu_4248_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="772" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_33_fu_4254_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="774" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_59" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_59_fu_4625_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="775" filename="pool/pooling.cpp" linenumber="28" name="tmp_94" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_94_fu_4629_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="776" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_64" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_64_fu_4639_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="777" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_60" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_60_fu_4643_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="778" filename="pool/pooling.cpp" linenumber="28" name="tmp_95" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_95_fu_4646_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="779" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_65" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_65_fu_4656_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="780" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_118" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_118_fu_4660_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="781" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_119" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_119_fu_4666_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="782" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_59" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_59_fu_4672_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="783" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_120" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_120_fu_4678_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="784" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_121" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_121_fu_4684_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="785" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_60" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_60_fu_4690_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="786" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_59" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_59_fu_4696_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="787" filename="pool/pooling.cpp" linenumber="28" name="tmp_96" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="788" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_60" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_60_fu_4702_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="789" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_34_fu_4708_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="791" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_61" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_61_fu_4716_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="792" filename="pool/pooling.cpp" linenumber="28" name="tmp_97" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_97_fu_4720_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="793" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_66" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_66_fu_4730_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="794" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_62" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_62_fu_4734_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="795" filename="pool/pooling.cpp" linenumber="28" name="tmp_98" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_98_fu_4738_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="796" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_67" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_67_fu_4748_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="797" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_122" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_122_fu_4752_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="798" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_123" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_123_fu_4758_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="799" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_61" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_61_fu_4764_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="800" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_124" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_124_fu_4770_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="801" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_125" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_125_fu_4776_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="802" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_62" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_62_fu_4782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="803" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_61" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_61_fu_4788_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="804" filename="pool/pooling.cpp" linenumber="28" name="tmp_99" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="805" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_62" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_62_fu_4794_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="806" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_out_8_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="809" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_63" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_63_fu_1783_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="810" filename="pool/pooling.cpp" linenumber="28" name="tmp_100" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_100_fu_1787_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="811" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_68" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_68_fu_1797_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="812" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_126" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_126_fu_1801_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="813" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_127" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_127_fu_1807_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="814" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_63" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_63_fu_1813_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="815" filename="pool/pooling.cpp" linenumber="28" name="tmp_101" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="816" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_63" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_63_fu_1819_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="817" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_36_fu_1825_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="819" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_64" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_64_fu_4809_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="820" filename="pool/pooling.cpp" linenumber="28" name="tmp_102" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_102_fu_4813_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="821" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_69" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_69_fu_4823_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="822" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_65" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_65_fu_4827_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="823" filename="pool/pooling.cpp" linenumber="28" name="tmp_103" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_103_fu_4830_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="824" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_70" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_70_fu_4840_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="825" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_128" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_128_fu_4844_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="826" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_129" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_129_fu_4850_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="827" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_64" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_64_fu_4856_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="828" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_130" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_130_fu_4862_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="829" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_131" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_131_fu_4868_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="830" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_65" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_65_fu_4874_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="831" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_64" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_64_fu_4880_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="832" filename="pool/pooling.cpp" linenumber="28" name="tmp_104" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U6" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="833" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_65" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_65_fu_4886_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="834" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_37_fu_4892_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="836" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_66" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_66_fu_4904_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="837" filename="pool/pooling.cpp" linenumber="28" name="tmp_105" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_105_fu_4908_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="838" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_71" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_71_fu_4918_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="839" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_67" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_67_fu_4922_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="840" filename="pool/pooling.cpp" linenumber="28" name="tmp_106" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_106_fu_4925_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="841" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_72" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_72_fu_4935_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="842" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_132" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_132_fu_4939_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="843" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_133" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_133_fu_4945_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="844" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_66" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_66_fu_4951_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="845" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_134" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_134_fu_4957_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="846" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_135" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_135_fu_4963_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="847" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_67" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_67_fu_4969_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="848" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_66" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_66_fu_4975_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="849" filename="pool/pooling.cpp" linenumber="28" name="tmp_107" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="850" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_67" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_67_fu_4981_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="851" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_38_fu_4987_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="853" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_68" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_68_fu_4995_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="854" filename="pool/pooling.cpp" linenumber="28" name="tmp_108" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_108_fu_4999_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="855" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_73" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_73_fu_5009_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="856" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_69" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_69_fu_5013_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="857" filename="pool/pooling.cpp" linenumber="28" name="tmp_109" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_109_fu_5017_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="858" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_74" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_74_fu_5027_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="859" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_136" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_136_fu_5031_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="860" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_137" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_137_fu_5037_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="861" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_68" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_68_fu_5043_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="862" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_138" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_138_fu_5049_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="863" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_139" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_139_fu_5055_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="864" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_69" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_69_fu_5061_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="865" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_68" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_68_fu_5067_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="866" filename="pool/pooling.cpp" linenumber="28" name="tmp_110" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="867" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_69" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_69_fu_5073_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="868" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_39" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_out_9_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="871" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_70" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_70_fu_1833_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="872" filename="pool/pooling.cpp" linenumber="28" name="tmp_111" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_111_fu_1837_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="873" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_75" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_75_fu_1847_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="874" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_140" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_140_fu_1851_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="875" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_141" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_141_fu_1857_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="876" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_70" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_70_fu_1863_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="877" filename="pool/pooling.cpp" linenumber="28" name="tmp_112" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="878" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_70" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_70_fu_1869_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="879" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_40_fu_1875_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="881" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_71" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_71_fu_5088_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="882" filename="pool/pooling.cpp" linenumber="28" name="tmp_113" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_113_fu_5092_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="883" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_76" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_76_fu_5102_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="884" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_72" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_72_fu_5106_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="885" filename="pool/pooling.cpp" linenumber="28" name="tmp_114" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_114_fu_5109_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="886" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_77" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_77_fu_5119_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="887" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_142" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_142_fu_5123_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="888" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_143" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_143_fu_5129_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="889" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_71" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_71_fu_5135_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="890" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_144" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_144_fu_5141_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="891" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_145" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_145_fu_5147_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="892" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_72" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_72_fu_5153_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="893" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_71" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_71_fu_5159_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="894" filename="pool/pooling.cpp" linenumber="28" name="tmp_115" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="895" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_72" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_72_fu_5165_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="896" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_41_fu_5171_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="898" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_73" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_73_fu_5179_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="899" filename="pool/pooling.cpp" linenumber="28" name="tmp_116" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_116_fu_5183_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="900" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_78" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_78_fu_5193_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="901" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_74" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_74_fu_5197_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="902" filename="pool/pooling.cpp" linenumber="28" name="tmp_117" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_117_fu_5201_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="903" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_79" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_79_fu_5211_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="904" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_146" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_146_fu_5215_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="905" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_147" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_147_fu_5221_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="906" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_73" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_73_fu_5227_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="907" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_148" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_148_fu_5233_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="908" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_149" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_149_fu_5239_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="909" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_74" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_74_fu_5245_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="910" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_73" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_73_fu_5251_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="911" filename="pool/pooling.cpp" linenumber="28" name="tmp_118" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="912" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_74" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_74_fu_5257_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="913" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_42" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_42_fu_5263_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="915" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_75" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_75_fu_5459_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="916" filename="pool/pooling.cpp" linenumber="28" name="tmp_119" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_119_fu_5463_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="917" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_80" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_80_fu_5473_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="918" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_76" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_76_fu_5477_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="919" filename="pool/pooling.cpp" linenumber="28" name="tmp_120" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_120_fu_5480_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="920" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_81" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_81_fu_5490_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="921" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_150" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_150_fu_5494_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="922" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_151" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_151_fu_5500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="923" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_75" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_75_fu_5506_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="924" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_152" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_152_fu_5512_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="925" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_153" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_153_fu_5518_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="926" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_76" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_76_fu_5524_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="927" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_75" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_75_fu_5530_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="928" filename="pool/pooling.cpp" linenumber="28" name="tmp_121" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="929" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_76" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_76_fu_5536_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="930" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_43" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_out_10_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="933" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_77" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_77_fu_1883_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="934" filename="pool/pooling.cpp" linenumber="28" name="tmp_122" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_122_fu_1887_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="935" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_82" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_82_fu_1897_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="936" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_154" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_154_fu_1901_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="937" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_155" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_155_fu_1907_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="938" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_77" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_77_fu_1913_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="939" filename="pool/pooling.cpp" linenumber="28" name="tmp_123" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U6" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="940" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_77" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_77_fu_1919_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="941" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_44" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_44_fu_1925_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="943" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_78" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_78_fu_5271_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="944" filename="pool/pooling.cpp" linenumber="28" name="tmp_124" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_124_fu_5275_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="945" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_83" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_83_fu_5285_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="946" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_79" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_79_fu_5289_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="947" filename="pool/pooling.cpp" linenumber="28" name="tmp_125" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_125_fu_5292_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="948" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_84" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_84_fu_5302_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="949" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_156" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_156_fu_5306_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="950" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_157" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_157_fu_5312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="951" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_78" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_78_fu_5318_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="952" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_158" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_158_fu_5324_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="953" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_159" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_159_fu_5330_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="954" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_79" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_79_fu_5336_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="955" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_78" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_78_fu_5342_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="956" filename="pool/pooling.cpp" linenumber="28" name="tmp_126" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="957" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_79" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_79_fu_5348_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="958" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_45_fu_5354_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="960" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_80" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_80_fu_5362_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="961" filename="pool/pooling.cpp" linenumber="28" name="tmp_127" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_127_fu_5366_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="962" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_85" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_85_fu_5376_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="963" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_81" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_81_fu_5380_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="964" filename="pool/pooling.cpp" linenumber="28" name="tmp_128" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_128_fu_5384_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="965" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_86" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_86_fu_5394_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="966" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_160" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_160_fu_5398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="967" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_161" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_161_fu_5404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="968" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_80" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_80_fu_5410_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="969" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_162" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_162_fu_5416_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="970" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_163" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_163_fu_5422_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="971" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_81" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_81_fu_5428_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="972" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_80" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_80_fu_5434_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="973" filename="pool/pooling.cpp" linenumber="28" name="tmp_129" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U6" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="974" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_81" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_81_fu_5440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="975" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_46_fu_5446_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="977" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_82" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_82_fu_5550_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="978" filename="pool/pooling.cpp" linenumber="28" name="tmp_130" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_130_fu_5554_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="979" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_87" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_87_fu_5564_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="980" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_83" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_83_fu_5568_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="981" filename="pool/pooling.cpp" linenumber="28" name="tmp_131" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_131_fu_5571_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="982" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_88" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_88_fu_5581_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="983" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_164" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_164_fu_5585_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="984" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_165" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_165_fu_5591_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="985" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_82" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_82_fu_5597_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="986" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_166" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_166_fu_5603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="987" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_167" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_167_fu_5609_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="988" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_83" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_83_fu_5615_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="989" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_82" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_82_fu_5621_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="990" filename="pool/pooling.cpp" linenumber="28" name="tmp_132" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="991" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_83" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_83_fu_5627_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="992" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_47" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_out_11_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="995" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_84" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_84_fu_2378_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="996" filename="pool/pooling.cpp" linenumber="28" name="tmp_133" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_133_fu_2382_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="997" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_89" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_89_fu_2392_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="998" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_168" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_168_fu_2396_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="999" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_169" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_169_fu_2402_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1000" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_84" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_84_fu_2408_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1001" filename="pool/pooling.cpp" linenumber="28" name="tmp_134" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1002" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_84" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_84_fu_2414_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1003" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_48" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_48_fu_2420_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1005" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_85" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_85_fu_5641_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1006" filename="pool/pooling.cpp" linenumber="28" name="tmp_135" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_135_fu_5645_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1007" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_90" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_90_fu_5655_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1008" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_86" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_86_fu_5659_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1009" filename="pool/pooling.cpp" linenumber="28" name="tmp_136" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_136_fu_5662_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1010" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_91" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_91_fu_5672_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1011" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_170" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_170_fu_5676_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1012" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_171" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_171_fu_5682_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1013" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_85" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_85_fu_5688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1014" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_172" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_172_fu_5694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1015" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_173" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_173_fu_5700_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1016" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_86" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_86_fu_5706_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1017" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_85" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_85_fu_5712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1018" filename="pool/pooling.cpp" linenumber="28" name="tmp_137" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1019" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_86" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_86_fu_5718_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1020" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_49" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_49_fu_5724_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1022" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_87" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_87_fu_5732_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1023" filename="pool/pooling.cpp" linenumber="28" name="tmp_138" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_138_fu_5736_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1024" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_92" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_92_fu_5746_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1025" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_88" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_88_fu_5750_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1026" filename="pool/pooling.cpp" linenumber="28" name="tmp_139" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_139_fu_5754_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1027" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_93" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_93_fu_5764_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1028" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_174" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_174_fu_5768_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1029" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_175" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_175_fu_5774_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1030" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_87" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_87_fu_5780_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1031" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_176" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_176_fu_5786_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1032" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_177" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_177_fu_5792_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1033" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_88" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_88_fu_5798_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1034" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_87" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_87_fu_5804_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1035" filename="pool/pooling.cpp" linenumber="28" name="tmp_140" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1036" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_88" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_88_fu_5810_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1037" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_50_fu_5816_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1039" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_89" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_89_fu_5825_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1040" filename="pool/pooling.cpp" linenumber="28" name="tmp_141" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_141_fu_5829_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1041" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_94" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_94_fu_5839_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1042" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_90" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_90_fu_5843_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1043" filename="pool/pooling.cpp" linenumber="28" name="tmp_142" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_142_fu_5847_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1044" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_95" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_95_fu_5857_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1045" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_178" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_178_fu_5861_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1046" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_179" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_179_fu_5867_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1047" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_89" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_89_fu_5873_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1048" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_180" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_180_fu_5879_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1049" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_181" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_181_fu_5885_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1050" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_90" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_90_fu_5891_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1051" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_89" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_89_fu_5897_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1052" filename="pool/pooling.cpp" linenumber="28" name="tmp_143" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1053" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_90" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_90_fu_5903_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1054" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_51" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_out_12_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1057" filename="pool/pooling.cpp" linenumber="13" name="r" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="r_fu_5454_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<\/annotationInfo>
</annotationInfo>
