/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  reg [13:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  reg [15:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  reg [2:0] celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_77z;
  wire celloutsig_0_78z;
  wire celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[38] ? in_data[89] : in_data[86]);
  assign celloutsig_0_3z = !(celloutsig_0_2z ? in_data[52] : celloutsig_0_0z);
  assign celloutsig_0_5z = !(in_data[2] ? celloutsig_0_1z : celloutsig_0_0z);
  assign celloutsig_0_7z = !(celloutsig_0_1z ? celloutsig_0_3z : celloutsig_0_0z);
  assign celloutsig_0_77z = !(celloutsig_0_44z ? celloutsig_0_39z[9] : celloutsig_0_12z);
  assign celloutsig_0_78z = !(celloutsig_0_29z ? celloutsig_0_54z : celloutsig_0_52z);
  assign celloutsig_1_1z = !(in_data[130] ? in_data[166] : celloutsig_1_0z);
  assign celloutsig_1_6z = !(celloutsig_1_4z ? in_data[131] : celloutsig_1_2z);
  assign celloutsig_1_9z = !(celloutsig_1_3z ? celloutsig_1_5z : celloutsig_1_4z);
  assign celloutsig_1_18z = !(celloutsig_1_6z ? celloutsig_1_2z : celloutsig_1_4z);
  assign celloutsig_1_19z = !(celloutsig_1_12z ? celloutsig_1_6z : celloutsig_1_17z);
  assign celloutsig_0_14z = !(celloutsig_0_11z ? celloutsig_0_7z : celloutsig_0_4z);
  assign celloutsig_0_16z = !(celloutsig_0_15z ? celloutsig_0_9z : celloutsig_0_9z);
  assign celloutsig_0_20z = !(celloutsig_0_12z ? celloutsig_0_6z : celloutsig_0_17z);
  assign celloutsig_0_28z = !(celloutsig_0_27z ? celloutsig_0_5z : celloutsig_0_3z);
  assign celloutsig_0_29z = !(celloutsig_0_1z ? celloutsig_0_9z : celloutsig_0_8z);
  assign celloutsig_0_30z = celloutsig_0_6z | ~(celloutsig_0_5z);
  assign celloutsig_0_31z = celloutsig_0_2z | ~(in_data[12]);
  assign celloutsig_0_32z = celloutsig_0_9z | ~(celloutsig_0_0z);
  assign celloutsig_0_37z = celloutsig_0_2z | ~(celloutsig_0_16z);
  assign celloutsig_0_38z = celloutsig_0_31z | ~(celloutsig_0_30z);
  assign celloutsig_0_41z = celloutsig_0_32z | ~(celloutsig_0_10z);
  assign celloutsig_0_4z = celloutsig_0_1z | ~(celloutsig_0_2z);
  assign celloutsig_0_52z = celloutsig_0_30z | ~(celloutsig_0_51z[1]);
  assign celloutsig_0_54z = celloutsig_0_18z | ~(celloutsig_0_4z);
  assign celloutsig_0_6z = celloutsig_0_5z | ~(celloutsig_0_2z);
  assign celloutsig_0_44z = celloutsig_0_38z | ~(celloutsig_0_15z);
  assign celloutsig_0_79z = celloutsig_0_54z | ~(celloutsig_0_77z);
  assign celloutsig_1_0z = in_data[135] | ~(in_data[150]);
  assign celloutsig_1_2z = celloutsig_1_1z | ~(celloutsig_1_0z);
  assign celloutsig_1_3z = celloutsig_1_0z | ~(celloutsig_1_1z);
  assign celloutsig_1_4z = in_data[96] | ~(celloutsig_1_3z);
  assign celloutsig_1_5z = celloutsig_1_2z | ~(in_data[143]);
  assign celloutsig_0_8z = celloutsig_0_5z | ~(celloutsig_0_4z);
  assign celloutsig_1_12z = celloutsig_1_2z | ~(celloutsig_1_5z);
  assign celloutsig_1_13z = celloutsig_1_9z | ~(in_data[122]);
  assign celloutsig_0_9z = celloutsig_0_5z | ~(celloutsig_0_7z);
  assign celloutsig_1_17z = celloutsig_1_0z | ~(celloutsig_1_13z);
  assign celloutsig_0_10z = celloutsig_0_4z | ~(celloutsig_0_7z);
  assign celloutsig_0_11z = celloutsig_0_7z | ~(celloutsig_0_6z);
  assign celloutsig_0_12z = celloutsig_0_6z | ~(celloutsig_0_1z);
  assign celloutsig_0_1z = celloutsig_0_0z | ~(in_data[46]);
  assign celloutsig_0_15z = celloutsig_0_14z | ~(celloutsig_0_8z);
  assign celloutsig_0_17z = celloutsig_0_3z | ~(celloutsig_0_4z);
  assign celloutsig_0_18z = celloutsig_0_7z | ~(celloutsig_0_14z);
  assign celloutsig_0_2z = celloutsig_0_0z | ~(celloutsig_0_1z);
  assign celloutsig_0_24z = celloutsig_0_20z | ~(celloutsig_0_2z);
  assign celloutsig_0_27z = celloutsig_0_16z | ~(celloutsig_0_17z);
  always_latch
    if (!clkin_data[0]) celloutsig_0_36z = 14'h0000;
    else if (!celloutsig_1_19z) celloutsig_0_36z = { in_data[57:46], celloutsig_0_15z, celloutsig_0_3z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_39z = 16'h0000;
    else if (!celloutsig_1_19z) celloutsig_0_39z = { celloutsig_0_36z[11:7], celloutsig_0_31z, celloutsig_0_27z, celloutsig_0_27z, celloutsig_0_37z, celloutsig_0_28z, celloutsig_0_24z, celloutsig_0_37z, celloutsig_0_11z, celloutsig_0_28z, celloutsig_0_32z, celloutsig_0_37z };
  always_latch
    if (clkin_data[32]) celloutsig_0_51z = 3'h0;
    else if (!celloutsig_1_19z) celloutsig_0_51z = { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_41z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_78z, celloutsig_0_79z };
endmodule
