
001Tasks.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006bdc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001ac  08006d6c  08006d6c  00007d6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006f18  08006f18  00008080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006f18  08006f18  00007f18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006f20  08006f20  00008080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006f20  08006f20  00007f20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006f24  08006f24  00007f24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  08006f28  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00008080  2**0
                  CONTENTS
 10 .bss          00014610  20000080  20000080  00008080  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20014690  20014690  00008080  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00008080  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011bf2  00000000  00000000  000080b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002d01  00000000  00000000  00019ca2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001168  00000000  00000000  0001c9a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d58  00000000  00000000  0001db10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023761  00000000  00000000  0001e868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014110  00000000  00000000  00041fc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d6fa1  00000000  00000000  000560d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012d07a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005258  00000000  00000000  0012d0c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000009d  00000000  00000000  00132318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006d54 	.word	0x08006d54

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	08006d54 	.word	0x08006d54

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	20012ec0 	.word	0x20012ec0

08000264 <strlen>:
 8000264:	4603      	mov	r3, r0
 8000266:	f813 2b01 	ldrb.w	r2, [r3], #1
 800026a:	2a00      	cmp	r2, #0
 800026c:	d1fb      	bne.n	8000266 <strlen+0x2>
 800026e:	1a18      	subs	r0, r3, r0
 8000270:	3801      	subs	r0, #1
 8000272:	4770      	bx	lr
	...

08000280 <memchr>:
 8000280:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000284:	2a10      	cmp	r2, #16
 8000286:	db2b      	blt.n	80002e0 <memchr+0x60>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	d008      	beq.n	80002a0 <memchr+0x20>
 800028e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000292:	3a01      	subs	r2, #1
 8000294:	428b      	cmp	r3, r1
 8000296:	d02d      	beq.n	80002f4 <memchr+0x74>
 8000298:	f010 0f07 	tst.w	r0, #7
 800029c:	b342      	cbz	r2, 80002f0 <memchr+0x70>
 800029e:	d1f6      	bne.n	800028e <memchr+0xe>
 80002a0:	b4f0      	push	{r4, r5, r6, r7}
 80002a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002aa:	f022 0407 	bic.w	r4, r2, #7
 80002ae:	f07f 0700 	mvns.w	r7, #0
 80002b2:	2300      	movs	r3, #0
 80002b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002b8:	3c08      	subs	r4, #8
 80002ba:	ea85 0501 	eor.w	r5, r5, r1
 80002be:	ea86 0601 	eor.w	r6, r6, r1
 80002c2:	fa85 f547 	uadd8	r5, r5, r7
 80002c6:	faa3 f587 	sel	r5, r3, r7
 80002ca:	fa86 f647 	uadd8	r6, r6, r7
 80002ce:	faa5 f687 	sel	r6, r5, r7
 80002d2:	b98e      	cbnz	r6, 80002f8 <memchr+0x78>
 80002d4:	d1ee      	bne.n	80002b4 <memchr+0x34>
 80002d6:	bcf0      	pop	{r4, r5, r6, r7}
 80002d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002dc:	f002 0207 	and.w	r2, r2, #7
 80002e0:	b132      	cbz	r2, 80002f0 <memchr+0x70>
 80002e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002e6:	3a01      	subs	r2, #1
 80002e8:	ea83 0301 	eor.w	r3, r3, r1
 80002ec:	b113      	cbz	r3, 80002f4 <memchr+0x74>
 80002ee:	d1f8      	bne.n	80002e2 <memchr+0x62>
 80002f0:	2000      	movs	r0, #0
 80002f2:	4770      	bx	lr
 80002f4:	3801      	subs	r0, #1
 80002f6:	4770      	bx	lr
 80002f8:	2d00      	cmp	r5, #0
 80002fa:	bf06      	itte	eq
 80002fc:	4635      	moveq	r5, r6
 80002fe:	3803      	subeq	r0, #3
 8000300:	3807      	subne	r0, #7
 8000302:	f015 0f01 	tst.w	r5, #1
 8000306:	d107      	bne.n	8000318 <memchr+0x98>
 8000308:	3001      	adds	r0, #1
 800030a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800030e:	bf02      	ittt	eq
 8000310:	3001      	addeq	r0, #1
 8000312:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000316:	3001      	addeq	r0, #1
 8000318:	bcf0      	pop	{r4, r5, r6, r7}
 800031a:	3801      	subs	r0, #1
 800031c:	4770      	bx	lr
 800031e:	bf00      	nop

08000320 <__aeabi_uldivmod>:
 8000320:	b953      	cbnz	r3, 8000338 <__aeabi_uldivmod+0x18>
 8000322:	b94a      	cbnz	r2, 8000338 <__aeabi_uldivmod+0x18>
 8000324:	2900      	cmp	r1, #0
 8000326:	bf08      	it	eq
 8000328:	2800      	cmpeq	r0, #0
 800032a:	bf1c      	itt	ne
 800032c:	f04f 31ff 	movne.w	r1, #4294967295
 8000330:	f04f 30ff 	movne.w	r0, #4294967295
 8000334:	f000 b988 	b.w	8000648 <__aeabi_idiv0>
 8000338:	f1ad 0c08 	sub.w	ip, sp, #8
 800033c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000340:	f000 f806 	bl	8000350 <__udivmoddi4>
 8000344:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000348:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800034c:	b004      	add	sp, #16
 800034e:	4770      	bx	lr

08000350 <__udivmoddi4>:
 8000350:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000354:	9d08      	ldr	r5, [sp, #32]
 8000356:	468e      	mov	lr, r1
 8000358:	4604      	mov	r4, r0
 800035a:	4688      	mov	r8, r1
 800035c:	2b00      	cmp	r3, #0
 800035e:	d14a      	bne.n	80003f6 <__udivmoddi4+0xa6>
 8000360:	428a      	cmp	r2, r1
 8000362:	4617      	mov	r7, r2
 8000364:	d962      	bls.n	800042c <__udivmoddi4+0xdc>
 8000366:	fab2 f682 	clz	r6, r2
 800036a:	b14e      	cbz	r6, 8000380 <__udivmoddi4+0x30>
 800036c:	f1c6 0320 	rsb	r3, r6, #32
 8000370:	fa01 f806 	lsl.w	r8, r1, r6
 8000374:	fa20 f303 	lsr.w	r3, r0, r3
 8000378:	40b7      	lsls	r7, r6
 800037a:	ea43 0808 	orr.w	r8, r3, r8
 800037e:	40b4      	lsls	r4, r6
 8000380:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000384:	fa1f fc87 	uxth.w	ip, r7
 8000388:	fbb8 f1fe 	udiv	r1, r8, lr
 800038c:	0c23      	lsrs	r3, r4, #16
 800038e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000392:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000396:	fb01 f20c 	mul.w	r2, r1, ip
 800039a:	429a      	cmp	r2, r3
 800039c:	d909      	bls.n	80003b2 <__udivmoddi4+0x62>
 800039e:	18fb      	adds	r3, r7, r3
 80003a0:	f101 30ff 	add.w	r0, r1, #4294967295
 80003a4:	f080 80ea 	bcs.w	800057c <__udivmoddi4+0x22c>
 80003a8:	429a      	cmp	r2, r3
 80003aa:	f240 80e7 	bls.w	800057c <__udivmoddi4+0x22c>
 80003ae:	3902      	subs	r1, #2
 80003b0:	443b      	add	r3, r7
 80003b2:	1a9a      	subs	r2, r3, r2
 80003b4:	b2a3      	uxth	r3, r4
 80003b6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003ba:	fb0e 2210 	mls	r2, lr, r0, r2
 80003be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c2:	fb00 fc0c 	mul.w	ip, r0, ip
 80003c6:	459c      	cmp	ip, r3
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x8e>
 80003ca:	18fb      	adds	r3, r7, r3
 80003cc:	f100 32ff 	add.w	r2, r0, #4294967295
 80003d0:	f080 80d6 	bcs.w	8000580 <__udivmoddi4+0x230>
 80003d4:	459c      	cmp	ip, r3
 80003d6:	f240 80d3 	bls.w	8000580 <__udivmoddi4+0x230>
 80003da:	443b      	add	r3, r7
 80003dc:	3802      	subs	r0, #2
 80003de:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003e2:	eba3 030c 	sub.w	r3, r3, ip
 80003e6:	2100      	movs	r1, #0
 80003e8:	b11d      	cbz	r5, 80003f2 <__udivmoddi4+0xa2>
 80003ea:	40f3      	lsrs	r3, r6
 80003ec:	2200      	movs	r2, #0
 80003ee:	e9c5 3200 	strd	r3, r2, [r5]
 80003f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d905      	bls.n	8000406 <__udivmoddi4+0xb6>
 80003fa:	b10d      	cbz	r5, 8000400 <__udivmoddi4+0xb0>
 80003fc:	e9c5 0100 	strd	r0, r1, [r5]
 8000400:	2100      	movs	r1, #0
 8000402:	4608      	mov	r0, r1
 8000404:	e7f5      	b.n	80003f2 <__udivmoddi4+0xa2>
 8000406:	fab3 f183 	clz	r1, r3
 800040a:	2900      	cmp	r1, #0
 800040c:	d146      	bne.n	800049c <__udivmoddi4+0x14c>
 800040e:	4573      	cmp	r3, lr
 8000410:	d302      	bcc.n	8000418 <__udivmoddi4+0xc8>
 8000412:	4282      	cmp	r2, r0
 8000414:	f200 8105 	bhi.w	8000622 <__udivmoddi4+0x2d2>
 8000418:	1a84      	subs	r4, r0, r2
 800041a:	eb6e 0203 	sbc.w	r2, lr, r3
 800041e:	2001      	movs	r0, #1
 8000420:	4690      	mov	r8, r2
 8000422:	2d00      	cmp	r5, #0
 8000424:	d0e5      	beq.n	80003f2 <__udivmoddi4+0xa2>
 8000426:	e9c5 4800 	strd	r4, r8, [r5]
 800042a:	e7e2      	b.n	80003f2 <__udivmoddi4+0xa2>
 800042c:	2a00      	cmp	r2, #0
 800042e:	f000 8090 	beq.w	8000552 <__udivmoddi4+0x202>
 8000432:	fab2 f682 	clz	r6, r2
 8000436:	2e00      	cmp	r6, #0
 8000438:	f040 80a4 	bne.w	8000584 <__udivmoddi4+0x234>
 800043c:	1a8a      	subs	r2, r1, r2
 800043e:	0c03      	lsrs	r3, r0, #16
 8000440:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000444:	b280      	uxth	r0, r0
 8000446:	b2bc      	uxth	r4, r7
 8000448:	2101      	movs	r1, #1
 800044a:	fbb2 fcfe 	udiv	ip, r2, lr
 800044e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000452:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000456:	fb04 f20c 	mul.w	r2, r4, ip
 800045a:	429a      	cmp	r2, r3
 800045c:	d907      	bls.n	800046e <__udivmoddi4+0x11e>
 800045e:	18fb      	adds	r3, r7, r3
 8000460:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000464:	d202      	bcs.n	800046c <__udivmoddi4+0x11c>
 8000466:	429a      	cmp	r2, r3
 8000468:	f200 80e0 	bhi.w	800062c <__udivmoddi4+0x2dc>
 800046c:	46c4      	mov	ip, r8
 800046e:	1a9b      	subs	r3, r3, r2
 8000470:	fbb3 f2fe 	udiv	r2, r3, lr
 8000474:	fb0e 3312 	mls	r3, lr, r2, r3
 8000478:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800047c:	fb02 f404 	mul.w	r4, r2, r4
 8000480:	429c      	cmp	r4, r3
 8000482:	d907      	bls.n	8000494 <__udivmoddi4+0x144>
 8000484:	18fb      	adds	r3, r7, r3
 8000486:	f102 30ff 	add.w	r0, r2, #4294967295
 800048a:	d202      	bcs.n	8000492 <__udivmoddi4+0x142>
 800048c:	429c      	cmp	r4, r3
 800048e:	f200 80ca 	bhi.w	8000626 <__udivmoddi4+0x2d6>
 8000492:	4602      	mov	r2, r0
 8000494:	1b1b      	subs	r3, r3, r4
 8000496:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800049a:	e7a5      	b.n	80003e8 <__udivmoddi4+0x98>
 800049c:	f1c1 0620 	rsb	r6, r1, #32
 80004a0:	408b      	lsls	r3, r1
 80004a2:	fa22 f706 	lsr.w	r7, r2, r6
 80004a6:	431f      	orrs	r7, r3
 80004a8:	fa0e f401 	lsl.w	r4, lr, r1
 80004ac:	fa20 f306 	lsr.w	r3, r0, r6
 80004b0:	fa2e fe06 	lsr.w	lr, lr, r6
 80004b4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80004b8:	4323      	orrs	r3, r4
 80004ba:	fa00 f801 	lsl.w	r8, r0, r1
 80004be:	fa1f fc87 	uxth.w	ip, r7
 80004c2:	fbbe f0f9 	udiv	r0, lr, r9
 80004c6:	0c1c      	lsrs	r4, r3, #16
 80004c8:	fb09 ee10 	mls	lr, r9, r0, lr
 80004cc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004d0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004d4:	45a6      	cmp	lr, r4
 80004d6:	fa02 f201 	lsl.w	r2, r2, r1
 80004da:	d909      	bls.n	80004f0 <__udivmoddi4+0x1a0>
 80004dc:	193c      	adds	r4, r7, r4
 80004de:	f100 3aff 	add.w	sl, r0, #4294967295
 80004e2:	f080 809c 	bcs.w	800061e <__udivmoddi4+0x2ce>
 80004e6:	45a6      	cmp	lr, r4
 80004e8:	f240 8099 	bls.w	800061e <__udivmoddi4+0x2ce>
 80004ec:	3802      	subs	r0, #2
 80004ee:	443c      	add	r4, r7
 80004f0:	eba4 040e 	sub.w	r4, r4, lr
 80004f4:	fa1f fe83 	uxth.w	lr, r3
 80004f8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004fc:	fb09 4413 	mls	r4, r9, r3, r4
 8000500:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000504:	fb03 fc0c 	mul.w	ip, r3, ip
 8000508:	45a4      	cmp	ip, r4
 800050a:	d908      	bls.n	800051e <__udivmoddi4+0x1ce>
 800050c:	193c      	adds	r4, r7, r4
 800050e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000512:	f080 8082 	bcs.w	800061a <__udivmoddi4+0x2ca>
 8000516:	45a4      	cmp	ip, r4
 8000518:	d97f      	bls.n	800061a <__udivmoddi4+0x2ca>
 800051a:	3b02      	subs	r3, #2
 800051c:	443c      	add	r4, r7
 800051e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000522:	eba4 040c 	sub.w	r4, r4, ip
 8000526:	fba0 ec02 	umull	lr, ip, r0, r2
 800052a:	4564      	cmp	r4, ip
 800052c:	4673      	mov	r3, lr
 800052e:	46e1      	mov	r9, ip
 8000530:	d362      	bcc.n	80005f8 <__udivmoddi4+0x2a8>
 8000532:	d05f      	beq.n	80005f4 <__udivmoddi4+0x2a4>
 8000534:	b15d      	cbz	r5, 800054e <__udivmoddi4+0x1fe>
 8000536:	ebb8 0203 	subs.w	r2, r8, r3
 800053a:	eb64 0409 	sbc.w	r4, r4, r9
 800053e:	fa04 f606 	lsl.w	r6, r4, r6
 8000542:	fa22 f301 	lsr.w	r3, r2, r1
 8000546:	431e      	orrs	r6, r3
 8000548:	40cc      	lsrs	r4, r1
 800054a:	e9c5 6400 	strd	r6, r4, [r5]
 800054e:	2100      	movs	r1, #0
 8000550:	e74f      	b.n	80003f2 <__udivmoddi4+0xa2>
 8000552:	fbb1 fcf2 	udiv	ip, r1, r2
 8000556:	0c01      	lsrs	r1, r0, #16
 8000558:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800055c:	b280      	uxth	r0, r0
 800055e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000562:	463b      	mov	r3, r7
 8000564:	4638      	mov	r0, r7
 8000566:	463c      	mov	r4, r7
 8000568:	46b8      	mov	r8, r7
 800056a:	46be      	mov	lr, r7
 800056c:	2620      	movs	r6, #32
 800056e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000572:	eba2 0208 	sub.w	r2, r2, r8
 8000576:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800057a:	e766      	b.n	800044a <__udivmoddi4+0xfa>
 800057c:	4601      	mov	r1, r0
 800057e:	e718      	b.n	80003b2 <__udivmoddi4+0x62>
 8000580:	4610      	mov	r0, r2
 8000582:	e72c      	b.n	80003de <__udivmoddi4+0x8e>
 8000584:	f1c6 0220 	rsb	r2, r6, #32
 8000588:	fa2e f302 	lsr.w	r3, lr, r2
 800058c:	40b7      	lsls	r7, r6
 800058e:	40b1      	lsls	r1, r6
 8000590:	fa20 f202 	lsr.w	r2, r0, r2
 8000594:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000598:	430a      	orrs	r2, r1
 800059a:	fbb3 f8fe 	udiv	r8, r3, lr
 800059e:	b2bc      	uxth	r4, r7
 80005a0:	fb0e 3318 	mls	r3, lr, r8, r3
 80005a4:	0c11      	lsrs	r1, r2, #16
 80005a6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005aa:	fb08 f904 	mul.w	r9, r8, r4
 80005ae:	40b0      	lsls	r0, r6
 80005b0:	4589      	cmp	r9, r1
 80005b2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80005b6:	b280      	uxth	r0, r0
 80005b8:	d93e      	bls.n	8000638 <__udivmoddi4+0x2e8>
 80005ba:	1879      	adds	r1, r7, r1
 80005bc:	f108 3cff 	add.w	ip, r8, #4294967295
 80005c0:	d201      	bcs.n	80005c6 <__udivmoddi4+0x276>
 80005c2:	4589      	cmp	r9, r1
 80005c4:	d81f      	bhi.n	8000606 <__udivmoddi4+0x2b6>
 80005c6:	eba1 0109 	sub.w	r1, r1, r9
 80005ca:	fbb1 f9fe 	udiv	r9, r1, lr
 80005ce:	fb09 f804 	mul.w	r8, r9, r4
 80005d2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005d6:	b292      	uxth	r2, r2
 80005d8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005dc:	4542      	cmp	r2, r8
 80005de:	d229      	bcs.n	8000634 <__udivmoddi4+0x2e4>
 80005e0:	18ba      	adds	r2, r7, r2
 80005e2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005e6:	d2c4      	bcs.n	8000572 <__udivmoddi4+0x222>
 80005e8:	4542      	cmp	r2, r8
 80005ea:	d2c2      	bcs.n	8000572 <__udivmoddi4+0x222>
 80005ec:	f1a9 0102 	sub.w	r1, r9, #2
 80005f0:	443a      	add	r2, r7
 80005f2:	e7be      	b.n	8000572 <__udivmoddi4+0x222>
 80005f4:	45f0      	cmp	r8, lr
 80005f6:	d29d      	bcs.n	8000534 <__udivmoddi4+0x1e4>
 80005f8:	ebbe 0302 	subs.w	r3, lr, r2
 80005fc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000600:	3801      	subs	r0, #1
 8000602:	46e1      	mov	r9, ip
 8000604:	e796      	b.n	8000534 <__udivmoddi4+0x1e4>
 8000606:	eba7 0909 	sub.w	r9, r7, r9
 800060a:	4449      	add	r1, r9
 800060c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000610:	fbb1 f9fe 	udiv	r9, r1, lr
 8000614:	fb09 f804 	mul.w	r8, r9, r4
 8000618:	e7db      	b.n	80005d2 <__udivmoddi4+0x282>
 800061a:	4673      	mov	r3, lr
 800061c:	e77f      	b.n	800051e <__udivmoddi4+0x1ce>
 800061e:	4650      	mov	r0, sl
 8000620:	e766      	b.n	80004f0 <__udivmoddi4+0x1a0>
 8000622:	4608      	mov	r0, r1
 8000624:	e6fd      	b.n	8000422 <__udivmoddi4+0xd2>
 8000626:	443b      	add	r3, r7
 8000628:	3a02      	subs	r2, #2
 800062a:	e733      	b.n	8000494 <__udivmoddi4+0x144>
 800062c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000630:	443b      	add	r3, r7
 8000632:	e71c      	b.n	800046e <__udivmoddi4+0x11e>
 8000634:	4649      	mov	r1, r9
 8000636:	e79c      	b.n	8000572 <__udivmoddi4+0x222>
 8000638:	eba1 0109 	sub.w	r1, r1, r9
 800063c:	46c4      	mov	ip, r8
 800063e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000642:	fb09 f804 	mul.w	r8, r9, r4
 8000646:	e7c4      	b.n	80005d2 <__udivmoddi4+0x282>

08000648 <__aeabi_idiv0>:
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop

0800064c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b088      	sub	sp, #32
 8000650:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
	initialise_monitor_handles();
 8000652:	f006 fb19 	bl	8006c88 <initialise_monitor_handles>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000656:	f000 fb7b 	bl	8000d50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800065a:	f000 f857 	bl	800070c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800065e:	f000 f8bf 	bl	80007e0 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  //enable the CYCCNT
  DWT_CTRL |= (1 << 0);
 8000662:	4b22      	ldr	r3, [pc, #136]	@ (80006ec <main+0xa0>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	4a21      	ldr	r2, [pc, #132]	@ (80006ec <main+0xa0>)
 8000668:	f043 0301 	orr.w	r3, r3, #1
 800066c:	6013      	str	r3, [r2, #0]

  SEGGER_UART_init(500000);
 800066e:	4820      	ldr	r0, [pc, #128]	@ (80006f0 <main+0xa4>)
 8000670:	f003 f8f4 	bl	800385c <SEGGER_UART_init>

  SEGGER_SYSVIEW_Conf();
 8000674:	f002 ff1c 	bl	80034b0 <SEGGER_SYSVIEW_Conf>

  //SEGGER_SYSVIEW_Start();//priority group initializon need for this function, although scheduler setting priority but scheduler run then this func
  //comment in this out because in segger_uart.c we give this function
  status = xTaskCreate(task1_handler, "Task-1", 200, "Hello world from Task-1", 2, &task1_handle);
 8000678:	f107 0308 	add.w	r3, r7, #8
 800067c:	9301      	str	r3, [sp, #4]
 800067e:	2302      	movs	r3, #2
 8000680:	9300      	str	r3, [sp, #0]
 8000682:	4b1c      	ldr	r3, [pc, #112]	@ (80006f4 <main+0xa8>)
 8000684:	22c8      	movs	r2, #200	@ 0xc8
 8000686:	491c      	ldr	r1, [pc, #112]	@ (80006f8 <main+0xac>)
 8000688:	481c      	ldr	r0, [pc, #112]	@ (80006fc <main+0xb0>)
 800068a:	f001 fe08 	bl	800229e <xTaskCreate>
 800068e:	6178      	str	r0, [r7, #20]
  configASSERT(status == pdPASS);
 8000690:	697b      	ldr	r3, [r7, #20]
 8000692:	2b01      	cmp	r3, #1
 8000694:	d00b      	beq.n	80006ae <main+0x62>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000696:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800069a:	f383 8811 	msr	BASEPRI, r3
 800069e:	f3bf 8f6f 	isb	sy
 80006a2:	f3bf 8f4f 	dsb	sy
 80006a6:	613b      	str	r3, [r7, #16]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80006a8:	bf00      	nop
 80006aa:	bf00      	nop
 80006ac:	e7fd      	b.n	80006aa <main+0x5e>

  status = xTaskCreate(task2_handler, "Task-2", 200, "Hello world from Task-2", 2, &task2_handle);
 80006ae:	1d3b      	adds	r3, r7, #4
 80006b0:	9301      	str	r3, [sp, #4]
 80006b2:	2302      	movs	r3, #2
 80006b4:	9300      	str	r3, [sp, #0]
 80006b6:	4b12      	ldr	r3, [pc, #72]	@ (8000700 <main+0xb4>)
 80006b8:	22c8      	movs	r2, #200	@ 0xc8
 80006ba:	4912      	ldr	r1, [pc, #72]	@ (8000704 <main+0xb8>)
 80006bc:	4812      	ldr	r0, [pc, #72]	@ (8000708 <main+0xbc>)
 80006be:	f001 fdee 	bl	800229e <xTaskCreate>
 80006c2:	6178      	str	r0, [r7, #20]
  configASSERT(status == pdPASS);
 80006c4:	697b      	ldr	r3, [r7, #20]
 80006c6:	2b01      	cmp	r3, #1
 80006c8:	d00b      	beq.n	80006e2 <main+0x96>
        __asm volatile
 80006ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80006ce:	f383 8811 	msr	BASEPRI, r3
 80006d2:	f3bf 8f6f 	isb	sy
 80006d6:	f3bf 8f4f 	dsb	sy
 80006da:	60fb      	str	r3, [r7, #12]
    }
 80006dc:	bf00      	nop
 80006de:	bf00      	nop
 80006e0:	e7fd      	b.n	80006de <main+0x92>

  //start the freeRTOS scheduler
  vTaskStartScheduler();//This function never returns unless there is a problem to launch the scheduler. The problem could be insufficient memory, which is available in your system RAM to launch the scheduler. In that case, this function may return.
 80006e2:	f001 ff33 	bl	800254c <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006e6:	bf00      	nop
 80006e8:	e7fd      	b.n	80006e6 <main+0x9a>
 80006ea:	bf00      	nop
 80006ec:	e0001000 	.word	0xe0001000
 80006f0:	0007a120 	.word	0x0007a120
 80006f4:	08006d6c 	.word	0x08006d6c
 80006f8:	08006d84 	.word	0x08006d84
 80006fc:	08000a9d 	.word	0x08000a9d
 8000700:	08006d8c 	.word	0x08006d8c
 8000704:	08006da4 	.word	0x08006da4
 8000708:	08000ad9 	.word	0x08000ad9

0800070c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b094      	sub	sp, #80	@ 0x50
 8000710:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000712:	f107 0320 	add.w	r3, r7, #32
 8000716:	2230      	movs	r2, #48	@ 0x30
 8000718:	2100      	movs	r1, #0
 800071a:	4618      	mov	r0, r3
 800071c:	f005 fb55 	bl	8005dca <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000720:	f107 030c 	add.w	r3, r7, #12
 8000724:	2200      	movs	r2, #0
 8000726:	601a      	str	r2, [r3, #0]
 8000728:	605a      	str	r2, [r3, #4]
 800072a:	609a      	str	r2, [r3, #8]
 800072c:	60da      	str	r2, [r3, #12]
 800072e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000730:	2300      	movs	r3, #0
 8000732:	60bb      	str	r3, [r7, #8]
 8000734:	4b28      	ldr	r3, [pc, #160]	@ (80007d8 <SystemClock_Config+0xcc>)
 8000736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000738:	4a27      	ldr	r2, [pc, #156]	@ (80007d8 <SystemClock_Config+0xcc>)
 800073a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800073e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000740:	4b25      	ldr	r3, [pc, #148]	@ (80007d8 <SystemClock_Config+0xcc>)
 8000742:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000744:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000748:	60bb      	str	r3, [r7, #8]
 800074a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800074c:	2300      	movs	r3, #0
 800074e:	607b      	str	r3, [r7, #4]
 8000750:	4b22      	ldr	r3, [pc, #136]	@ (80007dc <SystemClock_Config+0xd0>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	4a21      	ldr	r2, [pc, #132]	@ (80007dc <SystemClock_Config+0xd0>)
 8000756:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800075a:	6013      	str	r3, [r2, #0]
 800075c:	4b1f      	ldr	r3, [pc, #124]	@ (80007dc <SystemClock_Config+0xd0>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000764:	607b      	str	r3, [r7, #4]
 8000766:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000768:	2302      	movs	r3, #2
 800076a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800076c:	2301      	movs	r3, #1
 800076e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000770:	2310      	movs	r3, #16
 8000772:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000774:	2302      	movs	r3, #2
 8000776:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000778:	2300      	movs	r3, #0
 800077a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800077c:	2308      	movs	r3, #8
 800077e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000780:	23a8      	movs	r3, #168	@ 0xa8
 8000782:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000784:	2302      	movs	r3, #2
 8000786:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000788:	2307      	movs	r3, #7
 800078a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800078c:	f107 0320 	add.w	r3, r7, #32
 8000790:	4618      	mov	r0, r3
 8000792:	f000 fdb7 	bl	8001304 <HAL_RCC_OscConfig>
 8000796:	4603      	mov	r3, r0
 8000798:	2b00      	cmp	r3, #0
 800079a:	d001      	beq.n	80007a0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800079c:	f000 f9cc 	bl	8000b38 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007a0:	230f      	movs	r3, #15
 80007a2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007a4:	2302      	movs	r3, #2
 80007a6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007a8:	2300      	movs	r3, #0
 80007aa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007ac:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80007b0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007b6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80007b8:	f107 030c 	add.w	r3, r7, #12
 80007bc:	2105      	movs	r1, #5
 80007be:	4618      	mov	r0, r3
 80007c0:	f001 f818 	bl	80017f4 <HAL_RCC_ClockConfig>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d001      	beq.n	80007ce <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80007ca:	f000 f9b5 	bl	8000b38 <Error_Handler>
  }
}
 80007ce:	bf00      	nop
 80007d0:	3750      	adds	r7, #80	@ 0x50
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	40023800 	.word	0x40023800
 80007dc:	40007000 	.word	0x40007000

080007e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b08c      	sub	sp, #48	@ 0x30
 80007e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007e6:	f107 031c 	add.w	r3, r7, #28
 80007ea:	2200      	movs	r2, #0
 80007ec:	601a      	str	r2, [r3, #0]
 80007ee:	605a      	str	r2, [r3, #4]
 80007f0:	609a      	str	r2, [r3, #8]
 80007f2:	60da      	str	r2, [r3, #12]
 80007f4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007f6:	2300      	movs	r3, #0
 80007f8:	61bb      	str	r3, [r7, #24]
 80007fa:	4ba2      	ldr	r3, [pc, #648]	@ (8000a84 <MX_GPIO_Init+0x2a4>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fe:	4aa1      	ldr	r2, [pc, #644]	@ (8000a84 <MX_GPIO_Init+0x2a4>)
 8000800:	f043 0310 	orr.w	r3, r3, #16
 8000804:	6313      	str	r3, [r2, #48]	@ 0x30
 8000806:	4b9f      	ldr	r3, [pc, #636]	@ (8000a84 <MX_GPIO_Init+0x2a4>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080a:	f003 0310 	and.w	r3, r3, #16
 800080e:	61bb      	str	r3, [r7, #24]
 8000810:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000812:	2300      	movs	r3, #0
 8000814:	617b      	str	r3, [r7, #20]
 8000816:	4b9b      	ldr	r3, [pc, #620]	@ (8000a84 <MX_GPIO_Init+0x2a4>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081a:	4a9a      	ldr	r2, [pc, #616]	@ (8000a84 <MX_GPIO_Init+0x2a4>)
 800081c:	f043 0304 	orr.w	r3, r3, #4
 8000820:	6313      	str	r3, [r2, #48]	@ 0x30
 8000822:	4b98      	ldr	r3, [pc, #608]	@ (8000a84 <MX_GPIO_Init+0x2a4>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000826:	f003 0304 	and.w	r3, r3, #4
 800082a:	617b      	str	r3, [r7, #20]
 800082c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800082e:	2300      	movs	r3, #0
 8000830:	613b      	str	r3, [r7, #16]
 8000832:	4b94      	ldr	r3, [pc, #592]	@ (8000a84 <MX_GPIO_Init+0x2a4>)
 8000834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000836:	4a93      	ldr	r2, [pc, #588]	@ (8000a84 <MX_GPIO_Init+0x2a4>)
 8000838:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800083c:	6313      	str	r3, [r2, #48]	@ 0x30
 800083e:	4b91      	ldr	r3, [pc, #580]	@ (8000a84 <MX_GPIO_Init+0x2a4>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000842:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000846:	613b      	str	r3, [r7, #16]
 8000848:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800084a:	2300      	movs	r3, #0
 800084c:	60fb      	str	r3, [r7, #12]
 800084e:	4b8d      	ldr	r3, [pc, #564]	@ (8000a84 <MX_GPIO_Init+0x2a4>)
 8000850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000852:	4a8c      	ldr	r2, [pc, #560]	@ (8000a84 <MX_GPIO_Init+0x2a4>)
 8000854:	f043 0301 	orr.w	r3, r3, #1
 8000858:	6313      	str	r3, [r2, #48]	@ 0x30
 800085a:	4b8a      	ldr	r3, [pc, #552]	@ (8000a84 <MX_GPIO_Init+0x2a4>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085e:	f003 0301 	and.w	r3, r3, #1
 8000862:	60fb      	str	r3, [r7, #12]
 8000864:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000866:	2300      	movs	r3, #0
 8000868:	60bb      	str	r3, [r7, #8]
 800086a:	4b86      	ldr	r3, [pc, #536]	@ (8000a84 <MX_GPIO_Init+0x2a4>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086e:	4a85      	ldr	r2, [pc, #532]	@ (8000a84 <MX_GPIO_Init+0x2a4>)
 8000870:	f043 0302 	orr.w	r3, r3, #2
 8000874:	6313      	str	r3, [r2, #48]	@ 0x30
 8000876:	4b83      	ldr	r3, [pc, #524]	@ (8000a84 <MX_GPIO_Init+0x2a4>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087a:	f003 0302 	and.w	r3, r3, #2
 800087e:	60bb      	str	r3, [r7, #8]
 8000880:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000882:	2300      	movs	r3, #0
 8000884:	607b      	str	r3, [r7, #4]
 8000886:	4b7f      	ldr	r3, [pc, #508]	@ (8000a84 <MX_GPIO_Init+0x2a4>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088a:	4a7e      	ldr	r2, [pc, #504]	@ (8000a84 <MX_GPIO_Init+0x2a4>)
 800088c:	f043 0308 	orr.w	r3, r3, #8
 8000890:	6313      	str	r3, [r2, #48]	@ 0x30
 8000892:	4b7c      	ldr	r3, [pc, #496]	@ (8000a84 <MX_GPIO_Init+0x2a4>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000896:	f003 0308 	and.w	r3, r3, #8
 800089a:	607b      	str	r3, [r7, #4]
 800089c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800089e:	2200      	movs	r2, #0
 80008a0:	2108      	movs	r1, #8
 80008a2:	4879      	ldr	r0, [pc, #484]	@ (8000a88 <MX_GPIO_Init+0x2a8>)
 80008a4:	f000 fd14 	bl	80012d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80008a8:	2201      	movs	r2, #1
 80008aa:	2101      	movs	r1, #1
 80008ac:	4877      	ldr	r0, [pc, #476]	@ (8000a8c <MX_GPIO_Init+0x2ac>)
 80008ae:	f000 fd0f 	bl	80012d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80008b2:	2200      	movs	r2, #0
 80008b4:	f24f 0110 	movw	r1, #61456	@ 0xf010
 80008b8:	4875      	ldr	r0, [pc, #468]	@ (8000a90 <MX_GPIO_Init+0x2b0>)
 80008ba:	f000 fd09 	bl	80012d0 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80008be:	2308      	movs	r3, #8
 80008c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008c2:	2301      	movs	r3, #1
 80008c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c6:	2300      	movs	r3, #0
 80008c8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ca:	2300      	movs	r3, #0
 80008cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80008ce:	f107 031c 	add.w	r3, r7, #28
 80008d2:	4619      	mov	r1, r3
 80008d4:	486c      	ldr	r0, [pc, #432]	@ (8000a88 <MX_GPIO_Init+0x2a8>)
 80008d6:	f000 fb5f 	bl	8000f98 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80008da:	2301      	movs	r3, #1
 80008dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008de:	2301      	movs	r3, #1
 80008e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e2:	2300      	movs	r3, #0
 80008e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e6:	2300      	movs	r3, #0
 80008e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80008ea:	f107 031c 	add.w	r3, r7, #28
 80008ee:	4619      	mov	r1, r3
 80008f0:	4866      	ldr	r0, [pc, #408]	@ (8000a8c <MX_GPIO_Init+0x2ac>)
 80008f2:	f000 fb51 	bl	8000f98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80008f6:	2308      	movs	r3, #8
 80008f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008fa:	2302      	movs	r3, #2
 80008fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fe:	2300      	movs	r3, #0
 8000900:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000902:	2300      	movs	r3, #0
 8000904:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000906:	2305      	movs	r3, #5
 8000908:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800090a:	f107 031c 	add.w	r3, r7, #28
 800090e:	4619      	mov	r1, r3
 8000910:	485e      	ldr	r0, [pc, #376]	@ (8000a8c <MX_GPIO_Init+0x2ac>)
 8000912:	f000 fb41 	bl	8000f98 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000916:	2301      	movs	r3, #1
 8000918:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800091a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800091e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000920:	2300      	movs	r3, #0
 8000922:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000924:	f107 031c 	add.w	r3, r7, #28
 8000928:	4619      	mov	r1, r3
 800092a:	485a      	ldr	r0, [pc, #360]	@ (8000a94 <MX_GPIO_Init+0x2b4>)
 800092c:	f000 fb34 	bl	8000f98 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000930:	2310      	movs	r3, #16
 8000932:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000934:	2302      	movs	r3, #2
 8000936:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000938:	2300      	movs	r3, #0
 800093a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800093c:	2300      	movs	r3, #0
 800093e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000940:	2306      	movs	r3, #6
 8000942:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000944:	f107 031c 	add.w	r3, r7, #28
 8000948:	4619      	mov	r1, r3
 800094a:	4852      	ldr	r0, [pc, #328]	@ (8000a94 <MX_GPIO_Init+0x2b4>)
 800094c:	f000 fb24 	bl	8000f98 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000950:	23e0      	movs	r3, #224	@ 0xe0
 8000952:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000954:	2302      	movs	r3, #2
 8000956:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000958:	2300      	movs	r3, #0
 800095a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800095c:	2300      	movs	r3, #0
 800095e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000960:	2305      	movs	r3, #5
 8000962:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000964:	f107 031c 	add.w	r3, r7, #28
 8000968:	4619      	mov	r1, r3
 800096a:	484a      	ldr	r0, [pc, #296]	@ (8000a94 <MX_GPIO_Init+0x2b4>)
 800096c:	f000 fb14 	bl	8000f98 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000970:	2304      	movs	r3, #4
 8000972:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000974:	2300      	movs	r3, #0
 8000976:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000978:	2300      	movs	r3, #0
 800097a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800097c:	f107 031c 	add.w	r3, r7, #28
 8000980:	4619      	mov	r1, r3
 8000982:	4845      	ldr	r0, [pc, #276]	@ (8000a98 <MX_GPIO_Init+0x2b8>)
 8000984:	f000 fb08 	bl	8000f98 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000988:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800098c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800098e:	2302      	movs	r3, #2
 8000990:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000992:	2300      	movs	r3, #0
 8000994:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000996:	2300      	movs	r3, #0
 8000998:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800099a:	2305      	movs	r3, #5
 800099c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 800099e:	f107 031c 	add.w	r3, r7, #28
 80009a2:	4619      	mov	r1, r3
 80009a4:	483c      	ldr	r0, [pc, #240]	@ (8000a98 <MX_GPIO_Init+0x2b8>)
 80009a6:	f000 faf7 	bl	8000f98 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80009aa:	f24f 0310 	movw	r3, #61456	@ 0xf010
 80009ae:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009b0:	2301      	movs	r3, #1
 80009b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b4:	2300      	movs	r3, #0
 80009b6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009b8:	2300      	movs	r3, #0
 80009ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80009bc:	f107 031c 	add.w	r3, r7, #28
 80009c0:	4619      	mov	r1, r3
 80009c2:	4833      	ldr	r0, [pc, #204]	@ (8000a90 <MX_GPIO_Init+0x2b0>)
 80009c4:	f000 fae8 	bl	8000f98 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80009c8:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 80009cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ce:	2302      	movs	r3, #2
 80009d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d2:	2300      	movs	r3, #0
 80009d4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d6:	2300      	movs	r3, #0
 80009d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80009da:	2306      	movs	r3, #6
 80009dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009de:	f107 031c 	add.w	r3, r7, #28
 80009e2:	4619      	mov	r1, r3
 80009e4:	4829      	ldr	r0, [pc, #164]	@ (8000a8c <MX_GPIO_Init+0x2ac>)
 80009e6:	f000 fad7 	bl	8000f98 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80009ea:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80009ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009f0:	2300      	movs	r3, #0
 80009f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f4:	2300      	movs	r3, #0
 80009f6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80009f8:	f107 031c 	add.w	r3, r7, #28
 80009fc:	4619      	mov	r1, r3
 80009fe:	4825      	ldr	r0, [pc, #148]	@ (8000a94 <MX_GPIO_Init+0x2b4>)
 8000a00:	f000 faca 	bl	8000f98 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8000a04:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8000a08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a0a:	2302      	movs	r3, #2
 8000a0c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a12:	2300      	movs	r3, #0
 8000a14:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000a16:	230a      	movs	r3, #10
 8000a18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a1a:	f107 031c 	add.w	r3, r7, #28
 8000a1e:	4619      	mov	r1, r3
 8000a20:	481c      	ldr	r0, [pc, #112]	@ (8000a94 <MX_GPIO_Init+0x2b4>)
 8000a22:	f000 fab9 	bl	8000f98 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000a26:	2320      	movs	r3, #32
 8000a28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000a32:	f107 031c 	add.w	r3, r7, #28
 8000a36:	4619      	mov	r1, r3
 8000a38:	4815      	ldr	r0, [pc, #84]	@ (8000a90 <MX_GPIO_Init+0x2b0>)
 8000a3a:	f000 faad 	bl	8000f98 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000a3e:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000a42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a44:	2312      	movs	r3, #18
 8000a46:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a50:	2304      	movs	r3, #4
 8000a52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a54:	f107 031c 	add.w	r3, r7, #28
 8000a58:	4619      	mov	r1, r3
 8000a5a:	480f      	ldr	r0, [pc, #60]	@ (8000a98 <MX_GPIO_Init+0x2b8>)
 8000a5c:	f000 fa9c 	bl	8000f98 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000a60:	2302      	movs	r3, #2
 8000a62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a64:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000a68:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000a6e:	f107 031c 	add.w	r3, r7, #28
 8000a72:	4619      	mov	r1, r3
 8000a74:	4804      	ldr	r0, [pc, #16]	@ (8000a88 <MX_GPIO_Init+0x2a8>)
 8000a76:	f000 fa8f 	bl	8000f98 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a7a:	bf00      	nop
 8000a7c:	3730      	adds	r7, #48	@ 0x30
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	bf00      	nop
 8000a84:	40023800 	.word	0x40023800
 8000a88:	40021000 	.word	0x40021000
 8000a8c:	40020800 	.word	0x40020800
 8000a90:	40020c00 	.word	0x40020c00
 8000a94:	40020000 	.word	0x40020000
 8000a98:	40020400 	.word	0x40020400

08000a9c <task1_handler>:

/* USER CODE BEGIN 4 */

static void task1_handler(void* parameters){
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b09c      	sub	sp, #112	@ 0x70
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
	char msg[100];
	while(1){
		//printf("%s\n", (char*)parameters); //calling thirdParty>SEGGER>SEGGER>Syscalls>>SEGGER_RTT_Syscalls_GCC.c
		 snprintf(msg,100,"%s\n",(char*)parameters); //we want string type for SEGGER_SYSVIEW_Print
 8000aa4:	f107 000c 	add.w	r0, r7, #12
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	4a09      	ldr	r2, [pc, #36]	@ (8000ad0 <task1_handler+0x34>)
 8000aac:	2164      	movs	r1, #100	@ 0x64
 8000aae:	f005 f903 	bl	8005cb8 <sniprintf>
		 SEGGER_SYSVIEW_PrintfTarget(msg);//void SEGGER_SYSVIEW_Print(const char * s)
 8000ab2:	f107 030c 	add.w	r3, r7, #12
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f004 ff8c 	bl	80059d4 <SEGGER_SYSVIEW_PrintfTarget>
		taskYIELD();
 8000abc:	4b05      	ldr	r3, [pc, #20]	@ (8000ad4 <task1_handler+0x38>)
 8000abe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000ac2:	601a      	str	r2, [r3, #0]
 8000ac4:	f3bf 8f4f 	dsb	sy
 8000ac8:	f3bf 8f6f 	isb	sy
		 snprintf(msg,100,"%s\n",(char*)parameters); //we want string type for SEGGER_SYSVIEW_Print
 8000acc:	bf00      	nop
 8000ace:	e7e9      	b.n	8000aa4 <task1_handler+0x8>
 8000ad0:	08006dac 	.word	0x08006dac
 8000ad4:	e000ed04 	.word	0xe000ed04

08000ad8 <task2_handler>:
	}
}

static void task2_handler(void* parameters){
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b09c      	sub	sp, #112	@ 0x70
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
	char msg[100];
	while(1){
		//printf("%s\n", (char*)parameters);
		snprintf(msg,100,"%s\n",(char*)parameters); //we want string type for SEGGER_SYSVIEW_Print
 8000ae0:	f107 000c 	add.w	r0, r7, #12
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	4a09      	ldr	r2, [pc, #36]	@ (8000b0c <task2_handler+0x34>)
 8000ae8:	2164      	movs	r1, #100	@ 0x64
 8000aea:	f005 f8e5 	bl	8005cb8 <sniprintf>
		SEGGER_SYSVIEW_PrintfTarget(msg);//void SEGGER_SYSVIEW_Print(const char * s)
 8000aee:	f107 030c 	add.w	r3, r7, #12
 8000af2:	4618      	mov	r0, r3
 8000af4:	f004 ff6e 	bl	80059d4 <SEGGER_SYSVIEW_PrintfTarget>
		taskYIELD();
 8000af8:	4b05      	ldr	r3, [pc, #20]	@ (8000b10 <task2_handler+0x38>)
 8000afa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000afe:	601a      	str	r2, [r3, #0]
 8000b00:	f3bf 8f4f 	dsb	sy
 8000b04:	f3bf 8f6f 	isb	sy
		snprintf(msg,100,"%s\n",(char*)parameters); //we want string type for SEGGER_SYSVIEW_Print
 8000b08:	bf00      	nop
 8000b0a:	e7e9      	b.n	8000ae0 <task2_handler+0x8>
 8000b0c:	08006dac 	.word	0x08006dac
 8000b10:	e000ed04 	.word	0xe000ed04

08000b14 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	4a04      	ldr	r2, [pc, #16]	@ (8000b34 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b22:	4293      	cmp	r3, r2
 8000b24:	d101      	bne.n	8000b2a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000b26:	f000 f935 	bl	8000d94 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b2a:	bf00      	nop
 8000b2c:	3708      	adds	r7, #8
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	40001000 	.word	0x40001000

08000b38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b3c:	b672      	cpsid	i
}
 8000b3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b40:	bf00      	nop
 8000b42:	e7fd      	b.n	8000b40 <Error_Handler+0x8>

08000b44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b082      	sub	sp, #8
 8000b48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	607b      	str	r3, [r7, #4]
 8000b4e:	4b10      	ldr	r3, [pc, #64]	@ (8000b90 <HAL_MspInit+0x4c>)
 8000b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b52:	4a0f      	ldr	r2, [pc, #60]	@ (8000b90 <HAL_MspInit+0x4c>)
 8000b54:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b58:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b5a:	4b0d      	ldr	r3, [pc, #52]	@ (8000b90 <HAL_MspInit+0x4c>)
 8000b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b5e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b62:	607b      	str	r3, [r7, #4]
 8000b64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b66:	2300      	movs	r3, #0
 8000b68:	603b      	str	r3, [r7, #0]
 8000b6a:	4b09      	ldr	r3, [pc, #36]	@ (8000b90 <HAL_MspInit+0x4c>)
 8000b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b6e:	4a08      	ldr	r2, [pc, #32]	@ (8000b90 <HAL_MspInit+0x4c>)
 8000b70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b74:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b76:	4b06      	ldr	r3, [pc, #24]	@ (8000b90 <HAL_MspInit+0x4c>)
 8000b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b7e:	603b      	str	r3, [r7, #0]
 8000b80:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  vInitPrioGroupValue();
 8000b82:	f002 f8d3 	bl	8002d2c <vInitPrioGroupValue>
  /* USER CODE END MspInit 1 */
}
 8000b86:	bf00      	nop
 8000b88:	3708      	adds	r7, #8
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	40023800 	.word	0x40023800

08000b94 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b08e      	sub	sp, #56	@ 0x38
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	60fb      	str	r3, [r7, #12]
 8000ba8:	4b33      	ldr	r3, [pc, #204]	@ (8000c78 <HAL_InitTick+0xe4>)
 8000baa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bac:	4a32      	ldr	r2, [pc, #200]	@ (8000c78 <HAL_InitTick+0xe4>)
 8000bae:	f043 0310 	orr.w	r3, r3, #16
 8000bb2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bb4:	4b30      	ldr	r3, [pc, #192]	@ (8000c78 <HAL_InitTick+0xe4>)
 8000bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bb8:	f003 0310 	and.w	r3, r3, #16
 8000bbc:	60fb      	str	r3, [r7, #12]
 8000bbe:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000bc0:	f107 0210 	add.w	r2, r7, #16
 8000bc4:	f107 0314 	add.w	r3, r7, #20
 8000bc8:	4611      	mov	r1, r2
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f001 f81e 	bl	8001c0c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000bd0:	6a3b      	ldr	r3, [r7, #32]
 8000bd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000bd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d103      	bne.n	8000be2 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000bda:	f001 f803 	bl	8001be4 <HAL_RCC_GetPCLK1Freq>
 8000bde:	6378      	str	r0, [r7, #52]	@ 0x34
 8000be0:	e004      	b.n	8000bec <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000be2:	f000 ffff 	bl	8001be4 <HAL_RCC_GetPCLK1Freq>
 8000be6:	4603      	mov	r3, r0
 8000be8:	005b      	lsls	r3, r3, #1
 8000bea:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000bec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000bee:	4a23      	ldr	r2, [pc, #140]	@ (8000c7c <HAL_InitTick+0xe8>)
 8000bf0:	fba2 2303 	umull	r2, r3, r2, r3
 8000bf4:	0c9b      	lsrs	r3, r3, #18
 8000bf6:	3b01      	subs	r3, #1
 8000bf8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000bfa:	4b21      	ldr	r3, [pc, #132]	@ (8000c80 <HAL_InitTick+0xec>)
 8000bfc:	4a21      	ldr	r2, [pc, #132]	@ (8000c84 <HAL_InitTick+0xf0>)
 8000bfe:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000c00:	4b1f      	ldr	r3, [pc, #124]	@ (8000c80 <HAL_InitTick+0xec>)
 8000c02:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000c06:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000c08:	4a1d      	ldr	r2, [pc, #116]	@ (8000c80 <HAL_InitTick+0xec>)
 8000c0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c0c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000c0e:	4b1c      	ldr	r3, [pc, #112]	@ (8000c80 <HAL_InitTick+0xec>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c14:	4b1a      	ldr	r3, [pc, #104]	@ (8000c80 <HAL_InitTick+0xec>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c1a:	4b19      	ldr	r3, [pc, #100]	@ (8000c80 <HAL_InitTick+0xec>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000c20:	4817      	ldr	r0, [pc, #92]	@ (8000c80 <HAL_InitTick+0xec>)
 8000c22:	f001 f825 	bl	8001c70 <HAL_TIM_Base_Init>
 8000c26:	4603      	mov	r3, r0
 8000c28:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000c2c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d11b      	bne.n	8000c6c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000c34:	4812      	ldr	r0, [pc, #72]	@ (8000c80 <HAL_InitTick+0xec>)
 8000c36:	f001 f875 	bl	8001d24 <HAL_TIM_Base_Start_IT>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000c40:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d111      	bne.n	8000c6c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000c48:	2036      	movs	r0, #54	@ 0x36
 8000c4a:	f000 f997 	bl	8000f7c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	2b0f      	cmp	r3, #15
 8000c52:	d808      	bhi.n	8000c66 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000c54:	2200      	movs	r2, #0
 8000c56:	6879      	ldr	r1, [r7, #4]
 8000c58:	2036      	movs	r0, #54	@ 0x36
 8000c5a:	f000 f973 	bl	8000f44 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c5e:	4a0a      	ldr	r2, [pc, #40]	@ (8000c88 <HAL_InitTick+0xf4>)
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	6013      	str	r3, [r2, #0]
 8000c64:	e002      	b.n	8000c6c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000c66:	2301      	movs	r3, #1
 8000c68:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000c6c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	3738      	adds	r7, #56	@ 0x38
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	40023800 	.word	0x40023800
 8000c7c:	431bde83 	.word	0x431bde83
 8000c80:	2000009c 	.word	0x2000009c
 8000c84:	40001000 	.word	0x40001000
 8000c88:	20000004 	.word	0x20000004

08000c8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c90:	bf00      	nop
 8000c92:	e7fd      	b.n	8000c90 <NMI_Handler+0x4>

08000c94 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c94:	b480      	push	{r7}
 8000c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c98:	bf00      	nop
 8000c9a:	e7fd      	b.n	8000c98 <HardFault_Handler+0x4>

08000c9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ca0:	bf00      	nop
 8000ca2:	e7fd      	b.n	8000ca0 <MemManage_Handler+0x4>

08000ca4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ca8:	bf00      	nop
 8000caa:	e7fd      	b.n	8000ca8 <BusFault_Handler+0x4>

08000cac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cb0:	bf00      	nop
 8000cb2:	e7fd      	b.n	8000cb0 <UsageFault_Handler+0x4>

08000cb4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cb8:	bf00      	nop
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr
	...

08000cc4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000cc8:	4802      	ldr	r0, [pc, #8]	@ (8000cd4 <TIM6_DAC_IRQHandler+0x10>)
 8000cca:	f001 f89b 	bl	8001e04 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000cce:	bf00      	nop
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	2000009c 	.word	0x2000009c

08000cd8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cdc:	4b06      	ldr	r3, [pc, #24]	@ (8000cf8 <SystemInit+0x20>)
 8000cde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ce2:	4a05      	ldr	r2, [pc, #20]	@ (8000cf8 <SystemInit+0x20>)
 8000ce4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ce8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cec:	bf00      	nop
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop
 8000cf8:	e000ed00 	.word	0xe000ed00

08000cfc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000cfc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d34 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000d00:	f7ff ffea 	bl	8000cd8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d04:	480c      	ldr	r0, [pc, #48]	@ (8000d38 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d06:	490d      	ldr	r1, [pc, #52]	@ (8000d3c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d08:	4a0d      	ldr	r2, [pc, #52]	@ (8000d40 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d0c:	e002      	b.n	8000d14 <LoopCopyDataInit>

08000d0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d12:	3304      	adds	r3, #4

08000d14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d18:	d3f9      	bcc.n	8000d0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d1a:	4a0a      	ldr	r2, [pc, #40]	@ (8000d44 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d1c:	4c0a      	ldr	r4, [pc, #40]	@ (8000d48 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d20:	e001      	b.n	8000d26 <LoopFillZerobss>

08000d22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d24:	3204      	adds	r2, #4

08000d26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d28:	d3fb      	bcc.n	8000d22 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d2a:	f005 f88b 	bl	8005e44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d2e:	f7ff fc8d 	bl	800064c <main>
  bx  lr    
 8000d32:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000d34:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d3c:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8000d40:	08006f28 	.word	0x08006f28
  ldr r2, =_sbss
 8000d44:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8000d48:	20014690 	.word	0x20014690

08000d4c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d4c:	e7fe      	b.n	8000d4c <ADC_IRQHandler>
	...

08000d50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d54:	4b0e      	ldr	r3, [pc, #56]	@ (8000d90 <HAL_Init+0x40>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	4a0d      	ldr	r2, [pc, #52]	@ (8000d90 <HAL_Init+0x40>)
 8000d5a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d5e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d60:	4b0b      	ldr	r3, [pc, #44]	@ (8000d90 <HAL_Init+0x40>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4a0a      	ldr	r2, [pc, #40]	@ (8000d90 <HAL_Init+0x40>)
 8000d66:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d6a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d6c:	4b08      	ldr	r3, [pc, #32]	@ (8000d90 <HAL_Init+0x40>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4a07      	ldr	r2, [pc, #28]	@ (8000d90 <HAL_Init+0x40>)
 8000d72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d76:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d78:	2003      	movs	r0, #3
 8000d7a:	f000 f8d8 	bl	8000f2e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d7e:	200f      	movs	r0, #15
 8000d80:	f7ff ff08 	bl	8000b94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d84:	f7ff fede 	bl	8000b44 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d88:	2300      	movs	r3, #0
}
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	40023c00 	.word	0x40023c00

08000d94 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d98:	4b06      	ldr	r3, [pc, #24]	@ (8000db4 <HAL_IncTick+0x20>)
 8000d9a:	781b      	ldrb	r3, [r3, #0]
 8000d9c:	461a      	mov	r2, r3
 8000d9e:	4b06      	ldr	r3, [pc, #24]	@ (8000db8 <HAL_IncTick+0x24>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	4413      	add	r3, r2
 8000da4:	4a04      	ldr	r2, [pc, #16]	@ (8000db8 <HAL_IncTick+0x24>)
 8000da6:	6013      	str	r3, [r2, #0]
}
 8000da8:	bf00      	nop
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop
 8000db4:	20000008 	.word	0x20000008
 8000db8:	200000e4 	.word	0x200000e4

08000dbc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	af00      	add	r7, sp, #0
  return uwTick;
 8000dc0:	4b03      	ldr	r3, [pc, #12]	@ (8000dd0 <HAL_GetTick+0x14>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
}
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dcc:	4770      	bx	lr
 8000dce:	bf00      	nop
 8000dd0:	200000e4 	.word	0x200000e4

08000dd4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b085      	sub	sp, #20
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	f003 0307 	and.w	r3, r3, #7
 8000de2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000de4:	4b0c      	ldr	r3, [pc, #48]	@ (8000e18 <__NVIC_SetPriorityGrouping+0x44>)
 8000de6:	68db      	ldr	r3, [r3, #12]
 8000de8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dea:	68ba      	ldr	r2, [r7, #8]
 8000dec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000df0:	4013      	ands	r3, r2
 8000df2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000df8:	68bb      	ldr	r3, [r7, #8]
 8000dfa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000dfc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e00:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e06:	4a04      	ldr	r2, [pc, #16]	@ (8000e18 <__NVIC_SetPriorityGrouping+0x44>)
 8000e08:	68bb      	ldr	r3, [r7, #8]
 8000e0a:	60d3      	str	r3, [r2, #12]
}
 8000e0c:	bf00      	nop
 8000e0e:	3714      	adds	r7, #20
 8000e10:	46bd      	mov	sp, r7
 8000e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e16:	4770      	bx	lr
 8000e18:	e000ed00 	.word	0xe000ed00

08000e1c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e20:	4b04      	ldr	r3, [pc, #16]	@ (8000e34 <__NVIC_GetPriorityGrouping+0x18>)
 8000e22:	68db      	ldr	r3, [r3, #12]
 8000e24:	0a1b      	lsrs	r3, r3, #8
 8000e26:	f003 0307 	and.w	r3, r3, #7
}
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e32:	4770      	bx	lr
 8000e34:	e000ed00 	.word	0xe000ed00

08000e38 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	b083      	sub	sp, #12
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	4603      	mov	r3, r0
 8000e40:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	db0b      	blt.n	8000e62 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e4a:	79fb      	ldrb	r3, [r7, #7]
 8000e4c:	f003 021f 	and.w	r2, r3, #31
 8000e50:	4907      	ldr	r1, [pc, #28]	@ (8000e70 <__NVIC_EnableIRQ+0x38>)
 8000e52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e56:	095b      	lsrs	r3, r3, #5
 8000e58:	2001      	movs	r0, #1
 8000e5a:	fa00 f202 	lsl.w	r2, r0, r2
 8000e5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000e62:	bf00      	nop
 8000e64:	370c      	adds	r7, #12
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr
 8000e6e:	bf00      	nop
 8000e70:	e000e100 	.word	0xe000e100

08000e74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b083      	sub	sp, #12
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	6039      	str	r1, [r7, #0]
 8000e7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	db0a      	blt.n	8000e9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	b2da      	uxtb	r2, r3
 8000e8c:	490c      	ldr	r1, [pc, #48]	@ (8000ec0 <__NVIC_SetPriority+0x4c>)
 8000e8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e92:	0112      	lsls	r2, r2, #4
 8000e94:	b2d2      	uxtb	r2, r2
 8000e96:	440b      	add	r3, r1
 8000e98:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e9c:	e00a      	b.n	8000eb4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e9e:	683b      	ldr	r3, [r7, #0]
 8000ea0:	b2da      	uxtb	r2, r3
 8000ea2:	4908      	ldr	r1, [pc, #32]	@ (8000ec4 <__NVIC_SetPriority+0x50>)
 8000ea4:	79fb      	ldrb	r3, [r7, #7]
 8000ea6:	f003 030f 	and.w	r3, r3, #15
 8000eaa:	3b04      	subs	r3, #4
 8000eac:	0112      	lsls	r2, r2, #4
 8000eae:	b2d2      	uxtb	r2, r2
 8000eb0:	440b      	add	r3, r1
 8000eb2:	761a      	strb	r2, [r3, #24]
}
 8000eb4:	bf00      	nop
 8000eb6:	370c      	adds	r7, #12
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebe:	4770      	bx	lr
 8000ec0:	e000e100 	.word	0xe000e100
 8000ec4:	e000ed00 	.word	0xe000ed00

08000ec8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b089      	sub	sp, #36	@ 0x24
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	60f8      	str	r0, [r7, #12]
 8000ed0:	60b9      	str	r1, [r7, #8]
 8000ed2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	f003 0307 	and.w	r3, r3, #7
 8000eda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000edc:	69fb      	ldr	r3, [r7, #28]
 8000ede:	f1c3 0307 	rsb	r3, r3, #7
 8000ee2:	2b04      	cmp	r3, #4
 8000ee4:	bf28      	it	cs
 8000ee6:	2304      	movcs	r3, #4
 8000ee8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000eea:	69fb      	ldr	r3, [r7, #28]
 8000eec:	3304      	adds	r3, #4
 8000eee:	2b06      	cmp	r3, #6
 8000ef0:	d902      	bls.n	8000ef8 <NVIC_EncodePriority+0x30>
 8000ef2:	69fb      	ldr	r3, [r7, #28]
 8000ef4:	3b03      	subs	r3, #3
 8000ef6:	e000      	b.n	8000efa <NVIC_EncodePriority+0x32>
 8000ef8:	2300      	movs	r3, #0
 8000efa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000efc:	f04f 32ff 	mov.w	r2, #4294967295
 8000f00:	69bb      	ldr	r3, [r7, #24]
 8000f02:	fa02 f303 	lsl.w	r3, r2, r3
 8000f06:	43da      	mvns	r2, r3
 8000f08:	68bb      	ldr	r3, [r7, #8]
 8000f0a:	401a      	ands	r2, r3
 8000f0c:	697b      	ldr	r3, [r7, #20]
 8000f0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f10:	f04f 31ff 	mov.w	r1, #4294967295
 8000f14:	697b      	ldr	r3, [r7, #20]
 8000f16:	fa01 f303 	lsl.w	r3, r1, r3
 8000f1a:	43d9      	mvns	r1, r3
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f20:	4313      	orrs	r3, r2
         );
}
 8000f22:	4618      	mov	r0, r3
 8000f24:	3724      	adds	r7, #36	@ 0x24
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr

08000f2e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f2e:	b580      	push	{r7, lr}
 8000f30:	b082      	sub	sp, #8
 8000f32:	af00      	add	r7, sp, #0
 8000f34:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f36:	6878      	ldr	r0, [r7, #4]
 8000f38:	f7ff ff4c 	bl	8000dd4 <__NVIC_SetPriorityGrouping>
}
 8000f3c:	bf00      	nop
 8000f3e:	3708      	adds	r7, #8
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}

08000f44 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b086      	sub	sp, #24
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	60b9      	str	r1, [r7, #8]
 8000f4e:	607a      	str	r2, [r7, #4]
 8000f50:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f52:	2300      	movs	r3, #0
 8000f54:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f56:	f7ff ff61 	bl	8000e1c <__NVIC_GetPriorityGrouping>
 8000f5a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f5c:	687a      	ldr	r2, [r7, #4]
 8000f5e:	68b9      	ldr	r1, [r7, #8]
 8000f60:	6978      	ldr	r0, [r7, #20]
 8000f62:	f7ff ffb1 	bl	8000ec8 <NVIC_EncodePriority>
 8000f66:	4602      	mov	r2, r0
 8000f68:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f6c:	4611      	mov	r1, r2
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f7ff ff80 	bl	8000e74 <__NVIC_SetPriority>
}
 8000f74:	bf00      	nop
 8000f76:	3718      	adds	r7, #24
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}

08000f7c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	4603      	mov	r3, r0
 8000f84:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f7ff ff54 	bl	8000e38 <__NVIC_EnableIRQ>
}
 8000f90:	bf00      	nop
 8000f92:	3708      	adds	r7, #8
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}

08000f98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b089      	sub	sp, #36	@ 0x24
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
 8000fa0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000faa:	2300      	movs	r3, #0
 8000fac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000fae:	2300      	movs	r3, #0
 8000fb0:	61fb      	str	r3, [r7, #28]
 8000fb2:	e16b      	b.n	800128c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	69fb      	ldr	r3, [r7, #28]
 8000fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fbc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	697a      	ldr	r2, [r7, #20]
 8000fc4:	4013      	ands	r3, r2
 8000fc6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000fc8:	693a      	ldr	r2, [r7, #16]
 8000fca:	697b      	ldr	r3, [r7, #20]
 8000fcc:	429a      	cmp	r2, r3
 8000fce:	f040 815a 	bne.w	8001286 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	685b      	ldr	r3, [r3, #4]
 8000fd6:	f003 0303 	and.w	r3, r3, #3
 8000fda:	2b01      	cmp	r3, #1
 8000fdc:	d005      	beq.n	8000fea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	685b      	ldr	r3, [r3, #4]
 8000fe2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fe6:	2b02      	cmp	r3, #2
 8000fe8:	d130      	bne.n	800104c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	689b      	ldr	r3, [r3, #8]
 8000fee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000ff0:	69fb      	ldr	r3, [r7, #28]
 8000ff2:	005b      	lsls	r3, r3, #1
 8000ff4:	2203      	movs	r2, #3
 8000ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffa:	43db      	mvns	r3, r3
 8000ffc:	69ba      	ldr	r2, [r7, #24]
 8000ffe:	4013      	ands	r3, r2
 8001000:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	68da      	ldr	r2, [r3, #12]
 8001006:	69fb      	ldr	r3, [r7, #28]
 8001008:	005b      	lsls	r3, r3, #1
 800100a:	fa02 f303 	lsl.w	r3, r2, r3
 800100e:	69ba      	ldr	r2, [r7, #24]
 8001010:	4313      	orrs	r3, r2
 8001012:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	69ba      	ldr	r2, [r7, #24]
 8001018:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001020:	2201      	movs	r2, #1
 8001022:	69fb      	ldr	r3, [r7, #28]
 8001024:	fa02 f303 	lsl.w	r3, r2, r3
 8001028:	43db      	mvns	r3, r3
 800102a:	69ba      	ldr	r2, [r7, #24]
 800102c:	4013      	ands	r3, r2
 800102e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	685b      	ldr	r3, [r3, #4]
 8001034:	091b      	lsrs	r3, r3, #4
 8001036:	f003 0201 	and.w	r2, r3, #1
 800103a:	69fb      	ldr	r3, [r7, #28]
 800103c:	fa02 f303 	lsl.w	r3, r2, r3
 8001040:	69ba      	ldr	r2, [r7, #24]
 8001042:	4313      	orrs	r3, r2
 8001044:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	69ba      	ldr	r2, [r7, #24]
 800104a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	f003 0303 	and.w	r3, r3, #3
 8001054:	2b03      	cmp	r3, #3
 8001056:	d017      	beq.n	8001088 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	68db      	ldr	r3, [r3, #12]
 800105c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800105e:	69fb      	ldr	r3, [r7, #28]
 8001060:	005b      	lsls	r3, r3, #1
 8001062:	2203      	movs	r2, #3
 8001064:	fa02 f303 	lsl.w	r3, r2, r3
 8001068:	43db      	mvns	r3, r3
 800106a:	69ba      	ldr	r2, [r7, #24]
 800106c:	4013      	ands	r3, r2
 800106e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	689a      	ldr	r2, [r3, #8]
 8001074:	69fb      	ldr	r3, [r7, #28]
 8001076:	005b      	lsls	r3, r3, #1
 8001078:	fa02 f303 	lsl.w	r3, r2, r3
 800107c:	69ba      	ldr	r2, [r7, #24]
 800107e:	4313      	orrs	r3, r2
 8001080:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	69ba      	ldr	r2, [r7, #24]
 8001086:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	f003 0303 	and.w	r3, r3, #3
 8001090:	2b02      	cmp	r3, #2
 8001092:	d123      	bne.n	80010dc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001094:	69fb      	ldr	r3, [r7, #28]
 8001096:	08da      	lsrs	r2, r3, #3
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	3208      	adds	r2, #8
 800109c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80010a2:	69fb      	ldr	r3, [r7, #28]
 80010a4:	f003 0307 	and.w	r3, r3, #7
 80010a8:	009b      	lsls	r3, r3, #2
 80010aa:	220f      	movs	r2, #15
 80010ac:	fa02 f303 	lsl.w	r3, r2, r3
 80010b0:	43db      	mvns	r3, r3
 80010b2:	69ba      	ldr	r2, [r7, #24]
 80010b4:	4013      	ands	r3, r2
 80010b6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	691a      	ldr	r2, [r3, #16]
 80010bc:	69fb      	ldr	r3, [r7, #28]
 80010be:	f003 0307 	and.w	r3, r3, #7
 80010c2:	009b      	lsls	r3, r3, #2
 80010c4:	fa02 f303 	lsl.w	r3, r2, r3
 80010c8:	69ba      	ldr	r2, [r7, #24]
 80010ca:	4313      	orrs	r3, r2
 80010cc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80010ce:	69fb      	ldr	r3, [r7, #28]
 80010d0:	08da      	lsrs	r2, r3, #3
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	3208      	adds	r2, #8
 80010d6:	69b9      	ldr	r1, [r7, #24]
 80010d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	005b      	lsls	r3, r3, #1
 80010e6:	2203      	movs	r2, #3
 80010e8:	fa02 f303 	lsl.w	r3, r2, r3
 80010ec:	43db      	mvns	r3, r3
 80010ee:	69ba      	ldr	r2, [r7, #24]
 80010f0:	4013      	ands	r3, r2
 80010f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	f003 0203 	and.w	r2, r3, #3
 80010fc:	69fb      	ldr	r3, [r7, #28]
 80010fe:	005b      	lsls	r3, r3, #1
 8001100:	fa02 f303 	lsl.w	r3, r2, r3
 8001104:	69ba      	ldr	r2, [r7, #24]
 8001106:	4313      	orrs	r3, r2
 8001108:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	69ba      	ldr	r2, [r7, #24]
 800110e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	685b      	ldr	r3, [r3, #4]
 8001114:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001118:	2b00      	cmp	r3, #0
 800111a:	f000 80b4 	beq.w	8001286 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800111e:	2300      	movs	r3, #0
 8001120:	60fb      	str	r3, [r7, #12]
 8001122:	4b60      	ldr	r3, [pc, #384]	@ (80012a4 <HAL_GPIO_Init+0x30c>)
 8001124:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001126:	4a5f      	ldr	r2, [pc, #380]	@ (80012a4 <HAL_GPIO_Init+0x30c>)
 8001128:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800112c:	6453      	str	r3, [r2, #68]	@ 0x44
 800112e:	4b5d      	ldr	r3, [pc, #372]	@ (80012a4 <HAL_GPIO_Init+0x30c>)
 8001130:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001132:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001136:	60fb      	str	r3, [r7, #12]
 8001138:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800113a:	4a5b      	ldr	r2, [pc, #364]	@ (80012a8 <HAL_GPIO_Init+0x310>)
 800113c:	69fb      	ldr	r3, [r7, #28]
 800113e:	089b      	lsrs	r3, r3, #2
 8001140:	3302      	adds	r3, #2
 8001142:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001146:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001148:	69fb      	ldr	r3, [r7, #28]
 800114a:	f003 0303 	and.w	r3, r3, #3
 800114e:	009b      	lsls	r3, r3, #2
 8001150:	220f      	movs	r2, #15
 8001152:	fa02 f303 	lsl.w	r3, r2, r3
 8001156:	43db      	mvns	r3, r3
 8001158:	69ba      	ldr	r2, [r7, #24]
 800115a:	4013      	ands	r3, r2
 800115c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	4a52      	ldr	r2, [pc, #328]	@ (80012ac <HAL_GPIO_Init+0x314>)
 8001162:	4293      	cmp	r3, r2
 8001164:	d02b      	beq.n	80011be <HAL_GPIO_Init+0x226>
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	4a51      	ldr	r2, [pc, #324]	@ (80012b0 <HAL_GPIO_Init+0x318>)
 800116a:	4293      	cmp	r3, r2
 800116c:	d025      	beq.n	80011ba <HAL_GPIO_Init+0x222>
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	4a50      	ldr	r2, [pc, #320]	@ (80012b4 <HAL_GPIO_Init+0x31c>)
 8001172:	4293      	cmp	r3, r2
 8001174:	d01f      	beq.n	80011b6 <HAL_GPIO_Init+0x21e>
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	4a4f      	ldr	r2, [pc, #316]	@ (80012b8 <HAL_GPIO_Init+0x320>)
 800117a:	4293      	cmp	r3, r2
 800117c:	d019      	beq.n	80011b2 <HAL_GPIO_Init+0x21a>
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	4a4e      	ldr	r2, [pc, #312]	@ (80012bc <HAL_GPIO_Init+0x324>)
 8001182:	4293      	cmp	r3, r2
 8001184:	d013      	beq.n	80011ae <HAL_GPIO_Init+0x216>
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	4a4d      	ldr	r2, [pc, #308]	@ (80012c0 <HAL_GPIO_Init+0x328>)
 800118a:	4293      	cmp	r3, r2
 800118c:	d00d      	beq.n	80011aa <HAL_GPIO_Init+0x212>
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	4a4c      	ldr	r2, [pc, #304]	@ (80012c4 <HAL_GPIO_Init+0x32c>)
 8001192:	4293      	cmp	r3, r2
 8001194:	d007      	beq.n	80011a6 <HAL_GPIO_Init+0x20e>
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	4a4b      	ldr	r2, [pc, #300]	@ (80012c8 <HAL_GPIO_Init+0x330>)
 800119a:	4293      	cmp	r3, r2
 800119c:	d101      	bne.n	80011a2 <HAL_GPIO_Init+0x20a>
 800119e:	2307      	movs	r3, #7
 80011a0:	e00e      	b.n	80011c0 <HAL_GPIO_Init+0x228>
 80011a2:	2308      	movs	r3, #8
 80011a4:	e00c      	b.n	80011c0 <HAL_GPIO_Init+0x228>
 80011a6:	2306      	movs	r3, #6
 80011a8:	e00a      	b.n	80011c0 <HAL_GPIO_Init+0x228>
 80011aa:	2305      	movs	r3, #5
 80011ac:	e008      	b.n	80011c0 <HAL_GPIO_Init+0x228>
 80011ae:	2304      	movs	r3, #4
 80011b0:	e006      	b.n	80011c0 <HAL_GPIO_Init+0x228>
 80011b2:	2303      	movs	r3, #3
 80011b4:	e004      	b.n	80011c0 <HAL_GPIO_Init+0x228>
 80011b6:	2302      	movs	r3, #2
 80011b8:	e002      	b.n	80011c0 <HAL_GPIO_Init+0x228>
 80011ba:	2301      	movs	r3, #1
 80011bc:	e000      	b.n	80011c0 <HAL_GPIO_Init+0x228>
 80011be:	2300      	movs	r3, #0
 80011c0:	69fa      	ldr	r2, [r7, #28]
 80011c2:	f002 0203 	and.w	r2, r2, #3
 80011c6:	0092      	lsls	r2, r2, #2
 80011c8:	4093      	lsls	r3, r2
 80011ca:	69ba      	ldr	r2, [r7, #24]
 80011cc:	4313      	orrs	r3, r2
 80011ce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80011d0:	4935      	ldr	r1, [pc, #212]	@ (80012a8 <HAL_GPIO_Init+0x310>)
 80011d2:	69fb      	ldr	r3, [r7, #28]
 80011d4:	089b      	lsrs	r3, r3, #2
 80011d6:	3302      	adds	r3, #2
 80011d8:	69ba      	ldr	r2, [r7, #24]
 80011da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011de:	4b3b      	ldr	r3, [pc, #236]	@ (80012cc <HAL_GPIO_Init+0x334>)
 80011e0:	689b      	ldr	r3, [r3, #8]
 80011e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011e4:	693b      	ldr	r3, [r7, #16]
 80011e6:	43db      	mvns	r3, r3
 80011e8:	69ba      	ldr	r2, [r7, #24]
 80011ea:	4013      	ands	r3, r2
 80011ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	685b      	ldr	r3, [r3, #4]
 80011f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d003      	beq.n	8001202 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80011fa:	69ba      	ldr	r2, [r7, #24]
 80011fc:	693b      	ldr	r3, [r7, #16]
 80011fe:	4313      	orrs	r3, r2
 8001200:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001202:	4a32      	ldr	r2, [pc, #200]	@ (80012cc <HAL_GPIO_Init+0x334>)
 8001204:	69bb      	ldr	r3, [r7, #24]
 8001206:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001208:	4b30      	ldr	r3, [pc, #192]	@ (80012cc <HAL_GPIO_Init+0x334>)
 800120a:	68db      	ldr	r3, [r3, #12]
 800120c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800120e:	693b      	ldr	r3, [r7, #16]
 8001210:	43db      	mvns	r3, r3
 8001212:	69ba      	ldr	r2, [r7, #24]
 8001214:	4013      	ands	r3, r2
 8001216:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001220:	2b00      	cmp	r3, #0
 8001222:	d003      	beq.n	800122c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001224:	69ba      	ldr	r2, [r7, #24]
 8001226:	693b      	ldr	r3, [r7, #16]
 8001228:	4313      	orrs	r3, r2
 800122a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800122c:	4a27      	ldr	r2, [pc, #156]	@ (80012cc <HAL_GPIO_Init+0x334>)
 800122e:	69bb      	ldr	r3, [r7, #24]
 8001230:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001232:	4b26      	ldr	r3, [pc, #152]	@ (80012cc <HAL_GPIO_Init+0x334>)
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001238:	693b      	ldr	r3, [r7, #16]
 800123a:	43db      	mvns	r3, r3
 800123c:	69ba      	ldr	r2, [r7, #24]
 800123e:	4013      	ands	r3, r2
 8001240:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	685b      	ldr	r3, [r3, #4]
 8001246:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800124a:	2b00      	cmp	r3, #0
 800124c:	d003      	beq.n	8001256 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800124e:	69ba      	ldr	r2, [r7, #24]
 8001250:	693b      	ldr	r3, [r7, #16]
 8001252:	4313      	orrs	r3, r2
 8001254:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001256:	4a1d      	ldr	r2, [pc, #116]	@ (80012cc <HAL_GPIO_Init+0x334>)
 8001258:	69bb      	ldr	r3, [r7, #24]
 800125a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800125c:	4b1b      	ldr	r3, [pc, #108]	@ (80012cc <HAL_GPIO_Init+0x334>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001262:	693b      	ldr	r3, [r7, #16]
 8001264:	43db      	mvns	r3, r3
 8001266:	69ba      	ldr	r2, [r7, #24]
 8001268:	4013      	ands	r3, r2
 800126a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001274:	2b00      	cmp	r3, #0
 8001276:	d003      	beq.n	8001280 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001278:	69ba      	ldr	r2, [r7, #24]
 800127a:	693b      	ldr	r3, [r7, #16]
 800127c:	4313      	orrs	r3, r2
 800127e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001280:	4a12      	ldr	r2, [pc, #72]	@ (80012cc <HAL_GPIO_Init+0x334>)
 8001282:	69bb      	ldr	r3, [r7, #24]
 8001284:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001286:	69fb      	ldr	r3, [r7, #28]
 8001288:	3301      	adds	r3, #1
 800128a:	61fb      	str	r3, [r7, #28]
 800128c:	69fb      	ldr	r3, [r7, #28]
 800128e:	2b0f      	cmp	r3, #15
 8001290:	f67f ae90 	bls.w	8000fb4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001294:	bf00      	nop
 8001296:	bf00      	nop
 8001298:	3724      	adds	r7, #36	@ 0x24
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr
 80012a2:	bf00      	nop
 80012a4:	40023800 	.word	0x40023800
 80012a8:	40013800 	.word	0x40013800
 80012ac:	40020000 	.word	0x40020000
 80012b0:	40020400 	.word	0x40020400
 80012b4:	40020800 	.word	0x40020800
 80012b8:	40020c00 	.word	0x40020c00
 80012bc:	40021000 	.word	0x40021000
 80012c0:	40021400 	.word	0x40021400
 80012c4:	40021800 	.word	0x40021800
 80012c8:	40021c00 	.word	0x40021c00
 80012cc:	40013c00 	.word	0x40013c00

080012d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b083      	sub	sp, #12
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
 80012d8:	460b      	mov	r3, r1
 80012da:	807b      	strh	r3, [r7, #2]
 80012dc:	4613      	mov	r3, r2
 80012de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012e0:	787b      	ldrb	r3, [r7, #1]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d003      	beq.n	80012ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012e6:	887a      	ldrh	r2, [r7, #2]
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80012ec:	e003      	b.n	80012f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80012ee:	887b      	ldrh	r3, [r7, #2]
 80012f0:	041a      	lsls	r2, r3, #16
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	619a      	str	r2, [r3, #24]
}
 80012f6:	bf00      	nop
 80012f8:	370c      	adds	r7, #12
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr
	...

08001304 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b086      	sub	sp, #24
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d101      	bne.n	8001316 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001312:	2301      	movs	r3, #1
 8001314:	e267      	b.n	80017e6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f003 0301 	and.w	r3, r3, #1
 800131e:	2b00      	cmp	r3, #0
 8001320:	d075      	beq.n	800140e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001322:	4b88      	ldr	r3, [pc, #544]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 8001324:	689b      	ldr	r3, [r3, #8]
 8001326:	f003 030c 	and.w	r3, r3, #12
 800132a:	2b04      	cmp	r3, #4
 800132c:	d00c      	beq.n	8001348 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800132e:	4b85      	ldr	r3, [pc, #532]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 8001330:	689b      	ldr	r3, [r3, #8]
 8001332:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001336:	2b08      	cmp	r3, #8
 8001338:	d112      	bne.n	8001360 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800133a:	4b82      	ldr	r3, [pc, #520]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001342:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001346:	d10b      	bne.n	8001360 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001348:	4b7e      	ldr	r3, [pc, #504]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001350:	2b00      	cmp	r3, #0
 8001352:	d05b      	beq.n	800140c <HAL_RCC_OscConfig+0x108>
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d157      	bne.n	800140c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800135c:	2301      	movs	r3, #1
 800135e:	e242      	b.n	80017e6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001368:	d106      	bne.n	8001378 <HAL_RCC_OscConfig+0x74>
 800136a:	4b76      	ldr	r3, [pc, #472]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	4a75      	ldr	r2, [pc, #468]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 8001370:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001374:	6013      	str	r3, [r2, #0]
 8001376:	e01d      	b.n	80013b4 <HAL_RCC_OscConfig+0xb0>
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001380:	d10c      	bne.n	800139c <HAL_RCC_OscConfig+0x98>
 8001382:	4b70      	ldr	r3, [pc, #448]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	4a6f      	ldr	r2, [pc, #444]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 8001388:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800138c:	6013      	str	r3, [r2, #0]
 800138e:	4b6d      	ldr	r3, [pc, #436]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4a6c      	ldr	r2, [pc, #432]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 8001394:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001398:	6013      	str	r3, [r2, #0]
 800139a:	e00b      	b.n	80013b4 <HAL_RCC_OscConfig+0xb0>
 800139c:	4b69      	ldr	r3, [pc, #420]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a68      	ldr	r2, [pc, #416]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 80013a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80013a6:	6013      	str	r3, [r2, #0]
 80013a8:	4b66      	ldr	r3, [pc, #408]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	4a65      	ldr	r2, [pc, #404]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 80013ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80013b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d013      	beq.n	80013e4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013bc:	f7ff fcfe 	bl	8000dbc <HAL_GetTick>
 80013c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013c2:	e008      	b.n	80013d6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013c4:	f7ff fcfa 	bl	8000dbc <HAL_GetTick>
 80013c8:	4602      	mov	r2, r0
 80013ca:	693b      	ldr	r3, [r7, #16]
 80013cc:	1ad3      	subs	r3, r2, r3
 80013ce:	2b64      	cmp	r3, #100	@ 0x64
 80013d0:	d901      	bls.n	80013d6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80013d2:	2303      	movs	r3, #3
 80013d4:	e207      	b.n	80017e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013d6:	4b5b      	ldr	r3, [pc, #364]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d0f0      	beq.n	80013c4 <HAL_RCC_OscConfig+0xc0>
 80013e2:	e014      	b.n	800140e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013e4:	f7ff fcea 	bl	8000dbc <HAL_GetTick>
 80013e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013ea:	e008      	b.n	80013fe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013ec:	f7ff fce6 	bl	8000dbc <HAL_GetTick>
 80013f0:	4602      	mov	r2, r0
 80013f2:	693b      	ldr	r3, [r7, #16]
 80013f4:	1ad3      	subs	r3, r2, r3
 80013f6:	2b64      	cmp	r3, #100	@ 0x64
 80013f8:	d901      	bls.n	80013fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80013fa:	2303      	movs	r3, #3
 80013fc:	e1f3      	b.n	80017e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013fe:	4b51      	ldr	r3, [pc, #324]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001406:	2b00      	cmp	r3, #0
 8001408:	d1f0      	bne.n	80013ec <HAL_RCC_OscConfig+0xe8>
 800140a:	e000      	b.n	800140e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800140c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f003 0302 	and.w	r3, r3, #2
 8001416:	2b00      	cmp	r3, #0
 8001418:	d063      	beq.n	80014e2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800141a:	4b4a      	ldr	r3, [pc, #296]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 800141c:	689b      	ldr	r3, [r3, #8]
 800141e:	f003 030c 	and.w	r3, r3, #12
 8001422:	2b00      	cmp	r3, #0
 8001424:	d00b      	beq.n	800143e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001426:	4b47      	ldr	r3, [pc, #284]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 8001428:	689b      	ldr	r3, [r3, #8]
 800142a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800142e:	2b08      	cmp	r3, #8
 8001430:	d11c      	bne.n	800146c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001432:	4b44      	ldr	r3, [pc, #272]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800143a:	2b00      	cmp	r3, #0
 800143c:	d116      	bne.n	800146c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800143e:	4b41      	ldr	r3, [pc, #260]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f003 0302 	and.w	r3, r3, #2
 8001446:	2b00      	cmp	r3, #0
 8001448:	d005      	beq.n	8001456 <HAL_RCC_OscConfig+0x152>
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	68db      	ldr	r3, [r3, #12]
 800144e:	2b01      	cmp	r3, #1
 8001450:	d001      	beq.n	8001456 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001452:	2301      	movs	r3, #1
 8001454:	e1c7      	b.n	80017e6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001456:	4b3b      	ldr	r3, [pc, #236]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	691b      	ldr	r3, [r3, #16]
 8001462:	00db      	lsls	r3, r3, #3
 8001464:	4937      	ldr	r1, [pc, #220]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 8001466:	4313      	orrs	r3, r2
 8001468:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800146a:	e03a      	b.n	80014e2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	68db      	ldr	r3, [r3, #12]
 8001470:	2b00      	cmp	r3, #0
 8001472:	d020      	beq.n	80014b6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001474:	4b34      	ldr	r3, [pc, #208]	@ (8001548 <HAL_RCC_OscConfig+0x244>)
 8001476:	2201      	movs	r2, #1
 8001478:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800147a:	f7ff fc9f 	bl	8000dbc <HAL_GetTick>
 800147e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001480:	e008      	b.n	8001494 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001482:	f7ff fc9b 	bl	8000dbc <HAL_GetTick>
 8001486:	4602      	mov	r2, r0
 8001488:	693b      	ldr	r3, [r7, #16]
 800148a:	1ad3      	subs	r3, r2, r3
 800148c:	2b02      	cmp	r3, #2
 800148e:	d901      	bls.n	8001494 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001490:	2303      	movs	r3, #3
 8001492:	e1a8      	b.n	80017e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001494:	4b2b      	ldr	r3, [pc, #172]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f003 0302 	and.w	r3, r3, #2
 800149c:	2b00      	cmp	r3, #0
 800149e:	d0f0      	beq.n	8001482 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014a0:	4b28      	ldr	r3, [pc, #160]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	691b      	ldr	r3, [r3, #16]
 80014ac:	00db      	lsls	r3, r3, #3
 80014ae:	4925      	ldr	r1, [pc, #148]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 80014b0:	4313      	orrs	r3, r2
 80014b2:	600b      	str	r3, [r1, #0]
 80014b4:	e015      	b.n	80014e2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014b6:	4b24      	ldr	r3, [pc, #144]	@ (8001548 <HAL_RCC_OscConfig+0x244>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014bc:	f7ff fc7e 	bl	8000dbc <HAL_GetTick>
 80014c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014c2:	e008      	b.n	80014d6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014c4:	f7ff fc7a 	bl	8000dbc <HAL_GetTick>
 80014c8:	4602      	mov	r2, r0
 80014ca:	693b      	ldr	r3, [r7, #16]
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	2b02      	cmp	r3, #2
 80014d0:	d901      	bls.n	80014d6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80014d2:	2303      	movs	r3, #3
 80014d4:	e187      	b.n	80017e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014d6:	4b1b      	ldr	r3, [pc, #108]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f003 0302 	and.w	r3, r3, #2
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d1f0      	bne.n	80014c4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f003 0308 	and.w	r3, r3, #8
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d036      	beq.n	800155c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	695b      	ldr	r3, [r3, #20]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d016      	beq.n	8001524 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014f6:	4b15      	ldr	r3, [pc, #84]	@ (800154c <HAL_RCC_OscConfig+0x248>)
 80014f8:	2201      	movs	r2, #1
 80014fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014fc:	f7ff fc5e 	bl	8000dbc <HAL_GetTick>
 8001500:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001502:	e008      	b.n	8001516 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001504:	f7ff fc5a 	bl	8000dbc <HAL_GetTick>
 8001508:	4602      	mov	r2, r0
 800150a:	693b      	ldr	r3, [r7, #16]
 800150c:	1ad3      	subs	r3, r2, r3
 800150e:	2b02      	cmp	r3, #2
 8001510:	d901      	bls.n	8001516 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001512:	2303      	movs	r3, #3
 8001514:	e167      	b.n	80017e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001516:	4b0b      	ldr	r3, [pc, #44]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 8001518:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800151a:	f003 0302 	and.w	r3, r3, #2
 800151e:	2b00      	cmp	r3, #0
 8001520:	d0f0      	beq.n	8001504 <HAL_RCC_OscConfig+0x200>
 8001522:	e01b      	b.n	800155c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001524:	4b09      	ldr	r3, [pc, #36]	@ (800154c <HAL_RCC_OscConfig+0x248>)
 8001526:	2200      	movs	r2, #0
 8001528:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800152a:	f7ff fc47 	bl	8000dbc <HAL_GetTick>
 800152e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001530:	e00e      	b.n	8001550 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001532:	f7ff fc43 	bl	8000dbc <HAL_GetTick>
 8001536:	4602      	mov	r2, r0
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	1ad3      	subs	r3, r2, r3
 800153c:	2b02      	cmp	r3, #2
 800153e:	d907      	bls.n	8001550 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001540:	2303      	movs	r3, #3
 8001542:	e150      	b.n	80017e6 <HAL_RCC_OscConfig+0x4e2>
 8001544:	40023800 	.word	0x40023800
 8001548:	42470000 	.word	0x42470000
 800154c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001550:	4b88      	ldr	r3, [pc, #544]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 8001552:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001554:	f003 0302 	and.w	r3, r3, #2
 8001558:	2b00      	cmp	r3, #0
 800155a:	d1ea      	bne.n	8001532 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f003 0304 	and.w	r3, r3, #4
 8001564:	2b00      	cmp	r3, #0
 8001566:	f000 8097 	beq.w	8001698 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800156a:	2300      	movs	r3, #0
 800156c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800156e:	4b81      	ldr	r3, [pc, #516]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 8001570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001572:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001576:	2b00      	cmp	r3, #0
 8001578:	d10f      	bne.n	800159a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800157a:	2300      	movs	r3, #0
 800157c:	60bb      	str	r3, [r7, #8]
 800157e:	4b7d      	ldr	r3, [pc, #500]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 8001580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001582:	4a7c      	ldr	r2, [pc, #496]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 8001584:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001588:	6413      	str	r3, [r2, #64]	@ 0x40
 800158a:	4b7a      	ldr	r3, [pc, #488]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 800158c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800158e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001592:	60bb      	str	r3, [r7, #8]
 8001594:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001596:	2301      	movs	r3, #1
 8001598:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800159a:	4b77      	ldr	r3, [pc, #476]	@ (8001778 <HAL_RCC_OscConfig+0x474>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d118      	bne.n	80015d8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015a6:	4b74      	ldr	r3, [pc, #464]	@ (8001778 <HAL_RCC_OscConfig+0x474>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4a73      	ldr	r2, [pc, #460]	@ (8001778 <HAL_RCC_OscConfig+0x474>)
 80015ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015b2:	f7ff fc03 	bl	8000dbc <HAL_GetTick>
 80015b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015b8:	e008      	b.n	80015cc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015ba:	f7ff fbff 	bl	8000dbc <HAL_GetTick>
 80015be:	4602      	mov	r2, r0
 80015c0:	693b      	ldr	r3, [r7, #16]
 80015c2:	1ad3      	subs	r3, r2, r3
 80015c4:	2b02      	cmp	r3, #2
 80015c6:	d901      	bls.n	80015cc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80015c8:	2303      	movs	r3, #3
 80015ca:	e10c      	b.n	80017e6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015cc:	4b6a      	ldr	r3, [pc, #424]	@ (8001778 <HAL_RCC_OscConfig+0x474>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d0f0      	beq.n	80015ba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	689b      	ldr	r3, [r3, #8]
 80015dc:	2b01      	cmp	r3, #1
 80015de:	d106      	bne.n	80015ee <HAL_RCC_OscConfig+0x2ea>
 80015e0:	4b64      	ldr	r3, [pc, #400]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 80015e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015e4:	4a63      	ldr	r2, [pc, #396]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 80015e6:	f043 0301 	orr.w	r3, r3, #1
 80015ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80015ec:	e01c      	b.n	8001628 <HAL_RCC_OscConfig+0x324>
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	689b      	ldr	r3, [r3, #8]
 80015f2:	2b05      	cmp	r3, #5
 80015f4:	d10c      	bne.n	8001610 <HAL_RCC_OscConfig+0x30c>
 80015f6:	4b5f      	ldr	r3, [pc, #380]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 80015f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015fa:	4a5e      	ldr	r2, [pc, #376]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 80015fc:	f043 0304 	orr.w	r3, r3, #4
 8001600:	6713      	str	r3, [r2, #112]	@ 0x70
 8001602:	4b5c      	ldr	r3, [pc, #368]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 8001604:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001606:	4a5b      	ldr	r2, [pc, #364]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 8001608:	f043 0301 	orr.w	r3, r3, #1
 800160c:	6713      	str	r3, [r2, #112]	@ 0x70
 800160e:	e00b      	b.n	8001628 <HAL_RCC_OscConfig+0x324>
 8001610:	4b58      	ldr	r3, [pc, #352]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 8001612:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001614:	4a57      	ldr	r2, [pc, #348]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 8001616:	f023 0301 	bic.w	r3, r3, #1
 800161a:	6713      	str	r3, [r2, #112]	@ 0x70
 800161c:	4b55      	ldr	r3, [pc, #340]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 800161e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001620:	4a54      	ldr	r2, [pc, #336]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 8001622:	f023 0304 	bic.w	r3, r3, #4
 8001626:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	689b      	ldr	r3, [r3, #8]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d015      	beq.n	800165c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001630:	f7ff fbc4 	bl	8000dbc <HAL_GetTick>
 8001634:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001636:	e00a      	b.n	800164e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001638:	f7ff fbc0 	bl	8000dbc <HAL_GetTick>
 800163c:	4602      	mov	r2, r0
 800163e:	693b      	ldr	r3, [r7, #16]
 8001640:	1ad3      	subs	r3, r2, r3
 8001642:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001646:	4293      	cmp	r3, r2
 8001648:	d901      	bls.n	800164e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800164a:	2303      	movs	r3, #3
 800164c:	e0cb      	b.n	80017e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800164e:	4b49      	ldr	r3, [pc, #292]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 8001650:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001652:	f003 0302 	and.w	r3, r3, #2
 8001656:	2b00      	cmp	r3, #0
 8001658:	d0ee      	beq.n	8001638 <HAL_RCC_OscConfig+0x334>
 800165a:	e014      	b.n	8001686 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800165c:	f7ff fbae 	bl	8000dbc <HAL_GetTick>
 8001660:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001662:	e00a      	b.n	800167a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001664:	f7ff fbaa 	bl	8000dbc <HAL_GetTick>
 8001668:	4602      	mov	r2, r0
 800166a:	693b      	ldr	r3, [r7, #16]
 800166c:	1ad3      	subs	r3, r2, r3
 800166e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001672:	4293      	cmp	r3, r2
 8001674:	d901      	bls.n	800167a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001676:	2303      	movs	r3, #3
 8001678:	e0b5      	b.n	80017e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800167a:	4b3e      	ldr	r3, [pc, #248]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 800167c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800167e:	f003 0302 	and.w	r3, r3, #2
 8001682:	2b00      	cmp	r3, #0
 8001684:	d1ee      	bne.n	8001664 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001686:	7dfb      	ldrb	r3, [r7, #23]
 8001688:	2b01      	cmp	r3, #1
 800168a:	d105      	bne.n	8001698 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800168c:	4b39      	ldr	r3, [pc, #228]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 800168e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001690:	4a38      	ldr	r2, [pc, #224]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 8001692:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001696:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	699b      	ldr	r3, [r3, #24]
 800169c:	2b00      	cmp	r3, #0
 800169e:	f000 80a1 	beq.w	80017e4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80016a2:	4b34      	ldr	r3, [pc, #208]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 80016a4:	689b      	ldr	r3, [r3, #8]
 80016a6:	f003 030c 	and.w	r3, r3, #12
 80016aa:	2b08      	cmp	r3, #8
 80016ac:	d05c      	beq.n	8001768 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	699b      	ldr	r3, [r3, #24]
 80016b2:	2b02      	cmp	r3, #2
 80016b4:	d141      	bne.n	800173a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016b6:	4b31      	ldr	r3, [pc, #196]	@ (800177c <HAL_RCC_OscConfig+0x478>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016bc:	f7ff fb7e 	bl	8000dbc <HAL_GetTick>
 80016c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016c2:	e008      	b.n	80016d6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016c4:	f7ff fb7a 	bl	8000dbc <HAL_GetTick>
 80016c8:	4602      	mov	r2, r0
 80016ca:	693b      	ldr	r3, [r7, #16]
 80016cc:	1ad3      	subs	r3, r2, r3
 80016ce:	2b02      	cmp	r3, #2
 80016d0:	d901      	bls.n	80016d6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80016d2:	2303      	movs	r3, #3
 80016d4:	e087      	b.n	80017e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016d6:	4b27      	ldr	r3, [pc, #156]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d1f0      	bne.n	80016c4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	69da      	ldr	r2, [r3, #28]
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	6a1b      	ldr	r3, [r3, #32]
 80016ea:	431a      	orrs	r2, r3
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016f0:	019b      	lsls	r3, r3, #6
 80016f2:	431a      	orrs	r2, r3
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016f8:	085b      	lsrs	r3, r3, #1
 80016fa:	3b01      	subs	r3, #1
 80016fc:	041b      	lsls	r3, r3, #16
 80016fe:	431a      	orrs	r2, r3
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001704:	061b      	lsls	r3, r3, #24
 8001706:	491b      	ldr	r1, [pc, #108]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 8001708:	4313      	orrs	r3, r2
 800170a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800170c:	4b1b      	ldr	r3, [pc, #108]	@ (800177c <HAL_RCC_OscConfig+0x478>)
 800170e:	2201      	movs	r2, #1
 8001710:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001712:	f7ff fb53 	bl	8000dbc <HAL_GetTick>
 8001716:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001718:	e008      	b.n	800172c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800171a:	f7ff fb4f 	bl	8000dbc <HAL_GetTick>
 800171e:	4602      	mov	r2, r0
 8001720:	693b      	ldr	r3, [r7, #16]
 8001722:	1ad3      	subs	r3, r2, r3
 8001724:	2b02      	cmp	r3, #2
 8001726:	d901      	bls.n	800172c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001728:	2303      	movs	r3, #3
 800172a:	e05c      	b.n	80017e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800172c:	4b11      	ldr	r3, [pc, #68]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001734:	2b00      	cmp	r3, #0
 8001736:	d0f0      	beq.n	800171a <HAL_RCC_OscConfig+0x416>
 8001738:	e054      	b.n	80017e4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800173a:	4b10      	ldr	r3, [pc, #64]	@ (800177c <HAL_RCC_OscConfig+0x478>)
 800173c:	2200      	movs	r2, #0
 800173e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001740:	f7ff fb3c 	bl	8000dbc <HAL_GetTick>
 8001744:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001746:	e008      	b.n	800175a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001748:	f7ff fb38 	bl	8000dbc <HAL_GetTick>
 800174c:	4602      	mov	r2, r0
 800174e:	693b      	ldr	r3, [r7, #16]
 8001750:	1ad3      	subs	r3, r2, r3
 8001752:	2b02      	cmp	r3, #2
 8001754:	d901      	bls.n	800175a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001756:	2303      	movs	r3, #3
 8001758:	e045      	b.n	80017e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800175a:	4b06      	ldr	r3, [pc, #24]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001762:	2b00      	cmp	r3, #0
 8001764:	d1f0      	bne.n	8001748 <HAL_RCC_OscConfig+0x444>
 8001766:	e03d      	b.n	80017e4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	699b      	ldr	r3, [r3, #24]
 800176c:	2b01      	cmp	r3, #1
 800176e:	d107      	bne.n	8001780 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001770:	2301      	movs	r3, #1
 8001772:	e038      	b.n	80017e6 <HAL_RCC_OscConfig+0x4e2>
 8001774:	40023800 	.word	0x40023800
 8001778:	40007000 	.word	0x40007000
 800177c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001780:	4b1b      	ldr	r3, [pc, #108]	@ (80017f0 <HAL_RCC_OscConfig+0x4ec>)
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	699b      	ldr	r3, [r3, #24]
 800178a:	2b01      	cmp	r3, #1
 800178c:	d028      	beq.n	80017e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001798:	429a      	cmp	r2, r3
 800179a:	d121      	bne.n	80017e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017a6:	429a      	cmp	r2, r3
 80017a8:	d11a      	bne.n	80017e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80017aa:	68fa      	ldr	r2, [r7, #12]
 80017ac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80017b0:	4013      	ands	r3, r2
 80017b2:	687a      	ldr	r2, [r7, #4]
 80017b4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80017b6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d111      	bne.n	80017e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017c6:	085b      	lsrs	r3, r3, #1
 80017c8:	3b01      	subs	r3, #1
 80017ca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80017cc:	429a      	cmp	r2, r3
 80017ce:	d107      	bne.n	80017e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017da:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80017dc:	429a      	cmp	r2, r3
 80017de:	d001      	beq.n	80017e4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80017e0:	2301      	movs	r3, #1
 80017e2:	e000      	b.n	80017e6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80017e4:	2300      	movs	r3, #0
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3718      	adds	r7, #24
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	40023800 	.word	0x40023800

080017f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b084      	sub	sp, #16
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
 80017fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d101      	bne.n	8001808 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001804:	2301      	movs	r3, #1
 8001806:	e0cc      	b.n	80019a2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001808:	4b68      	ldr	r3, [pc, #416]	@ (80019ac <HAL_RCC_ClockConfig+0x1b8>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f003 0307 	and.w	r3, r3, #7
 8001810:	683a      	ldr	r2, [r7, #0]
 8001812:	429a      	cmp	r2, r3
 8001814:	d90c      	bls.n	8001830 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001816:	4b65      	ldr	r3, [pc, #404]	@ (80019ac <HAL_RCC_ClockConfig+0x1b8>)
 8001818:	683a      	ldr	r2, [r7, #0]
 800181a:	b2d2      	uxtb	r2, r2
 800181c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800181e:	4b63      	ldr	r3, [pc, #396]	@ (80019ac <HAL_RCC_ClockConfig+0x1b8>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f003 0307 	and.w	r3, r3, #7
 8001826:	683a      	ldr	r2, [r7, #0]
 8001828:	429a      	cmp	r2, r3
 800182a:	d001      	beq.n	8001830 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800182c:	2301      	movs	r3, #1
 800182e:	e0b8      	b.n	80019a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f003 0302 	and.w	r3, r3, #2
 8001838:	2b00      	cmp	r3, #0
 800183a:	d020      	beq.n	800187e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f003 0304 	and.w	r3, r3, #4
 8001844:	2b00      	cmp	r3, #0
 8001846:	d005      	beq.n	8001854 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001848:	4b59      	ldr	r3, [pc, #356]	@ (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 800184a:	689b      	ldr	r3, [r3, #8]
 800184c:	4a58      	ldr	r2, [pc, #352]	@ (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 800184e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001852:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f003 0308 	and.w	r3, r3, #8
 800185c:	2b00      	cmp	r3, #0
 800185e:	d005      	beq.n	800186c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001860:	4b53      	ldr	r3, [pc, #332]	@ (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001862:	689b      	ldr	r3, [r3, #8]
 8001864:	4a52      	ldr	r2, [pc, #328]	@ (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001866:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800186a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800186c:	4b50      	ldr	r3, [pc, #320]	@ (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 800186e:	689b      	ldr	r3, [r3, #8]
 8001870:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	689b      	ldr	r3, [r3, #8]
 8001878:	494d      	ldr	r1, [pc, #308]	@ (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 800187a:	4313      	orrs	r3, r2
 800187c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f003 0301 	and.w	r3, r3, #1
 8001886:	2b00      	cmp	r3, #0
 8001888:	d044      	beq.n	8001914 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	2b01      	cmp	r3, #1
 8001890:	d107      	bne.n	80018a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001892:	4b47      	ldr	r3, [pc, #284]	@ (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800189a:	2b00      	cmp	r3, #0
 800189c:	d119      	bne.n	80018d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800189e:	2301      	movs	r3, #1
 80018a0:	e07f      	b.n	80019a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	2b02      	cmp	r3, #2
 80018a8:	d003      	beq.n	80018b2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018ae:	2b03      	cmp	r3, #3
 80018b0:	d107      	bne.n	80018c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018b2:	4b3f      	ldr	r3, [pc, #252]	@ (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d109      	bne.n	80018d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018be:	2301      	movs	r3, #1
 80018c0:	e06f      	b.n	80019a2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018c2:	4b3b      	ldr	r3, [pc, #236]	@ (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f003 0302 	and.w	r3, r3, #2
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d101      	bne.n	80018d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018ce:	2301      	movs	r3, #1
 80018d0:	e067      	b.n	80019a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80018d2:	4b37      	ldr	r3, [pc, #220]	@ (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 80018d4:	689b      	ldr	r3, [r3, #8]
 80018d6:	f023 0203 	bic.w	r2, r3, #3
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	4934      	ldr	r1, [pc, #208]	@ (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 80018e0:	4313      	orrs	r3, r2
 80018e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80018e4:	f7ff fa6a 	bl	8000dbc <HAL_GetTick>
 80018e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018ea:	e00a      	b.n	8001902 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018ec:	f7ff fa66 	bl	8000dbc <HAL_GetTick>
 80018f0:	4602      	mov	r2, r0
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	1ad3      	subs	r3, r2, r3
 80018f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d901      	bls.n	8001902 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80018fe:	2303      	movs	r3, #3
 8001900:	e04f      	b.n	80019a2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001902:	4b2b      	ldr	r3, [pc, #172]	@ (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001904:	689b      	ldr	r3, [r3, #8]
 8001906:	f003 020c 	and.w	r2, r3, #12
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	009b      	lsls	r3, r3, #2
 8001910:	429a      	cmp	r2, r3
 8001912:	d1eb      	bne.n	80018ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001914:	4b25      	ldr	r3, [pc, #148]	@ (80019ac <HAL_RCC_ClockConfig+0x1b8>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f003 0307 	and.w	r3, r3, #7
 800191c:	683a      	ldr	r2, [r7, #0]
 800191e:	429a      	cmp	r2, r3
 8001920:	d20c      	bcs.n	800193c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001922:	4b22      	ldr	r3, [pc, #136]	@ (80019ac <HAL_RCC_ClockConfig+0x1b8>)
 8001924:	683a      	ldr	r2, [r7, #0]
 8001926:	b2d2      	uxtb	r2, r2
 8001928:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800192a:	4b20      	ldr	r3, [pc, #128]	@ (80019ac <HAL_RCC_ClockConfig+0x1b8>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f003 0307 	and.w	r3, r3, #7
 8001932:	683a      	ldr	r2, [r7, #0]
 8001934:	429a      	cmp	r2, r3
 8001936:	d001      	beq.n	800193c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001938:	2301      	movs	r3, #1
 800193a:	e032      	b.n	80019a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f003 0304 	and.w	r3, r3, #4
 8001944:	2b00      	cmp	r3, #0
 8001946:	d008      	beq.n	800195a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001948:	4b19      	ldr	r3, [pc, #100]	@ (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 800194a:	689b      	ldr	r3, [r3, #8]
 800194c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	68db      	ldr	r3, [r3, #12]
 8001954:	4916      	ldr	r1, [pc, #88]	@ (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001956:	4313      	orrs	r3, r2
 8001958:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f003 0308 	and.w	r3, r3, #8
 8001962:	2b00      	cmp	r3, #0
 8001964:	d009      	beq.n	800197a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001966:	4b12      	ldr	r3, [pc, #72]	@ (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001968:	689b      	ldr	r3, [r3, #8]
 800196a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	691b      	ldr	r3, [r3, #16]
 8001972:	00db      	lsls	r3, r3, #3
 8001974:	490e      	ldr	r1, [pc, #56]	@ (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001976:	4313      	orrs	r3, r2
 8001978:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800197a:	f000 f821 	bl	80019c0 <HAL_RCC_GetSysClockFreq>
 800197e:	4602      	mov	r2, r0
 8001980:	4b0b      	ldr	r3, [pc, #44]	@ (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001982:	689b      	ldr	r3, [r3, #8]
 8001984:	091b      	lsrs	r3, r3, #4
 8001986:	f003 030f 	and.w	r3, r3, #15
 800198a:	490a      	ldr	r1, [pc, #40]	@ (80019b4 <HAL_RCC_ClockConfig+0x1c0>)
 800198c:	5ccb      	ldrb	r3, [r1, r3]
 800198e:	fa22 f303 	lsr.w	r3, r2, r3
 8001992:	4a09      	ldr	r2, [pc, #36]	@ (80019b8 <HAL_RCC_ClockConfig+0x1c4>)
 8001994:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001996:	4b09      	ldr	r3, [pc, #36]	@ (80019bc <HAL_RCC_ClockConfig+0x1c8>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4618      	mov	r0, r3
 800199c:	f7ff f8fa 	bl	8000b94 <HAL_InitTick>

  return HAL_OK;
 80019a0:	2300      	movs	r3, #0
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3710      	adds	r7, #16
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	40023c00 	.word	0x40023c00
 80019b0:	40023800 	.word	0x40023800
 80019b4:	08006e84 	.word	0x08006e84
 80019b8:	20000000 	.word	0x20000000
 80019bc:	20000004 	.word	0x20000004

080019c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80019c4:	b094      	sub	sp, #80	@ 0x50
 80019c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80019c8:	2300      	movs	r3, #0
 80019ca:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80019cc:	2300      	movs	r3, #0
 80019ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80019d0:	2300      	movs	r3, #0
 80019d2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80019d4:	2300      	movs	r3, #0
 80019d6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80019d8:	4b79      	ldr	r3, [pc, #484]	@ (8001bc0 <HAL_RCC_GetSysClockFreq+0x200>)
 80019da:	689b      	ldr	r3, [r3, #8]
 80019dc:	f003 030c 	and.w	r3, r3, #12
 80019e0:	2b08      	cmp	r3, #8
 80019e2:	d00d      	beq.n	8001a00 <HAL_RCC_GetSysClockFreq+0x40>
 80019e4:	2b08      	cmp	r3, #8
 80019e6:	f200 80e1 	bhi.w	8001bac <HAL_RCC_GetSysClockFreq+0x1ec>
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d002      	beq.n	80019f4 <HAL_RCC_GetSysClockFreq+0x34>
 80019ee:	2b04      	cmp	r3, #4
 80019f0:	d003      	beq.n	80019fa <HAL_RCC_GetSysClockFreq+0x3a>
 80019f2:	e0db      	b.n	8001bac <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80019f4:	4b73      	ldr	r3, [pc, #460]	@ (8001bc4 <HAL_RCC_GetSysClockFreq+0x204>)
 80019f6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80019f8:	e0db      	b.n	8001bb2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80019fa:	4b73      	ldr	r3, [pc, #460]	@ (8001bc8 <HAL_RCC_GetSysClockFreq+0x208>)
 80019fc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80019fe:	e0d8      	b.n	8001bb2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a00:	4b6f      	ldr	r3, [pc, #444]	@ (8001bc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001a08:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a0a:	4b6d      	ldr	r3, [pc, #436]	@ (8001bc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d063      	beq.n	8001ade <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a16:	4b6a      	ldr	r3, [pc, #424]	@ (8001bc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	099b      	lsrs	r3, r3, #6
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001a20:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001a22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a28:	633b      	str	r3, [r7, #48]	@ 0x30
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8001a2e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001a32:	4622      	mov	r2, r4
 8001a34:	462b      	mov	r3, r5
 8001a36:	f04f 0000 	mov.w	r0, #0
 8001a3a:	f04f 0100 	mov.w	r1, #0
 8001a3e:	0159      	lsls	r1, r3, #5
 8001a40:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a44:	0150      	lsls	r0, r2, #5
 8001a46:	4602      	mov	r2, r0
 8001a48:	460b      	mov	r3, r1
 8001a4a:	4621      	mov	r1, r4
 8001a4c:	1a51      	subs	r1, r2, r1
 8001a4e:	6139      	str	r1, [r7, #16]
 8001a50:	4629      	mov	r1, r5
 8001a52:	eb63 0301 	sbc.w	r3, r3, r1
 8001a56:	617b      	str	r3, [r7, #20]
 8001a58:	f04f 0200 	mov.w	r2, #0
 8001a5c:	f04f 0300 	mov.w	r3, #0
 8001a60:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001a64:	4659      	mov	r1, fp
 8001a66:	018b      	lsls	r3, r1, #6
 8001a68:	4651      	mov	r1, sl
 8001a6a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001a6e:	4651      	mov	r1, sl
 8001a70:	018a      	lsls	r2, r1, #6
 8001a72:	4651      	mov	r1, sl
 8001a74:	ebb2 0801 	subs.w	r8, r2, r1
 8001a78:	4659      	mov	r1, fp
 8001a7a:	eb63 0901 	sbc.w	r9, r3, r1
 8001a7e:	f04f 0200 	mov.w	r2, #0
 8001a82:	f04f 0300 	mov.w	r3, #0
 8001a86:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001a8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001a8e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001a92:	4690      	mov	r8, r2
 8001a94:	4699      	mov	r9, r3
 8001a96:	4623      	mov	r3, r4
 8001a98:	eb18 0303 	adds.w	r3, r8, r3
 8001a9c:	60bb      	str	r3, [r7, #8]
 8001a9e:	462b      	mov	r3, r5
 8001aa0:	eb49 0303 	adc.w	r3, r9, r3
 8001aa4:	60fb      	str	r3, [r7, #12]
 8001aa6:	f04f 0200 	mov.w	r2, #0
 8001aaa:	f04f 0300 	mov.w	r3, #0
 8001aae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001ab2:	4629      	mov	r1, r5
 8001ab4:	024b      	lsls	r3, r1, #9
 8001ab6:	4621      	mov	r1, r4
 8001ab8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001abc:	4621      	mov	r1, r4
 8001abe:	024a      	lsls	r2, r1, #9
 8001ac0:	4610      	mov	r0, r2
 8001ac2:	4619      	mov	r1, r3
 8001ac4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001aca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001acc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001ad0:	f7fe fc26 	bl	8000320 <__aeabi_uldivmod>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	460b      	mov	r3, r1
 8001ad8:	4613      	mov	r3, r2
 8001ada:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001adc:	e058      	b.n	8001b90 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ade:	4b38      	ldr	r3, [pc, #224]	@ (8001bc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	099b      	lsrs	r3, r3, #6
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	4611      	mov	r1, r2
 8001aea:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001aee:	623b      	str	r3, [r7, #32]
 8001af0:	2300      	movs	r3, #0
 8001af2:	627b      	str	r3, [r7, #36]	@ 0x24
 8001af4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001af8:	4642      	mov	r2, r8
 8001afa:	464b      	mov	r3, r9
 8001afc:	f04f 0000 	mov.w	r0, #0
 8001b00:	f04f 0100 	mov.w	r1, #0
 8001b04:	0159      	lsls	r1, r3, #5
 8001b06:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b0a:	0150      	lsls	r0, r2, #5
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	460b      	mov	r3, r1
 8001b10:	4641      	mov	r1, r8
 8001b12:	ebb2 0a01 	subs.w	sl, r2, r1
 8001b16:	4649      	mov	r1, r9
 8001b18:	eb63 0b01 	sbc.w	fp, r3, r1
 8001b1c:	f04f 0200 	mov.w	r2, #0
 8001b20:	f04f 0300 	mov.w	r3, #0
 8001b24:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001b28:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001b2c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001b30:	ebb2 040a 	subs.w	r4, r2, sl
 8001b34:	eb63 050b 	sbc.w	r5, r3, fp
 8001b38:	f04f 0200 	mov.w	r2, #0
 8001b3c:	f04f 0300 	mov.w	r3, #0
 8001b40:	00eb      	lsls	r3, r5, #3
 8001b42:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b46:	00e2      	lsls	r2, r4, #3
 8001b48:	4614      	mov	r4, r2
 8001b4a:	461d      	mov	r5, r3
 8001b4c:	4643      	mov	r3, r8
 8001b4e:	18e3      	adds	r3, r4, r3
 8001b50:	603b      	str	r3, [r7, #0]
 8001b52:	464b      	mov	r3, r9
 8001b54:	eb45 0303 	adc.w	r3, r5, r3
 8001b58:	607b      	str	r3, [r7, #4]
 8001b5a:	f04f 0200 	mov.w	r2, #0
 8001b5e:	f04f 0300 	mov.w	r3, #0
 8001b62:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001b66:	4629      	mov	r1, r5
 8001b68:	028b      	lsls	r3, r1, #10
 8001b6a:	4621      	mov	r1, r4
 8001b6c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001b70:	4621      	mov	r1, r4
 8001b72:	028a      	lsls	r2, r1, #10
 8001b74:	4610      	mov	r0, r2
 8001b76:	4619      	mov	r1, r3
 8001b78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	61bb      	str	r3, [r7, #24]
 8001b7e:	61fa      	str	r2, [r7, #28]
 8001b80:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b84:	f7fe fbcc 	bl	8000320 <__aeabi_uldivmod>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	460b      	mov	r3, r1
 8001b8c:	4613      	mov	r3, r2
 8001b8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001b90:	4b0b      	ldr	r3, [pc, #44]	@ (8001bc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	0c1b      	lsrs	r3, r3, #16
 8001b96:	f003 0303 	and.w	r3, r3, #3
 8001b9a:	3301      	adds	r3, #1
 8001b9c:	005b      	lsls	r3, r3, #1
 8001b9e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001ba0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001ba2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ba4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ba8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001baa:	e002      	b.n	8001bb2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001bac:	4b05      	ldr	r3, [pc, #20]	@ (8001bc4 <HAL_RCC_GetSysClockFreq+0x204>)
 8001bae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001bb0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001bb2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	3750      	adds	r7, #80	@ 0x50
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001bbe:	bf00      	nop
 8001bc0:	40023800 	.word	0x40023800
 8001bc4:	00f42400 	.word	0x00f42400
 8001bc8:	007a1200 	.word	0x007a1200

08001bcc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001bd0:	4b03      	ldr	r3, [pc, #12]	@ (8001be0 <HAL_RCC_GetHCLKFreq+0x14>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr
 8001bde:	bf00      	nop
 8001be0:	20000000 	.word	0x20000000

08001be4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001be8:	f7ff fff0 	bl	8001bcc <HAL_RCC_GetHCLKFreq>
 8001bec:	4602      	mov	r2, r0
 8001bee:	4b05      	ldr	r3, [pc, #20]	@ (8001c04 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001bf0:	689b      	ldr	r3, [r3, #8]
 8001bf2:	0a9b      	lsrs	r3, r3, #10
 8001bf4:	f003 0307 	and.w	r3, r3, #7
 8001bf8:	4903      	ldr	r1, [pc, #12]	@ (8001c08 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001bfa:	5ccb      	ldrb	r3, [r1, r3]
 8001bfc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	40023800 	.word	0x40023800
 8001c08:	08006e94 	.word	0x08006e94

08001c0c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
 8001c14:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	220f      	movs	r2, #15
 8001c1a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001c1c:	4b12      	ldr	r3, [pc, #72]	@ (8001c68 <HAL_RCC_GetClockConfig+0x5c>)
 8001c1e:	689b      	ldr	r3, [r3, #8]
 8001c20:	f003 0203 	and.w	r2, r3, #3
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001c28:	4b0f      	ldr	r3, [pc, #60]	@ (8001c68 <HAL_RCC_GetClockConfig+0x5c>)
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001c34:	4b0c      	ldr	r3, [pc, #48]	@ (8001c68 <HAL_RCC_GetClockConfig+0x5c>)
 8001c36:	689b      	ldr	r3, [r3, #8]
 8001c38:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001c40:	4b09      	ldr	r3, [pc, #36]	@ (8001c68 <HAL_RCC_GetClockConfig+0x5c>)
 8001c42:	689b      	ldr	r3, [r3, #8]
 8001c44:	08db      	lsrs	r3, r3, #3
 8001c46:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001c4e:	4b07      	ldr	r3, [pc, #28]	@ (8001c6c <HAL_RCC_GetClockConfig+0x60>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f003 0207 	and.w	r2, r3, #7
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	601a      	str	r2, [r3, #0]
}
 8001c5a:	bf00      	nop
 8001c5c:	370c      	adds	r7, #12
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop
 8001c68:	40023800 	.word	0x40023800
 8001c6c:	40023c00 	.word	0x40023c00

08001c70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d101      	bne.n	8001c82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	e041      	b.n	8001d06 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c88:	b2db      	uxtb	r3, r3
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d106      	bne.n	8001c9c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	2200      	movs	r2, #0
 8001c92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001c96:	6878      	ldr	r0, [r7, #4]
 8001c98:	f000 f839 	bl	8001d0e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2202      	movs	r2, #2
 8001ca0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681a      	ldr	r2, [r3, #0]
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	3304      	adds	r3, #4
 8001cac:	4619      	mov	r1, r3
 8001cae:	4610      	mov	r0, r2
 8001cb0:	f000 f9c0 	bl	8002034 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2201      	movs	r2, #1
 8001cd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2201      	movs	r2, #1
 8001cd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2201      	movs	r2, #1
 8001ce0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2201      	movs	r2, #1
 8001cf0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2201      	movs	r2, #1
 8001cf8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2201      	movs	r2, #1
 8001d00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001d04:	2300      	movs	r3, #0
}
 8001d06:	4618      	mov	r0, r3
 8001d08:	3708      	adds	r7, #8
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}

08001d0e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001d0e:	b480      	push	{r7}
 8001d10:	b083      	sub	sp, #12
 8001d12:	af00      	add	r7, sp, #0
 8001d14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001d16:	bf00      	nop
 8001d18:	370c      	adds	r7, #12
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d20:	4770      	bx	lr
	...

08001d24 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b085      	sub	sp, #20
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d32:	b2db      	uxtb	r3, r3
 8001d34:	2b01      	cmp	r3, #1
 8001d36:	d001      	beq.n	8001d3c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	e04e      	b.n	8001dda <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2202      	movs	r2, #2
 8001d40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	68da      	ldr	r2, [r3, #12]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f042 0201 	orr.w	r2, r2, #1
 8001d52:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a23      	ldr	r2, [pc, #140]	@ (8001de8 <HAL_TIM_Base_Start_IT+0xc4>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d022      	beq.n	8001da4 <HAL_TIM_Base_Start_IT+0x80>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d66:	d01d      	beq.n	8001da4 <HAL_TIM_Base_Start_IT+0x80>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a1f      	ldr	r2, [pc, #124]	@ (8001dec <HAL_TIM_Base_Start_IT+0xc8>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d018      	beq.n	8001da4 <HAL_TIM_Base_Start_IT+0x80>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a1e      	ldr	r2, [pc, #120]	@ (8001df0 <HAL_TIM_Base_Start_IT+0xcc>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d013      	beq.n	8001da4 <HAL_TIM_Base_Start_IT+0x80>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a1c      	ldr	r2, [pc, #112]	@ (8001df4 <HAL_TIM_Base_Start_IT+0xd0>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d00e      	beq.n	8001da4 <HAL_TIM_Base_Start_IT+0x80>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a1b      	ldr	r2, [pc, #108]	@ (8001df8 <HAL_TIM_Base_Start_IT+0xd4>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d009      	beq.n	8001da4 <HAL_TIM_Base_Start_IT+0x80>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a19      	ldr	r2, [pc, #100]	@ (8001dfc <HAL_TIM_Base_Start_IT+0xd8>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d004      	beq.n	8001da4 <HAL_TIM_Base_Start_IT+0x80>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a18      	ldr	r2, [pc, #96]	@ (8001e00 <HAL_TIM_Base_Start_IT+0xdc>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d111      	bne.n	8001dc8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	689b      	ldr	r3, [r3, #8]
 8001daa:	f003 0307 	and.w	r3, r3, #7
 8001dae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	2b06      	cmp	r3, #6
 8001db4:	d010      	beq.n	8001dd8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f042 0201 	orr.w	r2, r2, #1
 8001dc4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001dc6:	e007      	b.n	8001dd8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	681a      	ldr	r2, [r3, #0]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f042 0201 	orr.w	r2, r2, #1
 8001dd6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001dd8:	2300      	movs	r3, #0
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	3714      	adds	r7, #20
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr
 8001de6:	bf00      	nop
 8001de8:	40010000 	.word	0x40010000
 8001dec:	40000400 	.word	0x40000400
 8001df0:	40000800 	.word	0x40000800
 8001df4:	40000c00 	.word	0x40000c00
 8001df8:	40010400 	.word	0x40010400
 8001dfc:	40014000 	.word	0x40014000
 8001e00:	40001800 	.word	0x40001800

08001e04 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b084      	sub	sp, #16
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	68db      	ldr	r3, [r3, #12]
 8001e12:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	691b      	ldr	r3, [r3, #16]
 8001e1a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001e1c:	68bb      	ldr	r3, [r7, #8]
 8001e1e:	f003 0302 	and.w	r3, r3, #2
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d020      	beq.n	8001e68 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	f003 0302 	and.w	r3, r3, #2
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d01b      	beq.n	8001e68 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f06f 0202 	mvn.w	r2, #2
 8001e38:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2201      	movs	r2, #1
 8001e3e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	699b      	ldr	r3, [r3, #24]
 8001e46:	f003 0303 	and.w	r3, r3, #3
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d003      	beq.n	8001e56 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001e4e:	6878      	ldr	r0, [r7, #4]
 8001e50:	f000 f8d2 	bl	8001ff8 <HAL_TIM_IC_CaptureCallback>
 8001e54:	e005      	b.n	8001e62 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e56:	6878      	ldr	r0, [r7, #4]
 8001e58:	f000 f8c4 	bl	8001fe4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e5c:	6878      	ldr	r0, [r7, #4]
 8001e5e:	f000 f8d5 	bl	800200c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2200      	movs	r2, #0
 8001e66:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001e68:	68bb      	ldr	r3, [r7, #8]
 8001e6a:	f003 0304 	and.w	r3, r3, #4
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d020      	beq.n	8001eb4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	f003 0304 	and.w	r3, r3, #4
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d01b      	beq.n	8001eb4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f06f 0204 	mvn.w	r2, #4
 8001e84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	2202      	movs	r2, #2
 8001e8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	699b      	ldr	r3, [r3, #24]
 8001e92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d003      	beq.n	8001ea2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e9a:	6878      	ldr	r0, [r7, #4]
 8001e9c:	f000 f8ac 	bl	8001ff8 <HAL_TIM_IC_CaptureCallback>
 8001ea0:	e005      	b.n	8001eae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ea2:	6878      	ldr	r0, [r7, #4]
 8001ea4:	f000 f89e 	bl	8001fe4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ea8:	6878      	ldr	r0, [r7, #4]
 8001eaa:	f000 f8af 	bl	800200c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001eb4:	68bb      	ldr	r3, [r7, #8]
 8001eb6:	f003 0308 	and.w	r3, r3, #8
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d020      	beq.n	8001f00 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	f003 0308 	and.w	r3, r3, #8
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d01b      	beq.n	8001f00 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f06f 0208 	mvn.w	r2, #8
 8001ed0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2204      	movs	r2, #4
 8001ed6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	69db      	ldr	r3, [r3, #28]
 8001ede:	f003 0303 	and.w	r3, r3, #3
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d003      	beq.n	8001eee <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ee6:	6878      	ldr	r0, [r7, #4]
 8001ee8:	f000 f886 	bl	8001ff8 <HAL_TIM_IC_CaptureCallback>
 8001eec:	e005      	b.n	8001efa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001eee:	6878      	ldr	r0, [r7, #4]
 8001ef0:	f000 f878 	bl	8001fe4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ef4:	6878      	ldr	r0, [r7, #4]
 8001ef6:	f000 f889 	bl	800200c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2200      	movs	r2, #0
 8001efe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	f003 0310 	and.w	r3, r3, #16
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d020      	beq.n	8001f4c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	f003 0310 	and.w	r3, r3, #16
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d01b      	beq.n	8001f4c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f06f 0210 	mvn.w	r2, #16
 8001f1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2208      	movs	r2, #8
 8001f22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	69db      	ldr	r3, [r3, #28]
 8001f2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d003      	beq.n	8001f3a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f32:	6878      	ldr	r0, [r7, #4]
 8001f34:	f000 f860 	bl	8001ff8 <HAL_TIM_IC_CaptureCallback>
 8001f38:	e005      	b.n	8001f46 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f3a:	6878      	ldr	r0, [r7, #4]
 8001f3c:	f000 f852 	bl	8001fe4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f40:	6878      	ldr	r0, [r7, #4]
 8001f42:	f000 f863 	bl	800200c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2200      	movs	r2, #0
 8001f4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	f003 0301 	and.w	r3, r3, #1
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d00c      	beq.n	8001f70 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	f003 0301 	and.w	r3, r3, #1
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d007      	beq.n	8001f70 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f06f 0201 	mvn.w	r2, #1
 8001f68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001f6a:	6878      	ldr	r0, [r7, #4]
 8001f6c:	f7fe fdd2 	bl	8000b14 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d00c      	beq.n	8001f94 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d007      	beq.n	8001f94 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001f8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001f8e:	6878      	ldr	r0, [r7, #4]
 8001f90:	f000 f900 	bl	8002194 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001f94:	68bb      	ldr	r3, [r7, #8]
 8001f96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d00c      	beq.n	8001fb8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d007      	beq.n	8001fb8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001fb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001fb2:	6878      	ldr	r0, [r7, #4]
 8001fb4:	f000 f834 	bl	8002020 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001fb8:	68bb      	ldr	r3, [r7, #8]
 8001fba:	f003 0320 	and.w	r3, r3, #32
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d00c      	beq.n	8001fdc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	f003 0320 	and.w	r3, r3, #32
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d007      	beq.n	8001fdc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f06f 0220 	mvn.w	r2, #32
 8001fd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001fd6:	6878      	ldr	r0, [r7, #4]
 8001fd8:	f000 f8d2 	bl	8002180 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001fdc:	bf00      	nop
 8001fde:	3710      	adds	r7, #16
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}

08001fe4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001fec:	bf00      	nop
 8001fee:	370c      	adds	r7, #12
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr

08001ff8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002000:	bf00      	nop
 8002002:	370c      	adds	r7, #12
 8002004:	46bd      	mov	sp, r7
 8002006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200a:	4770      	bx	lr

0800200c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002014:	bf00      	nop
 8002016:	370c      	adds	r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002028:	bf00      	nop
 800202a:	370c      	adds	r7, #12
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr

08002034 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002034:	b480      	push	{r7}
 8002036:	b085      	sub	sp, #20
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
 800203c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	4a43      	ldr	r2, [pc, #268]	@ (8002154 <TIM_Base_SetConfig+0x120>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d013      	beq.n	8002074 <TIM_Base_SetConfig+0x40>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002052:	d00f      	beq.n	8002074 <TIM_Base_SetConfig+0x40>
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	4a40      	ldr	r2, [pc, #256]	@ (8002158 <TIM_Base_SetConfig+0x124>)
 8002058:	4293      	cmp	r3, r2
 800205a:	d00b      	beq.n	8002074 <TIM_Base_SetConfig+0x40>
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	4a3f      	ldr	r2, [pc, #252]	@ (800215c <TIM_Base_SetConfig+0x128>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d007      	beq.n	8002074 <TIM_Base_SetConfig+0x40>
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	4a3e      	ldr	r2, [pc, #248]	@ (8002160 <TIM_Base_SetConfig+0x12c>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d003      	beq.n	8002074 <TIM_Base_SetConfig+0x40>
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	4a3d      	ldr	r2, [pc, #244]	@ (8002164 <TIM_Base_SetConfig+0x130>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d108      	bne.n	8002086 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800207a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	68fa      	ldr	r2, [r7, #12]
 8002082:	4313      	orrs	r3, r2
 8002084:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	4a32      	ldr	r2, [pc, #200]	@ (8002154 <TIM_Base_SetConfig+0x120>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d02b      	beq.n	80020e6 <TIM_Base_SetConfig+0xb2>
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002094:	d027      	beq.n	80020e6 <TIM_Base_SetConfig+0xb2>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	4a2f      	ldr	r2, [pc, #188]	@ (8002158 <TIM_Base_SetConfig+0x124>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d023      	beq.n	80020e6 <TIM_Base_SetConfig+0xb2>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	4a2e      	ldr	r2, [pc, #184]	@ (800215c <TIM_Base_SetConfig+0x128>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d01f      	beq.n	80020e6 <TIM_Base_SetConfig+0xb2>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	4a2d      	ldr	r2, [pc, #180]	@ (8002160 <TIM_Base_SetConfig+0x12c>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d01b      	beq.n	80020e6 <TIM_Base_SetConfig+0xb2>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	4a2c      	ldr	r2, [pc, #176]	@ (8002164 <TIM_Base_SetConfig+0x130>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d017      	beq.n	80020e6 <TIM_Base_SetConfig+0xb2>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	4a2b      	ldr	r2, [pc, #172]	@ (8002168 <TIM_Base_SetConfig+0x134>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d013      	beq.n	80020e6 <TIM_Base_SetConfig+0xb2>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	4a2a      	ldr	r2, [pc, #168]	@ (800216c <TIM_Base_SetConfig+0x138>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d00f      	beq.n	80020e6 <TIM_Base_SetConfig+0xb2>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	4a29      	ldr	r2, [pc, #164]	@ (8002170 <TIM_Base_SetConfig+0x13c>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d00b      	beq.n	80020e6 <TIM_Base_SetConfig+0xb2>
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	4a28      	ldr	r2, [pc, #160]	@ (8002174 <TIM_Base_SetConfig+0x140>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d007      	beq.n	80020e6 <TIM_Base_SetConfig+0xb2>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	4a27      	ldr	r2, [pc, #156]	@ (8002178 <TIM_Base_SetConfig+0x144>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d003      	beq.n	80020e6 <TIM_Base_SetConfig+0xb2>
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	4a26      	ldr	r2, [pc, #152]	@ (800217c <TIM_Base_SetConfig+0x148>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d108      	bne.n	80020f8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80020ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	68db      	ldr	r3, [r3, #12]
 80020f2:	68fa      	ldr	r2, [r7, #12]
 80020f4:	4313      	orrs	r3, r2
 80020f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	695b      	ldr	r3, [r3, #20]
 8002102:	4313      	orrs	r3, r2
 8002104:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	689a      	ldr	r2, [r3, #8]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	4a0e      	ldr	r2, [pc, #56]	@ (8002154 <TIM_Base_SetConfig+0x120>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d003      	beq.n	8002126 <TIM_Base_SetConfig+0xf2>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	4a10      	ldr	r2, [pc, #64]	@ (8002164 <TIM_Base_SetConfig+0x130>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d103      	bne.n	800212e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	691a      	ldr	r2, [r3, #16]
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f043 0204 	orr.w	r2, r3, #4
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2201      	movs	r2, #1
 800213e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	68fa      	ldr	r2, [r7, #12]
 8002144:	601a      	str	r2, [r3, #0]
}
 8002146:	bf00      	nop
 8002148:	3714      	adds	r7, #20
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr
 8002152:	bf00      	nop
 8002154:	40010000 	.word	0x40010000
 8002158:	40000400 	.word	0x40000400
 800215c:	40000800 	.word	0x40000800
 8002160:	40000c00 	.word	0x40000c00
 8002164:	40010400 	.word	0x40010400
 8002168:	40014000 	.word	0x40014000
 800216c:	40014400 	.word	0x40014400
 8002170:	40014800 	.word	0x40014800
 8002174:	40001800 	.word	0x40001800
 8002178:	40001c00 	.word	0x40001c00
 800217c:	40002000 	.word	0x40002000

08002180 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002188:	bf00      	nop
 800218a:	370c      	adds	r7, #12
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr

08002194 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002194:	b480      	push	{r7}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800219c:	bf00      	nop
 800219e:	370c      	adds	r7, #12
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr

080021a8 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80021a8:	b480      	push	{r7}
 80021aa:	b083      	sub	sp, #12
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	f103 0208 	add.w	r2, r3, #8
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	f04f 32ff 	mov.w	r2, #4294967295
 80021c0:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	f103 0208 	add.w	r2, r3, #8
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	f103 0208 	add.w	r2, r3, #8
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2200      	movs	r2, #0
 80021da:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80021dc:	bf00      	nop
 80021de:	370c      	adds	r7, #12
 80021e0:	46bd      	mov	sp, r7
 80021e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e6:	4770      	bx	lr

080021e8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80021e8:	b480      	push	{r7}
 80021ea:	b083      	sub	sp, #12
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2200      	movs	r2, #0
 80021f4:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80021f6:	bf00      	nop
 80021f8:	370c      	adds	r7, #12
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr

08002202 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8002202:	b480      	push	{r7}
 8002204:	b085      	sub	sp, #20
 8002206:	af00      	add	r7, sp, #0
 8002208:	6078      	str	r0, [r7, #4]
 800220a:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	68fa      	ldr	r2, [r7, #12]
 8002216:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	689a      	ldr	r2, [r3, #8]
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	689b      	ldr	r3, [r3, #8]
 8002224:	683a      	ldr	r2, [r7, #0]
 8002226:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	683a      	ldr	r2, [r7, #0]
 800222c:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	687a      	ldr	r2, [r7, #4]
 8002232:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	1c5a      	adds	r2, r3, #1
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	601a      	str	r2, [r3, #0]
}
 800223e:	bf00      	nop
 8002240:	3714      	adds	r7, #20
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr

0800224a <uxListRemove>:
    ( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800224a:	b480      	push	{r7}
 800224c:	b085      	sub	sp, #20
 800224e:	af00      	add	r7, sp, #0
 8002250:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	691b      	ldr	r3, [r3, #16]
 8002256:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	687a      	ldr	r2, [r7, #4]
 800225e:	6892      	ldr	r2, [r2, #8]
 8002260:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	689b      	ldr	r3, [r3, #8]
 8002266:	687a      	ldr	r2, [r7, #4]
 8002268:	6852      	ldr	r2, [r2, #4]
 800226a:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	687a      	ldr	r2, [r7, #4]
 8002272:	429a      	cmp	r2, r3
 8002274:	d103      	bne.n	800227e <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	689a      	ldr	r2, [r3, #8]
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2200      	movs	r2, #0
 8002282:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	1e5a      	subs	r2, r3, #1
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681b      	ldr	r3, [r3, #0]
}
 8002292:	4618      	mov	r0, r3
 8002294:	3714      	adds	r7, #20
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr

0800229e <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 800229e:	b580      	push	{r7, lr}
 80022a0:	b08c      	sub	sp, #48	@ 0x30
 80022a2:	af04      	add	r7, sp, #16
 80022a4:	60f8      	str	r0, [r7, #12]
 80022a6:	60b9      	str	r1, [r7, #8]
 80022a8:	603b      	str	r3, [r7, #0]
 80022aa:	4613      	mov	r3, r2
 80022ac:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80022ae:	88fb      	ldrh	r3, [r7, #6]
 80022b0:	009b      	lsls	r3, r3, #2
 80022b2:	4618      	mov	r0, r3
 80022b4:	f000 feec 	bl	8003090 <pvPortMalloc>
 80022b8:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d00e      	beq.n	80022de <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80022c0:	2058      	movs	r0, #88	@ 0x58
 80022c2:	f000 fee5 	bl	8003090 <pvPortMalloc>
 80022c6:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 80022c8:	69fb      	ldr	r3, [r7, #28]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d003      	beq.n	80022d6 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 80022ce:	69fb      	ldr	r3, [r7, #28]
 80022d0:	697a      	ldr	r2, [r7, #20]
 80022d2:	631a      	str	r2, [r3, #48]	@ 0x30
 80022d4:	e005      	b.n	80022e2 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 80022d6:	6978      	ldr	r0, [r7, #20]
 80022d8:	f000 ffbc 	bl	8003254 <vPortFree>
 80022dc:	e001      	b.n	80022e2 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 80022de:	2300      	movs	r3, #0
 80022e0:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80022e2:	69fb      	ldr	r3, [r7, #28]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d013      	beq.n	8002310 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80022e8:	88fa      	ldrh	r2, [r7, #6]
 80022ea:	2300      	movs	r3, #0
 80022ec:	9303      	str	r3, [sp, #12]
 80022ee:	69fb      	ldr	r3, [r7, #28]
 80022f0:	9302      	str	r3, [sp, #8]
 80022f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022f4:	9301      	str	r3, [sp, #4]
 80022f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022f8:	9300      	str	r3, [sp, #0]
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	68b9      	ldr	r1, [r7, #8]
 80022fe:	68f8      	ldr	r0, [r7, #12]
 8002300:	f000 f80e 	bl	8002320 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8002304:	69f8      	ldr	r0, [r7, #28]
 8002306:	f000 f8a3 	bl	8002450 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800230a:	2301      	movs	r3, #1
 800230c:	61bb      	str	r3, [r7, #24]
 800230e:	e002      	b.n	8002316 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002310:	f04f 33ff 	mov.w	r3, #4294967295
 8002314:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8002316:	69bb      	ldr	r3, [r7, #24]
    }
 8002318:	4618      	mov	r0, r3
 800231a:	3720      	adds	r7, #32
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}

08002320 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b088      	sub	sp, #32
 8002324:	af00      	add	r7, sp, #0
 8002326:	60f8      	str	r0, [r7, #12]
 8002328:	60b9      	str	r1, [r7, #8]
 800232a:	607a      	str	r2, [r7, #4]
 800232c:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800232e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002330:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	009b      	lsls	r3, r3, #2
 8002336:	461a      	mov	r2, r3
 8002338:	21a5      	movs	r1, #165	@ 0xa5
 800233a:	f003 fd46 	bl	8005dca <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800233e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002340:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002348:	3b01      	subs	r3, #1
 800234a:	009b      	lsls	r3, r3, #2
 800234c:	4413      	add	r3, r2
 800234e:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002350:	69bb      	ldr	r3, [r7, #24]
 8002352:	f023 0307 	bic.w	r3, r3, #7
 8002356:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002358:	69bb      	ldr	r3, [r7, #24]
 800235a:	f003 0307 	and.w	r3, r3, #7
 800235e:	2b00      	cmp	r3, #0
 8002360:	d00b      	beq.n	800237a <prvInitialiseNewTask+0x5a>
        __asm volatile
 8002362:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002366:	f383 8811 	msr	BASEPRI, r3
 800236a:	f3bf 8f6f 	isb	sy
 800236e:	f3bf 8f4f 	dsb	sy
 8002372:	617b      	str	r3, [r7, #20]
    }
 8002374:	bf00      	nop
 8002376:	bf00      	nop
 8002378:	e7fd      	b.n	8002376 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d01f      	beq.n	80023c0 <prvInitialiseNewTask+0xa0>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002380:	2300      	movs	r3, #0
 8002382:	61fb      	str	r3, [r7, #28]
 8002384:	e012      	b.n	80023ac <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002386:	68ba      	ldr	r2, [r7, #8]
 8002388:	69fb      	ldr	r3, [r7, #28]
 800238a:	4413      	add	r3, r2
 800238c:	7819      	ldrb	r1, [r3, #0]
 800238e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002390:	69fb      	ldr	r3, [r7, #28]
 8002392:	4413      	add	r3, r2
 8002394:	3334      	adds	r3, #52	@ 0x34
 8002396:	460a      	mov	r2, r1
 8002398:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800239a:	68ba      	ldr	r2, [r7, #8]
 800239c:	69fb      	ldr	r3, [r7, #28]
 800239e:	4413      	add	r3, r2
 80023a0:	781b      	ldrb	r3, [r3, #0]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d006      	beq.n	80023b4 <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80023a6:	69fb      	ldr	r3, [r7, #28]
 80023a8:	3301      	adds	r3, #1
 80023aa:	61fb      	str	r3, [r7, #28]
 80023ac:	69fb      	ldr	r3, [r7, #28]
 80023ae:	2b09      	cmp	r3, #9
 80023b0:	d9e9      	bls.n	8002386 <prvInitialiseNewTask+0x66>
 80023b2:	e000      	b.n	80023b6 <prvInitialiseNewTask+0x96>
            {
                break;
 80023b4:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80023b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023b8:	2200      	movs	r2, #0
 80023ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80023be:	e003      	b.n	80023c8 <prvInitialiseNewTask+0xa8>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80023c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023c2:	2200      	movs	r2, #0
 80023c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80023c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023ca:	2b04      	cmp	r3, #4
 80023cc:	d901      	bls.n	80023d2 <prvInitialiseNewTask+0xb2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80023ce:	2304      	movs	r3, #4
 80023d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80023d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023d4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80023d6:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 80023d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80023dc:	649a      	str	r2, [r3, #72]	@ 0x48
            pxNewTCB->uxMutexesHeld = 0;
 80023de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023e0:	2200      	movs	r2, #0
 80023e2:	64da      	str	r2, [r3, #76]	@ 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80023e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023e6:	3304      	adds	r3, #4
 80023e8:	4618      	mov	r0, r3
 80023ea:	f7ff fefd 	bl	80021e8 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80023ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023f0:	3318      	adds	r3, #24
 80023f2:	4618      	mov	r0, r3
 80023f4:	f7ff fef8 	bl	80021e8 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80023f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80023fc:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80023fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002400:	f1c3 0205 	rsb	r2, r3, #5
 8002404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002406:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002408:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800240a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800240c:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 800240e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002410:	3350      	adds	r3, #80	@ 0x50
 8002412:	2204      	movs	r2, #4
 8002414:	2100      	movs	r1, #0
 8002416:	4618      	mov	r0, r3
 8002418:	f003 fcd7 	bl	8005dca <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 800241c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800241e:	3354      	adds	r3, #84	@ 0x54
 8002420:	2201      	movs	r2, #1
 8002422:	2100      	movs	r1, #0
 8002424:	4618      	mov	r0, r3
 8002426:	f003 fcd0 	bl	8005dca <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800242a:	683a      	ldr	r2, [r7, #0]
 800242c:	68f9      	ldr	r1, [r7, #12]
 800242e:	69b8      	ldr	r0, [r7, #24]
 8002430:	f000 fb4c 	bl	8002acc <pxPortInitialiseStack>
 8002434:	4602      	mov	r2, r0
 8002436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002438:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 800243a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800243c:	2b00      	cmp	r3, #0
 800243e:	d002      	beq.n	8002446 <prvInitialiseNewTask+0x126>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002440:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002442:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002444:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002446:	bf00      	nop
 8002448:	3720      	adds	r7, #32
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}
	...

08002450 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8002450:	b5b0      	push	{r4, r5, r7, lr}
 8002452:	b084      	sub	sp, #16
 8002454:	af02      	add	r7, sp, #8
 8002456:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8002458:	f000 fce8 	bl	8002e2c <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 800245c:	4b35      	ldr	r3, [pc, #212]	@ (8002534 <prvAddNewTaskToReadyList+0xe4>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	3301      	adds	r3, #1
 8002462:	4a34      	ldr	r2, [pc, #208]	@ (8002534 <prvAddNewTaskToReadyList+0xe4>)
 8002464:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8002466:	4b34      	ldr	r3, [pc, #208]	@ (8002538 <prvAddNewTaskToReadyList+0xe8>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d109      	bne.n	8002482 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 800246e:	4a32      	ldr	r2, [pc, #200]	@ (8002538 <prvAddNewTaskToReadyList+0xe8>)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002474:	4b2f      	ldr	r3, [pc, #188]	@ (8002534 <prvAddNewTaskToReadyList+0xe4>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	2b01      	cmp	r3, #1
 800247a:	d110      	bne.n	800249e <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 800247c:	f000 fa8c 	bl	8002998 <prvInitialiseTaskLists>
 8002480:	e00d      	b.n	800249e <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8002482:	4b2e      	ldr	r3, [pc, #184]	@ (800253c <prvAddNewTaskToReadyList+0xec>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d109      	bne.n	800249e <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800248a:	4b2b      	ldr	r3, [pc, #172]	@ (8002538 <prvAddNewTaskToReadyList+0xe8>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002494:	429a      	cmp	r2, r3
 8002496:	d802      	bhi.n	800249e <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8002498:	4a27      	ldr	r2, [pc, #156]	@ (8002538 <prvAddNewTaskToReadyList+0xe8>)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 800249e:	4b28      	ldr	r3, [pc, #160]	@ (8002540 <prvAddNewTaskToReadyList+0xf0>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	3301      	adds	r3, #1
 80024a4:	4a26      	ldr	r2, [pc, #152]	@ (8002540 <prvAddNewTaskToReadyList+0xf0>)
 80024a6:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 80024a8:	4b25      	ldr	r3, [pc, #148]	@ (8002540 <prvAddNewTaskToReadyList+0xf0>)
 80024aa:	681a      	ldr	r2, [r3, #0]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	641a      	str	r2, [r3, #64]	@ 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d016      	beq.n	80024e4 <prvAddNewTaskToReadyList+0x94>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	4618      	mov	r0, r3
 80024ba:	f003 f8e9 	bl	8005690 <SEGGER_SYSVIEW_OnTaskCreate>
 80024be:	6878      	ldr	r0, [r7, #4]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ce:	461d      	mov	r5, r3
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	461c      	mov	r4, r3
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024da:	1ae3      	subs	r3, r4, r3
 80024dc:	9300      	str	r3, [sp, #0]
 80024de:	462b      	mov	r3, r5
 80024e0:	f001 f888 	bl	80035f4 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	4618      	mov	r0, r3
 80024e8:	f003 f956 	bl	8005798 <SEGGER_SYSVIEW_OnTaskStartReady>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024f0:	2201      	movs	r2, #1
 80024f2:	409a      	lsls	r2, r3
 80024f4:	4b13      	ldr	r3, [pc, #76]	@ (8002544 <prvAddNewTaskToReadyList+0xf4>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4313      	orrs	r3, r2
 80024fa:	4a12      	ldr	r2, [pc, #72]	@ (8002544 <prvAddNewTaskToReadyList+0xf4>)
 80024fc:	6013      	str	r3, [r2, #0]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002502:	4613      	mov	r3, r2
 8002504:	009b      	lsls	r3, r3, #2
 8002506:	4413      	add	r3, r2
 8002508:	009b      	lsls	r3, r3, #2
 800250a:	4a0f      	ldr	r2, [pc, #60]	@ (8002548 <prvAddNewTaskToReadyList+0xf8>)
 800250c:	441a      	add	r2, r3
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	3304      	adds	r3, #4
 8002512:	4619      	mov	r1, r3
 8002514:	4610      	mov	r0, r2
 8002516:	f7ff fe74 	bl	8002202 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 800251a:	f000 fcb9 	bl	8002e90 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 800251e:	4b07      	ldr	r3, [pc, #28]	@ (800253c <prvAddNewTaskToReadyList+0xec>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d001      	beq.n	800252a <prvAddNewTaskToReadyList+0xda>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002526:	4b04      	ldr	r3, [pc, #16]	@ (8002538 <prvAddNewTaskToReadyList+0xe8>)
 8002528:	681b      	ldr	r3, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800252a:	bf00      	nop
 800252c:	3708      	adds	r7, #8
 800252e:	46bd      	mov	sp, r7
 8002530:	bdb0      	pop	{r4, r5, r7, pc}
 8002532:	bf00      	nop
 8002534:	200001c0 	.word	0x200001c0
 8002538:	200000e8 	.word	0x200000e8
 800253c:	200001cc 	.word	0x200001cc
 8002540:	200001dc 	.word	0x200001dc
 8002544:	200001c8 	.word	0x200001c8
 8002548:	200000ec 	.word	0x200000ec

0800254c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b086      	sub	sp, #24
 8002550:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8002552:	4b24      	ldr	r3, [pc, #144]	@ (80025e4 <vTaskStartScheduler+0x98>)
 8002554:	9301      	str	r3, [sp, #4]
 8002556:	2300      	movs	r3, #0
 8002558:	9300      	str	r3, [sp, #0]
 800255a:	2300      	movs	r3, #0
 800255c:	2282      	movs	r2, #130	@ 0x82
 800255e:	4922      	ldr	r1, [pc, #136]	@ (80025e8 <vTaskStartScheduler+0x9c>)
 8002560:	4822      	ldr	r0, [pc, #136]	@ (80025ec <vTaskStartScheduler+0xa0>)
 8002562:	f7ff fe9c 	bl	800229e <xTaskCreate>
 8002566:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	2b01      	cmp	r3, #1
 800256c:	d124      	bne.n	80025b8 <vTaskStartScheduler+0x6c>
        __asm volatile
 800256e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002572:	f383 8811 	msr	BASEPRI, r3
 8002576:	f3bf 8f6f 	isb	sy
 800257a:	f3bf 8f4f 	dsb	sy
 800257e:	60bb      	str	r3, [r7, #8]
    }
 8002580:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8002582:	4b1b      	ldr	r3, [pc, #108]	@ (80025f0 <vTaskStartScheduler+0xa4>)
 8002584:	f04f 32ff 	mov.w	r2, #4294967295
 8002588:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800258a:	4b1a      	ldr	r3, [pc, #104]	@ (80025f4 <vTaskStartScheduler+0xa8>)
 800258c:	2201      	movs	r2, #1
 800258e:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002590:	4b19      	ldr	r3, [pc, #100]	@ (80025f8 <vTaskStartScheduler+0xac>)
 8002592:	2200      	movs	r2, #0
 8002594:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8002596:	4b19      	ldr	r3, [pc, #100]	@ (80025fc <vTaskStartScheduler+0xb0>)
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	4b12      	ldr	r3, [pc, #72]	@ (80025e4 <vTaskStartScheduler+0x98>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	429a      	cmp	r2, r3
 80025a0:	d102      	bne.n	80025a8 <vTaskStartScheduler+0x5c>
 80025a2:	f003 f859 	bl	8005658 <SEGGER_SYSVIEW_OnIdle>
 80025a6:	e004      	b.n	80025b2 <vTaskStartScheduler+0x66>
 80025a8:	4b14      	ldr	r3, [pc, #80]	@ (80025fc <vTaskStartScheduler+0xb0>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4618      	mov	r0, r3
 80025ae:	f003 f8b1 	bl	8005714 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 80025b2:	f000 fb17 	bl	8002be4 <xPortStartScheduler>
 80025b6:	e00f      	b.n	80025d8 <vTaskStartScheduler+0x8c>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025be:	d10b      	bne.n	80025d8 <vTaskStartScheduler+0x8c>
        __asm volatile
 80025c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80025c4:	f383 8811 	msr	BASEPRI, r3
 80025c8:	f3bf 8f6f 	isb	sy
 80025cc:	f3bf 8f4f 	dsb	sy
 80025d0:	607b      	str	r3, [r7, #4]
    }
 80025d2:	bf00      	nop
 80025d4:	bf00      	nop
 80025d6:	e7fd      	b.n	80025d4 <vTaskStartScheduler+0x88>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80025d8:	4b09      	ldr	r3, [pc, #36]	@ (8002600 <vTaskStartScheduler+0xb4>)
 80025da:	681b      	ldr	r3, [r3, #0]
}
 80025dc:	bf00      	nop
 80025de:	3710      	adds	r7, #16
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	200001e4 	.word	0x200001e4
 80025e8:	08006db0 	.word	0x08006db0
 80025ec:	08002975 	.word	0x08002975
 80025f0:	200001e0 	.word	0x200001e0
 80025f4:	200001cc 	.word	0x200001cc
 80025f8:	200001c4 	.word	0x200001c4
 80025fc:	200000e8 	.word	0x200000e8
 8002600:	08006e9c 	.word	0x08006e9c

08002604 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002604:	b480      	push	{r7}
 8002606:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8002608:	4b04      	ldr	r3, [pc, #16]	@ (800261c <vTaskSuspendAll+0x18>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	3301      	adds	r3, #1
 800260e:	4a03      	ldr	r2, [pc, #12]	@ (800261c <vTaskSuspendAll+0x18>)
 8002610:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8002612:	bf00      	nop
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr
 800261c:	200001e8 	.word	0x200001e8

08002620 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b084      	sub	sp, #16
 8002624:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8002626:	2300      	movs	r3, #0
 8002628:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 800262a:	2300      	movs	r3, #0
 800262c:	607b      	str	r3, [r7, #4]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 800262e:	4b3e      	ldr	r3, [pc, #248]	@ (8002728 <xTaskResumeAll+0x108>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d10b      	bne.n	800264e <xTaskResumeAll+0x2e>
        __asm volatile
 8002636:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800263a:	f383 8811 	msr	BASEPRI, r3
 800263e:	f3bf 8f6f 	isb	sy
 8002642:	f3bf 8f4f 	dsb	sy
 8002646:	603b      	str	r3, [r7, #0]
    }
 8002648:	bf00      	nop
 800264a:	bf00      	nop
 800264c:	e7fd      	b.n	800264a <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 800264e:	f000 fbed 	bl	8002e2c <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8002652:	4b35      	ldr	r3, [pc, #212]	@ (8002728 <xTaskResumeAll+0x108>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	3b01      	subs	r3, #1
 8002658:	4a33      	ldr	r2, [pc, #204]	@ (8002728 <xTaskResumeAll+0x108>)
 800265a:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800265c:	4b32      	ldr	r3, [pc, #200]	@ (8002728 <xTaskResumeAll+0x108>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d159      	bne.n	8002718 <xTaskResumeAll+0xf8>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002664:	4b31      	ldr	r3, [pc, #196]	@ (800272c <xTaskResumeAll+0x10c>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d055      	beq.n	8002718 <xTaskResumeAll+0xf8>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800266c:	e032      	b.n	80026d4 <xTaskResumeAll+0xb4>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800266e:	4b30      	ldr	r3, [pc, #192]	@ (8002730 <xTaskResumeAll+0x110>)
 8002670:	68db      	ldr	r3, [r3, #12]
 8002672:	68db      	ldr	r3, [r3, #12]
 8002674:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	3318      	adds	r3, #24
 800267a:	4618      	mov	r0, r3
 800267c:	f7ff fde5 	bl	800224a <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	3304      	adds	r3, #4
 8002684:	4618      	mov	r0, r3
 8002686:	f7ff fde0 	bl	800224a <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	4618      	mov	r0, r3
 800268e:	f003 f883 	bl	8005798 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002696:	2201      	movs	r2, #1
 8002698:	409a      	lsls	r2, r3
 800269a:	4b26      	ldr	r3, [pc, #152]	@ (8002734 <xTaskResumeAll+0x114>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4313      	orrs	r3, r2
 80026a0:	4a24      	ldr	r2, [pc, #144]	@ (8002734 <xTaskResumeAll+0x114>)
 80026a2:	6013      	str	r3, [r2, #0]
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026a8:	4613      	mov	r3, r2
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	4413      	add	r3, r2
 80026ae:	009b      	lsls	r3, r3, #2
 80026b0:	4a21      	ldr	r2, [pc, #132]	@ (8002738 <xTaskResumeAll+0x118>)
 80026b2:	441a      	add	r2, r3
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	3304      	adds	r3, #4
 80026b8:	4619      	mov	r1, r3
 80026ba:	4610      	mov	r0, r2
 80026bc:	f7ff fda1 	bl	8002202 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026c4:	4b1d      	ldr	r3, [pc, #116]	@ (800273c <xTaskResumeAll+0x11c>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026ca:	429a      	cmp	r2, r3
 80026cc:	d302      	bcc.n	80026d4 <xTaskResumeAll+0xb4>
                    {
                        xYieldPending = pdTRUE;
 80026ce:	4b1c      	ldr	r3, [pc, #112]	@ (8002740 <xTaskResumeAll+0x120>)
 80026d0:	2201      	movs	r2, #1
 80026d2:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80026d4:	4b16      	ldr	r3, [pc, #88]	@ (8002730 <xTaskResumeAll+0x110>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d1c8      	bne.n	800266e <xTaskResumeAll+0x4e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d001      	beq.n	80026e6 <xTaskResumeAll+0xc6>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 80026e2:	f000 f9d7 	bl	8002a94 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80026e6:	4b17      	ldr	r3, [pc, #92]	@ (8002744 <xTaskResumeAll+0x124>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	60bb      	str	r3, [r7, #8]

                    if( xPendedCounts > ( TickType_t ) 0U )
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d010      	beq.n	8002714 <xTaskResumeAll+0xf4>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 80026f2:	f000 f83b 	bl	800276c <xTaskIncrementTick>
 80026f6:	4603      	mov	r3, r0
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d002      	beq.n	8002702 <xTaskResumeAll+0xe2>
                            {
                                xYieldPending = pdTRUE;
 80026fc:	4b10      	ldr	r3, [pc, #64]	@ (8002740 <xTaskResumeAll+0x120>)
 80026fe:	2201      	movs	r2, #1
 8002700:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8002702:	68bb      	ldr	r3, [r7, #8]
 8002704:	3b01      	subs	r3, #1
 8002706:	60bb      	str	r3, [r7, #8]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d1f1      	bne.n	80026f2 <xTaskResumeAll+0xd2>

                        xPendedTicks = 0;
 800270e:	4b0d      	ldr	r3, [pc, #52]	@ (8002744 <xTaskResumeAll+0x124>)
 8002710:	2200      	movs	r2, #0
 8002712:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8002714:	4b0a      	ldr	r3, [pc, #40]	@ (8002740 <xTaskResumeAll+0x120>)
 8002716:	681b      	ldr	r3, [r3, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8002718:	f000 fbba 	bl	8002e90 <vPortExitCritical>

    return xAlreadyYielded;
 800271c:	687b      	ldr	r3, [r7, #4]
}
 800271e:	4618      	mov	r0, r3
 8002720:	3710      	adds	r7, #16
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	200001e8 	.word	0x200001e8
 800272c:	200001c0 	.word	0x200001c0
 8002730:	20000180 	.word	0x20000180
 8002734:	200001c8 	.word	0x200001c8
 8002738:	200000ec 	.word	0x200000ec
 800273c:	200000e8 	.word	0x200000e8
 8002740:	200001d4 	.word	0x200001d4
 8002744:	200001d0 	.word	0x200001d0

08002748 <xTaskGetTickCountFromISR>:
    return xTicks;
}
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800274e:	f000 fc5d 	bl	800300c <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8002752:	2300      	movs	r3, #0
 8002754:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8002756:	4b04      	ldr	r3, [pc, #16]	@ (8002768 <xTaskGetTickCountFromISR+0x20>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 800275c:	683b      	ldr	r3, [r7, #0]
}
 800275e:	4618      	mov	r0, r3
 8002760:	3708      	adds	r7, #8
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}
 8002766:	bf00      	nop
 8002768:	200001c4 	.word	0x200001c4

0800276c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b086      	sub	sp, #24
 8002770:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8002772:	2300      	movs	r3, #0
 8002774:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002776:	4b41      	ldr	r3, [pc, #260]	@ (800287c <xTaskIncrementTick+0x110>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d174      	bne.n	8002868 <xTaskIncrementTick+0xfc>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800277e:	4b40      	ldr	r3, [pc, #256]	@ (8002880 <xTaskIncrementTick+0x114>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	3301      	adds	r3, #1
 8002784:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002786:	4a3e      	ldr	r2, [pc, #248]	@ (8002880 <xTaskIncrementTick+0x114>)
 8002788:	693b      	ldr	r3, [r7, #16]
 800278a:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800278c:	693b      	ldr	r3, [r7, #16]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d121      	bne.n	80027d6 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8002792:	4b3c      	ldr	r3, [pc, #240]	@ (8002884 <xTaskIncrementTick+0x118>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d00b      	beq.n	80027b4 <xTaskIncrementTick+0x48>
        __asm volatile
 800279c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027a0:	f383 8811 	msr	BASEPRI, r3
 80027a4:	f3bf 8f6f 	isb	sy
 80027a8:	f3bf 8f4f 	dsb	sy
 80027ac:	603b      	str	r3, [r7, #0]
    }
 80027ae:	bf00      	nop
 80027b0:	bf00      	nop
 80027b2:	e7fd      	b.n	80027b0 <xTaskIncrementTick+0x44>
 80027b4:	4b33      	ldr	r3, [pc, #204]	@ (8002884 <xTaskIncrementTick+0x118>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	60fb      	str	r3, [r7, #12]
 80027ba:	4b33      	ldr	r3, [pc, #204]	@ (8002888 <xTaskIncrementTick+0x11c>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4a31      	ldr	r2, [pc, #196]	@ (8002884 <xTaskIncrementTick+0x118>)
 80027c0:	6013      	str	r3, [r2, #0]
 80027c2:	4a31      	ldr	r2, [pc, #196]	@ (8002888 <xTaskIncrementTick+0x11c>)
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	6013      	str	r3, [r2, #0]
 80027c8:	4b30      	ldr	r3, [pc, #192]	@ (800288c <xTaskIncrementTick+0x120>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	3301      	adds	r3, #1
 80027ce:	4a2f      	ldr	r2, [pc, #188]	@ (800288c <xTaskIncrementTick+0x120>)
 80027d0:	6013      	str	r3, [r2, #0]
 80027d2:	f000 f95f 	bl	8002a94 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80027d6:	4b2e      	ldr	r3, [pc, #184]	@ (8002890 <xTaskIncrementTick+0x124>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	693a      	ldr	r2, [r7, #16]
 80027dc:	429a      	cmp	r2, r3
 80027de:	d348      	bcc.n	8002872 <xTaskIncrementTick+0x106>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80027e0:	4b28      	ldr	r3, [pc, #160]	@ (8002884 <xTaskIncrementTick+0x118>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d104      	bne.n	80027f4 <xTaskIncrementTick+0x88>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80027ea:	4b29      	ldr	r3, [pc, #164]	@ (8002890 <xTaskIncrementTick+0x124>)
 80027ec:	f04f 32ff 	mov.w	r2, #4294967295
 80027f0:	601a      	str	r2, [r3, #0]
                    break;
 80027f2:	e03e      	b.n	8002872 <xTaskIncrementTick+0x106>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80027f4:	4b23      	ldr	r3, [pc, #140]	@ (8002884 <xTaskIncrementTick+0x118>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	68db      	ldr	r3, [r3, #12]
 80027fa:	68db      	ldr	r3, [r3, #12]
 80027fc:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80027fe:	68bb      	ldr	r3, [r7, #8]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8002804:	693a      	ldr	r2, [r7, #16]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	429a      	cmp	r2, r3
 800280a:	d203      	bcs.n	8002814 <xTaskIncrementTick+0xa8>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800280c:	4a20      	ldr	r2, [pc, #128]	@ (8002890 <xTaskIncrementTick+0x124>)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002812:	e02e      	b.n	8002872 <xTaskIncrementTick+0x106>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002814:	68bb      	ldr	r3, [r7, #8]
 8002816:	3304      	adds	r3, #4
 8002818:	4618      	mov	r0, r3
 800281a:	f7ff fd16 	bl	800224a <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800281e:	68bb      	ldr	r3, [r7, #8]
 8002820:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002822:	2b00      	cmp	r3, #0
 8002824:	d004      	beq.n	8002830 <xTaskIncrementTick+0xc4>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002826:	68bb      	ldr	r3, [r7, #8]
 8002828:	3318      	adds	r3, #24
 800282a:	4618      	mov	r0, r3
 800282c:	f7ff fd0d 	bl	800224a <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	4618      	mov	r0, r3
 8002834:	f002 ffb0 	bl	8005798 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800283c:	2201      	movs	r2, #1
 800283e:	409a      	lsls	r2, r3
 8002840:	4b14      	ldr	r3, [pc, #80]	@ (8002894 <xTaskIncrementTick+0x128>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4313      	orrs	r3, r2
 8002846:	4a13      	ldr	r2, [pc, #76]	@ (8002894 <xTaskIncrementTick+0x128>)
 8002848:	6013      	str	r3, [r2, #0]
 800284a:	68bb      	ldr	r3, [r7, #8]
 800284c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800284e:	4613      	mov	r3, r2
 8002850:	009b      	lsls	r3, r3, #2
 8002852:	4413      	add	r3, r2
 8002854:	009b      	lsls	r3, r3, #2
 8002856:	4a10      	ldr	r2, [pc, #64]	@ (8002898 <xTaskIncrementTick+0x12c>)
 8002858:	441a      	add	r2, r3
 800285a:	68bb      	ldr	r3, [r7, #8]
 800285c:	3304      	adds	r3, #4
 800285e:	4619      	mov	r1, r3
 8002860:	4610      	mov	r0, r2
 8002862:	f7ff fcce 	bl	8002202 <vListInsertEnd>
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002866:	e7bb      	b.n	80027e0 <xTaskIncrementTick+0x74>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8002868:	4b0c      	ldr	r3, [pc, #48]	@ (800289c <xTaskIncrementTick+0x130>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	3301      	adds	r3, #1
 800286e:	4a0b      	ldr	r2, [pc, #44]	@ (800289c <xTaskIncrementTick+0x130>)
 8002870:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8002872:	697b      	ldr	r3, [r7, #20]
}
 8002874:	4618      	mov	r0, r3
 8002876:	3718      	adds	r7, #24
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}
 800287c:	200001e8 	.word	0x200001e8
 8002880:	200001c4 	.word	0x200001c4
 8002884:	20000178 	.word	0x20000178
 8002888:	2000017c 	.word	0x2000017c
 800288c:	200001d8 	.word	0x200001d8
 8002890:	200001e0 	.word	0x200001e0
 8002894:	200001c8 	.word	0x200001c8
 8002898:	200000ec 	.word	0x200000ec
 800289c:	200001d0 	.word	0x200001d0

080028a0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b086      	sub	sp, #24
 80028a4:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80028a6:	4b2d      	ldr	r3, [pc, #180]	@ (800295c <vTaskSwitchContext+0xbc>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d003      	beq.n	80028b6 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80028ae:	4b2c      	ldr	r3, [pc, #176]	@ (8002960 <vTaskSwitchContext+0xc0>)
 80028b0:	2201      	movs	r2, #1
 80028b2:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 80028b4:	e04e      	b.n	8002954 <vTaskSwitchContext+0xb4>
        xYieldPending = pdFALSE;
 80028b6:	4b2a      	ldr	r3, [pc, #168]	@ (8002960 <vTaskSwitchContext+0xc0>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80028bc:	4b29      	ldr	r3, [pc, #164]	@ (8002964 <vTaskSwitchContext+0xc4>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	fab3 f383 	clz	r3, r3
 80028c8:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 80028ca:	7afb      	ldrb	r3, [r7, #11]
 80028cc:	f1c3 031f 	rsb	r3, r3, #31
 80028d0:	617b      	str	r3, [r7, #20]
 80028d2:	4925      	ldr	r1, [pc, #148]	@ (8002968 <vTaskSwitchContext+0xc8>)
 80028d4:	697a      	ldr	r2, [r7, #20]
 80028d6:	4613      	mov	r3, r2
 80028d8:	009b      	lsls	r3, r3, #2
 80028da:	4413      	add	r3, r2
 80028dc:	009b      	lsls	r3, r3, #2
 80028de:	440b      	add	r3, r1
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d10b      	bne.n	80028fe <vTaskSwitchContext+0x5e>
        __asm volatile
 80028e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028ea:	f383 8811 	msr	BASEPRI, r3
 80028ee:	f3bf 8f6f 	isb	sy
 80028f2:	f3bf 8f4f 	dsb	sy
 80028f6:	607b      	str	r3, [r7, #4]
    }
 80028f8:	bf00      	nop
 80028fa:	bf00      	nop
 80028fc:	e7fd      	b.n	80028fa <vTaskSwitchContext+0x5a>
 80028fe:	697a      	ldr	r2, [r7, #20]
 8002900:	4613      	mov	r3, r2
 8002902:	009b      	lsls	r3, r3, #2
 8002904:	4413      	add	r3, r2
 8002906:	009b      	lsls	r3, r3, #2
 8002908:	4a17      	ldr	r2, [pc, #92]	@ (8002968 <vTaskSwitchContext+0xc8>)
 800290a:	4413      	add	r3, r2
 800290c:	613b      	str	r3, [r7, #16]
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	685a      	ldr	r2, [r3, #4]
 8002914:	693b      	ldr	r3, [r7, #16]
 8002916:	605a      	str	r2, [r3, #4]
 8002918:	693b      	ldr	r3, [r7, #16]
 800291a:	685a      	ldr	r2, [r3, #4]
 800291c:	693b      	ldr	r3, [r7, #16]
 800291e:	3308      	adds	r3, #8
 8002920:	429a      	cmp	r2, r3
 8002922:	d104      	bne.n	800292e <vTaskSwitchContext+0x8e>
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	685a      	ldr	r2, [r3, #4]
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	605a      	str	r2, [r3, #4]
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	68db      	ldr	r3, [r3, #12]
 8002934:	4a0d      	ldr	r2, [pc, #52]	@ (800296c <vTaskSwitchContext+0xcc>)
 8002936:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 8002938:	4b0c      	ldr	r3, [pc, #48]	@ (800296c <vTaskSwitchContext+0xcc>)
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	4b0c      	ldr	r3, [pc, #48]	@ (8002970 <vTaskSwitchContext+0xd0>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	429a      	cmp	r2, r3
 8002942:	d102      	bne.n	800294a <vTaskSwitchContext+0xaa>
 8002944:	f002 fe88 	bl	8005658 <SEGGER_SYSVIEW_OnIdle>
}
 8002948:	e004      	b.n	8002954 <vTaskSwitchContext+0xb4>
        traceTASK_SWITCHED_IN();
 800294a:	4b08      	ldr	r3, [pc, #32]	@ (800296c <vTaskSwitchContext+0xcc>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4618      	mov	r0, r3
 8002950:	f002 fee0 	bl	8005714 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 8002954:	bf00      	nop
 8002956:	3718      	adds	r7, #24
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}
 800295c:	200001e8 	.word	0x200001e8
 8002960:	200001d4 	.word	0x200001d4
 8002964:	200001c8 	.word	0x200001c8
 8002968:	200000ec 	.word	0x200000ec
 800296c:	200000e8 	.word	0x200000e8
 8002970:	200001e4 	.word	0x200001e4

08002974 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b082      	sub	sp, #8
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 800297c:	f000 f84c 	bl	8002a18 <prvCheckTasksWaitingTermination>
            {
                /* If we are not using preemption we keep forcing a task switch to
                 * see if any other task has become available.  If we are using
                 * preemption we don't need to do this as any task becoming available
                 * will automatically get the processor anyway. */
                taskYIELD();
 8002980:	4b04      	ldr	r3, [pc, #16]	@ (8002994 <prvIdleTask+0x20>)
 8002982:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002986:	601a      	str	r2, [r3, #0]
 8002988:	f3bf 8f4f 	dsb	sy
 800298c:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8002990:	bf00      	nop
 8002992:	e7f3      	b.n	800297c <prvIdleTask+0x8>
 8002994:	e000ed04 	.word	0xe000ed04

08002998 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b082      	sub	sp, #8
 800299c:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800299e:	2300      	movs	r3, #0
 80029a0:	607b      	str	r3, [r7, #4]
 80029a2:	e00c      	b.n	80029be <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80029a4:	687a      	ldr	r2, [r7, #4]
 80029a6:	4613      	mov	r3, r2
 80029a8:	009b      	lsls	r3, r3, #2
 80029aa:	4413      	add	r3, r2
 80029ac:	009b      	lsls	r3, r3, #2
 80029ae:	4a12      	ldr	r2, [pc, #72]	@ (80029f8 <prvInitialiseTaskLists+0x60>)
 80029b0:	4413      	add	r3, r2
 80029b2:	4618      	mov	r0, r3
 80029b4:	f7ff fbf8 	bl	80021a8 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	3301      	adds	r3, #1
 80029bc:	607b      	str	r3, [r7, #4]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2b04      	cmp	r3, #4
 80029c2:	d9ef      	bls.n	80029a4 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80029c4:	480d      	ldr	r0, [pc, #52]	@ (80029fc <prvInitialiseTaskLists+0x64>)
 80029c6:	f7ff fbef 	bl	80021a8 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80029ca:	480d      	ldr	r0, [pc, #52]	@ (8002a00 <prvInitialiseTaskLists+0x68>)
 80029cc:	f7ff fbec 	bl	80021a8 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80029d0:	480c      	ldr	r0, [pc, #48]	@ (8002a04 <prvInitialiseTaskLists+0x6c>)
 80029d2:	f7ff fbe9 	bl	80021a8 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 80029d6:	480c      	ldr	r0, [pc, #48]	@ (8002a08 <prvInitialiseTaskLists+0x70>)
 80029d8:	f7ff fbe6 	bl	80021a8 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 80029dc:	480b      	ldr	r0, [pc, #44]	@ (8002a0c <prvInitialiseTaskLists+0x74>)
 80029de:	f7ff fbe3 	bl	80021a8 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80029e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002a10 <prvInitialiseTaskLists+0x78>)
 80029e4:	4a05      	ldr	r2, [pc, #20]	@ (80029fc <prvInitialiseTaskLists+0x64>)
 80029e6:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80029e8:	4b0a      	ldr	r3, [pc, #40]	@ (8002a14 <prvInitialiseTaskLists+0x7c>)
 80029ea:	4a05      	ldr	r2, [pc, #20]	@ (8002a00 <prvInitialiseTaskLists+0x68>)
 80029ec:	601a      	str	r2, [r3, #0]
}
 80029ee:	bf00      	nop
 80029f0:	3708      	adds	r7, #8
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	200000ec 	.word	0x200000ec
 80029fc:	20000150 	.word	0x20000150
 8002a00:	20000164 	.word	0x20000164
 8002a04:	20000180 	.word	0x20000180
 8002a08:	20000194 	.word	0x20000194
 8002a0c:	200001ac 	.word	0x200001ac
 8002a10:	20000178 	.word	0x20000178
 8002a14:	2000017c 	.word	0x2000017c

08002a18 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b082      	sub	sp, #8
 8002a1c:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002a1e:	e019      	b.n	8002a54 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8002a20:	f000 fa04 	bl	8002e2c <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002a24:	4b10      	ldr	r3, [pc, #64]	@ (8002a68 <prvCheckTasksWaitingTermination+0x50>)
 8002a26:	68db      	ldr	r3, [r3, #12]
 8002a28:	68db      	ldr	r3, [r3, #12]
 8002a2a:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	3304      	adds	r3, #4
 8002a30:	4618      	mov	r0, r3
 8002a32:	f7ff fc0a 	bl	800224a <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8002a36:	4b0d      	ldr	r3, [pc, #52]	@ (8002a6c <prvCheckTasksWaitingTermination+0x54>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	3b01      	subs	r3, #1
 8002a3c:	4a0b      	ldr	r2, [pc, #44]	@ (8002a6c <prvCheckTasksWaitingTermination+0x54>)
 8002a3e:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8002a40:	4b0b      	ldr	r3, [pc, #44]	@ (8002a70 <prvCheckTasksWaitingTermination+0x58>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	3b01      	subs	r3, #1
 8002a46:	4a0a      	ldr	r2, [pc, #40]	@ (8002a70 <prvCheckTasksWaitingTermination+0x58>)
 8002a48:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8002a4a:	f000 fa21 	bl	8002e90 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8002a4e:	6878      	ldr	r0, [r7, #4]
 8002a50:	f000 f810 	bl	8002a74 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002a54:	4b06      	ldr	r3, [pc, #24]	@ (8002a70 <prvCheckTasksWaitingTermination+0x58>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d1e1      	bne.n	8002a20 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8002a5c:	bf00      	nop
 8002a5e:	bf00      	nop
 8002a60:	3708      	adds	r7, #8
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	20000194 	.word	0x20000194
 8002a6c:	200001c0 	.word	0x200001c0
 8002a70:	200001a8 	.word	0x200001a8

08002a74 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b082      	sub	sp, #8
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a80:	4618      	mov	r0, r3
 8002a82:	f000 fbe7 	bl	8003254 <vPortFree>
                vPortFree( pxTCB );
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	f000 fbe4 	bl	8003254 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8002a8c:	bf00      	nop
 8002a8e:	3708      	adds	r7, #8
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}

08002a94 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002a94:	b480      	push	{r7}
 8002a96:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002a98:	4b0a      	ldr	r3, [pc, #40]	@ (8002ac4 <prvResetNextTaskUnblockTime+0x30>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d104      	bne.n	8002aac <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8002aa2:	4b09      	ldr	r3, [pc, #36]	@ (8002ac8 <prvResetNextTaskUnblockTime+0x34>)
 8002aa4:	f04f 32ff 	mov.w	r2, #4294967295
 8002aa8:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8002aaa:	e005      	b.n	8002ab8 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002aac:	4b05      	ldr	r3, [pc, #20]	@ (8002ac4 <prvResetNextTaskUnblockTime+0x30>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	68db      	ldr	r3, [r3, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a04      	ldr	r2, [pc, #16]	@ (8002ac8 <prvResetNextTaskUnblockTime+0x34>)
 8002ab6:	6013      	str	r3, [r2, #0]
}
 8002ab8:	bf00      	nop
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr
 8002ac2:	bf00      	nop
 8002ac4:	20000178 	.word	0x20000178
 8002ac8:	200001e0 	.word	0x200001e0

08002acc <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8002acc:	b480      	push	{r7}
 8002ace:	b085      	sub	sp, #20
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	60f8      	str	r0, [r7, #12]
 8002ad4:	60b9      	str	r1, [r7, #8]
 8002ad6:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	3b04      	subs	r3, #4
 8002adc:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002ae4:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	3b04      	subs	r3, #4
 8002aea:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	f023 0201 	bic.w	r2, r3, #1
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	3b04      	subs	r3, #4
 8002afa:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8002afc:	4a0c      	ldr	r2, [pc, #48]	@ (8002b30 <pxPortInitialiseStack+0x64>)
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	3b14      	subs	r3, #20
 8002b06:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8002b08:	687a      	ldr	r2, [r7, #4]
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	3b04      	subs	r3, #4
 8002b12:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	f06f 0202 	mvn.w	r2, #2
 8002b1a:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	3b20      	subs	r3, #32
 8002b20:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8002b22:	68fb      	ldr	r3, [r7, #12]
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	3714      	adds	r7, #20
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2e:	4770      	bx	lr
 8002b30:	08002b35 	.word	0x08002b35

08002b34 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002b34:	b480      	push	{r7}
 8002b36:	b085      	sub	sp, #20
 8002b38:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8002b3e:	4b13      	ldr	r3, [pc, #76]	@ (8002b8c <prvTaskExitError+0x58>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b46:	d00b      	beq.n	8002b60 <prvTaskExitError+0x2c>
        __asm volatile
 8002b48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b4c:	f383 8811 	msr	BASEPRI, r3
 8002b50:	f3bf 8f6f 	isb	sy
 8002b54:	f3bf 8f4f 	dsb	sy
 8002b58:	60fb      	str	r3, [r7, #12]
    }
 8002b5a:	bf00      	nop
 8002b5c:	bf00      	nop
 8002b5e:	e7fd      	b.n	8002b5c <prvTaskExitError+0x28>
        __asm volatile
 8002b60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b64:	f383 8811 	msr	BASEPRI, r3
 8002b68:	f3bf 8f6f 	isb	sy
 8002b6c:	f3bf 8f4f 	dsb	sy
 8002b70:	60bb      	str	r3, [r7, #8]
    }
 8002b72:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8002b74:	bf00      	nop
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d0fc      	beq.n	8002b76 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8002b7c:	bf00      	nop
 8002b7e:	bf00      	nop
 8002b80:	3714      	adds	r7, #20
 8002b82:	46bd      	mov	sp, r7
 8002b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b88:	4770      	bx	lr
 8002b8a:	bf00      	nop
 8002b8c:	2000000c 	.word	0x2000000c

08002b90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8002b90:	4b07      	ldr	r3, [pc, #28]	@ (8002bb0 <pxCurrentTCBConst2>)
 8002b92:	6819      	ldr	r1, [r3, #0]
 8002b94:	6808      	ldr	r0, [r1, #0]
 8002b96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b9a:	f380 8809 	msr	PSP, r0
 8002b9e:	f3bf 8f6f 	isb	sy
 8002ba2:	f04f 0000 	mov.w	r0, #0
 8002ba6:	f380 8811 	msr	BASEPRI, r0
 8002baa:	4770      	bx	lr
 8002bac:	f3af 8000 	nop.w

08002bb0 <pxCurrentTCBConst2>:
 8002bb0:	200000e8 	.word	0x200000e8
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8002bb4:	bf00      	nop
 8002bb6:	bf00      	nop

08002bb8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8002bb8:	4808      	ldr	r0, [pc, #32]	@ (8002bdc <prvPortStartFirstTask+0x24>)
 8002bba:	6800      	ldr	r0, [r0, #0]
 8002bbc:	6800      	ldr	r0, [r0, #0]
 8002bbe:	f380 8808 	msr	MSP, r0
 8002bc2:	f04f 0000 	mov.w	r0, #0
 8002bc6:	f380 8814 	msr	CONTROL, r0
 8002bca:	b662      	cpsie	i
 8002bcc:	b661      	cpsie	f
 8002bce:	f3bf 8f4f 	dsb	sy
 8002bd2:	f3bf 8f6f 	isb	sy
 8002bd6:	df00      	svc	0
 8002bd8:	bf00      	nop
 8002bda:	0000      	.short	0x0000
 8002bdc:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8002be0:	bf00      	nop
 8002be2:	bf00      	nop

08002be4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b086      	sub	sp, #24
 8002be8:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002bea:	4b47      	ldr	r3, [pc, #284]	@ (8002d08 <xPortStartScheduler+0x124>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4a47      	ldr	r2, [pc, #284]	@ (8002d0c <xPortStartScheduler+0x128>)
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d10b      	bne.n	8002c0c <xPortStartScheduler+0x28>
        __asm volatile
 8002bf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002bf8:	f383 8811 	msr	BASEPRI, r3
 8002bfc:	f3bf 8f6f 	isb	sy
 8002c00:	f3bf 8f4f 	dsb	sy
 8002c04:	60fb      	str	r3, [r7, #12]
    }
 8002c06:	bf00      	nop
 8002c08:	bf00      	nop
 8002c0a:	e7fd      	b.n	8002c08 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002c0c:	4b3e      	ldr	r3, [pc, #248]	@ (8002d08 <xPortStartScheduler+0x124>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a3f      	ldr	r2, [pc, #252]	@ (8002d10 <xPortStartScheduler+0x12c>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d10b      	bne.n	8002c2e <xPortStartScheduler+0x4a>
        __asm volatile
 8002c16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c1a:	f383 8811 	msr	BASEPRI, r3
 8002c1e:	f3bf 8f6f 	isb	sy
 8002c22:	f3bf 8f4f 	dsb	sy
 8002c26:	613b      	str	r3, [r7, #16]
    }
 8002c28:	bf00      	nop
 8002c2a:	bf00      	nop
 8002c2c:	e7fd      	b.n	8002c2a <xPortStartScheduler+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002c2e:	4b39      	ldr	r3, [pc, #228]	@ (8002d14 <xPortStartScheduler+0x130>)
 8002c30:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	781b      	ldrb	r3, [r3, #0]
 8002c36:	b2db      	uxtb	r3, r3
 8002c38:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002c3a:	697b      	ldr	r3, [r7, #20]
 8002c3c:	22ff      	movs	r2, #255	@ 0xff
 8002c3e:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	781b      	ldrb	r3, [r3, #0]
 8002c44:	b2db      	uxtb	r3, r3
 8002c46:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002c48:	78fb      	ldrb	r3, [r7, #3]
 8002c4a:	b2db      	uxtb	r3, r3
 8002c4c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002c50:	b2da      	uxtb	r2, r3
 8002c52:	4b31      	ldr	r3, [pc, #196]	@ (8002d18 <xPortStartScheduler+0x134>)
 8002c54:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002c56:	4b31      	ldr	r3, [pc, #196]	@ (8002d1c <xPortStartScheduler+0x138>)
 8002c58:	2207      	movs	r2, #7
 8002c5a:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002c5c:	e009      	b.n	8002c72 <xPortStartScheduler+0x8e>
            {
                ulMaxPRIGROUPValue--;
 8002c5e:	4b2f      	ldr	r3, [pc, #188]	@ (8002d1c <xPortStartScheduler+0x138>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	3b01      	subs	r3, #1
 8002c64:	4a2d      	ldr	r2, [pc, #180]	@ (8002d1c <xPortStartScheduler+0x138>)
 8002c66:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002c68:	78fb      	ldrb	r3, [r7, #3]
 8002c6a:	b2db      	uxtb	r3, r3
 8002c6c:	005b      	lsls	r3, r3, #1
 8002c6e:	b2db      	uxtb	r3, r3
 8002c70:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002c72:	78fb      	ldrb	r3, [r7, #3]
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c7a:	2b80      	cmp	r3, #128	@ 0x80
 8002c7c:	d0ef      	beq.n	8002c5e <xPortStartScheduler+0x7a>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002c7e:	4b27      	ldr	r3, [pc, #156]	@ (8002d1c <xPortStartScheduler+0x138>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f1c3 0307 	rsb	r3, r3, #7
 8002c86:	2b04      	cmp	r3, #4
 8002c88:	d00b      	beq.n	8002ca2 <xPortStartScheduler+0xbe>
        __asm volatile
 8002c8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c8e:	f383 8811 	msr	BASEPRI, r3
 8002c92:	f3bf 8f6f 	isb	sy
 8002c96:	f3bf 8f4f 	dsb	sy
 8002c9a:	60bb      	str	r3, [r7, #8]
    }
 8002c9c:	bf00      	nop
 8002c9e:	bf00      	nop
 8002ca0:	e7fd      	b.n	8002c9e <xPortStartScheduler+0xba>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002ca2:	4b1e      	ldr	r3, [pc, #120]	@ (8002d1c <xPortStartScheduler+0x138>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	021b      	lsls	r3, r3, #8
 8002ca8:	4a1c      	ldr	r2, [pc, #112]	@ (8002d1c <xPortStartScheduler+0x138>)
 8002caa:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002cac:	4b1b      	ldr	r3, [pc, #108]	@ (8002d1c <xPortStartScheduler+0x138>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002cb4:	4a19      	ldr	r2, [pc, #100]	@ (8002d1c <xPortStartScheduler+0x138>)
 8002cb6:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	b2da      	uxtb	r2, r3
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8002cc0:	4b17      	ldr	r3, [pc, #92]	@ (8002d20 <xPortStartScheduler+0x13c>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a16      	ldr	r2, [pc, #88]	@ (8002d20 <xPortStartScheduler+0x13c>)
 8002cc6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002cca:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8002ccc:	4b14      	ldr	r3, [pc, #80]	@ (8002d20 <xPortStartScheduler+0x13c>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a13      	ldr	r2, [pc, #76]	@ (8002d20 <xPortStartScheduler+0x13c>)
 8002cd2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8002cd6:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8002cd8:	f000 f968 	bl	8002fac <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8002cdc:	4b11      	ldr	r3, [pc, #68]	@ (8002d24 <xPortStartScheduler+0x140>)
 8002cde:	2200      	movs	r2, #0
 8002ce0:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8002ce2:	f000 f987 	bl	8002ff4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8002ce6:	4b10      	ldr	r3, [pc, #64]	@ (8002d28 <xPortStartScheduler+0x144>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4a0f      	ldr	r2, [pc, #60]	@ (8002d28 <xPortStartScheduler+0x144>)
 8002cec:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8002cf0:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8002cf2:	f7ff ff61 	bl	8002bb8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8002cf6:	f7ff fdd3 	bl	80028a0 <vTaskSwitchContext>
    prvTaskExitError();
 8002cfa:	f7ff ff1b 	bl	8002b34 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8002cfe:	2300      	movs	r3, #0
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	3718      	adds	r7, #24
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}
 8002d08:	e000ed00 	.word	0xe000ed00
 8002d0c:	410fc271 	.word	0x410fc271
 8002d10:	410fc270 	.word	0x410fc270
 8002d14:	e000e400 	.word	0xe000e400
 8002d18:	200001ec 	.word	0x200001ec
 8002d1c:	200001f0 	.word	0x200001f0
 8002d20:	e000ed20 	.word	0xe000ed20
 8002d24:	2000000c 	.word	0x2000000c
 8002d28:	e000ef34 	.word	0xe000ef34

08002d2c <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b087      	sub	sp, #28
 8002d30:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002d32:	4b38      	ldr	r3, [pc, #224]	@ (8002e14 <vInitPrioGroupValue+0xe8>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4a38      	ldr	r2, [pc, #224]	@ (8002e18 <vInitPrioGroupValue+0xec>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d10b      	bne.n	8002d54 <vInitPrioGroupValue+0x28>
        __asm volatile
 8002d3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d40:	f383 8811 	msr	BASEPRI, r3
 8002d44:	f3bf 8f6f 	isb	sy
 8002d48:	f3bf 8f4f 	dsb	sy
 8002d4c:	60fb      	str	r3, [r7, #12]
    }
 8002d4e:	bf00      	nop
 8002d50:	bf00      	nop
 8002d52:	e7fd      	b.n	8002d50 <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002d54:	4b2f      	ldr	r3, [pc, #188]	@ (8002e14 <vInitPrioGroupValue+0xe8>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a30      	ldr	r2, [pc, #192]	@ (8002e1c <vInitPrioGroupValue+0xf0>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d10b      	bne.n	8002d76 <vInitPrioGroupValue+0x4a>
        __asm volatile
 8002d5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d62:	f383 8811 	msr	BASEPRI, r3
 8002d66:	f3bf 8f6f 	isb	sy
 8002d6a:	f3bf 8f4f 	dsb	sy
 8002d6e:	613b      	str	r3, [r7, #16]
    }
 8002d70:	bf00      	nop
 8002d72:	bf00      	nop
 8002d74:	e7fd      	b.n	8002d72 <vInitPrioGroupValue+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002d76:	4b2a      	ldr	r3, [pc, #168]	@ (8002e20 <vInitPrioGroupValue+0xf4>)
 8002d78:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002d7a:	697b      	ldr	r3, [r7, #20]
 8002d7c:	781b      	ldrb	r3, [r3, #0]
 8002d7e:	b2db      	uxtb	r3, r3
 8002d80:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	22ff      	movs	r2, #255	@ 0xff
 8002d86:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002d88:	697b      	ldr	r3, [r7, #20]
 8002d8a:	781b      	ldrb	r3, [r3, #0]
 8002d8c:	b2db      	uxtb	r3, r3
 8002d8e:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002d90:	78fb      	ldrb	r3, [r7, #3]
 8002d92:	b2db      	uxtb	r3, r3
 8002d94:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002d98:	b2da      	uxtb	r2, r3
 8002d9a:	4b22      	ldr	r3, [pc, #136]	@ (8002e24 <vInitPrioGroupValue+0xf8>)
 8002d9c:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002d9e:	4b22      	ldr	r3, [pc, #136]	@ (8002e28 <vInitPrioGroupValue+0xfc>)
 8002da0:	2207      	movs	r2, #7
 8002da2:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002da4:	e009      	b.n	8002dba <vInitPrioGroupValue+0x8e>
            {
                ulMaxPRIGROUPValue--;
 8002da6:	4b20      	ldr	r3, [pc, #128]	@ (8002e28 <vInitPrioGroupValue+0xfc>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	3b01      	subs	r3, #1
 8002dac:	4a1e      	ldr	r2, [pc, #120]	@ (8002e28 <vInitPrioGroupValue+0xfc>)
 8002dae:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002db0:	78fb      	ldrb	r3, [r7, #3]
 8002db2:	b2db      	uxtb	r3, r3
 8002db4:	005b      	lsls	r3, r3, #1
 8002db6:	b2db      	uxtb	r3, r3
 8002db8:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002dba:	78fb      	ldrb	r3, [r7, #3]
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002dc2:	2b80      	cmp	r3, #128	@ 0x80
 8002dc4:	d0ef      	beq.n	8002da6 <vInitPrioGroupValue+0x7a>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002dc6:	4b18      	ldr	r3, [pc, #96]	@ (8002e28 <vInitPrioGroupValue+0xfc>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f1c3 0307 	rsb	r3, r3, #7
 8002dce:	2b04      	cmp	r3, #4
 8002dd0:	d00b      	beq.n	8002dea <vInitPrioGroupValue+0xbe>
        __asm volatile
 8002dd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002dd6:	f383 8811 	msr	BASEPRI, r3
 8002dda:	f3bf 8f6f 	isb	sy
 8002dde:	f3bf 8f4f 	dsb	sy
 8002de2:	60bb      	str	r3, [r7, #8]
    }
 8002de4:	bf00      	nop
 8002de6:	bf00      	nop
 8002de8:	e7fd      	b.n	8002de6 <vInitPrioGroupValue+0xba>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002dea:	4b0f      	ldr	r3, [pc, #60]	@ (8002e28 <vInitPrioGroupValue+0xfc>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	021b      	lsls	r3, r3, #8
 8002df0:	4a0d      	ldr	r2, [pc, #52]	@ (8002e28 <vInitPrioGroupValue+0xfc>)
 8002df2:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002df4:	4b0c      	ldr	r3, [pc, #48]	@ (8002e28 <vInitPrioGroupValue+0xfc>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002dfc:	4a0a      	ldr	r2, [pc, #40]	@ (8002e28 <vInitPrioGroupValue+0xfc>)
 8002dfe:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	b2da      	uxtb	r2, r3
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 8002e08:	bf00      	nop
 8002e0a:	371c      	adds	r7, #28
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e12:	4770      	bx	lr
 8002e14:	e000ed00 	.word	0xe000ed00
 8002e18:	410fc271 	.word	0x410fc271
 8002e1c:	410fc270 	.word	0x410fc270
 8002e20:	e000e400 	.word	0xe000e400
 8002e24:	200001ec 	.word	0x200001ec
 8002e28:	200001f0 	.word	0x200001f0

08002e2c <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b083      	sub	sp, #12
 8002e30:	af00      	add	r7, sp, #0
        __asm volatile
 8002e32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e36:	f383 8811 	msr	BASEPRI, r3
 8002e3a:	f3bf 8f6f 	isb	sy
 8002e3e:	f3bf 8f4f 	dsb	sy
 8002e42:	607b      	str	r3, [r7, #4]
    }
 8002e44:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8002e46:	4b10      	ldr	r3, [pc, #64]	@ (8002e88 <vPortEnterCritical+0x5c>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	3301      	adds	r3, #1
 8002e4c:	4a0e      	ldr	r2, [pc, #56]	@ (8002e88 <vPortEnterCritical+0x5c>)
 8002e4e:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8002e50:	4b0d      	ldr	r3, [pc, #52]	@ (8002e88 <vPortEnterCritical+0x5c>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	2b01      	cmp	r3, #1
 8002e56:	d110      	bne.n	8002e7a <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002e58:	4b0c      	ldr	r3, [pc, #48]	@ (8002e8c <vPortEnterCritical+0x60>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	b2db      	uxtb	r3, r3
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d00b      	beq.n	8002e7a <vPortEnterCritical+0x4e>
        __asm volatile
 8002e62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e66:	f383 8811 	msr	BASEPRI, r3
 8002e6a:	f3bf 8f6f 	isb	sy
 8002e6e:	f3bf 8f4f 	dsb	sy
 8002e72:	603b      	str	r3, [r7, #0]
    }
 8002e74:	bf00      	nop
 8002e76:	bf00      	nop
 8002e78:	e7fd      	b.n	8002e76 <vPortEnterCritical+0x4a>
    }
}
 8002e7a:	bf00      	nop
 8002e7c:	370c      	adds	r7, #12
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e84:	4770      	bx	lr
 8002e86:	bf00      	nop
 8002e88:	2000000c 	.word	0x2000000c
 8002e8c:	e000ed04 	.word	0xe000ed04

08002e90 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002e90:	b480      	push	{r7}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8002e96:	4b12      	ldr	r3, [pc, #72]	@ (8002ee0 <vPortExitCritical+0x50>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d10b      	bne.n	8002eb6 <vPortExitCritical+0x26>
        __asm volatile
 8002e9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ea2:	f383 8811 	msr	BASEPRI, r3
 8002ea6:	f3bf 8f6f 	isb	sy
 8002eaa:	f3bf 8f4f 	dsb	sy
 8002eae:	607b      	str	r3, [r7, #4]
    }
 8002eb0:	bf00      	nop
 8002eb2:	bf00      	nop
 8002eb4:	e7fd      	b.n	8002eb2 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8002eb6:	4b0a      	ldr	r3, [pc, #40]	@ (8002ee0 <vPortExitCritical+0x50>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	3b01      	subs	r3, #1
 8002ebc:	4a08      	ldr	r2, [pc, #32]	@ (8002ee0 <vPortExitCritical+0x50>)
 8002ebe:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8002ec0:	4b07      	ldr	r3, [pc, #28]	@ (8002ee0 <vPortExitCritical+0x50>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d105      	bne.n	8002ed4 <vPortExitCritical+0x44>
 8002ec8:	2300      	movs	r3, #0
 8002eca:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8002ed2:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8002ed4:	bf00      	nop
 8002ed6:	370c      	adds	r7, #12
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ede:	4770      	bx	lr
 8002ee0:	2000000c 	.word	0x2000000c
	...

08002ef0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8002ef0:	f3ef 8009 	mrs	r0, PSP
 8002ef4:	f3bf 8f6f 	isb	sy
 8002ef8:	4b15      	ldr	r3, [pc, #84]	@ (8002f50 <pxCurrentTCBConst>)
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	f01e 0f10 	tst.w	lr, #16
 8002f00:	bf08      	it	eq
 8002f02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002f06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f0a:	6010      	str	r0, [r2, #0]
 8002f0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002f10:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8002f14:	f380 8811 	msr	BASEPRI, r0
 8002f18:	f3bf 8f4f 	dsb	sy
 8002f1c:	f3bf 8f6f 	isb	sy
 8002f20:	f7ff fcbe 	bl	80028a0 <vTaskSwitchContext>
 8002f24:	f04f 0000 	mov.w	r0, #0
 8002f28:	f380 8811 	msr	BASEPRI, r0
 8002f2c:	bc09      	pop	{r0, r3}
 8002f2e:	6819      	ldr	r1, [r3, #0]
 8002f30:	6808      	ldr	r0, [r1, #0]
 8002f32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f36:	f01e 0f10 	tst.w	lr, #16
 8002f3a:	bf08      	it	eq
 8002f3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8002f40:	f380 8809 	msr	PSP, r0
 8002f44:	f3bf 8f6f 	isb	sy
 8002f48:	4770      	bx	lr
 8002f4a:	bf00      	nop
 8002f4c:	f3af 8000 	nop.w

08002f50 <pxCurrentTCBConst>:
 8002f50:	200000e8 	.word	0x200000e8
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8002f54:	bf00      	nop
 8002f56:	bf00      	nop

08002f58 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b082      	sub	sp, #8
 8002f5c:	af00      	add	r7, sp, #0
        __asm volatile
 8002f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f62:	f383 8811 	msr	BASEPRI, r3
 8002f66:	f3bf 8f6f 	isb	sy
 8002f6a:	f3bf 8f4f 	dsb	sy
 8002f6e:	607b      	str	r3, [r7, #4]
    }
 8002f70:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 8002f72:	f002 faf7 	bl	8005564 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8002f76:	f7ff fbf9 	bl	800276c <xTaskIncrementTick>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d006      	beq.n	8002f8e <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 8002f80:	f002 fb4e 	bl	8005620 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002f84:	4b08      	ldr	r3, [pc, #32]	@ (8002fa8 <SysTick_Handler+0x50>)
 8002f86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002f8a:	601a      	str	r2, [r3, #0]
 8002f8c:	e001      	b.n	8002f92 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 8002f8e:	f002 fb2b 	bl	80055e8 <SEGGER_SYSVIEW_RecordExitISR>
 8002f92:	2300      	movs	r3, #0
 8002f94:	603b      	str	r3, [r7, #0]
        __asm volatile
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	f383 8811 	msr	BASEPRI, r3
    }
 8002f9c:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 8002f9e:	bf00      	nop
 8002fa0:	3708      	adds	r7, #8
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}
 8002fa6:	bf00      	nop
 8002fa8:	e000ed04 	.word	0xe000ed04

08002fac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8002fac:	b480      	push	{r7}
 8002fae:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002fb0:	4b0b      	ldr	r3, [pc, #44]	@ (8002fe0 <vPortSetupTimerInterrupt+0x34>)
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002fb6:	4b0b      	ldr	r3, [pc, #44]	@ (8002fe4 <vPortSetupTimerInterrupt+0x38>)
 8002fb8:	2200      	movs	r2, #0
 8002fba:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002fbc:	4b0a      	ldr	r3, [pc, #40]	@ (8002fe8 <vPortSetupTimerInterrupt+0x3c>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a0a      	ldr	r2, [pc, #40]	@ (8002fec <vPortSetupTimerInterrupt+0x40>)
 8002fc2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fc6:	099b      	lsrs	r3, r3, #6
 8002fc8:	4a09      	ldr	r2, [pc, #36]	@ (8002ff0 <vPortSetupTimerInterrupt+0x44>)
 8002fca:	3b01      	subs	r3, #1
 8002fcc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8002fce:	4b04      	ldr	r3, [pc, #16]	@ (8002fe0 <vPortSetupTimerInterrupt+0x34>)
 8002fd0:	2207      	movs	r2, #7
 8002fd2:	601a      	str	r2, [r3, #0]
}
 8002fd4:	bf00      	nop
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fdc:	4770      	bx	lr
 8002fde:	bf00      	nop
 8002fe0:	e000e010 	.word	0xe000e010
 8002fe4:	e000e018 	.word	0xe000e018
 8002fe8:	20000000 	.word	0x20000000
 8002fec:	10624dd3 	.word	0x10624dd3
 8002ff0:	e000e014 	.word	0xe000e014

08002ff4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8002ff4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8003004 <vPortEnableVFP+0x10>
 8002ff8:	6801      	ldr	r1, [r0, #0]
 8002ffa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8002ffe:	6001      	str	r1, [r0, #0]
 8003000:	4770      	bx	lr
 8003002:	0000      	.short	0x0000
 8003004:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8003008:	bf00      	nop
 800300a:	bf00      	nop

0800300c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800300c:	b480      	push	{r7}
 800300e:	b085      	sub	sp, #20
 8003010:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8003012:	f3ef 8305 	mrs	r3, IPSR
 8003016:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	2b0f      	cmp	r3, #15
 800301c:	d915      	bls.n	800304a <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800301e:	4a18      	ldr	r2, [pc, #96]	@ (8003080 <vPortValidateInterruptPriority+0x74>)
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	4413      	add	r3, r2
 8003024:	781b      	ldrb	r3, [r3, #0]
 8003026:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003028:	4b16      	ldr	r3, [pc, #88]	@ (8003084 <vPortValidateInterruptPriority+0x78>)
 800302a:	781b      	ldrb	r3, [r3, #0]
 800302c:	7afa      	ldrb	r2, [r7, #11]
 800302e:	429a      	cmp	r2, r3
 8003030:	d20b      	bcs.n	800304a <vPortValidateInterruptPriority+0x3e>
        __asm volatile
 8003032:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003036:	f383 8811 	msr	BASEPRI, r3
 800303a:	f3bf 8f6f 	isb	sy
 800303e:	f3bf 8f4f 	dsb	sy
 8003042:	607b      	str	r3, [r7, #4]
    }
 8003044:	bf00      	nop
 8003046:	bf00      	nop
 8003048:	e7fd      	b.n	8003046 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800304a:	4b0f      	ldr	r3, [pc, #60]	@ (8003088 <vPortValidateInterruptPriority+0x7c>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003052:	4b0e      	ldr	r3, [pc, #56]	@ (800308c <vPortValidateInterruptPriority+0x80>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	429a      	cmp	r2, r3
 8003058:	d90b      	bls.n	8003072 <vPortValidateInterruptPriority+0x66>
        __asm volatile
 800305a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800305e:	f383 8811 	msr	BASEPRI, r3
 8003062:	f3bf 8f6f 	isb	sy
 8003066:	f3bf 8f4f 	dsb	sy
 800306a:	603b      	str	r3, [r7, #0]
    }
 800306c:	bf00      	nop
 800306e:	bf00      	nop
 8003070:	e7fd      	b.n	800306e <vPortValidateInterruptPriority+0x62>
    }
 8003072:	bf00      	nop
 8003074:	3714      	adds	r7, #20
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr
 800307e:	bf00      	nop
 8003080:	e000e3f0 	.word	0xe000e3f0
 8003084:	200001ec 	.word	0x200001ec
 8003088:	e000ed0c 	.word	0xe000ed0c
 800308c:	200001f0 	.word	0x200001f0

08003090 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b08a      	sub	sp, #40	@ 0x28
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8003098:	2300      	movs	r3, #0
 800309a:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 800309c:	f7ff fab2 	bl	8002604 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80030a0:	4b66      	ldr	r3, [pc, #408]	@ (800323c <pvPortMalloc+0x1ac>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d101      	bne.n	80030ac <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80030a8:	f000 f938 	bl	800331c <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80030ac:	4b64      	ldr	r3, [pc, #400]	@ (8003240 <pvPortMalloc+0x1b0>)
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	4013      	ands	r3, r2
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	f040 80a9 	bne.w	800320c <pvPortMalloc+0x17c>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d02e      	beq.n	800311e <pvPortMalloc+0x8e>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 80030c0:	2208      	movs	r2, #8
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 80030c6:	687a      	ldr	r2, [r7, #4]
 80030c8:	429a      	cmp	r2, r3
 80030ca:	d228      	bcs.n	800311e <pvPortMalloc+0x8e>
            {
                xWantedSize += xHeapStructSize;
 80030cc:	2208      	movs	r2, #8
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	4413      	add	r3, r2
 80030d2:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	f003 0307 	and.w	r3, r3, #7
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d022      	beq.n	8003124 <pvPortMalloc+0x94>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	f023 0307 	bic.w	r3, r3, #7
 80030e4:	3308      	adds	r3, #8
 80030e6:	687a      	ldr	r2, [r7, #4]
 80030e8:	429a      	cmp	r2, r3
 80030ea:	d215      	bcs.n	8003118 <pvPortMalloc+0x88>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	f023 0307 	bic.w	r3, r3, #7
 80030f2:	3308      	adds	r3, #8
 80030f4:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	f003 0307 	and.w	r3, r3, #7
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d011      	beq.n	8003124 <pvPortMalloc+0x94>
        __asm volatile
 8003100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003104:	f383 8811 	msr	BASEPRI, r3
 8003108:	f3bf 8f6f 	isb	sy
 800310c:	f3bf 8f4f 	dsb	sy
 8003110:	617b      	str	r3, [r7, #20]
    }
 8003112:	bf00      	nop
 8003114:	bf00      	nop
 8003116:	e7fd      	b.n	8003114 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8003118:	2300      	movs	r3, #0
 800311a:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800311c:	e002      	b.n	8003124 <pvPortMalloc+0x94>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 800311e:	2300      	movs	r3, #0
 8003120:	607b      	str	r3, [r7, #4]
 8003122:	e000      	b.n	8003126 <pvPortMalloc+0x96>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003124:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d06f      	beq.n	800320c <pvPortMalloc+0x17c>
 800312c:	4b45      	ldr	r3, [pc, #276]	@ (8003244 <pvPortMalloc+0x1b4>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	687a      	ldr	r2, [r7, #4]
 8003132:	429a      	cmp	r2, r3
 8003134:	d86a      	bhi.n	800320c <pvPortMalloc+0x17c>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8003136:	4b44      	ldr	r3, [pc, #272]	@ (8003248 <pvPortMalloc+0x1b8>)
 8003138:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 800313a:	4b43      	ldr	r3, [pc, #268]	@ (8003248 <pvPortMalloc+0x1b8>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003140:	e004      	b.n	800314c <pvPortMalloc+0xbc>
                {
                    pxPreviousBlock = pxBlock;
 8003142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003144:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8003146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800314c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	687a      	ldr	r2, [r7, #4]
 8003152:	429a      	cmp	r2, r3
 8003154:	d903      	bls.n	800315e <pvPortMalloc+0xce>
 8003156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d1f1      	bne.n	8003142 <pvPortMalloc+0xb2>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800315e:	4b37      	ldr	r3, [pc, #220]	@ (800323c <pvPortMalloc+0x1ac>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003164:	429a      	cmp	r2, r3
 8003166:	d051      	beq.n	800320c <pvPortMalloc+0x17c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003168:	6a3b      	ldr	r3, [r7, #32]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	2208      	movs	r2, #8
 800316e:	4413      	add	r3, r2
 8003170:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	6a3b      	ldr	r3, [r7, #32]
 8003178:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800317a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800317c:	685a      	ldr	r2, [r3, #4]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	1ad2      	subs	r2, r2, r3
 8003182:	2308      	movs	r3, #8
 8003184:	005b      	lsls	r3, r3, #1
 8003186:	429a      	cmp	r2, r3
 8003188:	d920      	bls.n	80031cc <pvPortMalloc+0x13c>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800318a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	4413      	add	r3, r2
 8003190:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003192:	69bb      	ldr	r3, [r7, #24]
 8003194:	f003 0307 	and.w	r3, r3, #7
 8003198:	2b00      	cmp	r3, #0
 800319a:	d00b      	beq.n	80031b4 <pvPortMalloc+0x124>
        __asm volatile
 800319c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031a0:	f383 8811 	msr	BASEPRI, r3
 80031a4:	f3bf 8f6f 	isb	sy
 80031a8:	f3bf 8f4f 	dsb	sy
 80031ac:	613b      	str	r3, [r7, #16]
    }
 80031ae:	bf00      	nop
 80031b0:	bf00      	nop
 80031b2:	e7fd      	b.n	80031b0 <pvPortMalloc+0x120>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80031b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031b6:	685a      	ldr	r2, [r3, #4]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	1ad2      	subs	r2, r2, r3
 80031bc:	69bb      	ldr	r3, [r7, #24]
 80031be:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80031c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031c2:	687a      	ldr	r2, [r7, #4]
 80031c4:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80031c6:	69b8      	ldr	r0, [r7, #24]
 80031c8:	f000 f90a 	bl	80033e0 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80031cc:	4b1d      	ldr	r3, [pc, #116]	@ (8003244 <pvPortMalloc+0x1b4>)
 80031ce:	681a      	ldr	r2, [r3, #0]
 80031d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	1ad3      	subs	r3, r2, r3
 80031d6:	4a1b      	ldr	r2, [pc, #108]	@ (8003244 <pvPortMalloc+0x1b4>)
 80031d8:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80031da:	4b1a      	ldr	r3, [pc, #104]	@ (8003244 <pvPortMalloc+0x1b4>)
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	4b1b      	ldr	r3, [pc, #108]	@ (800324c <pvPortMalloc+0x1bc>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	429a      	cmp	r2, r3
 80031e4:	d203      	bcs.n	80031ee <pvPortMalloc+0x15e>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80031e6:	4b17      	ldr	r3, [pc, #92]	@ (8003244 <pvPortMalloc+0x1b4>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a18      	ldr	r2, [pc, #96]	@ (800324c <pvPortMalloc+0x1bc>)
 80031ec:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 80031ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031f0:	685a      	ldr	r2, [r3, #4]
 80031f2:	4b13      	ldr	r3, [pc, #76]	@ (8003240 <pvPortMalloc+0x1b0>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	431a      	orrs	r2, r3
 80031f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031fa:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 80031fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031fe:	2200      	movs	r2, #0
 8003200:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8003202:	4b13      	ldr	r3, [pc, #76]	@ (8003250 <pvPortMalloc+0x1c0>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	3301      	adds	r3, #1
 8003208:	4a11      	ldr	r2, [pc, #68]	@ (8003250 <pvPortMalloc+0x1c0>)
 800320a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800320c:	f7ff fa08 	bl	8002620 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003210:	69fb      	ldr	r3, [r7, #28]
 8003212:	f003 0307 	and.w	r3, r3, #7
 8003216:	2b00      	cmp	r3, #0
 8003218:	d00b      	beq.n	8003232 <pvPortMalloc+0x1a2>
        __asm volatile
 800321a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800321e:	f383 8811 	msr	BASEPRI, r3
 8003222:	f3bf 8f6f 	isb	sy
 8003226:	f3bf 8f4f 	dsb	sy
 800322a:	60fb      	str	r3, [r7, #12]
    }
 800322c:	bf00      	nop
 800322e:	bf00      	nop
 8003230:	e7fd      	b.n	800322e <pvPortMalloc+0x19e>
    return pvReturn;
 8003232:	69fb      	ldr	r3, [r7, #28]
}
 8003234:	4618      	mov	r0, r3
 8003236:	3728      	adds	r7, #40	@ 0x28
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}
 800323c:	20012dfc 	.word	0x20012dfc
 8003240:	20012e10 	.word	0x20012e10
 8003244:	20012e00 	.word	0x20012e00
 8003248:	20012df4 	.word	0x20012df4
 800324c:	20012e04 	.word	0x20012e04
 8003250:	20012e08 	.word	0x20012e08

08003254 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b086      	sub	sp, #24
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d04f      	beq.n	8003306 <vPortFree+0xb2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8003266:	2308      	movs	r3, #8
 8003268:	425b      	negs	r3, r3
 800326a:	697a      	ldr	r2, [r7, #20]
 800326c:	4413      	add	r3, r2
 800326e:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	685a      	ldr	r2, [r3, #4]
 8003278:	4b25      	ldr	r3, [pc, #148]	@ (8003310 <vPortFree+0xbc>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4013      	ands	r3, r2
 800327e:	2b00      	cmp	r3, #0
 8003280:	d10b      	bne.n	800329a <vPortFree+0x46>
        __asm volatile
 8003282:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003286:	f383 8811 	msr	BASEPRI, r3
 800328a:	f3bf 8f6f 	isb	sy
 800328e:	f3bf 8f4f 	dsb	sy
 8003292:	60fb      	str	r3, [r7, #12]
    }
 8003294:	bf00      	nop
 8003296:	bf00      	nop
 8003298:	e7fd      	b.n	8003296 <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d00b      	beq.n	80032ba <vPortFree+0x66>
        __asm volatile
 80032a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032a6:	f383 8811 	msr	BASEPRI, r3
 80032aa:	f3bf 8f6f 	isb	sy
 80032ae:	f3bf 8f4f 	dsb	sy
 80032b2:	60bb      	str	r3, [r7, #8]
    }
 80032b4:	bf00      	nop
 80032b6:	bf00      	nop
 80032b8:	e7fd      	b.n	80032b6 <vPortFree+0x62>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80032ba:	693b      	ldr	r3, [r7, #16]
 80032bc:	685a      	ldr	r2, [r3, #4]
 80032be:	4b14      	ldr	r3, [pc, #80]	@ (8003310 <vPortFree+0xbc>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4013      	ands	r3, r2
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d01e      	beq.n	8003306 <vPortFree+0xb2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d11a      	bne.n	8003306 <vPortFree+0xb2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	685a      	ldr	r2, [r3, #4]
 80032d4:	4b0e      	ldr	r3, [pc, #56]	@ (8003310 <vPortFree+0xbc>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	43db      	mvns	r3, r3
 80032da:	401a      	ands	r2, r3
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 80032e0:	f7ff f990 	bl	8002604 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	685a      	ldr	r2, [r3, #4]
 80032e8:	4b0a      	ldr	r3, [pc, #40]	@ (8003314 <vPortFree+0xc0>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4413      	add	r3, r2
 80032ee:	4a09      	ldr	r2, [pc, #36]	@ (8003314 <vPortFree+0xc0>)
 80032f0:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80032f2:	6938      	ldr	r0, [r7, #16]
 80032f4:	f000 f874 	bl	80033e0 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80032f8:	4b07      	ldr	r3, [pc, #28]	@ (8003318 <vPortFree+0xc4>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	3301      	adds	r3, #1
 80032fe:	4a06      	ldr	r2, [pc, #24]	@ (8003318 <vPortFree+0xc4>)
 8003300:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8003302:	f7ff f98d 	bl	8002620 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8003306:	bf00      	nop
 8003308:	3718      	adds	r7, #24
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}
 800330e:	bf00      	nop
 8003310:	20012e10 	.word	0x20012e10
 8003314:	20012e00 	.word	0x20012e00
 8003318:	20012e0c 	.word	0x20012e0c

0800331c <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 800331c:	b480      	push	{r7}
 800331e:	b085      	sub	sp, #20
 8003320:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003322:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 8003326:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8003328:	4b27      	ldr	r3, [pc, #156]	@ (80033c8 <prvHeapInit+0xac>)
 800332a:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	f003 0307 	and.w	r3, r3, #7
 8003332:	2b00      	cmp	r3, #0
 8003334:	d00c      	beq.n	8003350 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	3307      	adds	r3, #7
 800333a:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	f023 0307 	bic.w	r3, r3, #7
 8003342:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003344:	68ba      	ldr	r2, [r7, #8]
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	1ad3      	subs	r3, r2, r3
 800334a:	4a1f      	ldr	r2, [pc, #124]	@ (80033c8 <prvHeapInit+0xac>)
 800334c:	4413      	add	r3, r2
 800334e:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003354:	4a1d      	ldr	r2, [pc, #116]	@ (80033cc <prvHeapInit+0xb0>)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800335a:	4b1c      	ldr	r3, [pc, #112]	@ (80033cc <prvHeapInit+0xb0>)
 800335c:	2200      	movs	r2, #0
 800335e:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	68ba      	ldr	r2, [r7, #8]
 8003364:	4413      	add	r3, r2
 8003366:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8003368:	2208      	movs	r2, #8
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	1a9b      	subs	r3, r3, r2
 800336e:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	f023 0307 	bic.w	r3, r3, #7
 8003376:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	4a15      	ldr	r2, [pc, #84]	@ (80033d0 <prvHeapInit+0xb4>)
 800337c:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800337e:	4b14      	ldr	r3, [pc, #80]	@ (80033d0 <prvHeapInit+0xb4>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	2200      	movs	r2, #0
 8003384:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8003386:	4b12      	ldr	r3, [pc, #72]	@ (80033d0 <prvHeapInit+0xb4>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	2200      	movs	r2, #0
 800338c:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	68fa      	ldr	r2, [r7, #12]
 8003396:	1ad2      	subs	r2, r2, r3
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800339c:	4b0c      	ldr	r3, [pc, #48]	@ (80033d0 <prvHeapInit+0xb4>)
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	4a0a      	ldr	r2, [pc, #40]	@ (80033d4 <prvHeapInit+0xb8>)
 80033aa:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	4a09      	ldr	r2, [pc, #36]	@ (80033d8 <prvHeapInit+0xbc>)
 80033b2:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80033b4:	4b09      	ldr	r3, [pc, #36]	@ (80033dc <prvHeapInit+0xc0>)
 80033b6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80033ba:	601a      	str	r2, [r3, #0]
}
 80033bc:	bf00      	nop
 80033be:	3714      	adds	r7, #20
 80033c0:	46bd      	mov	sp, r7
 80033c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c6:	4770      	bx	lr
 80033c8:	200001f4 	.word	0x200001f4
 80033cc:	20012df4 	.word	0x20012df4
 80033d0:	20012dfc 	.word	0x20012dfc
 80033d4:	20012e04 	.word	0x20012e04
 80033d8:	20012e00 	.word	0x20012e00
 80033dc:	20012e10 	.word	0x20012e10

080033e0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80033e0:	b480      	push	{r7}
 80033e2:	b085      	sub	sp, #20
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80033e8:	4b28      	ldr	r3, [pc, #160]	@ (800348c <prvInsertBlockIntoFreeList+0xac>)
 80033ea:	60fb      	str	r3, [r7, #12]
 80033ec:	e002      	b.n	80033f4 <prvInsertBlockIntoFreeList+0x14>
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	60fb      	str	r3, [r7, #12]
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	687a      	ldr	r2, [r7, #4]
 80033fa:	429a      	cmp	r2, r3
 80033fc:	d8f7      	bhi.n	80033ee <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	68ba      	ldr	r2, [r7, #8]
 8003408:	4413      	add	r3, r2
 800340a:	687a      	ldr	r2, [r7, #4]
 800340c:	429a      	cmp	r2, r3
 800340e:	d108      	bne.n	8003422 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	685a      	ldr	r2, [r3, #4]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	441a      	add	r2, r3
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	68ba      	ldr	r2, [r7, #8]
 800342c:	441a      	add	r2, r3
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	429a      	cmp	r2, r3
 8003434:	d118      	bne.n	8003468 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681a      	ldr	r2, [r3, #0]
 800343a:	4b15      	ldr	r3, [pc, #84]	@ (8003490 <prvInsertBlockIntoFreeList+0xb0>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	429a      	cmp	r2, r3
 8003440:	d00d      	beq.n	800345e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	685a      	ldr	r2, [r3, #4]
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	441a      	add	r2, r3
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	681a      	ldr	r2, [r3, #0]
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	601a      	str	r2, [r3, #0]
 800345c:	e008      	b.n	8003470 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800345e:	4b0c      	ldr	r3, [pc, #48]	@ (8003490 <prvInsertBlockIntoFreeList+0xb0>)
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	601a      	str	r2, [r3, #0]
 8003466:	e003      	b.n	8003470 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681a      	ldr	r2, [r3, #0]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8003470:	68fa      	ldr	r2, [r7, #12]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	429a      	cmp	r2, r3
 8003476:	d002      	beq.n	800347e <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	687a      	ldr	r2, [r7, #4]
 800347c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800347e:	bf00      	nop
 8003480:	3714      	adds	r7, #20
 8003482:	46bd      	mov	sp, r7
 8003484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003488:	4770      	bx	lr
 800348a:	bf00      	nop
 800348c:	20012df4 	.word	0x20012df4
 8003490:	20012dfc 	.word	0x20012dfc

08003494 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8003494:	b580      	push	{r7, lr}
 8003496:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8003498:	4803      	ldr	r0, [pc, #12]	@ (80034a8 <_cbSendSystemDesc+0x14>)
 800349a:	f002 f80d 	bl	80054b8 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 800349e:	4803      	ldr	r0, [pc, #12]	@ (80034ac <_cbSendSystemDesc+0x18>)
 80034a0:	f002 f80a 	bl	80054b8 <SEGGER_SYSVIEW_SendSysDesc>
}
 80034a4:	bf00      	nop
 80034a6:	bd80      	pop	{r7, pc}
 80034a8:	08006db8 	.word	0x08006db8
 80034ac:	08006dfc 	.word	0x08006dfc

080034b0 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 80034b0:	b580      	push	{r7, lr}
 80034b2:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 80034b4:	4b06      	ldr	r3, [pc, #24]	@ (80034d0 <SEGGER_SYSVIEW_Conf+0x20>)
 80034b6:	6818      	ldr	r0, [r3, #0]
 80034b8:	4b05      	ldr	r3, [pc, #20]	@ (80034d0 <SEGGER_SYSVIEW_Conf+0x20>)
 80034ba:	6819      	ldr	r1, [r3, #0]
 80034bc:	4b05      	ldr	r3, [pc, #20]	@ (80034d4 <SEGGER_SYSVIEW_Conf+0x24>)
 80034be:	4a06      	ldr	r2, [pc, #24]	@ (80034d8 <SEGGER_SYSVIEW_Conf+0x28>)
 80034c0:	f001 fc7e 	bl	8004dc0 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 80034c4:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80034c8:	f001 fcbe 	bl	8004e48 <SEGGER_SYSVIEW_SetRAMBase>
}
 80034cc:	bf00      	nop
 80034ce:	bd80      	pop	{r7, pc}
 80034d0:	20000000 	.word	0x20000000
 80034d4:	08003495 	.word	0x08003495
 80034d8:	08006ea0 	.word	0x08006ea0

080034dc <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 80034dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80034de:	b085      	sub	sp, #20
 80034e0:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 80034e2:	2300      	movs	r3, #0
 80034e4:	607b      	str	r3, [r7, #4]
 80034e6:	e033      	b.n	8003550 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 80034e8:	491e      	ldr	r1, [pc, #120]	@ (8003564 <_cbSendTaskList+0x88>)
 80034ea:	687a      	ldr	r2, [r7, #4]
 80034ec:	4613      	mov	r3, r2
 80034ee:	009b      	lsls	r3, r3, #2
 80034f0:	4413      	add	r3, r2
 80034f2:	009b      	lsls	r3, r3, #2
 80034f4:	440b      	add	r3, r1
 80034f6:	6818      	ldr	r0, [r3, #0]
 80034f8:	491a      	ldr	r1, [pc, #104]	@ (8003564 <_cbSendTaskList+0x88>)
 80034fa:	687a      	ldr	r2, [r7, #4]
 80034fc:	4613      	mov	r3, r2
 80034fe:	009b      	lsls	r3, r3, #2
 8003500:	4413      	add	r3, r2
 8003502:	009b      	lsls	r3, r3, #2
 8003504:	440b      	add	r3, r1
 8003506:	3304      	adds	r3, #4
 8003508:	6819      	ldr	r1, [r3, #0]
 800350a:	4c16      	ldr	r4, [pc, #88]	@ (8003564 <_cbSendTaskList+0x88>)
 800350c:	687a      	ldr	r2, [r7, #4]
 800350e:	4613      	mov	r3, r2
 8003510:	009b      	lsls	r3, r3, #2
 8003512:	4413      	add	r3, r2
 8003514:	009b      	lsls	r3, r3, #2
 8003516:	4423      	add	r3, r4
 8003518:	3308      	adds	r3, #8
 800351a:	681c      	ldr	r4, [r3, #0]
 800351c:	4d11      	ldr	r5, [pc, #68]	@ (8003564 <_cbSendTaskList+0x88>)
 800351e:	687a      	ldr	r2, [r7, #4]
 8003520:	4613      	mov	r3, r2
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	4413      	add	r3, r2
 8003526:	009b      	lsls	r3, r3, #2
 8003528:	442b      	add	r3, r5
 800352a:	330c      	adds	r3, #12
 800352c:	681d      	ldr	r5, [r3, #0]
 800352e:	4e0d      	ldr	r6, [pc, #52]	@ (8003564 <_cbSendTaskList+0x88>)
 8003530:	687a      	ldr	r2, [r7, #4]
 8003532:	4613      	mov	r3, r2
 8003534:	009b      	lsls	r3, r3, #2
 8003536:	4413      	add	r3, r2
 8003538:	009b      	lsls	r3, r3, #2
 800353a:	4433      	add	r3, r6
 800353c:	3310      	adds	r3, #16
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	9300      	str	r3, [sp, #0]
 8003542:	462b      	mov	r3, r5
 8003544:	4622      	mov	r2, r4
 8003546:	f000 f8bd 	bl	80036c4 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	3301      	adds	r3, #1
 800354e:	607b      	str	r3, [r7, #4]
 8003550:	4b05      	ldr	r3, [pc, #20]	@ (8003568 <_cbSendTaskList+0x8c>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	687a      	ldr	r2, [r7, #4]
 8003556:	429a      	cmp	r2, r3
 8003558:	d3c6      	bcc.n	80034e8 <_cbSendTaskList+0xc>
  }
}
 800355a:	bf00      	nop
 800355c:	bf00      	nop
 800355e:	370c      	adds	r7, #12
 8003560:	46bd      	mov	sp, r7
 8003562:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003564:	20012e14 	.word	0x20012e14
 8003568:	20012eb4 	.word	0x20012eb4

0800356c <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 800356c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003570:	b082      	sub	sp, #8
 8003572:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8003574:	f7ff f8e8 	bl	8002748 <xTaskGetTickCountFromISR>
 8003578:	4603      	mov	r3, r0
 800357a:	2200      	movs	r2, #0
 800357c:	469a      	mov	sl, r3
 800357e:	4693      	mov	fp, r2
 8003580:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8003584:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003588:	4602      	mov	r2, r0
 800358a:	460b      	mov	r3, r1
 800358c:	f04f 0a00 	mov.w	sl, #0
 8003590:	f04f 0b00 	mov.w	fp, #0
 8003594:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8003598:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 800359c:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 80035a0:	4652      	mov	r2, sl
 80035a2:	465b      	mov	r3, fp
 80035a4:	1a14      	subs	r4, r2, r0
 80035a6:	eb63 0501 	sbc.w	r5, r3, r1
 80035aa:	f04f 0200 	mov.w	r2, #0
 80035ae:	f04f 0300 	mov.w	r3, #0
 80035b2:	00ab      	lsls	r3, r5, #2
 80035b4:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 80035b8:	00a2      	lsls	r2, r4, #2
 80035ba:	4614      	mov	r4, r2
 80035bc:	461d      	mov	r5, r3
 80035be:	eb14 0800 	adds.w	r8, r4, r0
 80035c2:	eb45 0901 	adc.w	r9, r5, r1
 80035c6:	f04f 0200 	mov.w	r2, #0
 80035ca:	f04f 0300 	mov.w	r3, #0
 80035ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80035d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80035d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80035da:	4690      	mov	r8, r2
 80035dc:	4699      	mov	r9, r3
 80035de:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 80035e2:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 80035e6:	4610      	mov	r0, r2
 80035e8:	4619      	mov	r1, r3
 80035ea:	3708      	adds	r7, #8
 80035ec:	46bd      	mov	sp, r7
 80035ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

080035f4 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b086      	sub	sp, #24
 80035f8:	af02      	add	r7, sp, #8
 80035fa:	60f8      	str	r0, [r7, #12]
 80035fc:	60b9      	str	r1, [r7, #8]
 80035fe:	607a      	str	r2, [r7, #4]
 8003600:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8003602:	2205      	movs	r2, #5
 8003604:	492b      	ldr	r1, [pc, #172]	@ (80036b4 <SYSVIEW_AddTask+0xc0>)
 8003606:	68b8      	ldr	r0, [r7, #8]
 8003608:	f002 fbcf 	bl	8005daa <memcmp>
 800360c:	4603      	mov	r3, r0
 800360e:	2b00      	cmp	r3, #0
 8003610:	d04b      	beq.n	80036aa <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8003612:	4b29      	ldr	r3, [pc, #164]	@ (80036b8 <SYSVIEW_AddTask+0xc4>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	2b07      	cmp	r3, #7
 8003618:	d903      	bls.n	8003622 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 800361a:	4828      	ldr	r0, [pc, #160]	@ (80036bc <SYSVIEW_AddTask+0xc8>)
 800361c:	f002 f9ee 	bl	80059fc <SEGGER_SYSVIEW_Warn>
    return;
 8003620:	e044      	b.n	80036ac <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8003622:	4b25      	ldr	r3, [pc, #148]	@ (80036b8 <SYSVIEW_AddTask+0xc4>)
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	4926      	ldr	r1, [pc, #152]	@ (80036c0 <SYSVIEW_AddTask+0xcc>)
 8003628:	4613      	mov	r3, r2
 800362a:	009b      	lsls	r3, r3, #2
 800362c:	4413      	add	r3, r2
 800362e:	009b      	lsls	r3, r3, #2
 8003630:	440b      	add	r3, r1
 8003632:	68fa      	ldr	r2, [r7, #12]
 8003634:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8003636:	4b20      	ldr	r3, [pc, #128]	@ (80036b8 <SYSVIEW_AddTask+0xc4>)
 8003638:	681a      	ldr	r2, [r3, #0]
 800363a:	4921      	ldr	r1, [pc, #132]	@ (80036c0 <SYSVIEW_AddTask+0xcc>)
 800363c:	4613      	mov	r3, r2
 800363e:	009b      	lsls	r3, r3, #2
 8003640:	4413      	add	r3, r2
 8003642:	009b      	lsls	r3, r3, #2
 8003644:	440b      	add	r3, r1
 8003646:	3304      	adds	r3, #4
 8003648:	68ba      	ldr	r2, [r7, #8]
 800364a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 800364c:	4b1a      	ldr	r3, [pc, #104]	@ (80036b8 <SYSVIEW_AddTask+0xc4>)
 800364e:	681a      	ldr	r2, [r3, #0]
 8003650:	491b      	ldr	r1, [pc, #108]	@ (80036c0 <SYSVIEW_AddTask+0xcc>)
 8003652:	4613      	mov	r3, r2
 8003654:	009b      	lsls	r3, r3, #2
 8003656:	4413      	add	r3, r2
 8003658:	009b      	lsls	r3, r3, #2
 800365a:	440b      	add	r3, r1
 800365c:	3308      	adds	r3, #8
 800365e:	687a      	ldr	r2, [r7, #4]
 8003660:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8003662:	4b15      	ldr	r3, [pc, #84]	@ (80036b8 <SYSVIEW_AddTask+0xc4>)
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	4916      	ldr	r1, [pc, #88]	@ (80036c0 <SYSVIEW_AddTask+0xcc>)
 8003668:	4613      	mov	r3, r2
 800366a:	009b      	lsls	r3, r3, #2
 800366c:	4413      	add	r3, r2
 800366e:	009b      	lsls	r3, r3, #2
 8003670:	440b      	add	r3, r1
 8003672:	330c      	adds	r3, #12
 8003674:	683a      	ldr	r2, [r7, #0]
 8003676:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8003678:	4b0f      	ldr	r3, [pc, #60]	@ (80036b8 <SYSVIEW_AddTask+0xc4>)
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	4910      	ldr	r1, [pc, #64]	@ (80036c0 <SYSVIEW_AddTask+0xcc>)
 800367e:	4613      	mov	r3, r2
 8003680:	009b      	lsls	r3, r3, #2
 8003682:	4413      	add	r3, r2
 8003684:	009b      	lsls	r3, r3, #2
 8003686:	440b      	add	r3, r1
 8003688:	3310      	adds	r3, #16
 800368a:	69ba      	ldr	r2, [r7, #24]
 800368c:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 800368e:	4b0a      	ldr	r3, [pc, #40]	@ (80036b8 <SYSVIEW_AddTask+0xc4>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	3301      	adds	r3, #1
 8003694:	4a08      	ldr	r2, [pc, #32]	@ (80036b8 <SYSVIEW_AddTask+0xc4>)
 8003696:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8003698:	69bb      	ldr	r3, [r7, #24]
 800369a:	9300      	str	r3, [sp, #0]
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	687a      	ldr	r2, [r7, #4]
 80036a0:	68b9      	ldr	r1, [r7, #8]
 80036a2:	68f8      	ldr	r0, [r7, #12]
 80036a4:	f000 f80e 	bl	80036c4 <SYSVIEW_SendTaskInfo>
 80036a8:	e000      	b.n	80036ac <SYSVIEW_AddTask+0xb8>
    return;
 80036aa:	bf00      	nop

}
 80036ac:	3710      	adds	r7, #16
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bd80      	pop	{r7, pc}
 80036b2:	bf00      	nop
 80036b4:	08006e0c 	.word	0x08006e0c
 80036b8:	20012eb4 	.word	0x20012eb4
 80036bc:	08006e14 	.word	0x08006e14
 80036c0:	20012e14 	.word	0x20012e14

080036c4 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b08a      	sub	sp, #40	@ 0x28
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	60f8      	str	r0, [r7, #12]
 80036cc:	60b9      	str	r1, [r7, #8]
 80036ce:	607a      	str	r2, [r7, #4]
 80036d0:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 80036d2:	f107 0314 	add.w	r3, r7, #20
 80036d6:	2214      	movs	r2, #20
 80036d8:	2100      	movs	r1, #0
 80036da:	4618      	mov	r0, r3
 80036dc:	f002 fb75 	bl	8005dca <memset>
  TaskInfo.TaskID     = TaskID;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 80036f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036f2:	627b      	str	r3, [r7, #36]	@ 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 80036f4:	f107 0314 	add.w	r3, r7, #20
 80036f8:	4618      	mov	r0, r3
 80036fa:	f001 fde5 	bl	80052c8 <SEGGER_SYSVIEW_SendTaskInfo>
}
 80036fe:	bf00      	nop
 8003700:	3728      	adds	r7, #40	@ 0x28
 8003702:	46bd      	mov	sp, r7
 8003704:	bd80      	pop	{r7, pc}
	...

08003708 <__NVIC_EnableIRQ>:
{
 8003708:	b480      	push	{r7}
 800370a:	b083      	sub	sp, #12
 800370c:	af00      	add	r7, sp, #0
 800370e:	4603      	mov	r3, r0
 8003710:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003712:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003716:	2b00      	cmp	r3, #0
 8003718:	db0b      	blt.n	8003732 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800371a:	79fb      	ldrb	r3, [r7, #7]
 800371c:	f003 021f 	and.w	r2, r3, #31
 8003720:	4907      	ldr	r1, [pc, #28]	@ (8003740 <__NVIC_EnableIRQ+0x38>)
 8003722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003726:	095b      	lsrs	r3, r3, #5
 8003728:	2001      	movs	r0, #1
 800372a:	fa00 f202 	lsl.w	r2, r0, r2
 800372e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003732:	bf00      	nop
 8003734:	370c      	adds	r7, #12
 8003736:	46bd      	mov	sp, r7
 8003738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373c:	4770      	bx	lr
 800373e:	bf00      	nop
 8003740:	e000e100 	.word	0xe000e100

08003744 <__NVIC_SetPriority>:
{
 8003744:	b480      	push	{r7}
 8003746:	b083      	sub	sp, #12
 8003748:	af00      	add	r7, sp, #0
 800374a:	4603      	mov	r3, r0
 800374c:	6039      	str	r1, [r7, #0]
 800374e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003750:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003754:	2b00      	cmp	r3, #0
 8003756:	db0a      	blt.n	800376e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	b2da      	uxtb	r2, r3
 800375c:	490c      	ldr	r1, [pc, #48]	@ (8003790 <__NVIC_SetPriority+0x4c>)
 800375e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003762:	0112      	lsls	r2, r2, #4
 8003764:	b2d2      	uxtb	r2, r2
 8003766:	440b      	add	r3, r1
 8003768:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800376c:	e00a      	b.n	8003784 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	b2da      	uxtb	r2, r3
 8003772:	4908      	ldr	r1, [pc, #32]	@ (8003794 <__NVIC_SetPriority+0x50>)
 8003774:	79fb      	ldrb	r3, [r7, #7]
 8003776:	f003 030f 	and.w	r3, r3, #15
 800377a:	3b04      	subs	r3, #4
 800377c:	0112      	lsls	r2, r2, #4
 800377e:	b2d2      	uxtb	r2, r2
 8003780:	440b      	add	r3, r1
 8003782:	761a      	strb	r2, [r3, #24]
}
 8003784:	bf00      	nop
 8003786:	370c      	adds	r7, #12
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr
 8003790:	e000e100 	.word	0xe000e100
 8003794:	e000ed00 	.word	0xe000ed00

08003798 <_StartSysView>:
  U8         NumBytesHelloRcvd;
  U8         NumBytesHelloSent;
  int        ChannelID;
} _SVInfo = {0,0,1};

static void _StartSysView(void) {
 8003798:	b580      	push	{r7, lr}
 800379a:	b082      	sub	sp, #8
 800379c:	af00      	add	r7, sp, #0
  int r;

  r = SEGGER_SYSVIEW_IsStarted();
 800379e:	f002 f989 	bl	8005ab4 <SEGGER_SYSVIEW_IsStarted>
 80037a2:	6078      	str	r0, [r7, #4]
  if (r == 0) {
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d101      	bne.n	80037ae <_StartSysView+0x16>
    SEGGER_SYSVIEW_Start();
 80037aa:	f001 fc11 	bl	8004fd0 <SEGGER_SYSVIEW_Start>
  }
}
 80037ae:	bf00      	nop
 80037b0:	3708      	adds	r7, #8
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}
	...

080037b8 <_cbOnUARTRx>:

static void _cbOnUARTRx(U8 Data) {
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b082      	sub	sp, #8
 80037bc:	af00      	add	r7, sp, #0
 80037be:	4603      	mov	r3, r0
 80037c0:	71fb      	strb	r3, [r7, #7]
  if (_SVInfo.NumBytesHelloRcvd < _SERVER_HELLO_SIZE) {  // Not all bytes of <Hello> message received by SysView yet?
 80037c2:	4b0c      	ldr	r3, [pc, #48]	@ (80037f4 <_cbOnUARTRx+0x3c>)
 80037c4:	781b      	ldrb	r3, [r3, #0]
 80037c6:	2b03      	cmp	r3, #3
 80037c8:	d806      	bhi.n	80037d8 <_cbOnUARTRx+0x20>
    _SVInfo.NumBytesHelloRcvd++;
 80037ca:	4b0a      	ldr	r3, [pc, #40]	@ (80037f4 <_cbOnUARTRx+0x3c>)
 80037cc:	781b      	ldrb	r3, [r3, #0]
 80037ce:	3301      	adds	r3, #1
 80037d0:	b2da      	uxtb	r2, r3
 80037d2:	4b08      	ldr	r3, [pc, #32]	@ (80037f4 <_cbOnUARTRx+0x3c>)
 80037d4:	701a      	strb	r2, [r3, #0]
    goto Done;
 80037d6:	e009      	b.n	80037ec <_cbOnUARTRx+0x34>
  }
  _StartSysView();
 80037d8:	f7ff ffde 	bl	8003798 <_StartSysView>
  SEGGER_RTT_WriteDownBuffer(_SVInfo.ChannelID, &Data, 1);  // Write data into corresponding RTT buffer for application to read and handle accordingly
 80037dc:	4b05      	ldr	r3, [pc, #20]	@ (80037f4 <_cbOnUARTRx+0x3c>)
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	4618      	mov	r0, r3
 80037e2:	1dfb      	adds	r3, r7, #7
 80037e4:	2201      	movs	r2, #1
 80037e6:	4619      	mov	r1, r3
 80037e8:	f000 fbea 	bl	8003fc0 <SEGGER_RTT_WriteDownBuffer>
Done:
  return;
 80037ec:	bf00      	nop
}
 80037ee:	3708      	adds	r7, #8
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bd80      	pop	{r7, pc}
 80037f4:	20000010 	.word	0x20000010

080037f8 <_cbOnUARTTx>:

static int _cbOnUARTTx(U8* pChar) {
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b084      	sub	sp, #16
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  int r;

  if (_SVInfo.NumBytesHelloSent < _TARGET_HELLO_SIZE) {  // Not all bytes of <Hello> message sent to SysView yet?
 8003800:	4b14      	ldr	r3, [pc, #80]	@ (8003854 <_cbOnUARTTx+0x5c>)
 8003802:	785b      	ldrb	r3, [r3, #1]
 8003804:	2b03      	cmp	r3, #3
 8003806:	d80f      	bhi.n	8003828 <_cbOnUARTTx+0x30>
    *pChar = _abHelloMsg[_SVInfo.NumBytesHelloSent];
 8003808:	4b12      	ldr	r3, [pc, #72]	@ (8003854 <_cbOnUARTTx+0x5c>)
 800380a:	785b      	ldrb	r3, [r3, #1]
 800380c:	461a      	mov	r2, r3
 800380e:	4b12      	ldr	r3, [pc, #72]	@ (8003858 <_cbOnUARTTx+0x60>)
 8003810:	5c9a      	ldrb	r2, [r3, r2]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	701a      	strb	r2, [r3, #0]
    _SVInfo.NumBytesHelloSent++;
 8003816:	4b0f      	ldr	r3, [pc, #60]	@ (8003854 <_cbOnUARTTx+0x5c>)
 8003818:	785b      	ldrb	r3, [r3, #1]
 800381a:	3301      	adds	r3, #1
 800381c:	b2da      	uxtb	r2, r3
 800381e:	4b0d      	ldr	r3, [pc, #52]	@ (8003854 <_cbOnUARTTx+0x5c>)
 8003820:	705a      	strb	r2, [r3, #1]
    r = 1;
 8003822:	2301      	movs	r3, #1
 8003824:	60fb      	str	r3, [r7, #12]
    goto Done;
 8003826:	e00f      	b.n	8003848 <_cbOnUARTTx+0x50>
  }
  r = SEGGER_RTT_ReadUpBufferNoLock(_SVInfo.ChannelID, pChar, 1);
 8003828:	4b0a      	ldr	r3, [pc, #40]	@ (8003854 <_cbOnUARTTx+0x5c>)
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	2201      	movs	r2, #1
 800382e:	6879      	ldr	r1, [r7, #4]
 8003830:	4618      	mov	r0, r3
 8003832:	f000 fa19 	bl	8003c68 <SEGGER_RTT_ReadUpBufferNoLock>
 8003836:	4603      	mov	r3, r0
 8003838:	60fb      	str	r3, [r7, #12]
  if (r < 0) {  // Failed to read from up buffer?
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	2b00      	cmp	r3, #0
 800383e:	da02      	bge.n	8003846 <_cbOnUARTTx+0x4e>
    r = 0;
 8003840:	2300      	movs	r3, #0
 8003842:	60fb      	str	r3, [r7, #12]
 8003844:	e000      	b.n	8003848 <_cbOnUARTTx+0x50>
  }
Done:
 8003846:	bf00      	nop
  return r;
 8003848:	68fb      	ldr	r3, [r7, #12]
}
 800384a:	4618      	mov	r0, r3
 800384c:	3710      	adds	r7, #16
 800384e:	46bd      	mov	sp, r7
 8003850:	bd80      	pop	{r7, pc}
 8003852:	bf00      	nop
 8003854:	20000010 	.word	0x20000010
 8003858:	08006ea8 	.word	0x08006ea8

0800385c <SEGGER_UART_init>:

void SEGGER_UART_init(U32 baud)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b082      	sub	sp, #8
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
	HIF_UART_Init(baud, _cbOnUARTTx, _cbOnUARTRx);
 8003864:	4a04      	ldr	r2, [pc, #16]	@ (8003878 <SEGGER_UART_init+0x1c>)
 8003866:	4905      	ldr	r1, [pc, #20]	@ (800387c <SEGGER_UART_init+0x20>)
 8003868:	6878      	ldr	r0, [r7, #4]
 800386a:	f000 f863 	bl	8003934 <HIF_UART_Init>
}
 800386e:	bf00      	nop
 8003870:	3708      	adds	r7, #8
 8003872:	46bd      	mov	sp, r7
 8003874:	bd80      	pop	{r7, pc}
 8003876:	bf00      	nop
 8003878:	080037b9 	.word	0x080037b9
 800387c:	080037f9 	.word	0x080037f9

08003880 <USART2_IRQHandler>:
*  Notes
*    (1) This is a high-prio interrupt so it may NOT use embOS functions
*        However, this also means that embOS will never disable this interrupt
*/
void USART2_IRQHandler(void);
void USART2_IRQHandler(void) {
 8003880:	b580      	push	{r7, lr}
 8003882:	b084      	sub	sp, #16
 8003884:	af00      	add	r7, sp, #0
  int UsartStatus;
  uint8_t v;
  int r;

  UsartStatus = USART_SR;                              // Examine status register
 8003886:	4b1e      	ldr	r3, [pc, #120]	@ (8003900 <USART2_IRQHandler+0x80>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	60fb      	str	r3, [r7, #12]
  if (UsartStatus & (1 << USART_RXNE)) {               // Data received?
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	f003 0320 	and.w	r3, r3, #32
 8003892:	2b00      	cmp	r3, #0
 8003894:	d011      	beq.n	80038ba <USART2_IRQHandler+0x3a>
    v = USART_DR;                                      // Read data
 8003896:	4b1b      	ldr	r3, [pc, #108]	@ (8003904 <USART2_IRQHandler+0x84>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	b2db      	uxtb	r3, r3
 800389c:	71fb      	strb	r3, [r7, #7]
    if ((UsartStatus & USART_RX_ERROR_FLAGS) == 0) {   // Only process data if no error occurred
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	f003 030b 	and.w	r3, r3, #11
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d108      	bne.n	80038ba <USART2_IRQHandler+0x3a>
      (void)v;                                         // Avoid warning in BTL
      if (_cbOnRx) {
 80038a8:	4b17      	ldr	r3, [pc, #92]	@ (8003908 <USART2_IRQHandler+0x88>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d004      	beq.n	80038ba <USART2_IRQHandler+0x3a>
        _cbOnRx(v);
 80038b0:	4b15      	ldr	r3, [pc, #84]	@ (8003908 <USART2_IRQHandler+0x88>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	79fa      	ldrb	r2, [r7, #7]
 80038b6:	4610      	mov	r0, r2
 80038b8:	4798      	blx	r3
      }
    }
  }
  if (UsartStatus & (1 << USART_TXE)) {                // Tx (data register) empty? => Send next character Note: Shift register may still hold a character that has not been sent yet.
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d01a      	beq.n	80038fa <USART2_IRQHandler+0x7a>
    //
    // Under special circumstances, (old) BTL of Flasher does not wait until a complete string has been sent via UART,
    // so there might be an TxE interrupt pending *before* the FW had a chance to set the callbacks accordingly which would result in a NULL-pointer call...
    // Therefore, we need to check if the function pointer is valid.
    //
    if (_cbOnTx == NULL) {  // No callback set? => Nothing to do...
 80038c4:	4b11      	ldr	r3, [pc, #68]	@ (800390c <USART2_IRQHandler+0x8c>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d015      	beq.n	80038f8 <USART2_IRQHandler+0x78>
      return;
    }
    r = _cbOnTx(&v);
 80038cc:	4b0f      	ldr	r3, [pc, #60]	@ (800390c <USART2_IRQHandler+0x8c>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	1dfa      	adds	r2, r7, #7
 80038d2:	4610      	mov	r0, r2
 80038d4:	4798      	blx	r3
 80038d6:	60b8      	str	r0, [r7, #8]
    if (r == 0) {                          // No more characters to send ?
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d106      	bne.n	80038ec <USART2_IRQHandler+0x6c>
      USART_CR1 &= ~(1UL << USART_TXEIE);  // Disable further tx interrupts
 80038de:	4b0c      	ldr	r3, [pc, #48]	@ (8003910 <USART2_IRQHandler+0x90>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4a0b      	ldr	r2, [pc, #44]	@ (8003910 <USART2_IRQHandler+0x90>)
 80038e4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80038e8:	6013      	str	r3, [r2, #0]
 80038ea:	e006      	b.n	80038fa <USART2_IRQHandler+0x7a>
    } else {
      USART_SR;      // Makes sure that "transmission complete" flag in USART_SR is reset to 0 as soon as we write USART_DR. If USART_SR is not read before, writing USART_DR does not clear "transmission complete". See STM32F4 USART documentation for more detailed description.
 80038ec:	4b04      	ldr	r3, [pc, #16]	@ (8003900 <USART2_IRQHandler+0x80>)
 80038ee:	681b      	ldr	r3, [r3, #0]
      USART_DR = v;  // Start transmission by writing to data register
 80038f0:	79fa      	ldrb	r2, [r7, #7]
 80038f2:	4b04      	ldr	r3, [pc, #16]	@ (8003904 <USART2_IRQHandler+0x84>)
 80038f4:	601a      	str	r2, [r3, #0]
 80038f6:	e000      	b.n	80038fa <USART2_IRQHandler+0x7a>
      return;
 80038f8:	bf00      	nop
    }
  }
}
 80038fa:	3710      	adds	r7, #16
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}
 8003900:	40004400 	.word	0x40004400
 8003904:	40004404 	.word	0x40004404
 8003908:	20012eb8 	.word	0x20012eb8
 800390c:	20012ebc 	.word	0x20012ebc
 8003910:	4000440c 	.word	0x4000440c

08003914 <HIF_UART_EnableTXEInterrupt>:

/*********************************************************************
*
*       HIF_UART_EnableTXEInterrupt()
*/
void HIF_UART_EnableTXEInterrupt(void) {
 8003914:	b480      	push	{r7}
 8003916:	af00      	add	r7, sp, #0
  USART_CR1 |= (1 << USART_TXEIE);  // enable Tx empty interrupt => Triggered as soon as data register content has been copied to shift register
 8003918:	4b05      	ldr	r3, [pc, #20]	@ (8003930 <HIF_UART_EnableTXEInterrupt+0x1c>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4a04      	ldr	r2, [pc, #16]	@ (8003930 <HIF_UART_EnableTXEInterrupt+0x1c>)
 800391e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003922:	6013      	str	r3, [r2, #0]
}
 8003924:	bf00      	nop
 8003926:	46bd      	mov	sp, r7
 8003928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392c:	4770      	bx	lr
 800392e:	bf00      	nop
 8003930:	4000440c 	.word	0x4000440c

08003934 <HIF_UART_Init>:

/*********************************************************************
*
*       HIF_UART_Init()
*/
void HIF_UART_Init(uint32_t Baudrate, UART_ON_TX_FUNC_P cbOnTx, UART_ON_RX_FUNC_P cbOnRx) {
 8003934:	b580      	push	{r7, lr}
 8003936:	b086      	sub	sp, #24
 8003938:	af00      	add	r7, sp, #0
 800393a:	60f8      	str	r0, [r7, #12]
 800393c:	60b9      	str	r1, [r7, #8]
 800393e:	607a      	str	r2, [r7, #4]
  uint32_t v;
  uint32_t Div;
  //
  // Configure USART RX/TX pins for alternate function AF7
  //
  RCC_APB1ENR |= (1 <<  17);        // Enable USART2 clock
 8003940:	4b2e      	ldr	r3, [pc, #184]	@ (80039fc <HIF_UART_Init+0xc8>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a2d      	ldr	r2, [pc, #180]	@ (80039fc <HIF_UART_Init+0xc8>)
 8003946:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800394a:	6013      	str	r3, [r2, #0]
  RCC_AHB1ENR |= (1 <<  0);        // Enable IO port A clock
 800394c:	4b2c      	ldr	r3, [pc, #176]	@ (8003a00 <HIF_UART_Init+0xcc>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a2b      	ldr	r2, [pc, #172]	@ (8003a00 <HIF_UART_Init+0xcc>)
 8003952:	f043 0301 	orr.w	r3, r3, #1
 8003956:	6013      	str	r3, [r2, #0]
  v  = GPIO_AFRL;
 8003958:	4b2a      	ldr	r3, [pc, #168]	@ (8003a04 <HIF_UART_Init+0xd0>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	613b      	str	r3, [r7, #16]
  v &= ~((15UL << ((GPIO_UART_TX_BIT) << 2)) | (15UL << ((GPIO_UART_RX_BIT) << 2)));
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003964:	613b      	str	r3, [r7, #16]
  v |=   ((7UL << ((GPIO_UART_TX_BIT) << 2)) | (7UL << ((GPIO_UART_RX_BIT) << 2)));
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 800396c:	613b      	str	r3, [r7, #16]
  GPIO_AFRL = v;
 800396e:	4a25      	ldr	r2, [pc, #148]	@ (8003a04 <HIF_UART_Init+0xd0>)
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	6013      	str	r3, [r2, #0]
  //
  // Configure USART RX/TX pins for alternate function usage
  //
  v  = GPIO_MODER;
 8003974:	4b24      	ldr	r3, [pc, #144]	@ (8003a08 <HIF_UART_Init+0xd4>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	613b      	str	r3, [r7, #16]
  v &= ~((3UL << (GPIO_UART_TX_BIT << 1)) | (3UL << (GPIO_UART_RX_BIT << 1)));
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003980:	613b      	str	r3, [r7, #16]
  v |=  ((2UL << (GPIO_UART_TX_BIT << 1)) | (2UL << (GPIO_UART_RX_BIT << 1)));         // PA10: alternate function
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8003988:	613b      	str	r3, [r7, #16]
  GPIO_MODER = v;
 800398a:	4a1f      	ldr	r2, [pc, #124]	@ (8003a08 <HIF_UART_Init+0xd4>)
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	6013      	str	r3, [r2, #0]
  //
  // Initialize USART
  //
  USART_CR1 = 0
 8003990:	4b1e      	ldr	r3, [pc, #120]	@ (8003a0c <HIF_UART_Init+0xd8>)
 8003992:	f24a 022c 	movw	r2, #41004	@ 0xa02c
 8003996:	601a      	str	r2, [r3, #0]
            | (0 << 10)                         // PCE    = 0; No parity control
            | (1 <<  5)                         // RXNEIE = 1; RXNE interrupt enabled
            | (1 <<  3)                         // TE     = 1; Transmitter enabled
            | (1 <<  2)                         // RE     = 1; Receiver enabled
            ;
  USART_CR2 = 0
 8003998:	4b1d      	ldr	r3, [pc, #116]	@ (8003a10 <HIF_UART_Init+0xdc>)
 800399a:	2200      	movs	r2, #0
 800399c:	601a      	str	r2, [r3, #0]
            | (0 << 12)                         // STOP = 00b; 1 stop bit
            ;
  USART_CR3 = 0
 800399e:	4b1d      	ldr	r3, [pc, #116]	@ (8003a14 <HIF_UART_Init+0xe0>)
 80039a0:	2280      	movs	r2, #128	@ 0x80
 80039a2:	601a      	str	r2, [r3, #0]
            | (1 <<  7)                         // DMAT   = 1; DMA for transmitter enabled
            ;
  //
  // Set baudrate
  //
  Div = Baudrate * 8;                       // We use 8x oversampling.
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	00db      	lsls	r3, r3, #3
 80039a8:	617b      	str	r3, [r7, #20]
  Div = ((2 * (UART_BASECLK)) / Div) + 1;   // Calculate divider for baudrate and round it correctly. This is necessary to get a tolerance as small as possible.
 80039aa:	4a1b      	ldr	r2, [pc, #108]	@ (8003a18 <HIF_UART_Init+0xe4>)
 80039ac:	697b      	ldr	r3, [r7, #20]
 80039ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80039b2:	3301      	adds	r3, #1
 80039b4:	617b      	str	r3, [r7, #20]
  Div = Div / 2;
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	085b      	lsrs	r3, r3, #1
 80039ba:	617b      	str	r3, [r7, #20]
  if (Div > 0xFFF) {
 80039bc:	697b      	ldr	r3, [r7, #20]
 80039be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80039c2:	d302      	bcc.n	80039ca <HIF_UART_Init+0x96>
    Div = 0xFFF;        // Limit to 12 bit (mantissa in BRR)
 80039c4:	f640 73ff 	movw	r3, #4095	@ 0xfff
 80039c8:	617b      	str	r3, [r7, #20]
  }
  if (Div >= 1) {
 80039ca:	697b      	ldr	r3, [r7, #20]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d004      	beq.n	80039da <HIF_UART_Init+0xa6>
    USART_BRR = 0xFFF0 & (Div << 4);    // Use only mantissa of fractional divider
 80039d0:	697b      	ldr	r3, [r7, #20]
 80039d2:	011b      	lsls	r3, r3, #4
 80039d4:	4a11      	ldr	r2, [pc, #68]	@ (8003a1c <HIF_UART_Init+0xe8>)
 80039d6:	b29b      	uxth	r3, r3
 80039d8:	6013      	str	r3, [r2, #0]
  }
  //
  // Setup callbacks which are called by ISR handler and enable interrupt in NVIC
  //
  _cbOnRx = cbOnRx;
 80039da:	4a11      	ldr	r2, [pc, #68]	@ (8003a20 <HIF_UART_Init+0xec>)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6013      	str	r3, [r2, #0]
  _cbOnTx = cbOnTx;
 80039e0:	4a10      	ldr	r2, [pc, #64]	@ (8003a24 <HIF_UART_Init+0xf0>)
 80039e2:	68bb      	ldr	r3, [r7, #8]
 80039e4:	6013      	str	r3, [r2, #0]
  NVIC_SetPriority(USART_IRQn, 6);  // Highest prio, so it is not disabled by embOS
 80039e6:	2106      	movs	r1, #6
 80039e8:	2026      	movs	r0, #38	@ 0x26
 80039ea:	f7ff feab 	bl	8003744 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART_IRQn);
 80039ee:	2026      	movs	r0, #38	@ 0x26
 80039f0:	f7ff fe8a 	bl	8003708 <__NVIC_EnableIRQ>
}
 80039f4:	bf00      	nop
 80039f6:	3718      	adds	r7, #24
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bd80      	pop	{r7, pc}
 80039fc:	40023840 	.word	0x40023840
 8003a00:	40023830 	.word	0x40023830
 8003a04:	40020020 	.word	0x40020020
 8003a08:	40020000 	.word	0x40020000
 8003a0c:	4000440c 	.word	0x4000440c
 8003a10:	40004410 	.word	0x40004410
 8003a14:	40004414 	.word	0x40004414
 8003a18:	0501bd00 	.word	0x0501bd00
 8003a1c:	40004408 	.word	0x40004408
 8003a20:	20012eb8 	.word	0x20012eb8
 8003a24:	20012ebc 	.word	0x20012ebc

08003a28 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8003a28:	b480      	push	{r7}
 8003a2a:	b083      	sub	sp, #12
 8003a2c:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8003a2e:	4b24      	ldr	r3, [pc, #144]	@ (8003ac0 <_DoInit+0x98>)
 8003a30:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2203      	movs	r2, #3
 8003a36:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2203      	movs	r2, #3
 8003a3c:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	4a20      	ldr	r2, [pc, #128]	@ (8003ac4 <_DoInit+0x9c>)
 8003a42:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	4a20      	ldr	r2, [pc, #128]	@ (8003ac8 <_DoInit+0xa0>)
 8003a48:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003a50:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2200      	movs	r2, #0
 8003a56:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2200      	movs	r2, #0
 8003a62:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	4a17      	ldr	r2, [pc, #92]	@ (8003ac4 <_DoInit+0x9c>)
 8003a68:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	4a17      	ldr	r2, [pc, #92]	@ (8003acc <_DoInit+0xa4>)
 8003a6e:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2210      	movs	r2, #16
 8003a74:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2200      	movs	r2, #0
 8003a7a:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2200      	movs	r2, #0
 8003a86:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	3307      	adds	r3, #7
 8003a8c:	4a10      	ldr	r2, [pc, #64]	@ (8003ad0 <_DoInit+0xa8>)
 8003a8e:	6810      	ldr	r0, [r2, #0]
 8003a90:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8003a92:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	4a0e      	ldr	r2, [pc, #56]	@ (8003ad4 <_DoInit+0xac>)
 8003a9a:	6810      	ldr	r0, [r2, #0]
 8003a9c:	6018      	str	r0, [r3, #0]
 8003a9e:	8891      	ldrh	r1, [r2, #4]
 8003aa0:	7992      	ldrb	r2, [r2, #6]
 8003aa2:	8099      	strh	r1, [r3, #4]
 8003aa4:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8003aa6:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2220      	movs	r2, #32
 8003aae:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8003ab0:	f3bf 8f5f 	dmb	sy
}
 8003ab4:	bf00      	nop
 8003ab6:	370c      	adds	r7, #12
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abe:	4770      	bx	lr
 8003ac0:	20012ec0 	.word	0x20012ec0
 8003ac4:	08006e64 	.word	0x08006e64
 8003ac8:	20012f68 	.word	0x20012f68
 8003acc:	20013368 	.word	0x20013368
 8003ad0:	08006e70 	.word	0x08006e70
 8003ad4:	08006e74 	.word	0x08006e74

08003ad8 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b08a      	sub	sp, #40	@ 0x28
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	60f8      	str	r0, [r7, #12]
 8003ae0:	60b9      	str	r1, [r7, #8]
 8003ae2:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	68db      	ldr	r3, [r3, #12]
 8003aec:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	691b      	ldr	r3, [r3, #16]
 8003af2:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8003af4:	69ba      	ldr	r2, [r7, #24]
 8003af6:	69fb      	ldr	r3, [r7, #28]
 8003af8:	429a      	cmp	r2, r3
 8003afa:	d905      	bls.n	8003b08 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8003afc:	69ba      	ldr	r2, [r7, #24]
 8003afe:	69fb      	ldr	r3, [r7, #28]
 8003b00:	1ad3      	subs	r3, r2, r3
 8003b02:	3b01      	subs	r3, #1
 8003b04:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b06:	e007      	b.n	8003b18 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	689a      	ldr	r2, [r3, #8]
 8003b0c:	69b9      	ldr	r1, [r7, #24]
 8003b0e:	69fb      	ldr	r3, [r7, #28]
 8003b10:	1acb      	subs	r3, r1, r3
 8003b12:	4413      	add	r3, r2
 8003b14:	3b01      	subs	r3, #1
 8003b16:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	689a      	ldr	r2, [r3, #8]
 8003b1c:	69fb      	ldr	r3, [r7, #28]
 8003b1e:	1ad3      	subs	r3, r2, r3
 8003b20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b22:	4293      	cmp	r3, r2
 8003b24:	bf28      	it	cs
 8003b26:	4613      	movcs	r3, r2
 8003b28:	627b      	str	r3, [r7, #36]	@ 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8003b2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	bf28      	it	cs
 8003b32:	4613      	movcs	r3, r2
 8003b34:	627b      	str	r3, [r7, #36]	@ 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	685a      	ldr	r2, [r3, #4]
 8003b3a:	69fb      	ldr	r3, [r7, #28]
 8003b3c:	4413      	add	r3, r2
 8003b3e:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8003b40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b42:	68b9      	ldr	r1, [r7, #8]
 8003b44:	6978      	ldr	r0, [r7, #20]
 8003b46:	f002 f9a4 	bl	8005e92 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8003b4a:	6a3a      	ldr	r2, [r7, #32]
 8003b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b4e:	4413      	add	r3, r2
 8003b50:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 8003b52:	68ba      	ldr	r2, [r7, #8]
 8003b54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b56:	4413      	add	r3, r2
 8003b58:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 8003b5a:	687a      	ldr	r2, [r7, #4]
 8003b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b5e:	1ad3      	subs	r3, r2, r3
 8003b60:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8003b62:	69fa      	ldr	r2, [r7, #28]
 8003b64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b66:	4413      	add	r3, r2
 8003b68:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	689b      	ldr	r3, [r3, #8]
 8003b6e:	69fa      	ldr	r2, [r7, #28]
 8003b70:	429a      	cmp	r2, r3
 8003b72:	d101      	bne.n	8003b78 <_WriteBlocking+0xa0>
      WrOff = 0u;
 8003b74:	2300      	movs	r3, #0
 8003b76:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003b78:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	69fa      	ldr	r2, [r7, #28]
 8003b80:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d1b2      	bne.n	8003aee <_WriteBlocking+0x16>
  return NumBytesWritten;
 8003b88:	6a3b      	ldr	r3, [r7, #32]
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	3728      	adds	r7, #40	@ 0x28
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}

08003b92 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8003b92:	b580      	push	{r7, lr}
 8003b94:	b088      	sub	sp, #32
 8003b96:	af00      	add	r7, sp, #0
 8003b98:	60f8      	str	r0, [r7, #12]
 8003b9a:	60b9      	str	r1, [r7, #8]
 8003b9c:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	68db      	ldr	r3, [r3, #12]
 8003ba2:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	689a      	ldr	r2, [r3, #8]
 8003ba8:	69fb      	ldr	r3, [r7, #28]
 8003baa:	1ad3      	subs	r3, r2, r3
 8003bac:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8003bae:	69ba      	ldr	r2, [r7, #24]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	429a      	cmp	r2, r3
 8003bb4:	d911      	bls.n	8003bda <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	685a      	ldr	r2, [r3, #4]
 8003bba:	69fb      	ldr	r3, [r7, #28]
 8003bbc:	4413      	add	r3, r2
 8003bbe:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8003bc0:	687a      	ldr	r2, [r7, #4]
 8003bc2:	68b9      	ldr	r1, [r7, #8]
 8003bc4:	6938      	ldr	r0, [r7, #16]
 8003bc6:	f002 f964 	bl	8005e92 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003bca:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 8003bce:	69fa      	ldr	r2, [r7, #28]
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	441a      	add	r2, r3
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8003bd8:	e01f      	b.n	8003c1a <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 8003bda:	69bb      	ldr	r3, [r7, #24]
 8003bdc:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	685a      	ldr	r2, [r3, #4]
 8003be2:	69fb      	ldr	r3, [r7, #28]
 8003be4:	4413      	add	r3, r2
 8003be6:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8003be8:	697a      	ldr	r2, [r7, #20]
 8003bea:	68b9      	ldr	r1, [r7, #8]
 8003bec:	6938      	ldr	r0, [r7, #16]
 8003bee:	f002 f950 	bl	8005e92 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8003bf2:	687a      	ldr	r2, [r7, #4]
 8003bf4:	69bb      	ldr	r3, [r7, #24]
 8003bf6:	1ad3      	subs	r3, r2, r3
 8003bf8:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8003c00:	68ba      	ldr	r2, [r7, #8]
 8003c02:	69bb      	ldr	r3, [r7, #24]
 8003c04:	4413      	add	r3, r2
 8003c06:	697a      	ldr	r2, [r7, #20]
 8003c08:	4619      	mov	r1, r3
 8003c0a:	6938      	ldr	r0, [r7, #16]
 8003c0c:	f002 f941 	bl	8005e92 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003c10:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	697a      	ldr	r2, [r7, #20]
 8003c18:	60da      	str	r2, [r3, #12]
}
 8003c1a:	bf00      	nop
 8003c1c:	3720      	adds	r7, #32
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}

08003c22 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8003c22:	b480      	push	{r7}
 8003c24:	b087      	sub	sp, #28
 8003c26:	af00      	add	r7, sp, #0
 8003c28:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	691b      	ldr	r3, [r3, #16]
 8003c2e:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	68db      	ldr	r3, [r3, #12]
 8003c34:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 8003c36:	693a      	ldr	r2, [r7, #16]
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	429a      	cmp	r2, r3
 8003c3c:	d808      	bhi.n	8003c50 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	689a      	ldr	r2, [r3, #8]
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	1ad2      	subs	r2, r2, r3
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	4413      	add	r3, r2
 8003c4a:	3b01      	subs	r3, #1
 8003c4c:	617b      	str	r3, [r7, #20]
 8003c4e:	e004      	b.n	8003c5a <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8003c50:	693a      	ldr	r2, [r7, #16]
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	1ad3      	subs	r3, r2, r3
 8003c56:	3b01      	subs	r3, #1
 8003c58:	617b      	str	r3, [r7, #20]
  }
  return r;
 8003c5a:	697b      	ldr	r3, [r7, #20]
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	371c      	adds	r7, #28
 8003c60:	46bd      	mov	sp, r7
 8003c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c66:	4770      	bx	lr

08003c68 <SEGGER_RTT_ReadUpBufferNoLock>:
*    Number of bytes that have been read.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_ReadUpBufferNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b08c      	sub	sp, #48	@ 0x30
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	60f8      	str	r0, [r7, #12]
 8003c70:	60b9      	str	r1, [r7, #8]
 8003c72:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_UP*   pRing;
  volatile char*          pSrc;

  INIT();
 8003c74:	4b3e      	ldr	r3, [pc, #248]	@ (8003d70 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8003c76:	623b      	str	r3, [r7, #32]
 8003c78:	6a3b      	ldr	r3, [r7, #32]
 8003c7a:	781b      	ldrb	r3, [r3, #0]
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d101      	bne.n	8003c86 <SEGGER_RTT_ReadUpBufferNoLock+0x1e>
 8003c82:	f7ff fed1 	bl	8003a28 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	1c5a      	adds	r2, r3, #1
 8003c8a:	4613      	mov	r3, r2
 8003c8c:	005b      	lsls	r3, r3, #1
 8003c8e:	4413      	add	r3, r2
 8003c90:	00db      	lsls	r3, r3, #3
 8003c92:	4a37      	ldr	r2, [pc, #220]	@ (8003d70 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8003c94:	4413      	add	r3, r2
 8003c96:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 8003c9c:	69fb      	ldr	r3, [r7, #28]
 8003c9e:	691b      	ldr	r3, [r3, #16]
 8003ca0:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 8003ca2:	69fb      	ldr	r3, [r7, #28]
 8003ca4:	68db      	ldr	r3, [r3, #12]
 8003ca6:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8003cac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003cae:	69bb      	ldr	r3, [r7, #24]
 8003cb0:	429a      	cmp	r2, r3
 8003cb2:	d92b      	bls.n	8003d0c <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8003cb4:	69fb      	ldr	r3, [r7, #28]
 8003cb6:	689a      	ldr	r2, [r3, #8]
 8003cb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cba:	1ad3      	subs	r3, r2, r3
 8003cbc:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003cbe:	697a      	ldr	r2, [r7, #20]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	bf28      	it	cs
 8003cc6:	4613      	movcs	r3, r2
 8003cc8:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8003cca:	69fb      	ldr	r3, [r7, #28]
 8003ccc:	685a      	ldr	r2, [r3, #4]
 8003cce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cd0:	4413      	add	r3, r2
 8003cd2:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003cd4:	697a      	ldr	r2, [r7, #20]
 8003cd6:	6939      	ldr	r1, [r7, #16]
 8003cd8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003cda:	f002 f8da 	bl	8005e92 <memcpy>
    NumBytesRead += NumBytesRem;
 8003cde:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003ce0:	697b      	ldr	r3, [r7, #20]
 8003ce2:	4413      	add	r3, r2
 8003ce4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8003ce6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ce8:	697b      	ldr	r3, [r7, #20]
 8003cea:	4413      	add	r3, r2
 8003cec:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8003cee:	687a      	ldr	r2, [r7, #4]
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	1ad3      	subs	r3, r2, r3
 8003cf4:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8003cf6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003cf8:	697b      	ldr	r3, [r7, #20]
 8003cfa:	4413      	add	r3, r2
 8003cfc:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8003cfe:	69fb      	ldr	r3, [r7, #28]
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003d04:	429a      	cmp	r2, r3
 8003d06:	d101      	bne.n	8003d0c <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
      RdOff = 0u;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8003d0c:	69ba      	ldr	r2, [r7, #24]
 8003d0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d10:	1ad3      	subs	r3, r2, r3
 8003d12:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003d14:	697a      	ldr	r2, [r7, #20]
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	bf28      	it	cs
 8003d1c:	4613      	movcs	r3, r2
 8003d1e:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8003d20:	697b      	ldr	r3, [r7, #20]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d019      	beq.n	8003d5a <SEGGER_RTT_ReadUpBufferNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8003d26:	69fb      	ldr	r3, [r7, #28]
 8003d28:	685a      	ldr	r2, [r3, #4]
 8003d2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d2c:	4413      	add	r3, r2
 8003d2e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003d30:	697a      	ldr	r2, [r7, #20]
 8003d32:	6939      	ldr	r1, [r7, #16]
 8003d34:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003d36:	f002 f8ac 	bl	8005e92 <memcpy>
    NumBytesRead += NumBytesRem;
 8003d3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d3c:	697b      	ldr	r3, [r7, #20]
 8003d3e:	4413      	add	r3, r2
 8003d40:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8003d42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d44:	697b      	ldr	r3, [r7, #20]
 8003d46:	4413      	add	r3, r2
 8003d48:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8003d4a:	687a      	ldr	r2, [r7, #4]
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	1ad3      	subs	r3, r2, r3
 8003d50:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8003d52:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	4413      	add	r3, r2
 8003d58:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  //
  // Update read offset of buffer
  //
  if (NumBytesRead) {
 8003d5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d002      	beq.n	8003d66 <SEGGER_RTT_ReadUpBufferNoLock+0xfe>
    pRing->RdOff = RdOff;
 8003d60:	69fb      	ldr	r3, [r7, #28]
 8003d62:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003d64:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8003d66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3730      	adds	r7, #48	@ 0x30
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}
 8003d70:	20012ec0 	.word	0x20012ec0

08003d74 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b08c      	sub	sp, #48	@ 0x30
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	60f8      	str	r0, [r7, #12]
 8003d7c:	60b9      	str	r1, [r7, #8]
 8003d7e:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8003d80:	4b3e      	ldr	r3, [pc, #248]	@ (8003e7c <SEGGER_RTT_ReadNoLock+0x108>)
 8003d82:	623b      	str	r3, [r7, #32]
 8003d84:	6a3b      	ldr	r3, [r7, #32]
 8003d86:	781b      	ldrb	r3, [r3, #0]
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d101      	bne.n	8003d92 <SEGGER_RTT_ReadNoLock+0x1e>
 8003d8e:	f7ff fe4b 	bl	8003a28 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003d92:	68fa      	ldr	r2, [r7, #12]
 8003d94:	4613      	mov	r3, r2
 8003d96:	005b      	lsls	r3, r3, #1
 8003d98:	4413      	add	r3, r2
 8003d9a:	00db      	lsls	r3, r3, #3
 8003d9c:	3360      	adds	r3, #96	@ 0x60
 8003d9e:	4a37      	ldr	r2, [pc, #220]	@ (8003e7c <SEGGER_RTT_ReadNoLock+0x108>)
 8003da0:	4413      	add	r3, r2
 8003da2:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 8003da8:	69fb      	ldr	r3, [r7, #28]
 8003daa:	691b      	ldr	r3, [r3, #16]
 8003dac:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	68db      	ldr	r3, [r3, #12]
 8003db2:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8003db4:	2300      	movs	r3, #0
 8003db6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8003db8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003dba:	69bb      	ldr	r3, [r7, #24]
 8003dbc:	429a      	cmp	r2, r3
 8003dbe:	d92b      	bls.n	8003e18 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8003dc0:	69fb      	ldr	r3, [r7, #28]
 8003dc2:	689a      	ldr	r2, [r3, #8]
 8003dc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dc6:	1ad3      	subs	r3, r2, r3
 8003dc8:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003dca:	697a      	ldr	r2, [r7, #20]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	bf28      	it	cs
 8003dd2:	4613      	movcs	r3, r2
 8003dd4:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8003dd6:	69fb      	ldr	r3, [r7, #28]
 8003dd8:	685a      	ldr	r2, [r3, #4]
 8003dda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ddc:	4413      	add	r3, r2
 8003dde:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003de0:	697a      	ldr	r2, [r7, #20]
 8003de2:	6939      	ldr	r1, [r7, #16]
 8003de4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003de6:	f002 f854 	bl	8005e92 <memcpy>
    NumBytesRead += NumBytesRem;
 8003dea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003dec:	697b      	ldr	r3, [r7, #20]
 8003dee:	4413      	add	r3, r2
 8003df0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8003df2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003df4:	697b      	ldr	r3, [r7, #20]
 8003df6:	4413      	add	r3, r2
 8003df8:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8003dfa:	687a      	ldr	r2, [r7, #4]
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	1ad3      	subs	r3, r2, r3
 8003e00:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8003e02:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003e04:	697b      	ldr	r3, [r7, #20]
 8003e06:	4413      	add	r3, r2
 8003e08:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8003e0a:	69fb      	ldr	r3, [r7, #28]
 8003e0c:	689b      	ldr	r3, [r3, #8]
 8003e0e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003e10:	429a      	cmp	r2, r3
 8003e12:	d101      	bne.n	8003e18 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8003e14:	2300      	movs	r3, #0
 8003e16:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8003e18:	69ba      	ldr	r2, [r7, #24]
 8003e1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e1c:	1ad3      	subs	r3, r2, r3
 8003e1e:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003e20:	697a      	ldr	r2, [r7, #20]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	4293      	cmp	r3, r2
 8003e26:	bf28      	it	cs
 8003e28:	4613      	movcs	r3, r2
 8003e2a:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8003e2c:	697b      	ldr	r3, [r7, #20]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d019      	beq.n	8003e66 <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8003e32:	69fb      	ldr	r3, [r7, #28]
 8003e34:	685a      	ldr	r2, [r3, #4]
 8003e36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e38:	4413      	add	r3, r2
 8003e3a:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003e3c:	697a      	ldr	r2, [r7, #20]
 8003e3e:	6939      	ldr	r1, [r7, #16]
 8003e40:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003e42:	f002 f826 	bl	8005e92 <memcpy>
    NumBytesRead += NumBytesRem;
 8003e46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	4413      	add	r3, r2
 8003e4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8003e4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e50:	697b      	ldr	r3, [r7, #20]
 8003e52:	4413      	add	r3, r2
 8003e54:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8003e56:	687a      	ldr	r2, [r7, #4]
 8003e58:	697b      	ldr	r3, [r7, #20]
 8003e5a:	1ad3      	subs	r3, r2, r3
 8003e5c:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8003e5e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	4413      	add	r3, r2
 8003e64:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 8003e66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d002      	beq.n	8003e72 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8003e6c:	69fb      	ldr	r3, [r7, #28]
 8003e6e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003e70:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8003e72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8003e74:	4618      	mov	r0, r3
 8003e76:	3730      	adds	r7, #48	@ 0x30
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bd80      	pop	{r7, pc}
 8003e7c:	20012ec0 	.word	0x20012ec0

08003e80 <SEGGER_RTT_WriteDownBufferNoLock>:
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_WriteDownBufferNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b088      	sub	sp, #32
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	60f8      	str	r0, [r7, #12]
 8003e88:	60b9      	str	r1, [r7, #8]
 8003e8a:	607a      	str	r2, [r7, #4]
  SEGGER_RTT_BUFFER_UP*   pRing;
  //
  // Get "to-target" ring buffer.
  // It is save to cast that to a "to-host" buffer. Up and Down buffer differ in volatility of offsets that might be modified by J-Link.
  //
  pData = (const char *)pBuffer;
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003e90:	68fa      	ldr	r2, [r7, #12]
 8003e92:	4613      	mov	r3, r2
 8003e94:	005b      	lsls	r3, r3, #1
 8003e96:	4413      	add	r3, r2
 8003e98:	00db      	lsls	r3, r3, #3
 8003e9a:	3360      	adds	r3, #96	@ 0x60
 8003e9c:	4a1f      	ldr	r2, [pc, #124]	@ (8003f1c <SEGGER_RTT_WriteDownBufferNoLock+0x9c>)
 8003e9e:	4413      	add	r3, r2
 8003ea0:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	695b      	ldr	r3, [r3, #20]
 8003ea6:	2b02      	cmp	r3, #2
 8003ea8:	d029      	beq.n	8003efe <SEGGER_RTT_WriteDownBufferNoLock+0x7e>
 8003eaa:	2b02      	cmp	r3, #2
 8003eac:	d82e      	bhi.n	8003f0c <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d002      	beq.n	8003eb8 <SEGGER_RTT_WriteDownBufferNoLock+0x38>
 8003eb2:	2b01      	cmp	r3, #1
 8003eb4:	d013      	beq.n	8003ede <SEGGER_RTT_WriteDownBufferNoLock+0x5e>
 8003eb6:	e029      	b.n	8003f0c <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8003eb8:	6978      	ldr	r0, [r7, #20]
 8003eba:	f7ff feb2 	bl	8003c22 <_GetAvailWriteSpace>
 8003ebe:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8003ec0:	693a      	ldr	r2, [r7, #16]
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	429a      	cmp	r2, r3
 8003ec6:	d202      	bcs.n	8003ece <SEGGER_RTT_WriteDownBufferNoLock+0x4e>
      Status = 0u;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8003ecc:	e021      	b.n	8003f12 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
      Status = NumBytes;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 8003ed2:	687a      	ldr	r2, [r7, #4]
 8003ed4:	69b9      	ldr	r1, [r7, #24]
 8003ed6:	6978      	ldr	r0, [r7, #20]
 8003ed8:	f7ff fe5b 	bl	8003b92 <_WriteNoCheck>
    break;
 8003edc:	e019      	b.n	8003f12 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8003ede:	6978      	ldr	r0, [r7, #20]
 8003ee0:	f7ff fe9f 	bl	8003c22 <_GetAvailWriteSpace>
 8003ee4:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8003ee6:	687a      	ldr	r2, [r7, #4]
 8003ee8:	693b      	ldr	r3, [r7, #16]
 8003eea:	4293      	cmp	r3, r2
 8003eec:	bf28      	it	cs
 8003eee:	4613      	movcs	r3, r2
 8003ef0:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8003ef2:	69fa      	ldr	r2, [r7, #28]
 8003ef4:	69b9      	ldr	r1, [r7, #24]
 8003ef6:	6978      	ldr	r0, [r7, #20]
 8003ef8:	f7ff fe4b 	bl	8003b92 <_WriteNoCheck>
    break;
 8003efc:	e009      	b.n	8003f12 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8003efe:	687a      	ldr	r2, [r7, #4]
 8003f00:	69b9      	ldr	r1, [r7, #24]
 8003f02:	6978      	ldr	r0, [r7, #20]
 8003f04:	f7ff fde8 	bl	8003ad8 <_WriteBlocking>
 8003f08:	61f8      	str	r0, [r7, #28]
    break;
 8003f0a:	e002      	b.n	8003f12 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  default:
    Status = 0u;
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	61fb      	str	r3, [r7, #28]
    break;
 8003f10:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8003f12:	69fb      	ldr	r3, [r7, #28]
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	3720      	adds	r7, #32
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd80      	pop	{r7, pc}
 8003f1c:	20012ec0 	.word	0x20012ec0

08003f20 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b088      	sub	sp, #32
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	60f8      	str	r0, [r7, #12]
 8003f28:	60b9      	str	r1, [r7, #8]
 8003f2a:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 8003f2c:	68bb      	ldr	r3, [r7, #8]
 8003f2e:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	1c5a      	adds	r2, r3, #1
 8003f34:	4613      	mov	r3, r2
 8003f36:	005b      	lsls	r3, r3, #1
 8003f38:	4413      	add	r3, r2
 8003f3a:	00db      	lsls	r3, r3, #3
 8003f3c:	4a1f      	ldr	r2, [pc, #124]	@ (8003fbc <SEGGER_RTT_WriteNoLock+0x9c>)
 8003f3e:	4413      	add	r3, r2
 8003f40:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8003f42:	697b      	ldr	r3, [r7, #20]
 8003f44:	695b      	ldr	r3, [r3, #20]
 8003f46:	2b02      	cmp	r3, #2
 8003f48:	d029      	beq.n	8003f9e <SEGGER_RTT_WriteNoLock+0x7e>
 8003f4a:	2b02      	cmp	r3, #2
 8003f4c:	d82e      	bhi.n	8003fac <SEGGER_RTT_WriteNoLock+0x8c>
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d002      	beq.n	8003f58 <SEGGER_RTT_WriteNoLock+0x38>
 8003f52:	2b01      	cmp	r3, #1
 8003f54:	d013      	beq.n	8003f7e <SEGGER_RTT_WriteNoLock+0x5e>
 8003f56:	e029      	b.n	8003fac <SEGGER_RTT_WriteNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8003f58:	6978      	ldr	r0, [r7, #20]
 8003f5a:	f7ff fe62 	bl	8003c22 <_GetAvailWriteSpace>
 8003f5e:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8003f60:	693a      	ldr	r2, [r7, #16]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	429a      	cmp	r2, r3
 8003f66:	d202      	bcs.n	8003f6e <SEGGER_RTT_WriteNoLock+0x4e>
      Status = 0u;
 8003f68:	2300      	movs	r3, #0
 8003f6a:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8003f6c:	e021      	b.n	8003fb2 <SEGGER_RTT_WriteNoLock+0x92>
      Status = NumBytes;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 8003f72:	687a      	ldr	r2, [r7, #4]
 8003f74:	69b9      	ldr	r1, [r7, #24]
 8003f76:	6978      	ldr	r0, [r7, #20]
 8003f78:	f7ff fe0b 	bl	8003b92 <_WriteNoCheck>
    break;
 8003f7c:	e019      	b.n	8003fb2 <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8003f7e:	6978      	ldr	r0, [r7, #20]
 8003f80:	f7ff fe4f 	bl	8003c22 <_GetAvailWriteSpace>
 8003f84:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8003f86:	687a      	ldr	r2, [r7, #4]
 8003f88:	693b      	ldr	r3, [r7, #16]
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	bf28      	it	cs
 8003f8e:	4613      	movcs	r3, r2
 8003f90:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8003f92:	69fa      	ldr	r2, [r7, #28]
 8003f94:	69b9      	ldr	r1, [r7, #24]
 8003f96:	6978      	ldr	r0, [r7, #20]
 8003f98:	f7ff fdfb 	bl	8003b92 <_WriteNoCheck>
    break;
 8003f9c:	e009      	b.n	8003fb2 <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8003f9e:	687a      	ldr	r2, [r7, #4]
 8003fa0:	69b9      	ldr	r1, [r7, #24]
 8003fa2:	6978      	ldr	r0, [r7, #20]
 8003fa4:	f7ff fd98 	bl	8003ad8 <_WriteBlocking>
 8003fa8:	61f8      	str	r0, [r7, #28]
    break;
 8003faa:	e002      	b.n	8003fb2 <SEGGER_RTT_WriteNoLock+0x92>
  default:
    Status = 0u;
 8003fac:	2300      	movs	r3, #0
 8003fae:	61fb      	str	r3, [r7, #28]
    break;
 8003fb0:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8003fb2:	69fb      	ldr	r3, [r7, #28]
}
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	3720      	adds	r7, #32
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	bd80      	pop	{r7, pc}
 8003fbc:	20012ec0 	.word	0x20012ec0

08003fc0 <SEGGER_RTT_WriteDownBuffer>:
*    This function locks against all other RTT operations. I.e. during
*    the write operation, writing from the application is also locked.
*    If only one consumer writes to the down buffer, 
*    call SEGGER_RTT_WriteDownBufferNoLock() instead.
*/
unsigned SEGGER_RTT_WriteDownBuffer(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b088      	sub	sp, #32
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	60f8      	str	r0, [r7, #12]
 8003fc8:	60b9      	str	r1, [r7, #8]
 8003fca:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8003fcc:	4b0e      	ldr	r3, [pc, #56]	@ (8004008 <SEGGER_RTT_WriteDownBuffer+0x48>)
 8003fce:	61fb      	str	r3, [r7, #28]
 8003fd0:	69fb      	ldr	r3, [r7, #28]
 8003fd2:	781b      	ldrb	r3, [r3, #0]
 8003fd4:	b2db      	uxtb	r3, r3
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d101      	bne.n	8003fde <SEGGER_RTT_WriteDownBuffer+0x1e>
 8003fda:	f7ff fd25 	bl	8003a28 <_DoInit>
  SEGGER_RTT_LOCK();
 8003fde:	f3ef 8311 	mrs	r3, BASEPRI
 8003fe2:	f04f 0120 	mov.w	r1, #32
 8003fe6:	f381 8811 	msr	BASEPRI, r1
 8003fea:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteDownBufferNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8003fec:	687a      	ldr	r2, [r7, #4]
 8003fee:	68b9      	ldr	r1, [r7, #8]
 8003ff0:	68f8      	ldr	r0, [r7, #12]
 8003ff2:	f7ff ff45 	bl	8003e80 <SEGGER_RTT_WriteDownBufferNoLock>
 8003ff6:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8003ff8:	69bb      	ldr	r3, [r7, #24]
 8003ffa:	f383 8811 	msr	BASEPRI, r3
  return Status;
 8003ffe:	697b      	ldr	r3, [r7, #20]
}
 8004000:	4618      	mov	r0, r3
 8004002:	3720      	adds	r7, #32
 8004004:	46bd      	mov	sp, r7
 8004006:	bd80      	pop	{r7, pc}
 8004008:	20012ec0 	.word	0x20012ec0

0800400c <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 800400c:	b580      	push	{r7, lr}
 800400e:	b088      	sub	sp, #32
 8004010:	af00      	add	r7, sp, #0
 8004012:	60f8      	str	r0, [r7, #12]
 8004014:	60b9      	str	r1, [r7, #8]
 8004016:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8004018:	4b0e      	ldr	r3, [pc, #56]	@ (8004054 <SEGGER_RTT_Write+0x48>)
 800401a:	61fb      	str	r3, [r7, #28]
 800401c:	69fb      	ldr	r3, [r7, #28]
 800401e:	781b      	ldrb	r3, [r3, #0]
 8004020:	b2db      	uxtb	r3, r3
 8004022:	2b00      	cmp	r3, #0
 8004024:	d101      	bne.n	800402a <SEGGER_RTT_Write+0x1e>
 8004026:	f7ff fcff 	bl	8003a28 <_DoInit>
  SEGGER_RTT_LOCK();
 800402a:	f3ef 8311 	mrs	r3, BASEPRI
 800402e:	f04f 0120 	mov.w	r1, #32
 8004032:	f381 8811 	msr	BASEPRI, r1
 8004036:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8004038:	687a      	ldr	r2, [r7, #4]
 800403a:	68b9      	ldr	r1, [r7, #8]
 800403c:	68f8      	ldr	r0, [r7, #12]
 800403e:	f7ff ff6f 	bl	8003f20 <SEGGER_RTT_WriteNoLock>
 8004042:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8004044:	69bb      	ldr	r3, [r7, #24]
 8004046:	f383 8811 	msr	BASEPRI, r3
  return Status;
 800404a:	697b      	ldr	r3, [r7, #20]
}
 800404c:	4618      	mov	r0, r3
 800404e:	3720      	adds	r7, #32
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}
 8004054:	20012ec0 	.word	0x20012ec0

08004058 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8004058:	b580      	push	{r7, lr}
 800405a:	b088      	sub	sp, #32
 800405c:	af00      	add	r7, sp, #0
 800405e:	60f8      	str	r0, [r7, #12]
 8004060:	60b9      	str	r1, [r7, #8]
 8004062:	607a      	str	r2, [r7, #4]
 8004064:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8004066:	4b3d      	ldr	r3, [pc, #244]	@ (800415c <SEGGER_RTT_AllocUpBuffer+0x104>)
 8004068:	61bb      	str	r3, [r7, #24]
 800406a:	69bb      	ldr	r3, [r7, #24]
 800406c:	781b      	ldrb	r3, [r3, #0]
 800406e:	b2db      	uxtb	r3, r3
 8004070:	2b00      	cmp	r3, #0
 8004072:	d101      	bne.n	8004078 <SEGGER_RTT_AllocUpBuffer+0x20>
 8004074:	f7ff fcd8 	bl	8003a28 <_DoInit>
  SEGGER_RTT_LOCK();
 8004078:	f3ef 8311 	mrs	r3, BASEPRI
 800407c:	f04f 0120 	mov.w	r1, #32
 8004080:	f381 8811 	msr	BASEPRI, r1
 8004084:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004086:	4b35      	ldr	r3, [pc, #212]	@ (800415c <SEGGER_RTT_AllocUpBuffer+0x104>)
 8004088:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 800408a:	2300      	movs	r3, #0
 800408c:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 800408e:	6939      	ldr	r1, [r7, #16]
 8004090:	69fb      	ldr	r3, [r7, #28]
 8004092:	1c5a      	adds	r2, r3, #1
 8004094:	4613      	mov	r3, r2
 8004096:	005b      	lsls	r3, r3, #1
 8004098:	4413      	add	r3, r2
 800409a:	00db      	lsls	r3, r3, #3
 800409c:	440b      	add	r3, r1
 800409e:	3304      	adds	r3, #4
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d008      	beq.n	80040b8 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 80040a6:	69fb      	ldr	r3, [r7, #28]
 80040a8:	3301      	adds	r3, #1
 80040aa:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	691b      	ldr	r3, [r3, #16]
 80040b0:	69fa      	ldr	r2, [r7, #28]
 80040b2:	429a      	cmp	r2, r3
 80040b4:	dbeb      	blt.n	800408e <SEGGER_RTT_AllocUpBuffer+0x36>
 80040b6:	e000      	b.n	80040ba <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 80040b8:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	691b      	ldr	r3, [r3, #16]
 80040be:	69fa      	ldr	r2, [r7, #28]
 80040c0:	429a      	cmp	r2, r3
 80040c2:	da3f      	bge.n	8004144 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 80040c4:	6939      	ldr	r1, [r7, #16]
 80040c6:	69fb      	ldr	r3, [r7, #28]
 80040c8:	1c5a      	adds	r2, r3, #1
 80040ca:	4613      	mov	r3, r2
 80040cc:	005b      	lsls	r3, r3, #1
 80040ce:	4413      	add	r3, r2
 80040d0:	00db      	lsls	r3, r3, #3
 80040d2:	440b      	add	r3, r1
 80040d4:	68fa      	ldr	r2, [r7, #12]
 80040d6:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 80040d8:	6939      	ldr	r1, [r7, #16]
 80040da:	69fb      	ldr	r3, [r7, #28]
 80040dc:	1c5a      	adds	r2, r3, #1
 80040de:	4613      	mov	r3, r2
 80040e0:	005b      	lsls	r3, r3, #1
 80040e2:	4413      	add	r3, r2
 80040e4:	00db      	lsls	r3, r3, #3
 80040e6:	440b      	add	r3, r1
 80040e8:	3304      	adds	r3, #4
 80040ea:	68ba      	ldr	r2, [r7, #8]
 80040ec:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 80040ee:	6939      	ldr	r1, [r7, #16]
 80040f0:	69fa      	ldr	r2, [r7, #28]
 80040f2:	4613      	mov	r3, r2
 80040f4:	005b      	lsls	r3, r3, #1
 80040f6:	4413      	add	r3, r2
 80040f8:	00db      	lsls	r3, r3, #3
 80040fa:	440b      	add	r3, r1
 80040fc:	3320      	adds	r3, #32
 80040fe:	687a      	ldr	r2, [r7, #4]
 8004100:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8004102:	6939      	ldr	r1, [r7, #16]
 8004104:	69fa      	ldr	r2, [r7, #28]
 8004106:	4613      	mov	r3, r2
 8004108:	005b      	lsls	r3, r3, #1
 800410a:	4413      	add	r3, r2
 800410c:	00db      	lsls	r3, r3, #3
 800410e:	440b      	add	r3, r1
 8004110:	3328      	adds	r3, #40	@ 0x28
 8004112:	2200      	movs	r2, #0
 8004114:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8004116:	6939      	ldr	r1, [r7, #16]
 8004118:	69fa      	ldr	r2, [r7, #28]
 800411a:	4613      	mov	r3, r2
 800411c:	005b      	lsls	r3, r3, #1
 800411e:	4413      	add	r3, r2
 8004120:	00db      	lsls	r3, r3, #3
 8004122:	440b      	add	r3, r1
 8004124:	3324      	adds	r3, #36	@ 0x24
 8004126:	2200      	movs	r2, #0
 8004128:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 800412a:	6939      	ldr	r1, [r7, #16]
 800412c:	69fa      	ldr	r2, [r7, #28]
 800412e:	4613      	mov	r3, r2
 8004130:	005b      	lsls	r3, r3, #1
 8004132:	4413      	add	r3, r2
 8004134:	00db      	lsls	r3, r3, #3
 8004136:	440b      	add	r3, r1
 8004138:	332c      	adds	r3, #44	@ 0x2c
 800413a:	683a      	ldr	r2, [r7, #0]
 800413c:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800413e:	f3bf 8f5f 	dmb	sy
 8004142:	e002      	b.n	800414a <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8004144:	f04f 33ff 	mov.w	r3, #4294967295
 8004148:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8004150:	69fb      	ldr	r3, [r7, #28]
}
 8004152:	4618      	mov	r0, r3
 8004154:	3720      	adds	r7, #32
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}
 800415a:	bf00      	nop
 800415c:	20012ec0 	.word	0x20012ec0

08004160 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8004160:	b580      	push	{r7, lr}
 8004162:	b088      	sub	sp, #32
 8004164:	af00      	add	r7, sp, #0
 8004166:	60f8      	str	r0, [r7, #12]
 8004168:	60b9      	str	r1, [r7, #8]
 800416a:	607a      	str	r2, [r7, #4]
 800416c:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 800416e:	4b33      	ldr	r3, [pc, #204]	@ (800423c <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 8004170:	61bb      	str	r3, [r7, #24]
 8004172:	69bb      	ldr	r3, [r7, #24]
 8004174:	781b      	ldrb	r3, [r3, #0]
 8004176:	b2db      	uxtb	r3, r3
 8004178:	2b00      	cmp	r3, #0
 800417a:	d101      	bne.n	8004180 <SEGGER_RTT_ConfigDownBuffer+0x20>
 800417c:	f7ff fc54 	bl	8003a28 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004180:	4b2e      	ldr	r3, [pc, #184]	@ (800423c <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 8004182:	617b      	str	r3, [r7, #20]
  if (BufferIndex < (unsigned)pRTTCB->MaxNumDownBuffers) {
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	695b      	ldr	r3, [r3, #20]
 8004188:	461a      	mov	r2, r3
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	4293      	cmp	r3, r2
 800418e:	d24d      	bcs.n	800422c <SEGGER_RTT_ConfigDownBuffer+0xcc>
    SEGGER_RTT_LOCK();
 8004190:	f3ef 8311 	mrs	r3, BASEPRI
 8004194:	f04f 0120 	mov.w	r1, #32
 8004198:	f381 8811 	msr	BASEPRI, r1
 800419c:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d031      	beq.n	8004208 <SEGGER_RTT_ConfigDownBuffer+0xa8>
      pRTTCB->aDown[BufferIndex].sName        = sName;
 80041a4:	6979      	ldr	r1, [r7, #20]
 80041a6:	68fa      	ldr	r2, [r7, #12]
 80041a8:	4613      	mov	r3, r2
 80041aa:	005b      	lsls	r3, r3, #1
 80041ac:	4413      	add	r3, r2
 80041ae:	00db      	lsls	r3, r3, #3
 80041b0:	440b      	add	r3, r1
 80041b2:	3360      	adds	r3, #96	@ 0x60
 80041b4:	68ba      	ldr	r2, [r7, #8]
 80041b6:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 80041b8:	6979      	ldr	r1, [r7, #20]
 80041ba:	68fa      	ldr	r2, [r7, #12]
 80041bc:	4613      	mov	r3, r2
 80041be:	005b      	lsls	r3, r3, #1
 80041c0:	4413      	add	r3, r2
 80041c2:	00db      	lsls	r3, r3, #3
 80041c4:	440b      	add	r3, r1
 80041c6:	3364      	adds	r3, #100	@ 0x64
 80041c8:	687a      	ldr	r2, [r7, #4]
 80041ca:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].SizeOfBuffer = BufferSize;
 80041cc:	6979      	ldr	r1, [r7, #20]
 80041ce:	68fa      	ldr	r2, [r7, #12]
 80041d0:	4613      	mov	r3, r2
 80041d2:	005b      	lsls	r3, r3, #1
 80041d4:	4413      	add	r3, r2
 80041d6:	00db      	lsls	r3, r3, #3
 80041d8:	440b      	add	r3, r1
 80041da:	3368      	adds	r3, #104	@ 0x68
 80041dc:	683a      	ldr	r2, [r7, #0]
 80041de:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].RdOff        = 0u;
 80041e0:	6979      	ldr	r1, [r7, #20]
 80041e2:	68fa      	ldr	r2, [r7, #12]
 80041e4:	4613      	mov	r3, r2
 80041e6:	005b      	lsls	r3, r3, #1
 80041e8:	4413      	add	r3, r2
 80041ea:	00db      	lsls	r3, r3, #3
 80041ec:	440b      	add	r3, r1
 80041ee:	3370      	adds	r3, #112	@ 0x70
 80041f0:	2200      	movs	r2, #0
 80041f2:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].WrOff        = 0u;
 80041f4:	6979      	ldr	r1, [r7, #20]
 80041f6:	68fa      	ldr	r2, [r7, #12]
 80041f8:	4613      	mov	r3, r2
 80041fa:	005b      	lsls	r3, r3, #1
 80041fc:	4413      	add	r3, r2
 80041fe:	00db      	lsls	r3, r3, #3
 8004200:	440b      	add	r3, r1
 8004202:	336c      	adds	r3, #108	@ 0x6c
 8004204:	2200      	movs	r2, #0
 8004206:	601a      	str	r2, [r3, #0]
    }
    pRTTCB->aDown[BufferIndex].Flags          = Flags;
 8004208:	6979      	ldr	r1, [r7, #20]
 800420a:	68fa      	ldr	r2, [r7, #12]
 800420c:	4613      	mov	r3, r2
 800420e:	005b      	lsls	r3, r3, #1
 8004210:	4413      	add	r3, r2
 8004212:	00db      	lsls	r3, r3, #3
 8004214:	440b      	add	r3, r1
 8004216:	3374      	adds	r3, #116	@ 0x74
 8004218:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800421a:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800421c:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8004226:	2300      	movs	r3, #0
 8004228:	61fb      	str	r3, [r7, #28]
 800422a:	e002      	b.n	8004232 <SEGGER_RTT_ConfigDownBuffer+0xd2>
  } else {
    r = -1;
 800422c:	f04f 33ff 	mov.w	r3, #4294967295
 8004230:	61fb      	str	r3, [r7, #28]
  }
  return r;
 8004232:	69fb      	ldr	r3, [r7, #28]
}
 8004234:	4618      	mov	r0, r3
 8004236:	3720      	adds	r7, #32
 8004238:	46bd      	mov	sp, r7
 800423a:	bd80      	pop	{r7, pc}
 800423c:	20012ec0 	.word	0x20012ec0

08004240 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8004240:	b480      	push	{r7}
 8004242:	b087      	sub	sp, #28
 8004244:	af00      	add	r7, sp, #0
 8004246:	60f8      	str	r0, [r7, #12]
 8004248:	60b9      	str	r1, [r7, #8]
 800424a:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 800424c:	2300      	movs	r3, #0
 800424e:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8004250:	e002      	b.n	8004258 <_EncodeStr+0x18>
    Len++;
 8004252:	693b      	ldr	r3, [r7, #16]
 8004254:	3301      	adds	r3, #1
 8004256:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8004258:	68ba      	ldr	r2, [r7, #8]
 800425a:	693b      	ldr	r3, [r7, #16]
 800425c:	4413      	add	r3, r2
 800425e:	781b      	ldrb	r3, [r3, #0]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d1f6      	bne.n	8004252 <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 8004264:	693a      	ldr	r2, [r7, #16]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	429a      	cmp	r2, r3
 800426a:	d901      	bls.n	8004270 <_EncodeStr+0x30>
    Len = Limit;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 8004270:	693b      	ldr	r3, [r7, #16]
 8004272:	2bfe      	cmp	r3, #254	@ 0xfe
 8004274:	d806      	bhi.n	8004284 <_EncodeStr+0x44>
    *pPayload++ = Len; 
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	1c5a      	adds	r2, r3, #1
 800427a:	60fa      	str	r2, [r7, #12]
 800427c:	693a      	ldr	r2, [r7, #16]
 800427e:	b2d2      	uxtb	r2, r2
 8004280:	701a      	strb	r2, [r3, #0]
 8004282:	e011      	b.n	80042a8 <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	1c5a      	adds	r2, r3, #1
 8004288:	60fa      	str	r2, [r7, #12]
 800428a:	22ff      	movs	r2, #255	@ 0xff
 800428c:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	1c5a      	adds	r2, r3, #1
 8004292:	60fa      	str	r2, [r7, #12]
 8004294:	693a      	ldr	r2, [r7, #16]
 8004296:	b2d2      	uxtb	r2, r2
 8004298:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 800429a:	693b      	ldr	r3, [r7, #16]
 800429c:	0a19      	lsrs	r1, r3, #8
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	1c5a      	adds	r2, r3, #1
 80042a2:	60fa      	str	r2, [r7, #12]
 80042a4:	b2ca      	uxtb	r2, r1
 80042a6:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 80042a8:	2300      	movs	r3, #0
 80042aa:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 80042ac:	e00a      	b.n	80042c4 <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 80042ae:	68ba      	ldr	r2, [r7, #8]
 80042b0:	1c53      	adds	r3, r2, #1
 80042b2:	60bb      	str	r3, [r7, #8]
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	1c59      	adds	r1, r3, #1
 80042b8:	60f9      	str	r1, [r7, #12]
 80042ba:	7812      	ldrb	r2, [r2, #0]
 80042bc:	701a      	strb	r2, [r3, #0]
    n++;
 80042be:	697b      	ldr	r3, [r7, #20]
 80042c0:	3301      	adds	r3, #1
 80042c2:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 80042c4:	697a      	ldr	r2, [r7, #20]
 80042c6:	693b      	ldr	r3, [r7, #16]
 80042c8:	429a      	cmp	r2, r3
 80042ca:	d3f0      	bcc.n	80042ae <_EncodeStr+0x6e>
  }
  return pPayload;
 80042cc:	68fb      	ldr	r3, [r7, #12]
}
 80042ce:	4618      	mov	r0, r3
 80042d0:	371c      	adds	r7, #28
 80042d2:	46bd      	mov	sp, r7
 80042d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d8:	4770      	bx	lr

080042da <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 80042da:	b480      	push	{r7}
 80042dc:	b083      	sub	sp, #12
 80042de:	af00      	add	r7, sp, #0
 80042e0:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	3304      	adds	r3, #4
}
 80042e6:	4618      	mov	r0, r3
 80042e8:	370c      	adds	r7, #12
 80042ea:	46bd      	mov	sp, r7
 80042ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f0:	4770      	bx	lr
	...

080042f4 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b082      	sub	sp, #8
 80042f8:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80042fa:	4b35      	ldr	r3, [pc, #212]	@ (80043d0 <_HandleIncomingPacket+0xdc>)
 80042fc:	7e1b      	ldrb	r3, [r3, #24]
 80042fe:	4618      	mov	r0, r3
 8004300:	1cfb      	adds	r3, r7, #3
 8004302:	2201      	movs	r2, #1
 8004304:	4619      	mov	r1, r3
 8004306:	f7ff fd35 	bl	8003d74 <SEGGER_RTT_ReadNoLock>
 800430a:	4603      	mov	r3, r0
 800430c:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2b00      	cmp	r3, #0
 8004312:	dd59      	ble.n	80043c8 <_HandleIncomingPacket+0xd4>
    switch (Cmd) {
 8004314:	78fb      	ldrb	r3, [r7, #3]
 8004316:	2b80      	cmp	r3, #128	@ 0x80
 8004318:	d032      	beq.n	8004380 <_HandleIncomingPacket+0x8c>
 800431a:	2b80      	cmp	r3, #128	@ 0x80
 800431c:	dc42      	bgt.n	80043a4 <_HandleIncomingPacket+0xb0>
 800431e:	2b07      	cmp	r3, #7
 8004320:	dc16      	bgt.n	8004350 <_HandleIncomingPacket+0x5c>
 8004322:	2b00      	cmp	r3, #0
 8004324:	dd3e      	ble.n	80043a4 <_HandleIncomingPacket+0xb0>
 8004326:	3b01      	subs	r3, #1
 8004328:	2b06      	cmp	r3, #6
 800432a:	d83b      	bhi.n	80043a4 <_HandleIncomingPacket+0xb0>
 800432c:	a201      	add	r2, pc, #4	@ (adr r2, 8004334 <_HandleIncomingPacket+0x40>)
 800432e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004332:	bf00      	nop
 8004334:	08004357 	.word	0x08004357
 8004338:	0800435d 	.word	0x0800435d
 800433c:	08004363 	.word	0x08004363
 8004340:	08004369 	.word	0x08004369
 8004344:	0800436f 	.word	0x0800436f
 8004348:	08004375 	.word	0x08004375
 800434c:	0800437b 	.word	0x0800437b
 8004350:	2b7f      	cmp	r3, #127	@ 0x7f
 8004352:	d034      	beq.n	80043be <_HandleIncomingPacket+0xca>
 8004354:	e026      	b.n	80043a4 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8004356:	f000 fe3b 	bl	8004fd0 <SEGGER_SYSVIEW_Start>
      break;
 800435a:	e035      	b.n	80043c8 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 800435c:	f000 fef4 	bl	8005148 <SEGGER_SYSVIEW_Stop>
      break;
 8004360:	e032      	b.n	80043c8 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8004362:	f001 f8cd 	bl	8005500 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8004366:	e02f      	b.n	80043c8 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8004368:	f001 f892 	bl	8005490 <SEGGER_SYSVIEW_SendTaskList>
      break;
 800436c:	e02c      	b.n	80043c8 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 800436e:	f000 ff11 	bl	8005194 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8004372:	e029      	b.n	80043c8 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8004374:	f001 faf0 	bl	8005958 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8004378:	e026      	b.n	80043c8 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 800437a:	f001 facf 	bl	800591c <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 800437e:	e023      	b.n	80043c8 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004380:	4b13      	ldr	r3, [pc, #76]	@ (80043d0 <_HandleIncomingPacket+0xdc>)
 8004382:	7e1b      	ldrb	r3, [r3, #24]
 8004384:	4618      	mov	r0, r3
 8004386:	1cfb      	adds	r3, r7, #3
 8004388:	2201      	movs	r2, #1
 800438a:	4619      	mov	r1, r3
 800438c:	f7ff fcf2 	bl	8003d74 <SEGGER_RTT_ReadNoLock>
 8004390:	4603      	mov	r3, r0
 8004392:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2b00      	cmp	r3, #0
 8004398:	dd13      	ble.n	80043c2 <_HandleIncomingPacket+0xce>
        SEGGER_SYSVIEW_SendModule(Cmd);
 800439a:	78fb      	ldrb	r3, [r7, #3]
 800439c:	4618      	mov	r0, r3
 800439e:	f001 fa3d 	bl	800581c <SEGGER_SYSVIEW_SendModule>
      }
      break;
 80043a2:	e00e      	b.n	80043c2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 80043a4:	78fb      	ldrb	r3, [r7, #3]
 80043a6:	b25b      	sxtb	r3, r3
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	da0c      	bge.n	80043c6 <_HandleIncomingPacket+0xd2>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80043ac:	4b08      	ldr	r3, [pc, #32]	@ (80043d0 <_HandleIncomingPacket+0xdc>)
 80043ae:	7e1b      	ldrb	r3, [r3, #24]
 80043b0:	4618      	mov	r0, r3
 80043b2:	1cfb      	adds	r3, r7, #3
 80043b4:	2201      	movs	r2, #1
 80043b6:	4619      	mov	r1, r3
 80043b8:	f7ff fcdc 	bl	8003d74 <SEGGER_RTT_ReadNoLock>
      }
      break;
 80043bc:	e003      	b.n	80043c6 <_HandleIncomingPacket+0xd2>
      break;
 80043be:	bf00      	nop
 80043c0:	e002      	b.n	80043c8 <_HandleIncomingPacket+0xd4>
      break;
 80043c2:	bf00      	nop
 80043c4:	e000      	b.n	80043c8 <_HandleIncomingPacket+0xd4>
      break;
 80043c6:	bf00      	nop
    }
  }
}
 80043c8:	bf00      	nop
 80043ca:	3708      	adds	r7, #8
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bd80      	pop	{r7, pc}
 80043d0:	20014380 	.word	0x20014380

080043d4 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b08c      	sub	sp, #48	@ 0x30
 80043d8:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 80043da:	2301      	movs	r3, #1
 80043dc:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 80043de:	1d3b      	adds	r3, r7, #4
 80043e0:	3301      	adds	r3, #1
 80043e2:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 80043e4:	69fb      	ldr	r3, [r7, #28]
 80043e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80043e8:	4b32      	ldr	r3, [pc, #200]	@ (80044b4 <_TrySendOverflowPacket+0xe0>)
 80043ea:	695b      	ldr	r3, [r3, #20]
 80043ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80043ee:	e00b      	b.n	8004408 <_TrySendOverflowPacket+0x34>
 80043f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043f2:	b2da      	uxtb	r2, r3
 80043f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043f6:	1c59      	adds	r1, r3, #1
 80043f8:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80043fa:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80043fe:	b2d2      	uxtb	r2, r2
 8004400:	701a      	strb	r2, [r3, #0]
 8004402:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004404:	09db      	lsrs	r3, r3, #7
 8004406:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004408:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800440a:	2b7f      	cmp	r3, #127	@ 0x7f
 800440c:	d8f0      	bhi.n	80043f0 <_TrySendOverflowPacket+0x1c>
 800440e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004410:	1c5a      	adds	r2, r3, #1
 8004412:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004414:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004416:	b2d2      	uxtb	r2, r2
 8004418:	701a      	strb	r2, [r3, #0]
 800441a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800441c:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800441e:	4b26      	ldr	r3, [pc, #152]	@ (80044b8 <_TrySendOverflowPacket+0xe4>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8004424:	4b23      	ldr	r3, [pc, #140]	@ (80044b4 <_TrySendOverflowPacket+0xe0>)
 8004426:	68db      	ldr	r3, [r3, #12]
 8004428:	69ba      	ldr	r2, [r7, #24]
 800442a:	1ad3      	subs	r3, r2, r3
 800442c:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 800442e:	69fb      	ldr	r3, [r7, #28]
 8004430:	627b      	str	r3, [r7, #36]	@ 0x24
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	623b      	str	r3, [r7, #32]
 8004436:	e00b      	b.n	8004450 <_TrySendOverflowPacket+0x7c>
 8004438:	6a3b      	ldr	r3, [r7, #32]
 800443a:	b2da      	uxtb	r2, r3
 800443c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800443e:	1c59      	adds	r1, r3, #1
 8004440:	6279      	str	r1, [r7, #36]	@ 0x24
 8004442:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004446:	b2d2      	uxtb	r2, r2
 8004448:	701a      	strb	r2, [r3, #0]
 800444a:	6a3b      	ldr	r3, [r7, #32]
 800444c:	09db      	lsrs	r3, r3, #7
 800444e:	623b      	str	r3, [r7, #32]
 8004450:	6a3b      	ldr	r3, [r7, #32]
 8004452:	2b7f      	cmp	r3, #127	@ 0x7f
 8004454:	d8f0      	bhi.n	8004438 <_TrySendOverflowPacket+0x64>
 8004456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004458:	1c5a      	adds	r2, r3, #1
 800445a:	627a      	str	r2, [r7, #36]	@ 0x24
 800445c:	6a3a      	ldr	r2, [r7, #32]
 800445e:	b2d2      	uxtb	r2, r2
 8004460:	701a      	strb	r2, [r3, #0]
 8004462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004464:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 8004466:	4b13      	ldr	r3, [pc, #76]	@ (80044b4 <_TrySendOverflowPacket+0xe0>)
 8004468:	785b      	ldrb	r3, [r3, #1]
 800446a:	4618      	mov	r0, r3
 800446c:	1d3b      	adds	r3, r7, #4
 800446e:	69fa      	ldr	r2, [r7, #28]
 8004470:	1ad3      	subs	r3, r2, r3
 8004472:	461a      	mov	r2, r3
 8004474:	1d3b      	adds	r3, r7, #4
 8004476:	4619      	mov	r1, r3
 8004478:	f7fb feaa 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800447c:	4603      	mov	r3, r0
 800447e:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
 8004480:	f7ff fa48 	bl	8003914 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8004484:	693b      	ldr	r3, [r7, #16]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d009      	beq.n	800449e <_TrySendOverflowPacket+0xca>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800448a:	4a0a      	ldr	r2, [pc, #40]	@ (80044b4 <_TrySendOverflowPacket+0xe0>)
 800448c:	69bb      	ldr	r3, [r7, #24]
 800448e:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8004490:	4b08      	ldr	r3, [pc, #32]	@ (80044b4 <_TrySendOverflowPacket+0xe0>)
 8004492:	781b      	ldrb	r3, [r3, #0]
 8004494:	3b01      	subs	r3, #1
 8004496:	b2da      	uxtb	r2, r3
 8004498:	4b06      	ldr	r3, [pc, #24]	@ (80044b4 <_TrySendOverflowPacket+0xe0>)
 800449a:	701a      	strb	r2, [r3, #0]
 800449c:	e004      	b.n	80044a8 <_TrySendOverflowPacket+0xd4>
  } else {
    _SYSVIEW_Globals.DropCount++;
 800449e:	4b05      	ldr	r3, [pc, #20]	@ (80044b4 <_TrySendOverflowPacket+0xe0>)
 80044a0:	695b      	ldr	r3, [r3, #20]
 80044a2:	3301      	adds	r3, #1
 80044a4:	4a03      	ldr	r2, [pc, #12]	@ (80044b4 <_TrySendOverflowPacket+0xe0>)
 80044a6:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 80044a8:	693b      	ldr	r3, [r7, #16]
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	3730      	adds	r7, #48	@ 0x30
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}
 80044b2:	bf00      	nop
 80044b4:	20014380 	.word	0x20014380
 80044b8:	e0001004 	.word	0xe0001004

080044bc <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 80044bc:	b580      	push	{r7, lr}
 80044be:	b08a      	sub	sp, #40	@ 0x28
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	60f8      	str	r0, [r7, #12]
 80044c4:	60b9      	str	r1, [r7, #8]
 80044c6:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 80044c8:	4b6d      	ldr	r3, [pc, #436]	@ (8004680 <_SendPacket+0x1c4>)
 80044ca:	781b      	ldrb	r3, [r3, #0]
 80044cc:	2b01      	cmp	r3, #1
 80044ce:	d010      	beq.n	80044f2 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 80044d0:	4b6b      	ldr	r3, [pc, #428]	@ (8004680 <_SendPacket+0x1c4>)
 80044d2:	781b      	ldrb	r3, [r3, #0]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	f000 80a5 	beq.w	8004624 <_SendPacket+0x168>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 80044da:	4b69      	ldr	r3, [pc, #420]	@ (8004680 <_SendPacket+0x1c4>)
 80044dc:	781b      	ldrb	r3, [r3, #0]
 80044de:	2b02      	cmp	r3, #2
 80044e0:	d109      	bne.n	80044f6 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 80044e2:	f7ff ff77 	bl	80043d4 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 80044e6:	4b66      	ldr	r3, [pc, #408]	@ (8004680 <_SendPacket+0x1c4>)
 80044e8:	781b      	ldrb	r3, [r3, #0]
 80044ea:	2b01      	cmp	r3, #1
 80044ec:	f040 809c 	bne.w	8004628 <_SendPacket+0x16c>
      goto SendDone;
    }
  }
Send:
 80044f0:	e001      	b.n	80044f6 <_SendPacket+0x3a>
    goto Send;
 80044f2:	bf00      	nop
 80044f4:	e000      	b.n	80044f8 <_SendPacket+0x3c>
Send:
 80044f6:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2b1f      	cmp	r3, #31
 80044fc:	d809      	bhi.n	8004512 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 80044fe:	4b60      	ldr	r3, [pc, #384]	@ (8004680 <_SendPacket+0x1c4>)
 8004500:	69da      	ldr	r2, [r3, #28]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	fa22 f303 	lsr.w	r3, r2, r3
 8004508:	f003 0301 	and.w	r3, r3, #1
 800450c:	2b00      	cmp	r3, #0
 800450e:	f040 808d 	bne.w	800462c <_SendPacket+0x170>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2b17      	cmp	r3, #23
 8004516:	d807      	bhi.n	8004528 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	3b01      	subs	r3, #1
 800451c:	60fb      	str	r3, [r7, #12]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	b2da      	uxtb	r2, r3
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	701a      	strb	r2, [r3, #0]
 8004526:	e03d      	b.n	80045a4 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 8004528:	68ba      	ldr	r2, [r7, #8]
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	1ad3      	subs	r3, r2, r3
 800452e:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 8004530:	69fb      	ldr	r3, [r7, #28]
 8004532:	2b7f      	cmp	r3, #127	@ 0x7f
 8004534:	d912      	bls.n	800455c <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 8004536:	69fb      	ldr	r3, [r7, #28]
 8004538:	09da      	lsrs	r2, r3, #7
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	3b01      	subs	r3, #1
 800453e:	60fb      	str	r3, [r7, #12]
 8004540:	b2d2      	uxtb	r2, r2
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 8004546:	69fb      	ldr	r3, [r7, #28]
 8004548:	b2db      	uxtb	r3, r3
 800454a:	68fa      	ldr	r2, [r7, #12]
 800454c:	3a01      	subs	r2, #1
 800454e:	60fa      	str	r2, [r7, #12]
 8004550:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004554:	b2da      	uxtb	r2, r3
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	701a      	strb	r2, [r3, #0]
 800455a:	e006      	b.n	800456a <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	3b01      	subs	r3, #1
 8004560:	60fb      	str	r3, [r7, #12]
 8004562:	69fb      	ldr	r3, [r7, #28]
 8004564:	b2da      	uxtb	r2, r3
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2b7f      	cmp	r3, #127	@ 0x7f
 800456e:	d912      	bls.n	8004596 <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	09da      	lsrs	r2, r3, #7
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	3b01      	subs	r3, #1
 8004578:	60fb      	str	r3, [r7, #12]
 800457a:	b2d2      	uxtb	r2, r2
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	b2db      	uxtb	r3, r3
 8004584:	68fa      	ldr	r2, [r7, #12]
 8004586:	3a01      	subs	r2, #1
 8004588:	60fa      	str	r2, [r7, #12]
 800458a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800458e:	b2da      	uxtb	r2, r3
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	701a      	strb	r2, [r3, #0]
 8004594:	e006      	b.n	80045a4 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	3b01      	subs	r3, #1
 800459a:	60fb      	str	r3, [r7, #12]
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	b2da      	uxtb	r2, r3
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80045a4:	4b37      	ldr	r3, [pc, #220]	@ (8004684 <_SendPacket+0x1c8>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 80045aa:	4b35      	ldr	r3, [pc, #212]	@ (8004680 <_SendPacket+0x1c4>)
 80045ac:	68db      	ldr	r3, [r3, #12]
 80045ae:	69ba      	ldr	r2, [r7, #24]
 80045b0:	1ad3      	subs	r3, r2, r3
 80045b2:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	623b      	str	r3, [r7, #32]
 80045bc:	e00b      	b.n	80045d6 <_SendPacket+0x11a>
 80045be:	6a3b      	ldr	r3, [r7, #32]
 80045c0:	b2da      	uxtb	r2, r3
 80045c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045c4:	1c59      	adds	r1, r3, #1
 80045c6:	6279      	str	r1, [r7, #36]	@ 0x24
 80045c8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80045cc:	b2d2      	uxtb	r2, r2
 80045ce:	701a      	strb	r2, [r3, #0]
 80045d0:	6a3b      	ldr	r3, [r7, #32]
 80045d2:	09db      	lsrs	r3, r3, #7
 80045d4:	623b      	str	r3, [r7, #32]
 80045d6:	6a3b      	ldr	r3, [r7, #32]
 80045d8:	2b7f      	cmp	r3, #127	@ 0x7f
 80045da:	d8f0      	bhi.n	80045be <_SendPacket+0x102>
 80045dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045de:	1c5a      	adds	r2, r3, #1
 80045e0:	627a      	str	r2, [r7, #36]	@ 0x24
 80045e2:	6a3a      	ldr	r2, [r7, #32]
 80045e4:	b2d2      	uxtb	r2, r2
 80045e6:	701a      	strb	r2, [r3, #0]
 80045e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ea:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 80045ec:	4b24      	ldr	r3, [pc, #144]	@ (8004680 <_SendPacket+0x1c4>)
 80045ee:	785b      	ldrb	r3, [r3, #1]
 80045f0:	4618      	mov	r0, r3
 80045f2:	68ba      	ldr	r2, [r7, #8]
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	1ad3      	subs	r3, r2, r3
 80045f8:	461a      	mov	r2, r3
 80045fa:	68f9      	ldr	r1, [r7, #12]
 80045fc:	f7fb fde8 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8004600:	4603      	mov	r3, r0
 8004602:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
 8004604:	f7ff f986 	bl	8003914 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8004608:	693b      	ldr	r3, [r7, #16]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d003      	beq.n	8004616 <_SendPacket+0x15a>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800460e:	4a1c      	ldr	r2, [pc, #112]	@ (8004680 <_SendPacket+0x1c4>)
 8004610:	69bb      	ldr	r3, [r7, #24]
 8004612:	60d3      	str	r3, [r2, #12]
 8004614:	e00b      	b.n	800462e <_SendPacket+0x172>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8004616:	4b1a      	ldr	r3, [pc, #104]	@ (8004680 <_SendPacket+0x1c4>)
 8004618:	781b      	ldrb	r3, [r3, #0]
 800461a:	3301      	adds	r3, #1
 800461c:	b2da      	uxtb	r2, r3
 800461e:	4b18      	ldr	r3, [pc, #96]	@ (8004680 <_SendPacket+0x1c4>)
 8004620:	701a      	strb	r2, [r3, #0]
 8004622:	e004      	b.n	800462e <_SendPacket+0x172>
    goto SendDone;
 8004624:	bf00      	nop
 8004626:	e002      	b.n	800462e <_SendPacket+0x172>
      goto SendDone;
 8004628:	bf00      	nop
 800462a:	e000      	b.n	800462e <_SendPacket+0x172>
      goto SendDone;
 800462c:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 800462e:	4b14      	ldr	r3, [pc, #80]	@ (8004680 <_SendPacket+0x1c4>)
 8004630:	7e1b      	ldrb	r3, [r3, #24]
 8004632:	4619      	mov	r1, r3
 8004634:	4a14      	ldr	r2, [pc, #80]	@ (8004688 <_SendPacket+0x1cc>)
 8004636:	460b      	mov	r3, r1
 8004638:	005b      	lsls	r3, r3, #1
 800463a:	440b      	add	r3, r1
 800463c:	00db      	lsls	r3, r3, #3
 800463e:	4413      	add	r3, r2
 8004640:	336c      	adds	r3, #108	@ 0x6c
 8004642:	681a      	ldr	r2, [r3, #0]
 8004644:	4b0e      	ldr	r3, [pc, #56]	@ (8004680 <_SendPacket+0x1c4>)
 8004646:	7e1b      	ldrb	r3, [r3, #24]
 8004648:	4618      	mov	r0, r3
 800464a:	490f      	ldr	r1, [pc, #60]	@ (8004688 <_SendPacket+0x1cc>)
 800464c:	4603      	mov	r3, r0
 800464e:	005b      	lsls	r3, r3, #1
 8004650:	4403      	add	r3, r0
 8004652:	00db      	lsls	r3, r3, #3
 8004654:	440b      	add	r3, r1
 8004656:	3370      	adds	r3, #112	@ 0x70
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	429a      	cmp	r2, r3
 800465c:	d00b      	beq.n	8004676 <_SendPacket+0x1ba>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 800465e:	4b08      	ldr	r3, [pc, #32]	@ (8004680 <_SendPacket+0x1c4>)
 8004660:	789b      	ldrb	r3, [r3, #2]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d107      	bne.n	8004676 <_SendPacket+0x1ba>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8004666:	4b06      	ldr	r3, [pc, #24]	@ (8004680 <_SendPacket+0x1c4>)
 8004668:	2201      	movs	r2, #1
 800466a:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 800466c:	f7ff fe42 	bl	80042f4 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8004670:	4b03      	ldr	r3, [pc, #12]	@ (8004680 <_SendPacket+0x1c4>)
 8004672:	2200      	movs	r2, #0
 8004674:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8004676:	bf00      	nop
 8004678:	3728      	adds	r7, #40	@ 0x28
 800467a:	46bd      	mov	sp, r7
 800467c:	bd80      	pop	{r7, pc}
 800467e:	bf00      	nop
 8004680:	20014380 	.word	0x20014380
 8004684:	e0001004 	.word	0xe0001004
 8004688:	20012ec0 	.word	0x20012ec0

0800468c <_StoreChar>:
*
*  Parameters
*    p            Pointer to the buffer description.
*    c            Character to be printed.
*/
static void _StoreChar(SEGGER_SYSVIEW_PRINTF_DESC * p, char c) {
 800468c:	b580      	push	{r7, lr}
 800468e:	b08a      	sub	sp, #40	@ 0x28
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
 8004694:	460b      	mov	r3, r1
 8004696:	70fb      	strb	r3, [r7, #3]
  unsigned int  Cnt;
  U8*           pPayload;
  U32           Options;

  Cnt = p->Cnt;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	691b      	ldr	r3, [r3, #16]
 800469c:	617b      	str	r3, [r7, #20]
  if ((Cnt + 1u) <= SEGGER_SYSVIEW_MAX_STRING_LEN) {
 800469e:	697b      	ldr	r3, [r7, #20]
 80046a0:	3301      	adds	r3, #1
 80046a2:	2b80      	cmp	r3, #128	@ 0x80
 80046a4:	d80a      	bhi.n	80046bc <_StoreChar+0x30>
    *(p->pPayload++) = c;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	1c59      	adds	r1, r3, #1
 80046ac:	687a      	ldr	r2, [r7, #4]
 80046ae:	6051      	str	r1, [r2, #4]
 80046b0:	78fa      	ldrb	r2, [r7, #3]
 80046b2:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	1c5a      	adds	r2, r3, #1
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	611a      	str	r2, [r3, #16]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == SEGGER_SYSVIEW_MAX_STRING_LEN) {
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	691b      	ldr	r3, [r3, #16]
 80046c0:	2b80      	cmp	r3, #128	@ 0x80
 80046c2:	d15a      	bne.n	800477a <_StoreChar+0xee>
    *(p->pPayloadStart) = p->Cnt;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	691a      	ldr	r2, [r3, #16]
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	689b      	ldr	r3, [r3, #8]
 80046cc:	b2d2      	uxtb	r2, r2
 80046ce:	701a      	strb	r2, [r3, #0]
    pPayload = p->pPayload;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	613b      	str	r3, [r7, #16]
    Options = p->Options;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	68db      	ldr	r3, [r3, #12]
 80046da:	60fb      	str	r3, [r7, #12]
    ENCODE_U32(pPayload, Options);
 80046dc:	693b      	ldr	r3, [r7, #16]
 80046de:	627b      	str	r3, [r7, #36]	@ 0x24
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	623b      	str	r3, [r7, #32]
 80046e4:	e00b      	b.n	80046fe <_StoreChar+0x72>
 80046e6:	6a3b      	ldr	r3, [r7, #32]
 80046e8:	b2da      	uxtb	r2, r3
 80046ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046ec:	1c59      	adds	r1, r3, #1
 80046ee:	6279      	str	r1, [r7, #36]	@ 0x24
 80046f0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80046f4:	b2d2      	uxtb	r2, r2
 80046f6:	701a      	strb	r2, [r3, #0]
 80046f8:	6a3b      	ldr	r3, [r7, #32]
 80046fa:	09db      	lsrs	r3, r3, #7
 80046fc:	623b      	str	r3, [r7, #32]
 80046fe:	6a3b      	ldr	r3, [r7, #32]
 8004700:	2b7f      	cmp	r3, #127	@ 0x7f
 8004702:	d8f0      	bhi.n	80046e6 <_StoreChar+0x5a>
 8004704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004706:	1c5a      	adds	r2, r3, #1
 8004708:	627a      	str	r2, [r7, #36]	@ 0x24
 800470a:	6a3a      	ldr	r2, [r7, #32]
 800470c:	b2d2      	uxtb	r2, r2
 800470e:	701a      	strb	r2, [r3, #0]
 8004710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004712:	613b      	str	r3, [r7, #16]
    ENCODE_U32(pPayload, 0);
 8004714:	693b      	ldr	r3, [r7, #16]
 8004716:	61fb      	str	r3, [r7, #28]
 8004718:	2300      	movs	r3, #0
 800471a:	61bb      	str	r3, [r7, #24]
 800471c:	e00b      	b.n	8004736 <_StoreChar+0xaa>
 800471e:	69bb      	ldr	r3, [r7, #24]
 8004720:	b2da      	uxtb	r2, r3
 8004722:	69fb      	ldr	r3, [r7, #28]
 8004724:	1c59      	adds	r1, r3, #1
 8004726:	61f9      	str	r1, [r7, #28]
 8004728:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800472c:	b2d2      	uxtb	r2, r2
 800472e:	701a      	strb	r2, [r3, #0]
 8004730:	69bb      	ldr	r3, [r7, #24]
 8004732:	09db      	lsrs	r3, r3, #7
 8004734:	61bb      	str	r3, [r7, #24]
 8004736:	69bb      	ldr	r3, [r7, #24]
 8004738:	2b7f      	cmp	r3, #127	@ 0x7f
 800473a:	d8f0      	bhi.n	800471e <_StoreChar+0x92>
 800473c:	69fb      	ldr	r3, [r7, #28]
 800473e:	1c5a      	adds	r2, r3, #1
 8004740:	61fa      	str	r2, [r7, #28]
 8004742:	69ba      	ldr	r2, [r7, #24]
 8004744:	b2d2      	uxtb	r2, r2
 8004746:	701a      	strb	r2, [r3, #0]
 8004748:	69fb      	ldr	r3, [r7, #28]
 800474a:	613b      	str	r3, [r7, #16]
    _SendPacket(p->pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	221a      	movs	r2, #26
 8004752:	6939      	ldr	r1, [r7, #16]
 8004754:	4618      	mov	r0, r3
 8004756:	f7ff feb1 	bl	80044bc <_SendPacket>
    p->pPayloadStart = _PreparePacket(p->pBuffer);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4618      	mov	r0, r3
 8004760:	f7ff fdbb 	bl	80042da <_PreparePacket>
 8004764:	4602      	mov	r2, r0
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	609a      	str	r2, [r3, #8]
    p->pPayload = p->pPayloadStart + 1u;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	689b      	ldr	r3, [r3, #8]
 800476e:	1c5a      	adds	r2, r3, #1
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	605a      	str	r2, [r3, #4]
    p->Cnt = 0u;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2200      	movs	r2, #0
 8004778:	611a      	str	r2, [r3, #16]
  }
}
 800477a:	bf00      	nop
 800477c:	3728      	adds	r7, #40	@ 0x28
 800477e:	46bd      	mov	sp, r7
 8004780:	bd80      	pop	{r7, pc}
	...

08004784 <_PrintUnsigned>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintUnsigned(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, unsigned int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 8004784:	b580      	push	{r7, lr}
 8004786:	b08a      	sub	sp, #40	@ 0x28
 8004788:	af00      	add	r7, sp, #0
 800478a:	60f8      	str	r0, [r7, #12]
 800478c:	60b9      	str	r1, [r7, #8]
 800478e:	607a      	str	r2, [r7, #4]
 8004790:	603b      	str	r3, [r7, #0]
  unsigned int      Digit;
  unsigned int      Number;
  unsigned int      Width;
  char              c;

  Number = v;
 8004792:	68bb      	ldr	r3, [r7, #8]
 8004794:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 8004796:	2301      	movs	r3, #1
 8004798:	627b      	str	r3, [r7, #36]	@ 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 800479a:	2301      	movs	r3, #1
 800479c:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 800479e:	e007      	b.n	80047b0 <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 80047a0:	6a3a      	ldr	r2, [r7, #32]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80047a8:	623b      	str	r3, [r7, #32]
    Width++;
 80047aa:	69fb      	ldr	r3, [r7, #28]
 80047ac:	3301      	adds	r3, #1
 80047ae:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 80047b0:	6a3a      	ldr	r2, [r7, #32]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	429a      	cmp	r2, r3
 80047b6:	d2f3      	bcs.n	80047a0 <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 80047b8:	683a      	ldr	r2, [r7, #0]
 80047ba:	69fb      	ldr	r3, [r7, #28]
 80047bc:	429a      	cmp	r2, r3
 80047be:	d901      	bls.n	80047c4 <_PrintUnsigned+0x40>
    Width = NumDigits;
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 80047c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047c6:	f003 0301 	and.w	r3, r3, #1
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d000      	beq.n	80047d0 <_PrintUnsigned+0x4c>
 80047ce:	e01f      	b.n	8004810 <_PrintUnsigned+0x8c>
    if (FieldWidth != 0u) {
 80047d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d01c      	beq.n	8004810 <_PrintUnsigned+0x8c>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 80047d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047d8:	f003 0302 	and.w	r3, r3, #2
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d005      	beq.n	80047ec <_PrintUnsigned+0x68>
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d102      	bne.n	80047ec <_PrintUnsigned+0x68>
        c = '0';
 80047e6:	2330      	movs	r3, #48	@ 0x30
 80047e8:	76fb      	strb	r3, [r7, #27]
 80047ea:	e001      	b.n	80047f0 <_PrintUnsigned+0x6c>
      } else {
        c = ' ';
 80047ec:	2320      	movs	r3, #32
 80047ee:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80047f0:	e007      	b.n	8004802 <_PrintUnsigned+0x7e>
        FieldWidth--;
 80047f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047f4:	3b01      	subs	r3, #1
 80047f6:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, c);
 80047f8:	7efb      	ldrb	r3, [r7, #27]
 80047fa:	4619      	mov	r1, r3
 80047fc:	68f8      	ldr	r0, [r7, #12]
 80047fe:	f7ff ff45 	bl	800468c <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8004802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004804:	2b00      	cmp	r3, #0
 8004806:	d003      	beq.n	8004810 <_PrintUnsigned+0x8c>
 8004808:	69fa      	ldr	r2, [r7, #28]
 800480a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800480c:	429a      	cmp	r2, r3
 800480e:	d3f0      	bcc.n	80047f2 <_PrintUnsigned+0x6e>
  // Compute Digit.
  // Loop until Digit has the value of the highest digit required.
  // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
  //
  while (1) {
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	2b01      	cmp	r3, #1
 8004814:	d903      	bls.n	800481e <_PrintUnsigned+0x9a>
      NumDigits--;
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	3b01      	subs	r3, #1
 800481a:	603b      	str	r3, [r7, #0]
 800481c:	e009      	b.n	8004832 <_PrintUnsigned+0xae>
    } else {
      Div = v / Digit;
 800481e:	68ba      	ldr	r2, [r7, #8]
 8004820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004822:	fbb2 f3f3 	udiv	r3, r2, r3
 8004826:	617b      	str	r3, [r7, #20]
      if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 8004828:	697a      	ldr	r2, [r7, #20]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	429a      	cmp	r2, r3
 800482e:	d200      	bcs.n	8004832 <_PrintUnsigned+0xae>
        break;
 8004830:	e005      	b.n	800483e <_PrintUnsigned+0xba>
      }
    }
    Digit *= Base;
 8004832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004834:	687a      	ldr	r2, [r7, #4]
 8004836:	fb02 f303 	mul.w	r3, r2, r3
 800483a:	627b      	str	r3, [r7, #36]	@ 0x24
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 800483c:	e7e8      	b.n	8004810 <_PrintUnsigned+0x8c>
  }
  //
  // Output digits
  //
  do {
    Div = v / Digit;
 800483e:	68ba      	ldr	r2, [r7, #8]
 8004840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004842:	fbb2 f3f3 	udiv	r3, r2, r3
 8004846:	617b      	str	r3, [r7, #20]
    v -= Div * Digit;
 8004848:	697b      	ldr	r3, [r7, #20]
 800484a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800484c:	fb02 f303 	mul.w	r3, r2, r3
 8004850:	68ba      	ldr	r2, [r7, #8]
 8004852:	1ad3      	subs	r3, r2, r3
 8004854:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, _aV2C[Div]);
 8004856:	4a15      	ldr	r2, [pc, #84]	@ (80048ac <_PrintUnsigned+0x128>)
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	4413      	add	r3, r2
 800485c:	781b      	ldrb	r3, [r3, #0]
 800485e:	4619      	mov	r1, r3
 8004860:	68f8      	ldr	r0, [r7, #12]
 8004862:	f7ff ff13 	bl	800468c <_StoreChar>
    Digit /= Base;
 8004866:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	fbb2 f3f3 	udiv	r3, r2, r3
 800486e:	627b      	str	r3, [r7, #36]	@ 0x24
  } while (Digit);
 8004870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004872:	2b00      	cmp	r3, #0
 8004874:	d1e3      	bne.n	800483e <_PrintUnsigned+0xba>
  //
  // Print trailing spaces if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 8004876:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004878:	f003 0301 	and.w	r3, r3, #1
 800487c:	2b00      	cmp	r3, #0
 800487e:	d011      	beq.n	80048a4 <_PrintUnsigned+0x120>
    if (FieldWidth != 0u) {
 8004880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004882:	2b00      	cmp	r3, #0
 8004884:	d00e      	beq.n	80048a4 <_PrintUnsigned+0x120>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8004886:	e006      	b.n	8004896 <_PrintUnsigned+0x112>
        FieldWidth--;
 8004888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800488a:	3b01      	subs	r3, #1
 800488c:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, ' ');
 800488e:	2120      	movs	r1, #32
 8004890:	68f8      	ldr	r0, [r7, #12]
 8004892:	f7ff fefb 	bl	800468c <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8004896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004898:	2b00      	cmp	r3, #0
 800489a:	d003      	beq.n	80048a4 <_PrintUnsigned+0x120>
 800489c:	69fa      	ldr	r2, [r7, #28]
 800489e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048a0:	429a      	cmp	r2, r3
 80048a2:	d3f1      	bcc.n	8004888 <_PrintUnsigned+0x104>
      }
    }
  }
}
 80048a4:	bf00      	nop
 80048a6:	3728      	adds	r7, #40	@ 0x28
 80048a8:	46bd      	mov	sp, r7
 80048aa:	bd80      	pop	{r7, pc}
 80048ac:	08006eb8 	.word	0x08006eb8

080048b0 <_PrintInt>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintInt(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b088      	sub	sp, #32
 80048b4:	af02      	add	r7, sp, #8
 80048b6:	60f8      	str	r0, [r7, #12]
 80048b8:	60b9      	str	r1, [r7, #8]
 80048ba:	607a      	str	r2, [r7, #4]
 80048bc:	603b      	str	r3, [r7, #0]
  unsigned int  Width;
  int           Number;

  Number = (v < 0) ? -v : v;
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	bfb8      	it	lt
 80048c4:	425b      	neglt	r3, r3
 80048c6:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 80048c8:	2301      	movs	r3, #1
 80048ca:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 80048cc:	e007      	b.n	80048de <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	693a      	ldr	r2, [r7, #16]
 80048d2:	fb92 f3f3 	sdiv	r3, r2, r3
 80048d6:	613b      	str	r3, [r7, #16]
    Width++;
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	3301      	adds	r3, #1
 80048dc:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	693a      	ldr	r2, [r7, #16]
 80048e2:	429a      	cmp	r2, r3
 80048e4:	daf3      	bge.n	80048ce <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 80048e6:	683a      	ldr	r2, [r7, #0]
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	429a      	cmp	r2, r3
 80048ec:	d901      	bls.n	80048f2 <_PrintInt+0x42>
    Width = NumDigits;
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 80048f2:	6a3b      	ldr	r3, [r7, #32]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d00a      	beq.n	800490e <_PrintInt+0x5e>
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	db04      	blt.n	8004908 <_PrintInt+0x58>
 80048fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004900:	f003 0304 	and.w	r3, r3, #4
 8004904:	2b00      	cmp	r3, #0
 8004906:	d002      	beq.n	800490e <_PrintInt+0x5e>
    FieldWidth--;
 8004908:	6a3b      	ldr	r3, [r7, #32]
 800490a:	3b01      	subs	r3, #1
 800490c:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 800490e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004910:	f003 0302 	and.w	r3, r3, #2
 8004914:	2b00      	cmp	r3, #0
 8004916:	d002      	beq.n	800491e <_PrintInt+0x6e>
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d016      	beq.n	800494c <_PrintInt+0x9c>
 800491e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004920:	f003 0301 	and.w	r3, r3, #1
 8004924:	2b00      	cmp	r3, #0
 8004926:	d111      	bne.n	800494c <_PrintInt+0x9c>
    if (FieldWidth != 0u) {
 8004928:	6a3b      	ldr	r3, [r7, #32]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d00e      	beq.n	800494c <_PrintInt+0x9c>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800492e:	e006      	b.n	800493e <_PrintInt+0x8e>
        FieldWidth--;
 8004930:	6a3b      	ldr	r3, [r7, #32]
 8004932:	3b01      	subs	r3, #1
 8004934:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 8004936:	2120      	movs	r1, #32
 8004938:	68f8      	ldr	r0, [r7, #12]
 800493a:	f7ff fea7 	bl	800468c <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800493e:	6a3b      	ldr	r3, [r7, #32]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d003      	beq.n	800494c <_PrintInt+0x9c>
 8004944:	697a      	ldr	r2, [r7, #20]
 8004946:	6a3b      	ldr	r3, [r7, #32]
 8004948:	429a      	cmp	r2, r3
 800494a:	d3f1      	bcc.n	8004930 <_PrintInt+0x80>
    }
  }
  //
  // Print sign if necessary
  //
  if (v < 0) {
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	2b00      	cmp	r3, #0
 8004950:	da07      	bge.n	8004962 <_PrintInt+0xb2>
    v = -v;
 8004952:	68bb      	ldr	r3, [r7, #8]
 8004954:	425b      	negs	r3, r3
 8004956:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, '-');
 8004958:	212d      	movs	r1, #45	@ 0x2d
 800495a:	68f8      	ldr	r0, [r7, #12]
 800495c:	f7ff fe96 	bl	800468c <_StoreChar>
 8004960:	e008      	b.n	8004974 <_PrintInt+0xc4>
  } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 8004962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004964:	f003 0304 	and.w	r3, r3, #4
 8004968:	2b00      	cmp	r3, #0
 800496a:	d003      	beq.n	8004974 <_PrintInt+0xc4>
    _StoreChar(pBufferDesc, '+');
 800496c:	212b      	movs	r1, #43	@ 0x2b
 800496e:	68f8      	ldr	r0, [r7, #12]
 8004970:	f7ff fe8c 	bl	800468c <_StoreChar>

  }
  //
  // Print leading zeros if necessary
  //
  if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 8004974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004976:	f003 0302 	and.w	r3, r3, #2
 800497a:	2b00      	cmp	r3, #0
 800497c:	d019      	beq.n	80049b2 <_PrintInt+0x102>
 800497e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004980:	f003 0301 	and.w	r3, r3, #1
 8004984:	2b00      	cmp	r3, #0
 8004986:	d114      	bne.n	80049b2 <_PrintInt+0x102>
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d111      	bne.n	80049b2 <_PrintInt+0x102>
    if (FieldWidth != 0u) {
 800498e:	6a3b      	ldr	r3, [r7, #32]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d00e      	beq.n	80049b2 <_PrintInt+0x102>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8004994:	e006      	b.n	80049a4 <_PrintInt+0xf4>
        FieldWidth--;
 8004996:	6a3b      	ldr	r3, [r7, #32]
 8004998:	3b01      	subs	r3, #1
 800499a:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, '0');
 800499c:	2130      	movs	r1, #48	@ 0x30
 800499e:	68f8      	ldr	r0, [r7, #12]
 80049a0:	f7ff fe74 	bl	800468c <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80049a4:	6a3b      	ldr	r3, [r7, #32]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d003      	beq.n	80049b2 <_PrintInt+0x102>
 80049aa:	697a      	ldr	r2, [r7, #20]
 80049ac:	6a3b      	ldr	r3, [r7, #32]
 80049ae:	429a      	cmp	r2, r3
 80049b0:	d3f1      	bcc.n	8004996 <_PrintInt+0xe6>
    }
  }
  //
  // Print number without sign
  //
  _PrintUnsigned(pBufferDesc, (unsigned int)v, Base, NumDigits, FieldWidth, FormatFlags);
 80049b2:	68b9      	ldr	r1, [r7, #8]
 80049b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049b6:	9301      	str	r3, [sp, #4]
 80049b8:	6a3b      	ldr	r3, [r7, #32]
 80049ba:	9300      	str	r3, [sp, #0]
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	687a      	ldr	r2, [r7, #4]
 80049c0:	68f8      	ldr	r0, [r7, #12]
 80049c2:	f7ff fedf 	bl	8004784 <_PrintUnsigned>
}
 80049c6:	bf00      	nop
 80049c8:	3718      	adds	r7, #24
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bd80      	pop	{r7, pc}
	...

080049d0 <_VPrintTarget>:
*  Parameters
*    sFormat      Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static void _VPrintTarget(const char* sFormat, U32 Options, va_list* pParamList) {
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b098      	sub	sp, #96	@ 0x60
 80049d4:	af02      	add	r7, sp, #8
 80049d6:	60f8      	str	r0, [r7, #12]
 80049d8:	60b9      	str	r1, [r7, #8]
 80049da:	607a      	str	r2, [r7, #4]
  U8*           pPayloadStart;
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
  SEGGER_SYSVIEW_LOCK();
#else
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80049dc:	f3ef 8311 	mrs	r3, BASEPRI
 80049e0:	f04f 0120 	mov.w	r1, #32
 80049e4:	f381 8811 	msr	BASEPRI, r1
 80049e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80049ea:	48b7      	ldr	r0, [pc, #732]	@ (8004cc8 <_VPrintTarget+0x2f8>)
 80049ec:	f7ff fc75 	bl	80042da <_PreparePacket>
 80049f0:	62f8      	str	r0, [r7, #44]	@ 0x2c
#endif

#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  BufferDesc.pBuffer        = aPacket;
#else
  BufferDesc.pBuffer        = _aPacket;
 80049f2:	4bb5      	ldr	r3, [pc, #724]	@ (8004cc8 <_VPrintTarget+0x2f8>)
 80049f4:	617b      	str	r3, [r7, #20]
#endif
  BufferDesc.Cnt            = 0u;
 80049f6:	2300      	movs	r3, #0
 80049f8:	627b      	str	r3, [r7, #36]	@ 0x24
  BufferDesc.pPayloadStart  = pPayloadStart;
 80049fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049fc:	61fb      	str	r3, [r7, #28]
  BufferDesc.pPayload       = BufferDesc.pPayloadStart + 1u;
 80049fe:	69fb      	ldr	r3, [r7, #28]
 8004a00:	3301      	adds	r3, #1
 8004a02:	61bb      	str	r3, [r7, #24]
  BufferDesc.Options        =  Options;
 8004a04:	68bb      	ldr	r3, [r7, #8]
 8004a06:	623b      	str	r3, [r7, #32]

  do {
    c = *sFormat;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	781b      	ldrb	r3, [r3, #0]
 8004a0c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    sFormat++;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	3301      	adds	r3, #1
 8004a14:	60fb      	str	r3, [r7, #12]
    if (c == 0u) {
 8004a16:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	f000 8183 	beq.w	8004d26 <_VPrintTarget+0x356>
      break;
    }
    if (c == '%') {
 8004a20:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004a24:	2b25      	cmp	r3, #37	@ 0x25
 8004a26:	f040 8170 	bne.w	8004d0a <_VPrintTarget+0x33a>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	64bb      	str	r3, [r7, #72]	@ 0x48
      v = 1;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	653b      	str	r3, [r7, #80]	@ 0x50
      do {
        c = *sFormat;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	781b      	ldrb	r3, [r3, #0]
 8004a36:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        switch (c) {
 8004a3a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004a3e:	3b23      	subs	r3, #35	@ 0x23
 8004a40:	2b0d      	cmp	r3, #13
 8004a42:	d83f      	bhi.n	8004ac4 <_VPrintTarget+0xf4>
 8004a44:	a201      	add	r2, pc, #4	@ (adr r2, 8004a4c <_VPrintTarget+0x7c>)
 8004a46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a4a:	bf00      	nop
 8004a4c:	08004ab5 	.word	0x08004ab5
 8004a50:	08004ac5 	.word	0x08004ac5
 8004a54:	08004ac5 	.word	0x08004ac5
 8004a58:	08004ac5 	.word	0x08004ac5
 8004a5c:	08004ac5 	.word	0x08004ac5
 8004a60:	08004ac5 	.word	0x08004ac5
 8004a64:	08004ac5 	.word	0x08004ac5
 8004a68:	08004ac5 	.word	0x08004ac5
 8004a6c:	08004aa5 	.word	0x08004aa5
 8004a70:	08004ac5 	.word	0x08004ac5
 8004a74:	08004a85 	.word	0x08004a85
 8004a78:	08004ac5 	.word	0x08004ac5
 8004a7c:	08004ac5 	.word	0x08004ac5
 8004a80:	08004a95 	.word	0x08004a95
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 8004a84:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004a86:	f043 0301 	orr.w	r3, r3, #1
 8004a8a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	3301      	adds	r3, #1
 8004a90:	60fb      	str	r3, [r7, #12]
 8004a92:	e01a      	b.n	8004aca <_VPrintTarget+0xfa>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 8004a94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004a96:	f043 0302 	orr.w	r3, r3, #2
 8004a9a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	3301      	adds	r3, #1
 8004aa0:	60fb      	str	r3, [r7, #12]
 8004aa2:	e012      	b.n	8004aca <_VPrintTarget+0xfa>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 8004aa4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004aa6:	f043 0304 	orr.w	r3, r3, #4
 8004aaa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	3301      	adds	r3, #1
 8004ab0:	60fb      	str	r3, [r7, #12]
 8004ab2:	e00a      	b.n	8004aca <_VPrintTarget+0xfa>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 8004ab4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ab6:	f043 0308 	orr.w	r3, r3, #8
 8004aba:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	3301      	adds	r3, #1
 8004ac0:	60fb      	str	r3, [r7, #12]
 8004ac2:	e002      	b.n	8004aca <_VPrintTarget+0xfa>
        default:  v = 0; break;
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	653b      	str	r3, [r7, #80]	@ 0x50
 8004ac8:	bf00      	nop
        }
      } while (v);
 8004aca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d1b0      	bne.n	8004a32 <_VPrintTarget+0x62>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	647b      	str	r3, [r7, #68]	@ 0x44
      do {
        c = *sFormat;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	781b      	ldrb	r3, [r3, #0]
 8004ad8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        if ((c < '0') || (c > '9')) {
 8004adc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004ae0:	2b2f      	cmp	r3, #47	@ 0x2f
 8004ae2:	d912      	bls.n	8004b0a <_VPrintTarget+0x13a>
 8004ae4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004ae8:	2b39      	cmp	r3, #57	@ 0x39
 8004aea:	d80e      	bhi.n	8004b0a <_VPrintTarget+0x13a>
          break;
        }
        sFormat++;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	3301      	adds	r3, #1
 8004af0:	60fb      	str	r3, [r7, #12]
        FieldWidth = (FieldWidth * 10u) + ((unsigned int)c - '0');
 8004af2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004af4:	4613      	mov	r3, r2
 8004af6:	009b      	lsls	r3, r3, #2
 8004af8:	4413      	add	r3, r2
 8004afa:	005b      	lsls	r3, r3, #1
 8004afc:	461a      	mov	r2, r3
 8004afe:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004b02:	4413      	add	r3, r2
 8004b04:	3b30      	subs	r3, #48	@ 0x30
 8004b06:	647b      	str	r3, [r7, #68]	@ 0x44
        c = *sFormat;
 8004b08:	e7e4      	b.n	8004ad4 <_VPrintTarget+0x104>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
      c = *sFormat;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	781b      	ldrb	r3, [r3, #0]
 8004b12:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      if (c == '.') {
 8004b16:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004b1a:	2b2e      	cmp	r3, #46	@ 0x2e
 8004b1c:	d11d      	bne.n	8004b5a <_VPrintTarget+0x18a>
        sFormat++;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	3301      	adds	r3, #1
 8004b22:	60fb      	str	r3, [r7, #12]
        do {
          c = *sFormat;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	781b      	ldrb	r3, [r3, #0]
 8004b28:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          if ((c < '0') || (c > '9')) {
 8004b2c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004b30:	2b2f      	cmp	r3, #47	@ 0x2f
 8004b32:	d912      	bls.n	8004b5a <_VPrintTarget+0x18a>
 8004b34:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004b38:	2b39      	cmp	r3, #57	@ 0x39
 8004b3a:	d80e      	bhi.n	8004b5a <_VPrintTarget+0x18a>
            break;
          }
          sFormat++;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	3301      	adds	r3, #1
 8004b40:	60fb      	str	r3, [r7, #12]
          NumDigits = NumDigits * 10u + ((unsigned int)c - '0');
 8004b42:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004b44:	4613      	mov	r3, r2
 8004b46:	009b      	lsls	r3, r3, #2
 8004b48:	4413      	add	r3, r2
 8004b4a:	005b      	lsls	r3, r3, #1
 8004b4c:	461a      	mov	r2, r3
 8004b4e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004b52:	4413      	add	r3, r2
 8004b54:	3b30      	subs	r3, #48	@ 0x30
 8004b56:	64fb      	str	r3, [r7, #76]	@ 0x4c
          c = *sFormat;
 8004b58:	e7e4      	b.n	8004b24 <_VPrintTarget+0x154>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	781b      	ldrb	r3, [r3, #0]
 8004b5e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      do {
        if ((c == 'l') || (c == 'h')) {
 8004b62:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004b66:	2b6c      	cmp	r3, #108	@ 0x6c
 8004b68:	d003      	beq.n	8004b72 <_VPrintTarget+0x1a2>
 8004b6a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004b6e:	2b68      	cmp	r3, #104	@ 0x68
 8004b70:	d107      	bne.n	8004b82 <_VPrintTarget+0x1b2>
          c = *sFormat;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	781b      	ldrb	r3, [r3, #0]
 8004b76:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          sFormat++;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	3301      	adds	r3, #1
 8004b7e:	60fb      	str	r3, [r7, #12]
        if ((c == 'l') || (c == 'h')) {
 8004b80:	e7ef      	b.n	8004b62 <_VPrintTarget+0x192>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 8004b82:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004b86:	2b25      	cmp	r3, #37	@ 0x25
 8004b88:	f000 80b3 	beq.w	8004cf2 <_VPrintTarget+0x322>
 8004b8c:	2b25      	cmp	r3, #37	@ 0x25
 8004b8e:	f2c0 80b7 	blt.w	8004d00 <_VPrintTarget+0x330>
 8004b92:	2b78      	cmp	r3, #120	@ 0x78
 8004b94:	f300 80b4 	bgt.w	8004d00 <_VPrintTarget+0x330>
 8004b98:	2b58      	cmp	r3, #88	@ 0x58
 8004b9a:	f2c0 80b1 	blt.w	8004d00 <_VPrintTarget+0x330>
 8004b9e:	3b58      	subs	r3, #88	@ 0x58
 8004ba0:	2b20      	cmp	r3, #32
 8004ba2:	f200 80ad 	bhi.w	8004d00 <_VPrintTarget+0x330>
 8004ba6:	a201      	add	r2, pc, #4	@ (adr r2, 8004bac <_VPrintTarget+0x1dc>)
 8004ba8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bac:	08004ca3 	.word	0x08004ca3
 8004bb0:	08004d01 	.word	0x08004d01
 8004bb4:	08004d01 	.word	0x08004d01
 8004bb8:	08004d01 	.word	0x08004d01
 8004bbc:	08004d01 	.word	0x08004d01
 8004bc0:	08004d01 	.word	0x08004d01
 8004bc4:	08004d01 	.word	0x08004d01
 8004bc8:	08004d01 	.word	0x08004d01
 8004bcc:	08004d01 	.word	0x08004d01
 8004bd0:	08004d01 	.word	0x08004d01
 8004bd4:	08004d01 	.word	0x08004d01
 8004bd8:	08004c31 	.word	0x08004c31
 8004bdc:	08004c57 	.word	0x08004c57
 8004be0:	08004d01 	.word	0x08004d01
 8004be4:	08004d01 	.word	0x08004d01
 8004be8:	08004d01 	.word	0x08004d01
 8004bec:	08004d01 	.word	0x08004d01
 8004bf0:	08004d01 	.word	0x08004d01
 8004bf4:	08004d01 	.word	0x08004d01
 8004bf8:	08004d01 	.word	0x08004d01
 8004bfc:	08004d01 	.word	0x08004d01
 8004c00:	08004d01 	.word	0x08004d01
 8004c04:	08004d01 	.word	0x08004d01
 8004c08:	08004d01 	.word	0x08004d01
 8004c0c:	08004ccd 	.word	0x08004ccd
 8004c10:	08004d01 	.word	0x08004d01
 8004c14:	08004d01 	.word	0x08004d01
 8004c18:	08004d01 	.word	0x08004d01
 8004c1c:	08004d01 	.word	0x08004d01
 8004c20:	08004c7d 	.word	0x08004c7d
 8004c24:	08004d01 	.word	0x08004d01
 8004c28:	08004d01 	.word	0x08004d01
 8004c2c:	08004ca3 	.word	0x08004ca3
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	1d19      	adds	r1, r3, #4
 8004c36:	687a      	ldr	r2, [r7, #4]
 8004c38:	6011      	str	r1, [r2, #0]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	653b      	str	r3, [r7, #80]	@ 0x50
        c0 = (char)v;
 8004c3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004c40:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        _StoreChar(&BufferDesc, c0);
 8004c44:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8004c48:	f107 0314 	add.w	r3, r7, #20
 8004c4c:	4611      	mov	r1, r2
 8004c4e:	4618      	mov	r0, r3
 8004c50:	f7ff fd1c 	bl	800468c <_StoreChar>
        break;
 8004c54:	e055      	b.n	8004d02 <_VPrintTarget+0x332>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	1d19      	adds	r1, r3, #4
 8004c5c:	687a      	ldr	r2, [r7, #4]
 8004c5e:	6011      	str	r1, [r2, #0]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 8004c64:	f107 0014 	add.w	r0, r7, #20
 8004c68:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c6a:	9301      	str	r3, [sp, #4]
 8004c6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c6e:	9300      	str	r3, [sp, #0]
 8004c70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c72:	220a      	movs	r2, #10
 8004c74:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004c76:	f7ff fe1b 	bl	80048b0 <_PrintInt>
        break;
 8004c7a:	e042      	b.n	8004d02 <_VPrintTarget+0x332>
      case 'u':
        v = va_arg(*pParamList, int);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	1d19      	adds	r1, r3, #4
 8004c82:	687a      	ldr	r2, [r7, #4]
 8004c84:	6011      	str	r1, [r2, #0]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 10u, NumDigits, FieldWidth, FormatFlags);
 8004c8a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004c8c:	f107 0014 	add.w	r0, r7, #20
 8004c90:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c92:	9301      	str	r3, [sp, #4]
 8004c94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c96:	9300      	str	r3, [sp, #0]
 8004c98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c9a:	220a      	movs	r2, #10
 8004c9c:	f7ff fd72 	bl	8004784 <_PrintUnsigned>
        break;
 8004ca0:	e02f      	b.n	8004d02 <_VPrintTarget+0x332>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	1d19      	adds	r1, r3, #4
 8004ca8:	687a      	ldr	r2, [r7, #4]
 8004caa:	6011      	str	r1, [r2, #0]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, NumDigits, FieldWidth, FormatFlags);
 8004cb0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004cb2:	f107 0014 	add.w	r0, r7, #20
 8004cb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004cb8:	9301      	str	r3, [sp, #4]
 8004cba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004cbc:	9300      	str	r3, [sp, #0]
 8004cbe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004cc0:	2210      	movs	r2, #16
 8004cc2:	f7ff fd5f 	bl	8004784 <_PrintUnsigned>
        break;
 8004cc6:	e01c      	b.n	8004d02 <_VPrintTarget+0x332>
 8004cc8:	200143b0 	.word	0x200143b0
      case 'p':
        v = va_arg(*pParamList, int);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	1d19      	adds	r1, r3, #4
 8004cd2:	687a      	ldr	r2, [r7, #4]
 8004cd4:	6011      	str	r1, [r2, #0]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, 8u, 8u, 0u);
 8004cda:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004cdc:	f107 0014 	add.w	r0, r7, #20
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	9301      	str	r3, [sp, #4]
 8004ce4:	2308      	movs	r3, #8
 8004ce6:	9300      	str	r3, [sp, #0]
 8004ce8:	2308      	movs	r3, #8
 8004cea:	2210      	movs	r2, #16
 8004cec:	f7ff fd4a 	bl	8004784 <_PrintUnsigned>
        break;
 8004cf0:	e007      	b.n	8004d02 <_VPrintTarget+0x332>
      case '%':
        _StoreChar(&BufferDesc, '%');
 8004cf2:	f107 0314 	add.w	r3, r7, #20
 8004cf6:	2125      	movs	r1, #37	@ 0x25
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	f7ff fcc7 	bl	800468c <_StoreChar>
        break;
 8004cfe:	e000      	b.n	8004d02 <_VPrintTarget+0x332>
      default:
        break;
 8004d00:	bf00      	nop
      }
      sFormat++;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	3301      	adds	r3, #1
 8004d06:	60fb      	str	r3, [r7, #12]
 8004d08:	e007      	b.n	8004d1a <_VPrintTarget+0x34a>
    } else {
      _StoreChar(&BufferDesc, c);
 8004d0a:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8004d0e:	f107 0314 	add.w	r3, r7, #20
 8004d12:	4611      	mov	r1, r2
 8004d14:	4618      	mov	r0, r3
 8004d16:	f7ff fcb9 	bl	800468c <_StoreChar>
    }
  } while (*sFormat);
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	781b      	ldrb	r3, [r3, #0]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	f47f ae72 	bne.w	8004a08 <_VPrintTarget+0x38>
 8004d24:	e000      	b.n	8004d28 <_VPrintTarget+0x358>
      break;
 8004d26:	bf00      	nop

  //
  // Write remaining data, if any
  //
  if (BufferDesc.Cnt != 0u) {
 8004d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d041      	beq.n	8004db2 <_VPrintTarget+0x3e2>
    *(BufferDesc.pPayloadStart) = BufferDesc.Cnt;
 8004d2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d30:	69fb      	ldr	r3, [r7, #28]
 8004d32:	b2d2      	uxtb	r2, r2
 8004d34:	701a      	strb	r2, [r3, #0]
    ENCODE_U32(BufferDesc.pPayload, BufferDesc.Options);
 8004d36:	69bb      	ldr	r3, [r7, #24]
 8004d38:	643b      	str	r3, [r7, #64]	@ 0x40
 8004d3a:	6a3b      	ldr	r3, [r7, #32]
 8004d3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d3e:	e00b      	b.n	8004d58 <_VPrintTarget+0x388>
 8004d40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d42:	b2da      	uxtb	r2, r3
 8004d44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d46:	1c59      	adds	r1, r3, #1
 8004d48:	6439      	str	r1, [r7, #64]	@ 0x40
 8004d4a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004d4e:	b2d2      	uxtb	r2, r2
 8004d50:	701a      	strb	r2, [r3, #0]
 8004d52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d54:	09db      	lsrs	r3, r3, #7
 8004d56:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d5a:	2b7f      	cmp	r3, #127	@ 0x7f
 8004d5c:	d8f0      	bhi.n	8004d40 <_VPrintTarget+0x370>
 8004d5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d60:	1c5a      	adds	r2, r3, #1
 8004d62:	643a      	str	r2, [r7, #64]	@ 0x40
 8004d64:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004d66:	b2d2      	uxtb	r2, r2
 8004d68:	701a      	strb	r2, [r3, #0]
 8004d6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d6c:	61bb      	str	r3, [r7, #24]
    ENCODE_U32(BufferDesc.pPayload, 0);
 8004d6e:	69bb      	ldr	r3, [r7, #24]
 8004d70:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004d72:	2300      	movs	r3, #0
 8004d74:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d76:	e00b      	b.n	8004d90 <_VPrintTarget+0x3c0>
 8004d78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d7a:	b2da      	uxtb	r2, r3
 8004d7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d7e:	1c59      	adds	r1, r3, #1
 8004d80:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004d82:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004d86:	b2d2      	uxtb	r2, r2
 8004d88:	701a      	strb	r2, [r3, #0]
 8004d8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d8c:	09db      	lsrs	r3, r3, #7
 8004d8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d92:	2b7f      	cmp	r3, #127	@ 0x7f
 8004d94:	d8f0      	bhi.n	8004d78 <_VPrintTarget+0x3a8>
 8004d96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d98:	1c5a      	adds	r2, r3, #1
 8004d9a:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004d9c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004d9e:	b2d2      	uxtb	r2, r2
 8004da0:	701a      	strb	r2, [r3, #0]
 8004da2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004da4:	61bb      	str	r3, [r7, #24]
    _SendPacket(BufferDesc.pPayloadStart, BufferDesc.pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8004da6:	69fb      	ldr	r3, [r7, #28]
 8004da8:	69b9      	ldr	r1, [r7, #24]
 8004daa:	221a      	movs	r2, #26
 8004dac:	4618      	mov	r0, r3
 8004dae:	f7ff fb85 	bl	80044bc <_SendPacket>
  }
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  SEGGER_SYSVIEW_UNLOCK();
  RECORD_END();
#else
  RECORD_END();
 8004db2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004db4:	f383 8811 	msr	BASEPRI, r3
#endif
}
 8004db8:	bf00      	nop
 8004dba:	3758      	adds	r7, #88	@ 0x58
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bd80      	pop	{r7, pc}

08004dc0 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b086      	sub	sp, #24
 8004dc4:	af02      	add	r7, sp, #8
 8004dc6:	60f8      	str	r0, [r7, #12]
 8004dc8:	60b9      	str	r1, [r7, #8]
 8004dca:	607a      	str	r2, [r7, #4]
 8004dcc:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8004dce:	2300      	movs	r3, #0
 8004dd0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004dd4:	4917      	ldr	r1, [pc, #92]	@ (8004e34 <SEGGER_SYSVIEW_Init+0x74>)
 8004dd6:	4818      	ldr	r0, [pc, #96]	@ (8004e38 <SEGGER_SYSVIEW_Init+0x78>)
 8004dd8:	f7ff f93e 	bl	8004058 <SEGGER_RTT_AllocUpBuffer>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	b2da      	uxtb	r2, r3
 8004de0:	4b16      	ldr	r3, [pc, #88]	@ (8004e3c <SEGGER_SYSVIEW_Init+0x7c>)
 8004de2:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8004de4:	4b15      	ldr	r3, [pc, #84]	@ (8004e3c <SEGGER_SYSVIEW_Init+0x7c>)
 8004de6:	785a      	ldrb	r2, [r3, #1]
 8004de8:	4b14      	ldr	r3, [pc, #80]	@ (8004e3c <SEGGER_SYSVIEW_Init+0x7c>)
 8004dea:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8004dec:	4b13      	ldr	r3, [pc, #76]	@ (8004e3c <SEGGER_SYSVIEW_Init+0x7c>)
 8004dee:	7e1b      	ldrb	r3, [r3, #24]
 8004df0:	4618      	mov	r0, r3
 8004df2:	2300      	movs	r3, #0
 8004df4:	9300      	str	r3, [sp, #0]
 8004df6:	2308      	movs	r3, #8
 8004df8:	4a11      	ldr	r2, [pc, #68]	@ (8004e40 <SEGGER_SYSVIEW_Init+0x80>)
 8004dfa:	490f      	ldr	r1, [pc, #60]	@ (8004e38 <SEGGER_SYSVIEW_Init+0x78>)
 8004dfc:	f7ff f9b0 	bl	8004160 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8004e00:	4b0e      	ldr	r3, [pc, #56]	@ (8004e3c <SEGGER_SYSVIEW_Init+0x7c>)
 8004e02:	2200      	movs	r2, #0
 8004e04:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004e06:	4b0f      	ldr	r3, [pc, #60]	@ (8004e44 <SEGGER_SYSVIEW_Init+0x84>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	4a0c      	ldr	r2, [pc, #48]	@ (8004e3c <SEGGER_SYSVIEW_Init+0x7c>)
 8004e0c:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8004e0e:	4a0b      	ldr	r2, [pc, #44]	@ (8004e3c <SEGGER_SYSVIEW_Init+0x7c>)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8004e14:	4a09      	ldr	r2, [pc, #36]	@ (8004e3c <SEGGER_SYSVIEW_Init+0x7c>)
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8004e1a:	4a08      	ldr	r2, [pc, #32]	@ (8004e3c <SEGGER_SYSVIEW_Init+0x7c>)
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8004e20:	4a06      	ldr	r2, [pc, #24]	@ (8004e3c <SEGGER_SYSVIEW_Init+0x7c>)
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8004e26:	4b05      	ldr	r3, [pc, #20]	@ (8004e3c <SEGGER_SYSVIEW_Init+0x7c>)
 8004e28:	2200      	movs	r2, #0
 8004e2a:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8004e2c:	bf00      	nop
 8004e2e:	3710      	adds	r7, #16
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bd80      	pop	{r7, pc}
 8004e34:	20013378 	.word	0x20013378
 8004e38:	08006e7c 	.word	0x08006e7c
 8004e3c:	20014380 	.word	0x20014380
 8004e40:	20014378 	.word	0x20014378
 8004e44:	e0001004 	.word	0xe0001004

08004e48 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8004e48:	b480      	push	{r7}
 8004e4a:	b083      	sub	sp, #12
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8004e50:	4a04      	ldr	r2, [pc, #16]	@ (8004e64 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6113      	str	r3, [r2, #16]
}
 8004e56:	bf00      	nop
 8004e58:	370c      	adds	r7, #12
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e60:	4770      	bx	lr
 8004e62:	bf00      	nop
 8004e64:	20014380 	.word	0x20014380

08004e68 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b084      	sub	sp, #16
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004e70:	f3ef 8311 	mrs	r3, BASEPRI
 8004e74:	f04f 0120 	mov.w	r1, #32
 8004e78:	f381 8811 	msr	BASEPRI, r1
 8004e7c:	60fb      	str	r3, [r7, #12]
 8004e7e:	4808      	ldr	r0, [pc, #32]	@ (8004ea0 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8004e80:	f7ff fa2b 	bl	80042da <_PreparePacket>
 8004e84:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8004e86:	687a      	ldr	r2, [r7, #4]
 8004e88:	68b9      	ldr	r1, [r7, #8]
 8004e8a:	68b8      	ldr	r0, [r7, #8]
 8004e8c:	f7ff fb16 	bl	80044bc <_SendPacket>
  RECORD_END();
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	f383 8811 	msr	BASEPRI, r3
}
 8004e96:	bf00      	nop
 8004e98:	3710      	adds	r7, #16
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bd80      	pop	{r7, pc}
 8004e9e:	bf00      	nop
 8004ea0:	200143b0 	.word	0x200143b0

08004ea4 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b088      	sub	sp, #32
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
 8004eac:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8004eae:	f3ef 8311 	mrs	r3, BASEPRI
 8004eb2:	f04f 0120 	mov.w	r1, #32
 8004eb6:	f381 8811 	msr	BASEPRI, r1
 8004eba:	617b      	str	r3, [r7, #20]
 8004ebc:	4816      	ldr	r0, [pc, #88]	@ (8004f18 <SEGGER_SYSVIEW_RecordU32+0x74>)
 8004ebe:	f7ff fa0c 	bl	80042da <_PreparePacket>
 8004ec2:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8004ec4:	693b      	ldr	r3, [r7, #16]
 8004ec6:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	61fb      	str	r3, [r7, #28]
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	61bb      	str	r3, [r7, #24]
 8004ed0:	e00b      	b.n	8004eea <SEGGER_SYSVIEW_RecordU32+0x46>
 8004ed2:	69bb      	ldr	r3, [r7, #24]
 8004ed4:	b2da      	uxtb	r2, r3
 8004ed6:	69fb      	ldr	r3, [r7, #28]
 8004ed8:	1c59      	adds	r1, r3, #1
 8004eda:	61f9      	str	r1, [r7, #28]
 8004edc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004ee0:	b2d2      	uxtb	r2, r2
 8004ee2:	701a      	strb	r2, [r3, #0]
 8004ee4:	69bb      	ldr	r3, [r7, #24]
 8004ee6:	09db      	lsrs	r3, r3, #7
 8004ee8:	61bb      	str	r3, [r7, #24]
 8004eea:	69bb      	ldr	r3, [r7, #24]
 8004eec:	2b7f      	cmp	r3, #127	@ 0x7f
 8004eee:	d8f0      	bhi.n	8004ed2 <SEGGER_SYSVIEW_RecordU32+0x2e>
 8004ef0:	69fb      	ldr	r3, [r7, #28]
 8004ef2:	1c5a      	adds	r2, r3, #1
 8004ef4:	61fa      	str	r2, [r7, #28]
 8004ef6:	69ba      	ldr	r2, [r7, #24]
 8004ef8:	b2d2      	uxtb	r2, r2
 8004efa:	701a      	strb	r2, [r3, #0]
 8004efc:	69fb      	ldr	r3, [r7, #28]
 8004efe:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8004f00:	687a      	ldr	r2, [r7, #4]
 8004f02:	68f9      	ldr	r1, [r7, #12]
 8004f04:	6938      	ldr	r0, [r7, #16]
 8004f06:	f7ff fad9 	bl	80044bc <_SendPacket>
  RECORD_END();
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	f383 8811 	msr	BASEPRI, r3
}
 8004f10:	bf00      	nop
 8004f12:	3720      	adds	r7, #32
 8004f14:	46bd      	mov	sp, r7
 8004f16:	bd80      	pop	{r7, pc}
 8004f18:	200143b0 	.word	0x200143b0

08004f1c <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b08c      	sub	sp, #48	@ 0x30
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	60f8      	str	r0, [r7, #12]
 8004f24:	60b9      	str	r1, [r7, #8]
 8004f26:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8004f28:	f3ef 8311 	mrs	r3, BASEPRI
 8004f2c:	f04f 0120 	mov.w	r1, #32
 8004f30:	f381 8811 	msr	BASEPRI, r1
 8004f34:	61fb      	str	r3, [r7, #28]
 8004f36:	4825      	ldr	r0, [pc, #148]	@ (8004fcc <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8004f38:	f7ff f9cf 	bl	80042da <_PreparePacket>
 8004f3c:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8004f3e:	69bb      	ldr	r3, [r7, #24]
 8004f40:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8004f42:	697b      	ldr	r3, [r7, #20]
 8004f44:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f46:	68bb      	ldr	r3, [r7, #8]
 8004f48:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004f4a:	e00b      	b.n	8004f64 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8004f4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f4e:	b2da      	uxtb	r2, r3
 8004f50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f52:	1c59      	adds	r1, r3, #1
 8004f54:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8004f56:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004f5a:	b2d2      	uxtb	r2, r2
 8004f5c:	701a      	strb	r2, [r3, #0]
 8004f5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f60:	09db      	lsrs	r3, r3, #7
 8004f62:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004f64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f66:	2b7f      	cmp	r3, #127	@ 0x7f
 8004f68:	d8f0      	bhi.n	8004f4c <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8004f6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f6c:	1c5a      	adds	r2, r3, #1
 8004f6e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004f70:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004f72:	b2d2      	uxtb	r2, r2
 8004f74:	701a      	strb	r2, [r3, #0]
 8004f76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f78:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8004f7a:	697b      	ldr	r3, [r7, #20]
 8004f7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	623b      	str	r3, [r7, #32]
 8004f82:	e00b      	b.n	8004f9c <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8004f84:	6a3b      	ldr	r3, [r7, #32]
 8004f86:	b2da      	uxtb	r2, r3
 8004f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f8a:	1c59      	adds	r1, r3, #1
 8004f8c:	6279      	str	r1, [r7, #36]	@ 0x24
 8004f8e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004f92:	b2d2      	uxtb	r2, r2
 8004f94:	701a      	strb	r2, [r3, #0]
 8004f96:	6a3b      	ldr	r3, [r7, #32]
 8004f98:	09db      	lsrs	r3, r3, #7
 8004f9a:	623b      	str	r3, [r7, #32]
 8004f9c:	6a3b      	ldr	r3, [r7, #32]
 8004f9e:	2b7f      	cmp	r3, #127	@ 0x7f
 8004fa0:	d8f0      	bhi.n	8004f84 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8004fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fa4:	1c5a      	adds	r2, r3, #1
 8004fa6:	627a      	str	r2, [r7, #36]	@ 0x24
 8004fa8:	6a3a      	ldr	r2, [r7, #32]
 8004faa:	b2d2      	uxtb	r2, r2
 8004fac:	701a      	strb	r2, [r3, #0]
 8004fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fb0:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8004fb2:	68fa      	ldr	r2, [r7, #12]
 8004fb4:	6979      	ldr	r1, [r7, #20]
 8004fb6:	69b8      	ldr	r0, [r7, #24]
 8004fb8:	f7ff fa80 	bl	80044bc <_SendPacket>
  RECORD_END();
 8004fbc:	69fb      	ldr	r3, [r7, #28]
 8004fbe:	f383 8811 	msr	BASEPRI, r3
}
 8004fc2:	bf00      	nop
 8004fc4:	3730      	adds	r7, #48	@ 0x30
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	bd80      	pop	{r7, pc}
 8004fca:	bf00      	nop
 8004fcc:	200143b0 	.word	0x200143b0

08004fd0 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b08c      	sub	sp, #48	@ 0x30
 8004fd4:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8004fd6:	4b59      	ldr	r3, [pc, #356]	@ (800513c <SEGGER_SYSVIEW_Start+0x16c>)
 8004fd8:	2201      	movs	r2, #1
 8004fda:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8004fdc:	f3ef 8311 	mrs	r3, BASEPRI
 8004fe0:	f04f 0120 	mov.w	r1, #32
 8004fe4:	f381 8811 	msr	BASEPRI, r1
 8004fe8:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8004fea:	4b54      	ldr	r3, [pc, #336]	@ (800513c <SEGGER_SYSVIEW_Start+0x16c>)
 8004fec:	785b      	ldrb	r3, [r3, #1]
 8004fee:	220a      	movs	r2, #10
 8004ff0:	4953      	ldr	r1, [pc, #332]	@ (8005140 <SEGGER_SYSVIEW_Start+0x170>)
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	f7fb f8ec 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
 8004ffe:	f7fe fc89 	bl	8003914 <HIF_UART_EnableTXEInterrupt>
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8005002:	200a      	movs	r0, #10
 8005004:	f7ff ff30 	bl	8004e68 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005008:	f3ef 8311 	mrs	r3, BASEPRI
 800500c:	f04f 0120 	mov.w	r1, #32
 8005010:	f381 8811 	msr	BASEPRI, r1
 8005014:	60bb      	str	r3, [r7, #8]
 8005016:	484b      	ldr	r0, [pc, #300]	@ (8005144 <SEGGER_SYSVIEW_Start+0x174>)
 8005018:	f7ff f95f 	bl	80042da <_PreparePacket>
 800501c:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005026:	4b45      	ldr	r3, [pc, #276]	@ (800513c <SEGGER_SYSVIEW_Start+0x16c>)
 8005028:	685b      	ldr	r3, [r3, #4]
 800502a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800502c:	e00b      	b.n	8005046 <SEGGER_SYSVIEW_Start+0x76>
 800502e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005030:	b2da      	uxtb	r2, r3
 8005032:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005034:	1c59      	adds	r1, r3, #1
 8005036:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8005038:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800503c:	b2d2      	uxtb	r2, r2
 800503e:	701a      	strb	r2, [r3, #0]
 8005040:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005042:	09db      	lsrs	r3, r3, #7
 8005044:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005046:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005048:	2b7f      	cmp	r3, #127	@ 0x7f
 800504a:	d8f0      	bhi.n	800502e <SEGGER_SYSVIEW_Start+0x5e>
 800504c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800504e:	1c5a      	adds	r2, r3, #1
 8005050:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005052:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005054:	b2d2      	uxtb	r2, r2
 8005056:	701a      	strb	r2, [r3, #0]
 8005058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800505a:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005060:	4b36      	ldr	r3, [pc, #216]	@ (800513c <SEGGER_SYSVIEW_Start+0x16c>)
 8005062:	689b      	ldr	r3, [r3, #8]
 8005064:	623b      	str	r3, [r7, #32]
 8005066:	e00b      	b.n	8005080 <SEGGER_SYSVIEW_Start+0xb0>
 8005068:	6a3b      	ldr	r3, [r7, #32]
 800506a:	b2da      	uxtb	r2, r3
 800506c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800506e:	1c59      	adds	r1, r3, #1
 8005070:	6279      	str	r1, [r7, #36]	@ 0x24
 8005072:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005076:	b2d2      	uxtb	r2, r2
 8005078:	701a      	strb	r2, [r3, #0]
 800507a:	6a3b      	ldr	r3, [r7, #32]
 800507c:	09db      	lsrs	r3, r3, #7
 800507e:	623b      	str	r3, [r7, #32]
 8005080:	6a3b      	ldr	r3, [r7, #32]
 8005082:	2b7f      	cmp	r3, #127	@ 0x7f
 8005084:	d8f0      	bhi.n	8005068 <SEGGER_SYSVIEW_Start+0x98>
 8005086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005088:	1c5a      	adds	r2, r3, #1
 800508a:	627a      	str	r2, [r7, #36]	@ 0x24
 800508c:	6a3a      	ldr	r2, [r7, #32]
 800508e:	b2d2      	uxtb	r2, r2
 8005090:	701a      	strb	r2, [r3, #0]
 8005092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005094:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	61fb      	str	r3, [r7, #28]
 800509a:	4b28      	ldr	r3, [pc, #160]	@ (800513c <SEGGER_SYSVIEW_Start+0x16c>)
 800509c:	691b      	ldr	r3, [r3, #16]
 800509e:	61bb      	str	r3, [r7, #24]
 80050a0:	e00b      	b.n	80050ba <SEGGER_SYSVIEW_Start+0xea>
 80050a2:	69bb      	ldr	r3, [r7, #24]
 80050a4:	b2da      	uxtb	r2, r3
 80050a6:	69fb      	ldr	r3, [r7, #28]
 80050a8:	1c59      	adds	r1, r3, #1
 80050aa:	61f9      	str	r1, [r7, #28]
 80050ac:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80050b0:	b2d2      	uxtb	r2, r2
 80050b2:	701a      	strb	r2, [r3, #0]
 80050b4:	69bb      	ldr	r3, [r7, #24]
 80050b6:	09db      	lsrs	r3, r3, #7
 80050b8:	61bb      	str	r3, [r7, #24]
 80050ba:	69bb      	ldr	r3, [r7, #24]
 80050bc:	2b7f      	cmp	r3, #127	@ 0x7f
 80050be:	d8f0      	bhi.n	80050a2 <SEGGER_SYSVIEW_Start+0xd2>
 80050c0:	69fb      	ldr	r3, [r7, #28]
 80050c2:	1c5a      	adds	r2, r3, #1
 80050c4:	61fa      	str	r2, [r7, #28]
 80050c6:	69ba      	ldr	r2, [r7, #24]
 80050c8:	b2d2      	uxtb	r2, r2
 80050ca:	701a      	strb	r2, [r3, #0]
 80050cc:	69fb      	ldr	r3, [r7, #28]
 80050ce:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	617b      	str	r3, [r7, #20]
 80050d4:	2300      	movs	r3, #0
 80050d6:	613b      	str	r3, [r7, #16]
 80050d8:	e00b      	b.n	80050f2 <SEGGER_SYSVIEW_Start+0x122>
 80050da:	693b      	ldr	r3, [r7, #16]
 80050dc:	b2da      	uxtb	r2, r3
 80050de:	697b      	ldr	r3, [r7, #20]
 80050e0:	1c59      	adds	r1, r3, #1
 80050e2:	6179      	str	r1, [r7, #20]
 80050e4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80050e8:	b2d2      	uxtb	r2, r2
 80050ea:	701a      	strb	r2, [r3, #0]
 80050ec:	693b      	ldr	r3, [r7, #16]
 80050ee:	09db      	lsrs	r3, r3, #7
 80050f0:	613b      	str	r3, [r7, #16]
 80050f2:	693b      	ldr	r3, [r7, #16]
 80050f4:	2b7f      	cmp	r3, #127	@ 0x7f
 80050f6:	d8f0      	bhi.n	80050da <SEGGER_SYSVIEW_Start+0x10a>
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	1c5a      	adds	r2, r3, #1
 80050fc:	617a      	str	r2, [r7, #20]
 80050fe:	693a      	ldr	r2, [r7, #16]
 8005100:	b2d2      	uxtb	r2, r2
 8005102:	701a      	strb	r2, [r3, #0]
 8005104:	697b      	ldr	r3, [r7, #20]
 8005106:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8005108:	2218      	movs	r2, #24
 800510a:	6839      	ldr	r1, [r7, #0]
 800510c:	6878      	ldr	r0, [r7, #4]
 800510e:	f7ff f9d5 	bl	80044bc <_SendPacket>
      RECORD_END();
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8005118:	4b08      	ldr	r3, [pc, #32]	@ (800513c <SEGGER_SYSVIEW_Start+0x16c>)
 800511a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800511c:	2b00      	cmp	r3, #0
 800511e:	d002      	beq.n	8005126 <SEGGER_SYSVIEW_Start+0x156>
      _SYSVIEW_Globals.pfSendSysDesc();
 8005120:	4b06      	ldr	r3, [pc, #24]	@ (800513c <SEGGER_SYSVIEW_Start+0x16c>)
 8005122:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005124:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8005126:	f000 f9eb 	bl	8005500 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 800512a:	f000 f9b1 	bl	8005490 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 800512e:	f000 fc13 	bl	8005958 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 8005132:	bf00      	nop
 8005134:	3730      	adds	r7, #48	@ 0x30
 8005136:	46bd      	mov	sp, r7
 8005138:	bd80      	pop	{r7, pc}
 800513a:	bf00      	nop
 800513c:	20014380 	.word	0x20014380
 8005140:	08006eac 	.word	0x08006eac
 8005144:	200143b0 	.word	0x200143b0

08005148 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8005148:	b580      	push	{r7, lr}
 800514a:	b082      	sub	sp, #8
 800514c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800514e:	f3ef 8311 	mrs	r3, BASEPRI
 8005152:	f04f 0120 	mov.w	r1, #32
 8005156:	f381 8811 	msr	BASEPRI, r1
 800515a:	607b      	str	r3, [r7, #4]
 800515c:	480b      	ldr	r0, [pc, #44]	@ (800518c <SEGGER_SYSVIEW_Stop+0x44>)
 800515e:	f7ff f8bc 	bl	80042da <_PreparePacket>
 8005162:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8005164:	4b0a      	ldr	r3, [pc, #40]	@ (8005190 <SEGGER_SYSVIEW_Stop+0x48>)
 8005166:	781b      	ldrb	r3, [r3, #0]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d007      	beq.n	800517c <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 800516c:	220b      	movs	r2, #11
 800516e:	6839      	ldr	r1, [r7, #0]
 8005170:	6838      	ldr	r0, [r7, #0]
 8005172:	f7ff f9a3 	bl	80044bc <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8005176:	4b06      	ldr	r3, [pc, #24]	@ (8005190 <SEGGER_SYSVIEW_Stop+0x48>)
 8005178:	2200      	movs	r2, #0
 800517a:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	f383 8811 	msr	BASEPRI, r3
}
 8005182:	bf00      	nop
 8005184:	3708      	adds	r7, #8
 8005186:	46bd      	mov	sp, r7
 8005188:	bd80      	pop	{r7, pc}
 800518a:	bf00      	nop
 800518c:	200143b0 	.word	0x200143b0
 8005190:	20014380 	.word	0x20014380

08005194 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8005194:	b580      	push	{r7, lr}
 8005196:	b08c      	sub	sp, #48	@ 0x30
 8005198:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800519a:	f3ef 8311 	mrs	r3, BASEPRI
 800519e:	f04f 0120 	mov.w	r1, #32
 80051a2:	f381 8811 	msr	BASEPRI, r1
 80051a6:	60fb      	str	r3, [r7, #12]
 80051a8:	4845      	ldr	r0, [pc, #276]	@ (80052c0 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 80051aa:	f7ff f896 	bl	80042da <_PreparePacket>
 80051ae:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80051b8:	4b42      	ldr	r3, [pc, #264]	@ (80052c4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80051be:	e00b      	b.n	80051d8 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 80051c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051c2:	b2da      	uxtb	r2, r3
 80051c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051c6:	1c59      	adds	r1, r3, #1
 80051c8:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80051ca:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80051ce:	b2d2      	uxtb	r2, r2
 80051d0:	701a      	strb	r2, [r3, #0]
 80051d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051d4:	09db      	lsrs	r3, r3, #7
 80051d6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80051d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051da:	2b7f      	cmp	r3, #127	@ 0x7f
 80051dc:	d8f0      	bhi.n	80051c0 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 80051de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051e0:	1c5a      	adds	r2, r3, #1
 80051e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80051e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80051e6:	b2d2      	uxtb	r2, r2
 80051e8:	701a      	strb	r2, [r3, #0]
 80051ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051ec:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80051f2:	4b34      	ldr	r3, [pc, #208]	@ (80052c4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80051f4:	689b      	ldr	r3, [r3, #8]
 80051f6:	623b      	str	r3, [r7, #32]
 80051f8:	e00b      	b.n	8005212 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 80051fa:	6a3b      	ldr	r3, [r7, #32]
 80051fc:	b2da      	uxtb	r2, r3
 80051fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005200:	1c59      	adds	r1, r3, #1
 8005202:	6279      	str	r1, [r7, #36]	@ 0x24
 8005204:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005208:	b2d2      	uxtb	r2, r2
 800520a:	701a      	strb	r2, [r3, #0]
 800520c:	6a3b      	ldr	r3, [r7, #32]
 800520e:	09db      	lsrs	r3, r3, #7
 8005210:	623b      	str	r3, [r7, #32]
 8005212:	6a3b      	ldr	r3, [r7, #32]
 8005214:	2b7f      	cmp	r3, #127	@ 0x7f
 8005216:	d8f0      	bhi.n	80051fa <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8005218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800521a:	1c5a      	adds	r2, r3, #1
 800521c:	627a      	str	r2, [r7, #36]	@ 0x24
 800521e:	6a3a      	ldr	r2, [r7, #32]
 8005220:	b2d2      	uxtb	r2, r2
 8005222:	701a      	strb	r2, [r3, #0]
 8005224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005226:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	61fb      	str	r3, [r7, #28]
 800522c:	4b25      	ldr	r3, [pc, #148]	@ (80052c4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800522e:	691b      	ldr	r3, [r3, #16]
 8005230:	61bb      	str	r3, [r7, #24]
 8005232:	e00b      	b.n	800524c <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8005234:	69bb      	ldr	r3, [r7, #24]
 8005236:	b2da      	uxtb	r2, r3
 8005238:	69fb      	ldr	r3, [r7, #28]
 800523a:	1c59      	adds	r1, r3, #1
 800523c:	61f9      	str	r1, [r7, #28]
 800523e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005242:	b2d2      	uxtb	r2, r2
 8005244:	701a      	strb	r2, [r3, #0]
 8005246:	69bb      	ldr	r3, [r7, #24]
 8005248:	09db      	lsrs	r3, r3, #7
 800524a:	61bb      	str	r3, [r7, #24]
 800524c:	69bb      	ldr	r3, [r7, #24]
 800524e:	2b7f      	cmp	r3, #127	@ 0x7f
 8005250:	d8f0      	bhi.n	8005234 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8005252:	69fb      	ldr	r3, [r7, #28]
 8005254:	1c5a      	adds	r2, r3, #1
 8005256:	61fa      	str	r2, [r7, #28]
 8005258:	69ba      	ldr	r2, [r7, #24]
 800525a:	b2d2      	uxtb	r2, r2
 800525c:	701a      	strb	r2, [r3, #0]
 800525e:	69fb      	ldr	r3, [r7, #28]
 8005260:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	617b      	str	r3, [r7, #20]
 8005266:	2300      	movs	r3, #0
 8005268:	613b      	str	r3, [r7, #16]
 800526a:	e00b      	b.n	8005284 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	b2da      	uxtb	r2, r3
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	1c59      	adds	r1, r3, #1
 8005274:	6179      	str	r1, [r7, #20]
 8005276:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800527a:	b2d2      	uxtb	r2, r2
 800527c:	701a      	strb	r2, [r3, #0]
 800527e:	693b      	ldr	r3, [r7, #16]
 8005280:	09db      	lsrs	r3, r3, #7
 8005282:	613b      	str	r3, [r7, #16]
 8005284:	693b      	ldr	r3, [r7, #16]
 8005286:	2b7f      	cmp	r3, #127	@ 0x7f
 8005288:	d8f0      	bhi.n	800526c <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800528a:	697b      	ldr	r3, [r7, #20]
 800528c:	1c5a      	adds	r2, r3, #1
 800528e:	617a      	str	r2, [r7, #20]
 8005290:	693a      	ldr	r2, [r7, #16]
 8005292:	b2d2      	uxtb	r2, r2
 8005294:	701a      	strb	r2, [r3, #0]
 8005296:	697b      	ldr	r3, [r7, #20]
 8005298:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800529a:	2218      	movs	r2, #24
 800529c:	6879      	ldr	r1, [r7, #4]
 800529e:	68b8      	ldr	r0, [r7, #8]
 80052a0:	f7ff f90c 	bl	80044bc <_SendPacket>
  RECORD_END();
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 80052aa:	4b06      	ldr	r3, [pc, #24]	@ (80052c4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80052ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d002      	beq.n	80052b8 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 80052b2:	4b04      	ldr	r3, [pc, #16]	@ (80052c4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80052b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052b6:	4798      	blx	r3
  }
}
 80052b8:	bf00      	nop
 80052ba:	3730      	adds	r7, #48	@ 0x30
 80052bc:	46bd      	mov	sp, r7
 80052be:	bd80      	pop	{r7, pc}
 80052c0:	200143b0 	.word	0x200143b0
 80052c4:	20014380 	.word	0x20014380

080052c8 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b092      	sub	sp, #72	@ 0x48
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 80052d0:	f3ef 8311 	mrs	r3, BASEPRI
 80052d4:	f04f 0120 	mov.w	r1, #32
 80052d8:	f381 8811 	msr	BASEPRI, r1
 80052dc:	617b      	str	r3, [r7, #20]
 80052de:	486a      	ldr	r0, [pc, #424]	@ (8005488 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 80052e0:	f7fe fffb 	bl	80042da <_PreparePacket>
 80052e4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80052e6:	693b      	ldr	r3, [r7, #16]
 80052e8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681a      	ldr	r2, [r3, #0]
 80052f2:	4b66      	ldr	r3, [pc, #408]	@ (800548c <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80052f4:	691b      	ldr	r3, [r3, #16]
 80052f6:	1ad3      	subs	r3, r2, r3
 80052f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80052fa:	e00b      	b.n	8005314 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 80052fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80052fe:	b2da      	uxtb	r2, r3
 8005300:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005302:	1c59      	adds	r1, r3, #1
 8005304:	6479      	str	r1, [r7, #68]	@ 0x44
 8005306:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800530a:	b2d2      	uxtb	r2, r2
 800530c:	701a      	strb	r2, [r3, #0]
 800530e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005310:	09db      	lsrs	r3, r3, #7
 8005312:	643b      	str	r3, [r7, #64]	@ 0x40
 8005314:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005316:	2b7f      	cmp	r3, #127	@ 0x7f
 8005318:	d8f0      	bhi.n	80052fc <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 800531a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800531c:	1c5a      	adds	r2, r3, #1
 800531e:	647a      	str	r2, [r7, #68]	@ 0x44
 8005320:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005322:	b2d2      	uxtb	r2, r2
 8005324:	701a      	strb	r2, [r3, #0]
 8005326:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005328:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	689b      	ldr	r3, [r3, #8]
 8005332:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005334:	e00b      	b.n	800534e <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 8005336:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005338:	b2da      	uxtb	r2, r3
 800533a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800533c:	1c59      	adds	r1, r3, #1
 800533e:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8005340:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005344:	b2d2      	uxtb	r2, r2
 8005346:	701a      	strb	r2, [r3, #0]
 8005348:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800534a:	09db      	lsrs	r3, r3, #7
 800534c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800534e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005350:	2b7f      	cmp	r3, #127	@ 0x7f
 8005352:	d8f0      	bhi.n	8005336 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8005354:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005356:	1c5a      	adds	r2, r3, #1
 8005358:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800535a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800535c:	b2d2      	uxtb	r2, r2
 800535e:	701a      	strb	r2, [r3, #0]
 8005360:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005362:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	685b      	ldr	r3, [r3, #4]
 8005368:	2220      	movs	r2, #32
 800536a:	4619      	mov	r1, r3
 800536c:	68f8      	ldr	r0, [r7, #12]
 800536e:	f7fe ff67 	bl	8004240 <_EncodeStr>
 8005372:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8005374:	2209      	movs	r2, #9
 8005376:	68f9      	ldr	r1, [r7, #12]
 8005378:	6938      	ldr	r0, [r7, #16]
 800537a:	f7ff f89f 	bl	80044bc <_SendPacket>
  //
  pPayload = pPayloadStart;
 800537e:	693b      	ldr	r3, [r7, #16]
 8005380:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	637b      	str	r3, [r7, #52]	@ 0x34
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681a      	ldr	r2, [r3, #0]
 800538a:	4b40      	ldr	r3, [pc, #256]	@ (800548c <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800538c:	691b      	ldr	r3, [r3, #16]
 800538e:	1ad3      	subs	r3, r2, r3
 8005390:	633b      	str	r3, [r7, #48]	@ 0x30
 8005392:	e00b      	b.n	80053ac <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8005394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005396:	b2da      	uxtb	r2, r3
 8005398:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800539a:	1c59      	adds	r1, r3, #1
 800539c:	6379      	str	r1, [r7, #52]	@ 0x34
 800539e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80053a2:	b2d2      	uxtb	r2, r2
 80053a4:	701a      	strb	r2, [r3, #0]
 80053a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053a8:	09db      	lsrs	r3, r3, #7
 80053aa:	633b      	str	r3, [r7, #48]	@ 0x30
 80053ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053ae:	2b7f      	cmp	r3, #127	@ 0x7f
 80053b0:	d8f0      	bhi.n	8005394 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 80053b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053b4:	1c5a      	adds	r2, r3, #1
 80053b6:	637a      	str	r2, [r7, #52]	@ 0x34
 80053b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80053ba:	b2d2      	uxtb	r2, r2
 80053bc:	701a      	strb	r2, [r3, #0]
 80053be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053c0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	68db      	ldr	r3, [r3, #12]
 80053ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 80053cc:	e00b      	b.n	80053e6 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 80053ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053d0:	b2da      	uxtb	r2, r3
 80053d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053d4:	1c59      	adds	r1, r3, #1
 80053d6:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80053d8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80053dc:	b2d2      	uxtb	r2, r2
 80053de:	701a      	strb	r2, [r3, #0]
 80053e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053e2:	09db      	lsrs	r3, r3, #7
 80053e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80053e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053e8:	2b7f      	cmp	r3, #127	@ 0x7f
 80053ea:	d8f0      	bhi.n	80053ce <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 80053ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053ee:	1c5a      	adds	r2, r3, #1
 80053f0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80053f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80053f4:	b2d2      	uxtb	r2, r2
 80053f6:	701a      	strb	r2, [r3, #0]
 80053f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053fa:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	691b      	ldr	r3, [r3, #16]
 8005404:	623b      	str	r3, [r7, #32]
 8005406:	e00b      	b.n	8005420 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8005408:	6a3b      	ldr	r3, [r7, #32]
 800540a:	b2da      	uxtb	r2, r3
 800540c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800540e:	1c59      	adds	r1, r3, #1
 8005410:	6279      	str	r1, [r7, #36]	@ 0x24
 8005412:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005416:	b2d2      	uxtb	r2, r2
 8005418:	701a      	strb	r2, [r3, #0]
 800541a:	6a3b      	ldr	r3, [r7, #32]
 800541c:	09db      	lsrs	r3, r3, #7
 800541e:	623b      	str	r3, [r7, #32]
 8005420:	6a3b      	ldr	r3, [r7, #32]
 8005422:	2b7f      	cmp	r3, #127	@ 0x7f
 8005424:	d8f0      	bhi.n	8005408 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 8005426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005428:	1c5a      	adds	r2, r3, #1
 800542a:	627a      	str	r2, [r7, #36]	@ 0x24
 800542c:	6a3a      	ldr	r2, [r7, #32]
 800542e:	b2d2      	uxtb	r2, r2
 8005430:	701a      	strb	r2, [r3, #0]
 8005432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005434:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	61fb      	str	r3, [r7, #28]
 800543a:	2300      	movs	r3, #0
 800543c:	61bb      	str	r3, [r7, #24]
 800543e:	e00b      	b.n	8005458 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8005440:	69bb      	ldr	r3, [r7, #24]
 8005442:	b2da      	uxtb	r2, r3
 8005444:	69fb      	ldr	r3, [r7, #28]
 8005446:	1c59      	adds	r1, r3, #1
 8005448:	61f9      	str	r1, [r7, #28]
 800544a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800544e:	b2d2      	uxtb	r2, r2
 8005450:	701a      	strb	r2, [r3, #0]
 8005452:	69bb      	ldr	r3, [r7, #24]
 8005454:	09db      	lsrs	r3, r3, #7
 8005456:	61bb      	str	r3, [r7, #24]
 8005458:	69bb      	ldr	r3, [r7, #24]
 800545a:	2b7f      	cmp	r3, #127	@ 0x7f
 800545c:	d8f0      	bhi.n	8005440 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 800545e:	69fb      	ldr	r3, [r7, #28]
 8005460:	1c5a      	adds	r2, r3, #1
 8005462:	61fa      	str	r2, [r7, #28]
 8005464:	69ba      	ldr	r2, [r7, #24]
 8005466:	b2d2      	uxtb	r2, r2
 8005468:	701a      	strb	r2, [r3, #0]
 800546a:	69fb      	ldr	r3, [r7, #28]
 800546c:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 800546e:	2215      	movs	r2, #21
 8005470:	68f9      	ldr	r1, [r7, #12]
 8005472:	6938      	ldr	r0, [r7, #16]
 8005474:	f7ff f822 	bl	80044bc <_SendPacket>
  RECORD_END();
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	f383 8811 	msr	BASEPRI, r3
}
 800547e:	bf00      	nop
 8005480:	3748      	adds	r7, #72	@ 0x48
 8005482:	46bd      	mov	sp, r7
 8005484:	bd80      	pop	{r7, pc}
 8005486:	bf00      	nop
 8005488:	200143b0 	.word	0x200143b0
 800548c:	20014380 	.word	0x20014380

08005490 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8005490:	b580      	push	{r7, lr}
 8005492:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8005494:	4b07      	ldr	r3, [pc, #28]	@ (80054b4 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8005496:	6a1b      	ldr	r3, [r3, #32]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d008      	beq.n	80054ae <SEGGER_SYSVIEW_SendTaskList+0x1e>
 800549c:	4b05      	ldr	r3, [pc, #20]	@ (80054b4 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800549e:	6a1b      	ldr	r3, [r3, #32]
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d003      	beq.n	80054ae <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 80054a6:	4b03      	ldr	r3, [pc, #12]	@ (80054b4 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80054a8:	6a1b      	ldr	r3, [r3, #32]
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	4798      	blx	r3
  }
}
 80054ae:	bf00      	nop
 80054b0:	bd80      	pop	{r7, pc}
 80054b2:	bf00      	nop
 80054b4:	20014380 	.word	0x20014380

080054b8 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b086      	sub	sp, #24
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80054c0:	f3ef 8311 	mrs	r3, BASEPRI
 80054c4:	f04f 0120 	mov.w	r1, #32
 80054c8:	f381 8811 	msr	BASEPRI, r1
 80054cc:	617b      	str	r3, [r7, #20]
 80054ce:	480b      	ldr	r0, [pc, #44]	@ (80054fc <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 80054d0:	f7fe ff03 	bl	80042da <_PreparePacket>
 80054d4:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80054d6:	2280      	movs	r2, #128	@ 0x80
 80054d8:	6879      	ldr	r1, [r7, #4]
 80054da:	6938      	ldr	r0, [r7, #16]
 80054dc:	f7fe feb0 	bl	8004240 <_EncodeStr>
 80054e0:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 80054e2:	220e      	movs	r2, #14
 80054e4:	68f9      	ldr	r1, [r7, #12]
 80054e6:	6938      	ldr	r0, [r7, #16]
 80054e8:	f7fe ffe8 	bl	80044bc <_SendPacket>
  RECORD_END();
 80054ec:	697b      	ldr	r3, [r7, #20]
 80054ee:	f383 8811 	msr	BASEPRI, r3
}
 80054f2:	bf00      	nop
 80054f4:	3718      	adds	r7, #24
 80054f6:	46bd      	mov	sp, r7
 80054f8:	bd80      	pop	{r7, pc}
 80054fa:	bf00      	nop
 80054fc:	200143b0 	.word	0x200143b0

08005500 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8005500:	b590      	push	{r4, r7, lr}
 8005502:	b083      	sub	sp, #12
 8005504:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8005506:	4b15      	ldr	r3, [pc, #84]	@ (800555c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8005508:	6a1b      	ldr	r3, [r3, #32]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d01a      	beq.n	8005544 <SEGGER_SYSVIEW_RecordSystime+0x44>
 800550e:	4b13      	ldr	r3, [pc, #76]	@ (800555c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8005510:	6a1b      	ldr	r3, [r3, #32]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d015      	beq.n	8005544 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8005518:	4b10      	ldr	r3, [pc, #64]	@ (800555c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800551a:	6a1b      	ldr	r3, [r3, #32]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	4798      	blx	r3
 8005520:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8005524:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8005526:	e9d7 0100 	ldrd	r0, r1, [r7]
 800552a:	f04f 0200 	mov.w	r2, #0
 800552e:	f04f 0300 	mov.w	r3, #0
 8005532:	000a      	movs	r2, r1
 8005534:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8005536:	4613      	mov	r3, r2
 8005538:	461a      	mov	r2, r3
 800553a:	4621      	mov	r1, r4
 800553c:	200d      	movs	r0, #13
 800553e:	f7ff fced 	bl	8004f1c <SEGGER_SYSVIEW_RecordU32x2>
 8005542:	e006      	b.n	8005552 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8005544:	4b06      	ldr	r3, [pc, #24]	@ (8005560 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4619      	mov	r1, r3
 800554a:	200c      	movs	r0, #12
 800554c:	f7ff fcaa 	bl	8004ea4 <SEGGER_SYSVIEW_RecordU32>
  }
}
 8005550:	bf00      	nop
 8005552:	bf00      	nop
 8005554:	370c      	adds	r7, #12
 8005556:	46bd      	mov	sp, r7
 8005558:	bd90      	pop	{r4, r7, pc}
 800555a:	bf00      	nop
 800555c:	20014380 	.word	0x20014380
 8005560:	e0001004 	.word	0xe0001004

08005564 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8005564:	b580      	push	{r7, lr}
 8005566:	b086      	sub	sp, #24
 8005568:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800556a:	f3ef 8311 	mrs	r3, BASEPRI
 800556e:	f04f 0120 	mov.w	r1, #32
 8005572:	f381 8811 	msr	BASEPRI, r1
 8005576:	60fb      	str	r3, [r7, #12]
 8005578:	4819      	ldr	r0, [pc, #100]	@ (80055e0 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 800557a:	f7fe feae 	bl	80042da <_PreparePacket>
 800557e:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8005580:	68bb      	ldr	r3, [r7, #8]
 8005582:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8005584:	4b17      	ldr	r3, [pc, #92]	@ (80055e4 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800558c:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	617b      	str	r3, [r7, #20]
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	613b      	str	r3, [r7, #16]
 8005596:	e00b      	b.n	80055b0 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8005598:	693b      	ldr	r3, [r7, #16]
 800559a:	b2da      	uxtb	r2, r3
 800559c:	697b      	ldr	r3, [r7, #20]
 800559e:	1c59      	adds	r1, r3, #1
 80055a0:	6179      	str	r1, [r7, #20]
 80055a2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80055a6:	b2d2      	uxtb	r2, r2
 80055a8:	701a      	strb	r2, [r3, #0]
 80055aa:	693b      	ldr	r3, [r7, #16]
 80055ac:	09db      	lsrs	r3, r3, #7
 80055ae:	613b      	str	r3, [r7, #16]
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	2b7f      	cmp	r3, #127	@ 0x7f
 80055b4:	d8f0      	bhi.n	8005598 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 80055b6:	697b      	ldr	r3, [r7, #20]
 80055b8:	1c5a      	adds	r2, r3, #1
 80055ba:	617a      	str	r2, [r7, #20]
 80055bc:	693a      	ldr	r2, [r7, #16]
 80055be:	b2d2      	uxtb	r2, r2
 80055c0:	701a      	strb	r2, [r3, #0]
 80055c2:	697b      	ldr	r3, [r7, #20]
 80055c4:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 80055c6:	2202      	movs	r2, #2
 80055c8:	6879      	ldr	r1, [r7, #4]
 80055ca:	68b8      	ldr	r0, [r7, #8]
 80055cc:	f7fe ff76 	bl	80044bc <_SendPacket>
  RECORD_END();
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	f383 8811 	msr	BASEPRI, r3
}
 80055d6:	bf00      	nop
 80055d8:	3718      	adds	r7, #24
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd80      	pop	{r7, pc}
 80055de:	bf00      	nop
 80055e0:	200143b0 	.word	0x200143b0
 80055e4:	e000ed04 	.word	0xe000ed04

080055e8 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b082      	sub	sp, #8
 80055ec:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80055ee:	f3ef 8311 	mrs	r3, BASEPRI
 80055f2:	f04f 0120 	mov.w	r1, #32
 80055f6:	f381 8811 	msr	BASEPRI, r1
 80055fa:	607b      	str	r3, [r7, #4]
 80055fc:	4807      	ldr	r0, [pc, #28]	@ (800561c <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 80055fe:	f7fe fe6c 	bl	80042da <_PreparePacket>
 8005602:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 8005604:	2203      	movs	r2, #3
 8005606:	6839      	ldr	r1, [r7, #0]
 8005608:	6838      	ldr	r0, [r7, #0]
 800560a:	f7fe ff57 	bl	80044bc <_SendPacket>
  RECORD_END();
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	f383 8811 	msr	BASEPRI, r3
}
 8005614:	bf00      	nop
 8005616:	3708      	adds	r7, #8
 8005618:	46bd      	mov	sp, r7
 800561a:	bd80      	pop	{r7, pc}
 800561c:	200143b0 	.word	0x200143b0

08005620 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8005620:	b580      	push	{r7, lr}
 8005622:	b082      	sub	sp, #8
 8005624:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005626:	f3ef 8311 	mrs	r3, BASEPRI
 800562a:	f04f 0120 	mov.w	r1, #32
 800562e:	f381 8811 	msr	BASEPRI, r1
 8005632:	607b      	str	r3, [r7, #4]
 8005634:	4807      	ldr	r0, [pc, #28]	@ (8005654 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 8005636:	f7fe fe50 	bl	80042da <_PreparePacket>
 800563a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 800563c:	2212      	movs	r2, #18
 800563e:	6839      	ldr	r1, [r7, #0]
 8005640:	6838      	ldr	r0, [r7, #0]
 8005642:	f7fe ff3b 	bl	80044bc <_SendPacket>
  RECORD_END();
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	f383 8811 	msr	BASEPRI, r3
}
 800564c:	bf00      	nop
 800564e:	3708      	adds	r7, #8
 8005650:	46bd      	mov	sp, r7
 8005652:	bd80      	pop	{r7, pc}
 8005654:	200143b0 	.word	0x200143b0

08005658 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8005658:	b580      	push	{r7, lr}
 800565a:	b082      	sub	sp, #8
 800565c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800565e:	f3ef 8311 	mrs	r3, BASEPRI
 8005662:	f04f 0120 	mov.w	r1, #32
 8005666:	f381 8811 	msr	BASEPRI, r1
 800566a:	607b      	str	r3, [r7, #4]
 800566c:	4807      	ldr	r0, [pc, #28]	@ (800568c <SEGGER_SYSVIEW_OnIdle+0x34>)
 800566e:	f7fe fe34 	bl	80042da <_PreparePacket>
 8005672:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8005674:	2211      	movs	r2, #17
 8005676:	6839      	ldr	r1, [r7, #0]
 8005678:	6838      	ldr	r0, [r7, #0]
 800567a:	f7fe ff1f 	bl	80044bc <_SendPacket>
  RECORD_END();
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	f383 8811 	msr	BASEPRI, r3
}
 8005684:	bf00      	nop
 8005686:	3708      	adds	r7, #8
 8005688:	46bd      	mov	sp, r7
 800568a:	bd80      	pop	{r7, pc}
 800568c:	200143b0 	.word	0x200143b0

08005690 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8005690:	b580      	push	{r7, lr}
 8005692:	b088      	sub	sp, #32
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005698:	f3ef 8311 	mrs	r3, BASEPRI
 800569c:	f04f 0120 	mov.w	r1, #32
 80056a0:	f381 8811 	msr	BASEPRI, r1
 80056a4:	617b      	str	r3, [r7, #20]
 80056a6:	4819      	ldr	r0, [pc, #100]	@ (800570c <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 80056a8:	f7fe fe17 	bl	80042da <_PreparePacket>
 80056ac:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80056ae:	693b      	ldr	r3, [r7, #16]
 80056b0:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80056b2:	4b17      	ldr	r3, [pc, #92]	@ (8005710 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 80056b4:	691b      	ldr	r3, [r3, #16]
 80056b6:	687a      	ldr	r2, [r7, #4]
 80056b8:	1ad3      	subs	r3, r2, r3
 80056ba:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	61fb      	str	r3, [r7, #28]
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	61bb      	str	r3, [r7, #24]
 80056c4:	e00b      	b.n	80056de <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 80056c6:	69bb      	ldr	r3, [r7, #24]
 80056c8:	b2da      	uxtb	r2, r3
 80056ca:	69fb      	ldr	r3, [r7, #28]
 80056cc:	1c59      	adds	r1, r3, #1
 80056ce:	61f9      	str	r1, [r7, #28]
 80056d0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80056d4:	b2d2      	uxtb	r2, r2
 80056d6:	701a      	strb	r2, [r3, #0]
 80056d8:	69bb      	ldr	r3, [r7, #24]
 80056da:	09db      	lsrs	r3, r3, #7
 80056dc:	61bb      	str	r3, [r7, #24]
 80056de:	69bb      	ldr	r3, [r7, #24]
 80056e0:	2b7f      	cmp	r3, #127	@ 0x7f
 80056e2:	d8f0      	bhi.n	80056c6 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 80056e4:	69fb      	ldr	r3, [r7, #28]
 80056e6:	1c5a      	adds	r2, r3, #1
 80056e8:	61fa      	str	r2, [r7, #28]
 80056ea:	69ba      	ldr	r2, [r7, #24]
 80056ec:	b2d2      	uxtb	r2, r2
 80056ee:	701a      	strb	r2, [r3, #0]
 80056f0:	69fb      	ldr	r3, [r7, #28]
 80056f2:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 80056f4:	2208      	movs	r2, #8
 80056f6:	68f9      	ldr	r1, [r7, #12]
 80056f8:	6938      	ldr	r0, [r7, #16]
 80056fa:	f7fe fedf 	bl	80044bc <_SendPacket>
  RECORD_END();
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	f383 8811 	msr	BASEPRI, r3
}
 8005704:	bf00      	nop
 8005706:	3720      	adds	r7, #32
 8005708:	46bd      	mov	sp, r7
 800570a:	bd80      	pop	{r7, pc}
 800570c:	200143b0 	.word	0x200143b0
 8005710:	20014380 	.word	0x20014380

08005714 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8005714:	b580      	push	{r7, lr}
 8005716:	b088      	sub	sp, #32
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800571c:	f3ef 8311 	mrs	r3, BASEPRI
 8005720:	f04f 0120 	mov.w	r1, #32
 8005724:	f381 8811 	msr	BASEPRI, r1
 8005728:	617b      	str	r3, [r7, #20]
 800572a:	4819      	ldr	r0, [pc, #100]	@ (8005790 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 800572c:	f7fe fdd5 	bl	80042da <_PreparePacket>
 8005730:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005732:	693b      	ldr	r3, [r7, #16]
 8005734:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8005736:	4b17      	ldr	r3, [pc, #92]	@ (8005794 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8005738:	691b      	ldr	r3, [r3, #16]
 800573a:	687a      	ldr	r2, [r7, #4]
 800573c:	1ad3      	subs	r3, r2, r3
 800573e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	61fb      	str	r3, [r7, #28]
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	61bb      	str	r3, [r7, #24]
 8005748:	e00b      	b.n	8005762 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 800574a:	69bb      	ldr	r3, [r7, #24]
 800574c:	b2da      	uxtb	r2, r3
 800574e:	69fb      	ldr	r3, [r7, #28]
 8005750:	1c59      	adds	r1, r3, #1
 8005752:	61f9      	str	r1, [r7, #28]
 8005754:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005758:	b2d2      	uxtb	r2, r2
 800575a:	701a      	strb	r2, [r3, #0]
 800575c:	69bb      	ldr	r3, [r7, #24]
 800575e:	09db      	lsrs	r3, r3, #7
 8005760:	61bb      	str	r3, [r7, #24]
 8005762:	69bb      	ldr	r3, [r7, #24]
 8005764:	2b7f      	cmp	r3, #127	@ 0x7f
 8005766:	d8f0      	bhi.n	800574a <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8005768:	69fb      	ldr	r3, [r7, #28]
 800576a:	1c5a      	adds	r2, r3, #1
 800576c:	61fa      	str	r2, [r7, #28]
 800576e:	69ba      	ldr	r2, [r7, #24]
 8005770:	b2d2      	uxtb	r2, r2
 8005772:	701a      	strb	r2, [r3, #0]
 8005774:	69fb      	ldr	r3, [r7, #28]
 8005776:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8005778:	2204      	movs	r2, #4
 800577a:	68f9      	ldr	r1, [r7, #12]
 800577c:	6938      	ldr	r0, [r7, #16]
 800577e:	f7fe fe9d 	bl	80044bc <_SendPacket>
  RECORD_END();
 8005782:	697b      	ldr	r3, [r7, #20]
 8005784:	f383 8811 	msr	BASEPRI, r3
}
 8005788:	bf00      	nop
 800578a:	3720      	adds	r7, #32
 800578c:	46bd      	mov	sp, r7
 800578e:	bd80      	pop	{r7, pc}
 8005790:	200143b0 	.word	0x200143b0
 8005794:	20014380 	.word	0x20014380

08005798 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8005798:	b580      	push	{r7, lr}
 800579a:	b088      	sub	sp, #32
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80057a0:	f3ef 8311 	mrs	r3, BASEPRI
 80057a4:	f04f 0120 	mov.w	r1, #32
 80057a8:	f381 8811 	msr	BASEPRI, r1
 80057ac:	617b      	str	r3, [r7, #20]
 80057ae:	4819      	ldr	r0, [pc, #100]	@ (8005814 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 80057b0:	f7fe fd93 	bl	80042da <_PreparePacket>
 80057b4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80057b6:	693b      	ldr	r3, [r7, #16]
 80057b8:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80057ba:	4b17      	ldr	r3, [pc, #92]	@ (8005818 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 80057bc:	691b      	ldr	r3, [r3, #16]
 80057be:	687a      	ldr	r2, [r7, #4]
 80057c0:	1ad3      	subs	r3, r2, r3
 80057c2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	61fb      	str	r3, [r7, #28]
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	61bb      	str	r3, [r7, #24]
 80057cc:	e00b      	b.n	80057e6 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 80057ce:	69bb      	ldr	r3, [r7, #24]
 80057d0:	b2da      	uxtb	r2, r3
 80057d2:	69fb      	ldr	r3, [r7, #28]
 80057d4:	1c59      	adds	r1, r3, #1
 80057d6:	61f9      	str	r1, [r7, #28]
 80057d8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80057dc:	b2d2      	uxtb	r2, r2
 80057de:	701a      	strb	r2, [r3, #0]
 80057e0:	69bb      	ldr	r3, [r7, #24]
 80057e2:	09db      	lsrs	r3, r3, #7
 80057e4:	61bb      	str	r3, [r7, #24]
 80057e6:	69bb      	ldr	r3, [r7, #24]
 80057e8:	2b7f      	cmp	r3, #127	@ 0x7f
 80057ea:	d8f0      	bhi.n	80057ce <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 80057ec:	69fb      	ldr	r3, [r7, #28]
 80057ee:	1c5a      	adds	r2, r3, #1
 80057f0:	61fa      	str	r2, [r7, #28]
 80057f2:	69ba      	ldr	r2, [r7, #24]
 80057f4:	b2d2      	uxtb	r2, r2
 80057f6:	701a      	strb	r2, [r3, #0]
 80057f8:	69fb      	ldr	r3, [r7, #28]
 80057fa:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 80057fc:	2206      	movs	r2, #6
 80057fe:	68f9      	ldr	r1, [r7, #12]
 8005800:	6938      	ldr	r0, [r7, #16]
 8005802:	f7fe fe5b 	bl	80044bc <_SendPacket>
  RECORD_END();
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	f383 8811 	msr	BASEPRI, r3
}
 800580c:	bf00      	nop
 800580e:	3720      	adds	r7, #32
 8005810:	46bd      	mov	sp, r7
 8005812:	bd80      	pop	{r7, pc}
 8005814:	200143b0 	.word	0x200143b0
 8005818:	20014380 	.word	0x20014380

0800581c <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 800581c:	b580      	push	{r7, lr}
 800581e:	b08c      	sub	sp, #48	@ 0x30
 8005820:	af00      	add	r7, sp, #0
 8005822:	4603      	mov	r3, r0
 8005824:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8005826:	4b3b      	ldr	r3, [pc, #236]	@ (8005914 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d06d      	beq.n	800590a <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 800582e:	4b39      	ldr	r3, [pc, #228]	@ (8005914 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 8005834:	2300      	movs	r3, #0
 8005836:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005838:	e008      	b.n	800584c <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 800583a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800583c:	691b      	ldr	r3, [r3, #16]
 800583e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 8005840:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005842:	2b00      	cmp	r3, #0
 8005844:	d007      	beq.n	8005856 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8005846:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005848:	3301      	adds	r3, #1
 800584a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800584c:	79fb      	ldrb	r3, [r7, #7]
 800584e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005850:	429a      	cmp	r2, r3
 8005852:	d3f2      	bcc.n	800583a <SEGGER_SYSVIEW_SendModule+0x1e>
 8005854:	e000      	b.n	8005858 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8005856:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8005858:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800585a:	2b00      	cmp	r3, #0
 800585c:	d055      	beq.n	800590a <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800585e:	f3ef 8311 	mrs	r3, BASEPRI
 8005862:	f04f 0120 	mov.w	r1, #32
 8005866:	f381 8811 	msr	BASEPRI, r1
 800586a:	617b      	str	r3, [r7, #20]
 800586c:	482a      	ldr	r0, [pc, #168]	@ (8005918 <SEGGER_SYSVIEW_SendModule+0xfc>)
 800586e:	f7fe fd34 	bl	80042da <_PreparePacket>
 8005872:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8005874:	693b      	ldr	r3, [r7, #16]
 8005876:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	627b      	str	r3, [r7, #36]	@ 0x24
 800587c:	79fb      	ldrb	r3, [r7, #7]
 800587e:	623b      	str	r3, [r7, #32]
 8005880:	e00b      	b.n	800589a <SEGGER_SYSVIEW_SendModule+0x7e>
 8005882:	6a3b      	ldr	r3, [r7, #32]
 8005884:	b2da      	uxtb	r2, r3
 8005886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005888:	1c59      	adds	r1, r3, #1
 800588a:	6279      	str	r1, [r7, #36]	@ 0x24
 800588c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005890:	b2d2      	uxtb	r2, r2
 8005892:	701a      	strb	r2, [r3, #0]
 8005894:	6a3b      	ldr	r3, [r7, #32]
 8005896:	09db      	lsrs	r3, r3, #7
 8005898:	623b      	str	r3, [r7, #32]
 800589a:	6a3b      	ldr	r3, [r7, #32]
 800589c:	2b7f      	cmp	r3, #127	@ 0x7f
 800589e:	d8f0      	bhi.n	8005882 <SEGGER_SYSVIEW_SendModule+0x66>
 80058a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058a2:	1c5a      	adds	r2, r3, #1
 80058a4:	627a      	str	r2, [r7, #36]	@ 0x24
 80058a6:	6a3a      	ldr	r2, [r7, #32]
 80058a8:	b2d2      	uxtb	r2, r2
 80058aa:	701a      	strb	r2, [r3, #0]
 80058ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ae:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	61fb      	str	r3, [r7, #28]
 80058b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058b6:	689b      	ldr	r3, [r3, #8]
 80058b8:	61bb      	str	r3, [r7, #24]
 80058ba:	e00b      	b.n	80058d4 <SEGGER_SYSVIEW_SendModule+0xb8>
 80058bc:	69bb      	ldr	r3, [r7, #24]
 80058be:	b2da      	uxtb	r2, r3
 80058c0:	69fb      	ldr	r3, [r7, #28]
 80058c2:	1c59      	adds	r1, r3, #1
 80058c4:	61f9      	str	r1, [r7, #28]
 80058c6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80058ca:	b2d2      	uxtb	r2, r2
 80058cc:	701a      	strb	r2, [r3, #0]
 80058ce:	69bb      	ldr	r3, [r7, #24]
 80058d0:	09db      	lsrs	r3, r3, #7
 80058d2:	61bb      	str	r3, [r7, #24]
 80058d4:	69bb      	ldr	r3, [r7, #24]
 80058d6:	2b7f      	cmp	r3, #127	@ 0x7f
 80058d8:	d8f0      	bhi.n	80058bc <SEGGER_SYSVIEW_SendModule+0xa0>
 80058da:	69fb      	ldr	r3, [r7, #28]
 80058dc:	1c5a      	adds	r2, r3, #1
 80058de:	61fa      	str	r2, [r7, #28]
 80058e0:	69ba      	ldr	r2, [r7, #24]
 80058e2:	b2d2      	uxtb	r2, r2
 80058e4:	701a      	strb	r2, [r3, #0]
 80058e6:	69fb      	ldr	r3, [r7, #28]
 80058e8:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80058ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	2280      	movs	r2, #128	@ 0x80
 80058f0:	4619      	mov	r1, r3
 80058f2:	68f8      	ldr	r0, [r7, #12]
 80058f4:	f7fe fca4 	bl	8004240 <_EncodeStr>
 80058f8:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 80058fa:	2216      	movs	r2, #22
 80058fc:	68f9      	ldr	r1, [r7, #12]
 80058fe:	6938      	ldr	r0, [r7, #16]
 8005900:	f7fe fddc 	bl	80044bc <_SendPacket>
      RECORD_END();
 8005904:	697b      	ldr	r3, [r7, #20]
 8005906:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 800590a:	bf00      	nop
 800590c:	3730      	adds	r7, #48	@ 0x30
 800590e:	46bd      	mov	sp, r7
 8005910:	bd80      	pop	{r7, pc}
 8005912:	bf00      	nop
 8005914:	200143a8 	.word	0x200143a8
 8005918:	200143b0 	.word	0x200143b0

0800591c <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 800591c:	b580      	push	{r7, lr}
 800591e:	b082      	sub	sp, #8
 8005920:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8005922:	4b0c      	ldr	r3, [pc, #48]	@ (8005954 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d00f      	beq.n	800594a <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800592a:	4b0a      	ldr	r3, [pc, #40]	@ (8005954 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	68db      	ldr	r3, [r3, #12]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d002      	beq.n	800593e <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	68db      	ldr	r3, [r3, #12]
 800593c:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	691b      	ldr	r3, [r3, #16]
 8005942:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d1f2      	bne.n	8005930 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 800594a:	bf00      	nop
 800594c:	3708      	adds	r7, #8
 800594e:	46bd      	mov	sp, r7
 8005950:	bd80      	pop	{r7, pc}
 8005952:	bf00      	nop
 8005954:	200143a8 	.word	0x200143a8

08005958 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8005958:	b580      	push	{r7, lr}
 800595a:	b086      	sub	sp, #24
 800595c:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 800595e:	f3ef 8311 	mrs	r3, BASEPRI
 8005962:	f04f 0120 	mov.w	r1, #32
 8005966:	f381 8811 	msr	BASEPRI, r1
 800596a:	60fb      	str	r3, [r7, #12]
 800596c:	4817      	ldr	r0, [pc, #92]	@ (80059cc <SEGGER_SYSVIEW_SendNumModules+0x74>)
 800596e:	f7fe fcb4 	bl	80042da <_PreparePacket>
 8005972:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	617b      	str	r3, [r7, #20]
 800597c:	4b14      	ldr	r3, [pc, #80]	@ (80059d0 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 800597e:	781b      	ldrb	r3, [r3, #0]
 8005980:	613b      	str	r3, [r7, #16]
 8005982:	e00b      	b.n	800599c <SEGGER_SYSVIEW_SendNumModules+0x44>
 8005984:	693b      	ldr	r3, [r7, #16]
 8005986:	b2da      	uxtb	r2, r3
 8005988:	697b      	ldr	r3, [r7, #20]
 800598a:	1c59      	adds	r1, r3, #1
 800598c:	6179      	str	r1, [r7, #20]
 800598e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005992:	b2d2      	uxtb	r2, r2
 8005994:	701a      	strb	r2, [r3, #0]
 8005996:	693b      	ldr	r3, [r7, #16]
 8005998:	09db      	lsrs	r3, r3, #7
 800599a:	613b      	str	r3, [r7, #16]
 800599c:	693b      	ldr	r3, [r7, #16]
 800599e:	2b7f      	cmp	r3, #127	@ 0x7f
 80059a0:	d8f0      	bhi.n	8005984 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 80059a2:	697b      	ldr	r3, [r7, #20]
 80059a4:	1c5a      	adds	r2, r3, #1
 80059a6:	617a      	str	r2, [r7, #20]
 80059a8:	693a      	ldr	r2, [r7, #16]
 80059aa:	b2d2      	uxtb	r2, r2
 80059ac:	701a      	strb	r2, [r3, #0]
 80059ae:	697b      	ldr	r3, [r7, #20]
 80059b0:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 80059b2:	221b      	movs	r2, #27
 80059b4:	6879      	ldr	r1, [r7, #4]
 80059b6:	68b8      	ldr	r0, [r7, #8]
 80059b8:	f7fe fd80 	bl	80044bc <_SendPacket>
  RECORD_END();
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	f383 8811 	msr	BASEPRI, r3
}
 80059c2:	bf00      	nop
 80059c4:	3718      	adds	r7, #24
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd80      	pop	{r7, pc}
 80059ca:	bf00      	nop
 80059cc:	200143b0 	.word	0x200143b0
 80059d0:	200143ac 	.word	0x200143ac

080059d4 <SEGGER_SYSVIEW_PrintfTarget>:
*    the host.
*
*  Parameters
*    s        - String to be formatted.
*/
void SEGGER_SYSVIEW_PrintfTarget(const char* s, ...) {
 80059d4:	b40f      	push	{r0, r1, r2, r3}
 80059d6:	b580      	push	{r7, lr}
 80059d8:	b082      	sub	sp, #8
 80059da:	af00      	add	r7, sp, #0
  va_list ParamList;

  va_start(ParamList, s);
 80059dc:	f107 0314 	add.w	r3, r7, #20
 80059e0:	607b      	str	r3, [r7, #4]
  _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
 80059e2:	1d3b      	adds	r3, r7, #4
 80059e4:	461a      	mov	r2, r3
 80059e6:	2100      	movs	r1, #0
 80059e8:	6938      	ldr	r0, [r7, #16]
 80059ea:	f7fe fff1 	bl	80049d0 <_VPrintTarget>
  va_end(ParamList);
}
 80059ee:	bf00      	nop
 80059f0:	3708      	adds	r7, #8
 80059f2:	46bd      	mov	sp, r7
 80059f4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80059f8:	b004      	add	sp, #16
 80059fa:	4770      	bx	lr

080059fc <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b08a      	sub	sp, #40	@ 0x28
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005a04:	f3ef 8311 	mrs	r3, BASEPRI
 8005a08:	f04f 0120 	mov.w	r1, #32
 8005a0c:	f381 8811 	msr	BASEPRI, r1
 8005a10:	617b      	str	r3, [r7, #20]
 8005a12:	4827      	ldr	r0, [pc, #156]	@ (8005ab0 <SEGGER_SYSVIEW_Warn+0xb4>)
 8005a14:	f7fe fc61 	bl	80042da <_PreparePacket>
 8005a18:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005a1a:	2280      	movs	r2, #128	@ 0x80
 8005a1c:	6879      	ldr	r1, [r7, #4]
 8005a1e:	6938      	ldr	r0, [r7, #16]
 8005a20:	f7fe fc0e 	bl	8004240 <_EncodeStr>
 8005a24:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a2a:	2301      	movs	r3, #1
 8005a2c:	623b      	str	r3, [r7, #32]
 8005a2e:	e00b      	b.n	8005a48 <SEGGER_SYSVIEW_Warn+0x4c>
 8005a30:	6a3b      	ldr	r3, [r7, #32]
 8005a32:	b2da      	uxtb	r2, r3
 8005a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a36:	1c59      	adds	r1, r3, #1
 8005a38:	6279      	str	r1, [r7, #36]	@ 0x24
 8005a3a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005a3e:	b2d2      	uxtb	r2, r2
 8005a40:	701a      	strb	r2, [r3, #0]
 8005a42:	6a3b      	ldr	r3, [r7, #32]
 8005a44:	09db      	lsrs	r3, r3, #7
 8005a46:	623b      	str	r3, [r7, #32]
 8005a48:	6a3b      	ldr	r3, [r7, #32]
 8005a4a:	2b7f      	cmp	r3, #127	@ 0x7f
 8005a4c:	d8f0      	bhi.n	8005a30 <SEGGER_SYSVIEW_Warn+0x34>
 8005a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a50:	1c5a      	adds	r2, r3, #1
 8005a52:	627a      	str	r2, [r7, #36]	@ 0x24
 8005a54:	6a3a      	ldr	r2, [r7, #32]
 8005a56:	b2d2      	uxtb	r2, r2
 8005a58:	701a      	strb	r2, [r3, #0]
 8005a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a5c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	61fb      	str	r3, [r7, #28]
 8005a62:	2300      	movs	r3, #0
 8005a64:	61bb      	str	r3, [r7, #24]
 8005a66:	e00b      	b.n	8005a80 <SEGGER_SYSVIEW_Warn+0x84>
 8005a68:	69bb      	ldr	r3, [r7, #24]
 8005a6a:	b2da      	uxtb	r2, r3
 8005a6c:	69fb      	ldr	r3, [r7, #28]
 8005a6e:	1c59      	adds	r1, r3, #1
 8005a70:	61f9      	str	r1, [r7, #28]
 8005a72:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005a76:	b2d2      	uxtb	r2, r2
 8005a78:	701a      	strb	r2, [r3, #0]
 8005a7a:	69bb      	ldr	r3, [r7, #24]
 8005a7c:	09db      	lsrs	r3, r3, #7
 8005a7e:	61bb      	str	r3, [r7, #24]
 8005a80:	69bb      	ldr	r3, [r7, #24]
 8005a82:	2b7f      	cmp	r3, #127	@ 0x7f
 8005a84:	d8f0      	bhi.n	8005a68 <SEGGER_SYSVIEW_Warn+0x6c>
 8005a86:	69fb      	ldr	r3, [r7, #28]
 8005a88:	1c5a      	adds	r2, r3, #1
 8005a8a:	61fa      	str	r2, [r7, #28]
 8005a8c:	69ba      	ldr	r2, [r7, #24]
 8005a8e:	b2d2      	uxtb	r2, r2
 8005a90:	701a      	strb	r2, [r3, #0]
 8005a92:	69fb      	ldr	r3, [r7, #28]
 8005a94:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8005a96:	221a      	movs	r2, #26
 8005a98:	68f9      	ldr	r1, [r7, #12]
 8005a9a:	6938      	ldr	r0, [r7, #16]
 8005a9c:	f7fe fd0e 	bl	80044bc <_SendPacket>
  RECORD_END();
 8005aa0:	697b      	ldr	r3, [r7, #20]
 8005aa2:	f383 8811 	msr	BASEPRI, r3
}
 8005aa6:	bf00      	nop
 8005aa8:	3728      	adds	r7, #40	@ 0x28
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}
 8005aae:	bf00      	nop
 8005ab0:	200143b0 	.word	0x200143b0

08005ab4 <SEGGER_SYSVIEW_IsStarted>:
*
*  Return value
*      0: Recording not started.
*    > 0: Recording started.
*/
int SEGGER_SYSVIEW_IsStarted(void) {
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
  //
  // Check if host is sending data which needs to be processed.
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8005ab8:	4b13      	ldr	r3, [pc, #76]	@ (8005b08 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005aba:	7e1b      	ldrb	r3, [r3, #24]
 8005abc:	4619      	mov	r1, r3
 8005abe:	4a13      	ldr	r2, [pc, #76]	@ (8005b0c <SEGGER_SYSVIEW_IsStarted+0x58>)
 8005ac0:	460b      	mov	r3, r1
 8005ac2:	005b      	lsls	r3, r3, #1
 8005ac4:	440b      	add	r3, r1
 8005ac6:	00db      	lsls	r3, r3, #3
 8005ac8:	4413      	add	r3, r2
 8005aca:	336c      	adds	r3, #108	@ 0x6c
 8005acc:	681a      	ldr	r2, [r3, #0]
 8005ace:	4b0e      	ldr	r3, [pc, #56]	@ (8005b08 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005ad0:	7e1b      	ldrb	r3, [r3, #24]
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	490d      	ldr	r1, [pc, #52]	@ (8005b0c <SEGGER_SYSVIEW_IsStarted+0x58>)
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	005b      	lsls	r3, r3, #1
 8005ada:	4403      	add	r3, r0
 8005adc:	00db      	lsls	r3, r3, #3
 8005ade:	440b      	add	r3, r1
 8005ae0:	3370      	adds	r3, #112	@ 0x70
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	429a      	cmp	r2, r3
 8005ae6:	d00b      	beq.n	8005b00 <SEGGER_SYSVIEW_IsStarted+0x4c>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8005ae8:	4b07      	ldr	r3, [pc, #28]	@ (8005b08 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005aea:	789b      	ldrb	r3, [r3, #2]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d107      	bne.n	8005b00 <SEGGER_SYSVIEW_IsStarted+0x4c>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8005af0:	4b05      	ldr	r3, [pc, #20]	@ (8005b08 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005af2:	2201      	movs	r2, #1
 8005af4:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8005af6:	f7fe fbfd 	bl	80042f4 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8005afa:	4b03      	ldr	r3, [pc, #12]	@ (8005b08 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005afc:	2200      	movs	r2, #0
 8005afe:	709a      	strb	r2, [r3, #2]
    }
  }
#endif
  return _SYSVIEW_Globals.EnableState;
 8005b00:	4b01      	ldr	r3, [pc, #4]	@ (8005b08 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005b02:	781b      	ldrb	r3, [r3, #0]
}
 8005b04:	4618      	mov	r0, r3
 8005b06:	bd80      	pop	{r7, pc}
 8005b08:	20014380 	.word	0x20014380
 8005b0c:	20012ec0 	.word	0x20012ec0

08005b10 <_write_r>:
*   Low-level reentrant write function.
*   libc subroutines will use this system routine for output to all files,
*   including stdout.
*   Write data via RTT.
*/
_ssize_t _write_r(struct _reent *r, int file, const void *ptr, size_t len) {
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b084      	sub	sp, #16
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	60f8      	str	r0, [r7, #12]
 8005b18:	60b9      	str	r1, [r7, #8]
 8005b1a:	607a      	str	r2, [r7, #4]
 8005b1c:	603b      	str	r3, [r7, #0]
  (void) file;  /* Not used, avoid warning */
  (void) r;     /* Not used, avoid warning */
  SEGGER_RTT_Write(0, ptr, len);
 8005b1e:	683a      	ldr	r2, [r7, #0]
 8005b20:	6879      	ldr	r1, [r7, #4]
 8005b22:	2000      	movs	r0, #0
 8005b24:	f7fe fa72 	bl	800400c <SEGGER_RTT_Write>
  return len;
 8005b28:	683b      	ldr	r3, [r7, #0]
}
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	3710      	adds	r7, #16
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	bd80      	pop	{r7, pc}
	...

08005b34 <std>:
 8005b34:	2300      	movs	r3, #0
 8005b36:	b510      	push	{r4, lr}
 8005b38:	4604      	mov	r4, r0
 8005b3a:	e9c0 3300 	strd	r3, r3, [r0]
 8005b3e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005b42:	6083      	str	r3, [r0, #8]
 8005b44:	8181      	strh	r1, [r0, #12]
 8005b46:	6643      	str	r3, [r0, #100]	@ 0x64
 8005b48:	81c2      	strh	r2, [r0, #14]
 8005b4a:	6183      	str	r3, [r0, #24]
 8005b4c:	4619      	mov	r1, r3
 8005b4e:	2208      	movs	r2, #8
 8005b50:	305c      	adds	r0, #92	@ 0x5c
 8005b52:	f000 f93a 	bl	8005dca <memset>
 8005b56:	4b0d      	ldr	r3, [pc, #52]	@ (8005b8c <std+0x58>)
 8005b58:	6263      	str	r3, [r4, #36]	@ 0x24
 8005b5a:	4b0d      	ldr	r3, [pc, #52]	@ (8005b90 <std+0x5c>)
 8005b5c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005b5e:	4b0d      	ldr	r3, [pc, #52]	@ (8005b94 <std+0x60>)
 8005b60:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005b62:	4b0d      	ldr	r3, [pc, #52]	@ (8005b98 <std+0x64>)
 8005b64:	6323      	str	r3, [r4, #48]	@ 0x30
 8005b66:	4b0d      	ldr	r3, [pc, #52]	@ (8005b9c <std+0x68>)
 8005b68:	6224      	str	r4, [r4, #32]
 8005b6a:	429c      	cmp	r4, r3
 8005b6c:	d006      	beq.n	8005b7c <std+0x48>
 8005b6e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005b72:	4294      	cmp	r4, r2
 8005b74:	d002      	beq.n	8005b7c <std+0x48>
 8005b76:	33d0      	adds	r3, #208	@ 0xd0
 8005b78:	429c      	cmp	r4, r3
 8005b7a:	d105      	bne.n	8005b88 <std+0x54>
 8005b7c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005b80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b84:	f000 b982 	b.w	8005e8c <__retarget_lock_init_recursive>
 8005b88:	bd10      	pop	{r4, pc}
 8005b8a:	bf00      	nop
 8005b8c:	08005d25 	.word	0x08005d25
 8005b90:	08005d47 	.word	0x08005d47
 8005b94:	08005d7f 	.word	0x08005d7f
 8005b98:	08005da3 	.word	0x08005da3
 8005b9c:	20014494 	.word	0x20014494

08005ba0 <stdio_exit_handler>:
 8005ba0:	4a02      	ldr	r2, [pc, #8]	@ (8005bac <stdio_exit_handler+0xc>)
 8005ba2:	4903      	ldr	r1, [pc, #12]	@ (8005bb0 <stdio_exit_handler+0x10>)
 8005ba4:	4803      	ldr	r0, [pc, #12]	@ (8005bb4 <stdio_exit_handler+0x14>)
 8005ba6:	f000 b869 	b.w	8005c7c <_fwalk_sglue>
 8005baa:	bf00      	nop
 8005bac:	20000018 	.word	0x20000018
 8005bb0:	08006771 	.word	0x08006771
 8005bb4:	20000028 	.word	0x20000028

08005bb8 <cleanup_stdio>:
 8005bb8:	6841      	ldr	r1, [r0, #4]
 8005bba:	4b0c      	ldr	r3, [pc, #48]	@ (8005bec <cleanup_stdio+0x34>)
 8005bbc:	4299      	cmp	r1, r3
 8005bbe:	b510      	push	{r4, lr}
 8005bc0:	4604      	mov	r4, r0
 8005bc2:	d001      	beq.n	8005bc8 <cleanup_stdio+0x10>
 8005bc4:	f000 fdd4 	bl	8006770 <_fflush_r>
 8005bc8:	68a1      	ldr	r1, [r4, #8]
 8005bca:	4b09      	ldr	r3, [pc, #36]	@ (8005bf0 <cleanup_stdio+0x38>)
 8005bcc:	4299      	cmp	r1, r3
 8005bce:	d002      	beq.n	8005bd6 <cleanup_stdio+0x1e>
 8005bd0:	4620      	mov	r0, r4
 8005bd2:	f000 fdcd 	bl	8006770 <_fflush_r>
 8005bd6:	68e1      	ldr	r1, [r4, #12]
 8005bd8:	4b06      	ldr	r3, [pc, #24]	@ (8005bf4 <cleanup_stdio+0x3c>)
 8005bda:	4299      	cmp	r1, r3
 8005bdc:	d004      	beq.n	8005be8 <cleanup_stdio+0x30>
 8005bde:	4620      	mov	r0, r4
 8005be0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005be4:	f000 bdc4 	b.w	8006770 <_fflush_r>
 8005be8:	bd10      	pop	{r4, pc}
 8005bea:	bf00      	nop
 8005bec:	20014494 	.word	0x20014494
 8005bf0:	200144fc 	.word	0x200144fc
 8005bf4:	20014564 	.word	0x20014564

08005bf8 <global_stdio_init.part.0>:
 8005bf8:	b510      	push	{r4, lr}
 8005bfa:	4b0b      	ldr	r3, [pc, #44]	@ (8005c28 <global_stdio_init.part.0+0x30>)
 8005bfc:	4c0b      	ldr	r4, [pc, #44]	@ (8005c2c <global_stdio_init.part.0+0x34>)
 8005bfe:	4a0c      	ldr	r2, [pc, #48]	@ (8005c30 <global_stdio_init.part.0+0x38>)
 8005c00:	601a      	str	r2, [r3, #0]
 8005c02:	4620      	mov	r0, r4
 8005c04:	2200      	movs	r2, #0
 8005c06:	2104      	movs	r1, #4
 8005c08:	f7ff ff94 	bl	8005b34 <std>
 8005c0c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005c10:	2201      	movs	r2, #1
 8005c12:	2109      	movs	r1, #9
 8005c14:	f7ff ff8e 	bl	8005b34 <std>
 8005c18:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005c1c:	2202      	movs	r2, #2
 8005c1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c22:	2112      	movs	r1, #18
 8005c24:	f7ff bf86 	b.w	8005b34 <std>
 8005c28:	200145cc 	.word	0x200145cc
 8005c2c:	20014494 	.word	0x20014494
 8005c30:	08005ba1 	.word	0x08005ba1

08005c34 <__sfp_lock_acquire>:
 8005c34:	4801      	ldr	r0, [pc, #4]	@ (8005c3c <__sfp_lock_acquire+0x8>)
 8005c36:	f000 b92a 	b.w	8005e8e <__retarget_lock_acquire_recursive>
 8005c3a:	bf00      	nop
 8005c3c:	200145d5 	.word	0x200145d5

08005c40 <__sfp_lock_release>:
 8005c40:	4801      	ldr	r0, [pc, #4]	@ (8005c48 <__sfp_lock_release+0x8>)
 8005c42:	f000 b925 	b.w	8005e90 <__retarget_lock_release_recursive>
 8005c46:	bf00      	nop
 8005c48:	200145d5 	.word	0x200145d5

08005c4c <__sinit>:
 8005c4c:	b510      	push	{r4, lr}
 8005c4e:	4604      	mov	r4, r0
 8005c50:	f7ff fff0 	bl	8005c34 <__sfp_lock_acquire>
 8005c54:	6a23      	ldr	r3, [r4, #32]
 8005c56:	b11b      	cbz	r3, 8005c60 <__sinit+0x14>
 8005c58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c5c:	f7ff bff0 	b.w	8005c40 <__sfp_lock_release>
 8005c60:	4b04      	ldr	r3, [pc, #16]	@ (8005c74 <__sinit+0x28>)
 8005c62:	6223      	str	r3, [r4, #32]
 8005c64:	4b04      	ldr	r3, [pc, #16]	@ (8005c78 <__sinit+0x2c>)
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d1f5      	bne.n	8005c58 <__sinit+0xc>
 8005c6c:	f7ff ffc4 	bl	8005bf8 <global_stdio_init.part.0>
 8005c70:	e7f2      	b.n	8005c58 <__sinit+0xc>
 8005c72:	bf00      	nop
 8005c74:	08005bb9 	.word	0x08005bb9
 8005c78:	200145cc 	.word	0x200145cc

08005c7c <_fwalk_sglue>:
 8005c7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c80:	4607      	mov	r7, r0
 8005c82:	4688      	mov	r8, r1
 8005c84:	4614      	mov	r4, r2
 8005c86:	2600      	movs	r6, #0
 8005c88:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005c8c:	f1b9 0901 	subs.w	r9, r9, #1
 8005c90:	d505      	bpl.n	8005c9e <_fwalk_sglue+0x22>
 8005c92:	6824      	ldr	r4, [r4, #0]
 8005c94:	2c00      	cmp	r4, #0
 8005c96:	d1f7      	bne.n	8005c88 <_fwalk_sglue+0xc>
 8005c98:	4630      	mov	r0, r6
 8005c9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c9e:	89ab      	ldrh	r3, [r5, #12]
 8005ca0:	2b01      	cmp	r3, #1
 8005ca2:	d907      	bls.n	8005cb4 <_fwalk_sglue+0x38>
 8005ca4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005ca8:	3301      	adds	r3, #1
 8005caa:	d003      	beq.n	8005cb4 <_fwalk_sglue+0x38>
 8005cac:	4629      	mov	r1, r5
 8005cae:	4638      	mov	r0, r7
 8005cb0:	47c0      	blx	r8
 8005cb2:	4306      	orrs	r6, r0
 8005cb4:	3568      	adds	r5, #104	@ 0x68
 8005cb6:	e7e9      	b.n	8005c8c <_fwalk_sglue+0x10>

08005cb8 <sniprintf>:
 8005cb8:	b40c      	push	{r2, r3}
 8005cba:	b530      	push	{r4, r5, lr}
 8005cbc:	4b18      	ldr	r3, [pc, #96]	@ (8005d20 <sniprintf+0x68>)
 8005cbe:	1e0c      	subs	r4, r1, #0
 8005cc0:	681d      	ldr	r5, [r3, #0]
 8005cc2:	b09d      	sub	sp, #116	@ 0x74
 8005cc4:	da08      	bge.n	8005cd8 <sniprintf+0x20>
 8005cc6:	238b      	movs	r3, #139	@ 0x8b
 8005cc8:	602b      	str	r3, [r5, #0]
 8005cca:	f04f 30ff 	mov.w	r0, #4294967295
 8005cce:	b01d      	add	sp, #116	@ 0x74
 8005cd0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005cd4:	b002      	add	sp, #8
 8005cd6:	4770      	bx	lr
 8005cd8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005cdc:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005ce0:	f04f 0300 	mov.w	r3, #0
 8005ce4:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005ce6:	bf14      	ite	ne
 8005ce8:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005cec:	4623      	moveq	r3, r4
 8005cee:	9304      	str	r3, [sp, #16]
 8005cf0:	9307      	str	r3, [sp, #28]
 8005cf2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005cf6:	9002      	str	r0, [sp, #8]
 8005cf8:	9006      	str	r0, [sp, #24]
 8005cfa:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005cfe:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005d00:	ab21      	add	r3, sp, #132	@ 0x84
 8005d02:	a902      	add	r1, sp, #8
 8005d04:	4628      	mov	r0, r5
 8005d06:	9301      	str	r3, [sp, #4]
 8005d08:	f000 fa26 	bl	8006158 <_svfiprintf_r>
 8005d0c:	1c43      	adds	r3, r0, #1
 8005d0e:	bfbc      	itt	lt
 8005d10:	238b      	movlt	r3, #139	@ 0x8b
 8005d12:	602b      	strlt	r3, [r5, #0]
 8005d14:	2c00      	cmp	r4, #0
 8005d16:	d0da      	beq.n	8005cce <sniprintf+0x16>
 8005d18:	9b02      	ldr	r3, [sp, #8]
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	701a      	strb	r2, [r3, #0]
 8005d1e:	e7d6      	b.n	8005cce <sniprintf+0x16>
 8005d20:	20000024 	.word	0x20000024

08005d24 <__sread>:
 8005d24:	b510      	push	{r4, lr}
 8005d26:	460c      	mov	r4, r1
 8005d28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d2c:	f000 f878 	bl	8005e20 <_read_r>
 8005d30:	2800      	cmp	r0, #0
 8005d32:	bfab      	itete	ge
 8005d34:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005d36:	89a3      	ldrhlt	r3, [r4, #12]
 8005d38:	181b      	addge	r3, r3, r0
 8005d3a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005d3e:	bfac      	ite	ge
 8005d40:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005d42:	81a3      	strhlt	r3, [r4, #12]
 8005d44:	bd10      	pop	{r4, pc}

08005d46 <__swrite>:
 8005d46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d4a:	461f      	mov	r7, r3
 8005d4c:	898b      	ldrh	r3, [r1, #12]
 8005d4e:	05db      	lsls	r3, r3, #23
 8005d50:	4605      	mov	r5, r0
 8005d52:	460c      	mov	r4, r1
 8005d54:	4616      	mov	r6, r2
 8005d56:	d505      	bpl.n	8005d64 <__swrite+0x1e>
 8005d58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d5c:	2302      	movs	r3, #2
 8005d5e:	2200      	movs	r2, #0
 8005d60:	f000 f84c 	bl	8005dfc <_lseek_r>
 8005d64:	89a3      	ldrh	r3, [r4, #12]
 8005d66:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005d6a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005d6e:	81a3      	strh	r3, [r4, #12]
 8005d70:	4632      	mov	r2, r6
 8005d72:	463b      	mov	r3, r7
 8005d74:	4628      	mov	r0, r5
 8005d76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005d7a:	f7ff bec9 	b.w	8005b10 <_write_r>

08005d7e <__sseek>:
 8005d7e:	b510      	push	{r4, lr}
 8005d80:	460c      	mov	r4, r1
 8005d82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d86:	f000 f839 	bl	8005dfc <_lseek_r>
 8005d8a:	1c43      	adds	r3, r0, #1
 8005d8c:	89a3      	ldrh	r3, [r4, #12]
 8005d8e:	bf15      	itete	ne
 8005d90:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005d92:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005d96:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005d9a:	81a3      	strheq	r3, [r4, #12]
 8005d9c:	bf18      	it	ne
 8005d9e:	81a3      	strhne	r3, [r4, #12]
 8005da0:	bd10      	pop	{r4, pc}

08005da2 <__sclose>:
 8005da2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005da6:	f000 b819 	b.w	8005ddc <_close_r>

08005daa <memcmp>:
 8005daa:	b510      	push	{r4, lr}
 8005dac:	3901      	subs	r1, #1
 8005dae:	4402      	add	r2, r0
 8005db0:	4290      	cmp	r0, r2
 8005db2:	d101      	bne.n	8005db8 <memcmp+0xe>
 8005db4:	2000      	movs	r0, #0
 8005db6:	e005      	b.n	8005dc4 <memcmp+0x1a>
 8005db8:	7803      	ldrb	r3, [r0, #0]
 8005dba:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8005dbe:	42a3      	cmp	r3, r4
 8005dc0:	d001      	beq.n	8005dc6 <memcmp+0x1c>
 8005dc2:	1b18      	subs	r0, r3, r4
 8005dc4:	bd10      	pop	{r4, pc}
 8005dc6:	3001      	adds	r0, #1
 8005dc8:	e7f2      	b.n	8005db0 <memcmp+0x6>

08005dca <memset>:
 8005dca:	4402      	add	r2, r0
 8005dcc:	4603      	mov	r3, r0
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d100      	bne.n	8005dd4 <memset+0xa>
 8005dd2:	4770      	bx	lr
 8005dd4:	f803 1b01 	strb.w	r1, [r3], #1
 8005dd8:	e7f9      	b.n	8005dce <memset+0x4>
	...

08005ddc <_close_r>:
 8005ddc:	b538      	push	{r3, r4, r5, lr}
 8005dde:	4d06      	ldr	r5, [pc, #24]	@ (8005df8 <_close_r+0x1c>)
 8005de0:	2300      	movs	r3, #0
 8005de2:	4604      	mov	r4, r0
 8005de4:	4608      	mov	r0, r1
 8005de6:	602b      	str	r3, [r5, #0]
 8005de8:	f000 fdec 	bl	80069c4 <_close>
 8005dec:	1c43      	adds	r3, r0, #1
 8005dee:	d102      	bne.n	8005df6 <_close_r+0x1a>
 8005df0:	682b      	ldr	r3, [r5, #0]
 8005df2:	b103      	cbz	r3, 8005df6 <_close_r+0x1a>
 8005df4:	6023      	str	r3, [r4, #0]
 8005df6:	bd38      	pop	{r3, r4, r5, pc}
 8005df8:	200145d0 	.word	0x200145d0

08005dfc <_lseek_r>:
 8005dfc:	b538      	push	{r3, r4, r5, lr}
 8005dfe:	4d07      	ldr	r5, [pc, #28]	@ (8005e1c <_lseek_r+0x20>)
 8005e00:	4604      	mov	r4, r0
 8005e02:	4608      	mov	r0, r1
 8005e04:	4611      	mov	r1, r2
 8005e06:	2200      	movs	r2, #0
 8005e08:	602a      	str	r2, [r5, #0]
 8005e0a:	461a      	mov	r2, r3
 8005e0c:	f000 fdcb 	bl	80069a6 <_lseek>
 8005e10:	1c43      	adds	r3, r0, #1
 8005e12:	d102      	bne.n	8005e1a <_lseek_r+0x1e>
 8005e14:	682b      	ldr	r3, [r5, #0]
 8005e16:	b103      	cbz	r3, 8005e1a <_lseek_r+0x1e>
 8005e18:	6023      	str	r3, [r4, #0]
 8005e1a:	bd38      	pop	{r3, r4, r5, pc}
 8005e1c:	200145d0 	.word	0x200145d0

08005e20 <_read_r>:
 8005e20:	b538      	push	{r3, r4, r5, lr}
 8005e22:	4d07      	ldr	r5, [pc, #28]	@ (8005e40 <_read_r+0x20>)
 8005e24:	4604      	mov	r4, r0
 8005e26:	4608      	mov	r0, r1
 8005e28:	4611      	mov	r1, r2
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	602a      	str	r2, [r5, #0]
 8005e2e:	461a      	mov	r2, r3
 8005e30:	f000 fd63 	bl	80068fa <_read>
 8005e34:	1c43      	adds	r3, r0, #1
 8005e36:	d102      	bne.n	8005e3e <_read_r+0x1e>
 8005e38:	682b      	ldr	r3, [r5, #0]
 8005e3a:	b103      	cbz	r3, 8005e3e <_read_r+0x1e>
 8005e3c:	6023      	str	r3, [r4, #0]
 8005e3e:	bd38      	pop	{r3, r4, r5, pc}
 8005e40:	200145d0 	.word	0x200145d0

08005e44 <__libc_init_array>:
 8005e44:	b570      	push	{r4, r5, r6, lr}
 8005e46:	4d0d      	ldr	r5, [pc, #52]	@ (8005e7c <__libc_init_array+0x38>)
 8005e48:	4c0d      	ldr	r4, [pc, #52]	@ (8005e80 <__libc_init_array+0x3c>)
 8005e4a:	1b64      	subs	r4, r4, r5
 8005e4c:	10a4      	asrs	r4, r4, #2
 8005e4e:	2600      	movs	r6, #0
 8005e50:	42a6      	cmp	r6, r4
 8005e52:	d109      	bne.n	8005e68 <__libc_init_array+0x24>
 8005e54:	4d0b      	ldr	r5, [pc, #44]	@ (8005e84 <__libc_init_array+0x40>)
 8005e56:	4c0c      	ldr	r4, [pc, #48]	@ (8005e88 <__libc_init_array+0x44>)
 8005e58:	f000 ff7c 	bl	8006d54 <_init>
 8005e5c:	1b64      	subs	r4, r4, r5
 8005e5e:	10a4      	asrs	r4, r4, #2
 8005e60:	2600      	movs	r6, #0
 8005e62:	42a6      	cmp	r6, r4
 8005e64:	d105      	bne.n	8005e72 <__libc_init_array+0x2e>
 8005e66:	bd70      	pop	{r4, r5, r6, pc}
 8005e68:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e6c:	4798      	blx	r3
 8005e6e:	3601      	adds	r6, #1
 8005e70:	e7ee      	b.n	8005e50 <__libc_init_array+0xc>
 8005e72:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e76:	4798      	blx	r3
 8005e78:	3601      	adds	r6, #1
 8005e7a:	e7f2      	b.n	8005e62 <__libc_init_array+0x1e>
 8005e7c:	08006f20 	.word	0x08006f20
 8005e80:	08006f20 	.word	0x08006f20
 8005e84:	08006f20 	.word	0x08006f20
 8005e88:	08006f24 	.word	0x08006f24

08005e8c <__retarget_lock_init_recursive>:
 8005e8c:	4770      	bx	lr

08005e8e <__retarget_lock_acquire_recursive>:
 8005e8e:	4770      	bx	lr

08005e90 <__retarget_lock_release_recursive>:
 8005e90:	4770      	bx	lr

08005e92 <memcpy>:
 8005e92:	440a      	add	r2, r1
 8005e94:	4291      	cmp	r1, r2
 8005e96:	f100 33ff 	add.w	r3, r0, #4294967295
 8005e9a:	d100      	bne.n	8005e9e <memcpy+0xc>
 8005e9c:	4770      	bx	lr
 8005e9e:	b510      	push	{r4, lr}
 8005ea0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005ea4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005ea8:	4291      	cmp	r1, r2
 8005eaa:	d1f9      	bne.n	8005ea0 <memcpy+0xe>
 8005eac:	bd10      	pop	{r4, pc}
	...

08005eb0 <_free_r>:
 8005eb0:	b538      	push	{r3, r4, r5, lr}
 8005eb2:	4605      	mov	r5, r0
 8005eb4:	2900      	cmp	r1, #0
 8005eb6:	d041      	beq.n	8005f3c <_free_r+0x8c>
 8005eb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ebc:	1f0c      	subs	r4, r1, #4
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	bfb8      	it	lt
 8005ec2:	18e4      	addlt	r4, r4, r3
 8005ec4:	f000 f8e0 	bl	8006088 <__malloc_lock>
 8005ec8:	4a1d      	ldr	r2, [pc, #116]	@ (8005f40 <_free_r+0x90>)
 8005eca:	6813      	ldr	r3, [r2, #0]
 8005ecc:	b933      	cbnz	r3, 8005edc <_free_r+0x2c>
 8005ece:	6063      	str	r3, [r4, #4]
 8005ed0:	6014      	str	r4, [r2, #0]
 8005ed2:	4628      	mov	r0, r5
 8005ed4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005ed8:	f000 b8dc 	b.w	8006094 <__malloc_unlock>
 8005edc:	42a3      	cmp	r3, r4
 8005ede:	d908      	bls.n	8005ef2 <_free_r+0x42>
 8005ee0:	6820      	ldr	r0, [r4, #0]
 8005ee2:	1821      	adds	r1, r4, r0
 8005ee4:	428b      	cmp	r3, r1
 8005ee6:	bf01      	itttt	eq
 8005ee8:	6819      	ldreq	r1, [r3, #0]
 8005eea:	685b      	ldreq	r3, [r3, #4]
 8005eec:	1809      	addeq	r1, r1, r0
 8005eee:	6021      	streq	r1, [r4, #0]
 8005ef0:	e7ed      	b.n	8005ece <_free_r+0x1e>
 8005ef2:	461a      	mov	r2, r3
 8005ef4:	685b      	ldr	r3, [r3, #4]
 8005ef6:	b10b      	cbz	r3, 8005efc <_free_r+0x4c>
 8005ef8:	42a3      	cmp	r3, r4
 8005efa:	d9fa      	bls.n	8005ef2 <_free_r+0x42>
 8005efc:	6811      	ldr	r1, [r2, #0]
 8005efe:	1850      	adds	r0, r2, r1
 8005f00:	42a0      	cmp	r0, r4
 8005f02:	d10b      	bne.n	8005f1c <_free_r+0x6c>
 8005f04:	6820      	ldr	r0, [r4, #0]
 8005f06:	4401      	add	r1, r0
 8005f08:	1850      	adds	r0, r2, r1
 8005f0a:	4283      	cmp	r3, r0
 8005f0c:	6011      	str	r1, [r2, #0]
 8005f0e:	d1e0      	bne.n	8005ed2 <_free_r+0x22>
 8005f10:	6818      	ldr	r0, [r3, #0]
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	6053      	str	r3, [r2, #4]
 8005f16:	4408      	add	r0, r1
 8005f18:	6010      	str	r0, [r2, #0]
 8005f1a:	e7da      	b.n	8005ed2 <_free_r+0x22>
 8005f1c:	d902      	bls.n	8005f24 <_free_r+0x74>
 8005f1e:	230c      	movs	r3, #12
 8005f20:	602b      	str	r3, [r5, #0]
 8005f22:	e7d6      	b.n	8005ed2 <_free_r+0x22>
 8005f24:	6820      	ldr	r0, [r4, #0]
 8005f26:	1821      	adds	r1, r4, r0
 8005f28:	428b      	cmp	r3, r1
 8005f2a:	bf04      	itt	eq
 8005f2c:	6819      	ldreq	r1, [r3, #0]
 8005f2e:	685b      	ldreq	r3, [r3, #4]
 8005f30:	6063      	str	r3, [r4, #4]
 8005f32:	bf04      	itt	eq
 8005f34:	1809      	addeq	r1, r1, r0
 8005f36:	6021      	streq	r1, [r4, #0]
 8005f38:	6054      	str	r4, [r2, #4]
 8005f3a:	e7ca      	b.n	8005ed2 <_free_r+0x22>
 8005f3c:	bd38      	pop	{r3, r4, r5, pc}
 8005f3e:	bf00      	nop
 8005f40:	200145dc 	.word	0x200145dc

08005f44 <sbrk_aligned>:
 8005f44:	b570      	push	{r4, r5, r6, lr}
 8005f46:	4e0f      	ldr	r6, [pc, #60]	@ (8005f84 <sbrk_aligned+0x40>)
 8005f48:	460c      	mov	r4, r1
 8005f4a:	6831      	ldr	r1, [r6, #0]
 8005f4c:	4605      	mov	r5, r0
 8005f4e:	b911      	cbnz	r1, 8005f56 <sbrk_aligned+0x12>
 8005f50:	f000 fc50 	bl	80067f4 <_sbrk_r>
 8005f54:	6030      	str	r0, [r6, #0]
 8005f56:	4621      	mov	r1, r4
 8005f58:	4628      	mov	r0, r5
 8005f5a:	f000 fc4b 	bl	80067f4 <_sbrk_r>
 8005f5e:	1c43      	adds	r3, r0, #1
 8005f60:	d103      	bne.n	8005f6a <sbrk_aligned+0x26>
 8005f62:	f04f 34ff 	mov.w	r4, #4294967295
 8005f66:	4620      	mov	r0, r4
 8005f68:	bd70      	pop	{r4, r5, r6, pc}
 8005f6a:	1cc4      	adds	r4, r0, #3
 8005f6c:	f024 0403 	bic.w	r4, r4, #3
 8005f70:	42a0      	cmp	r0, r4
 8005f72:	d0f8      	beq.n	8005f66 <sbrk_aligned+0x22>
 8005f74:	1a21      	subs	r1, r4, r0
 8005f76:	4628      	mov	r0, r5
 8005f78:	f000 fc3c 	bl	80067f4 <_sbrk_r>
 8005f7c:	3001      	adds	r0, #1
 8005f7e:	d1f2      	bne.n	8005f66 <sbrk_aligned+0x22>
 8005f80:	e7ef      	b.n	8005f62 <sbrk_aligned+0x1e>
 8005f82:	bf00      	nop
 8005f84:	200145d8 	.word	0x200145d8

08005f88 <_malloc_r>:
 8005f88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f8c:	1ccd      	adds	r5, r1, #3
 8005f8e:	f025 0503 	bic.w	r5, r5, #3
 8005f92:	3508      	adds	r5, #8
 8005f94:	2d0c      	cmp	r5, #12
 8005f96:	bf38      	it	cc
 8005f98:	250c      	movcc	r5, #12
 8005f9a:	2d00      	cmp	r5, #0
 8005f9c:	4606      	mov	r6, r0
 8005f9e:	db01      	blt.n	8005fa4 <_malloc_r+0x1c>
 8005fa0:	42a9      	cmp	r1, r5
 8005fa2:	d904      	bls.n	8005fae <_malloc_r+0x26>
 8005fa4:	230c      	movs	r3, #12
 8005fa6:	6033      	str	r3, [r6, #0]
 8005fa8:	2000      	movs	r0, #0
 8005faa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005fae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006084 <_malloc_r+0xfc>
 8005fb2:	f000 f869 	bl	8006088 <__malloc_lock>
 8005fb6:	f8d8 3000 	ldr.w	r3, [r8]
 8005fba:	461c      	mov	r4, r3
 8005fbc:	bb44      	cbnz	r4, 8006010 <_malloc_r+0x88>
 8005fbe:	4629      	mov	r1, r5
 8005fc0:	4630      	mov	r0, r6
 8005fc2:	f7ff ffbf 	bl	8005f44 <sbrk_aligned>
 8005fc6:	1c43      	adds	r3, r0, #1
 8005fc8:	4604      	mov	r4, r0
 8005fca:	d158      	bne.n	800607e <_malloc_r+0xf6>
 8005fcc:	f8d8 4000 	ldr.w	r4, [r8]
 8005fd0:	4627      	mov	r7, r4
 8005fd2:	2f00      	cmp	r7, #0
 8005fd4:	d143      	bne.n	800605e <_malloc_r+0xd6>
 8005fd6:	2c00      	cmp	r4, #0
 8005fd8:	d04b      	beq.n	8006072 <_malloc_r+0xea>
 8005fda:	6823      	ldr	r3, [r4, #0]
 8005fdc:	4639      	mov	r1, r7
 8005fde:	4630      	mov	r0, r6
 8005fe0:	eb04 0903 	add.w	r9, r4, r3
 8005fe4:	f000 fc06 	bl	80067f4 <_sbrk_r>
 8005fe8:	4581      	cmp	r9, r0
 8005fea:	d142      	bne.n	8006072 <_malloc_r+0xea>
 8005fec:	6821      	ldr	r1, [r4, #0]
 8005fee:	1a6d      	subs	r5, r5, r1
 8005ff0:	4629      	mov	r1, r5
 8005ff2:	4630      	mov	r0, r6
 8005ff4:	f7ff ffa6 	bl	8005f44 <sbrk_aligned>
 8005ff8:	3001      	adds	r0, #1
 8005ffa:	d03a      	beq.n	8006072 <_malloc_r+0xea>
 8005ffc:	6823      	ldr	r3, [r4, #0]
 8005ffe:	442b      	add	r3, r5
 8006000:	6023      	str	r3, [r4, #0]
 8006002:	f8d8 3000 	ldr.w	r3, [r8]
 8006006:	685a      	ldr	r2, [r3, #4]
 8006008:	bb62      	cbnz	r2, 8006064 <_malloc_r+0xdc>
 800600a:	f8c8 7000 	str.w	r7, [r8]
 800600e:	e00f      	b.n	8006030 <_malloc_r+0xa8>
 8006010:	6822      	ldr	r2, [r4, #0]
 8006012:	1b52      	subs	r2, r2, r5
 8006014:	d420      	bmi.n	8006058 <_malloc_r+0xd0>
 8006016:	2a0b      	cmp	r2, #11
 8006018:	d917      	bls.n	800604a <_malloc_r+0xc2>
 800601a:	1961      	adds	r1, r4, r5
 800601c:	42a3      	cmp	r3, r4
 800601e:	6025      	str	r5, [r4, #0]
 8006020:	bf18      	it	ne
 8006022:	6059      	strne	r1, [r3, #4]
 8006024:	6863      	ldr	r3, [r4, #4]
 8006026:	bf08      	it	eq
 8006028:	f8c8 1000 	streq.w	r1, [r8]
 800602c:	5162      	str	r2, [r4, r5]
 800602e:	604b      	str	r3, [r1, #4]
 8006030:	4630      	mov	r0, r6
 8006032:	f000 f82f 	bl	8006094 <__malloc_unlock>
 8006036:	f104 000b 	add.w	r0, r4, #11
 800603a:	1d23      	adds	r3, r4, #4
 800603c:	f020 0007 	bic.w	r0, r0, #7
 8006040:	1ac2      	subs	r2, r0, r3
 8006042:	bf1c      	itt	ne
 8006044:	1a1b      	subne	r3, r3, r0
 8006046:	50a3      	strne	r3, [r4, r2]
 8006048:	e7af      	b.n	8005faa <_malloc_r+0x22>
 800604a:	6862      	ldr	r2, [r4, #4]
 800604c:	42a3      	cmp	r3, r4
 800604e:	bf0c      	ite	eq
 8006050:	f8c8 2000 	streq.w	r2, [r8]
 8006054:	605a      	strne	r2, [r3, #4]
 8006056:	e7eb      	b.n	8006030 <_malloc_r+0xa8>
 8006058:	4623      	mov	r3, r4
 800605a:	6864      	ldr	r4, [r4, #4]
 800605c:	e7ae      	b.n	8005fbc <_malloc_r+0x34>
 800605e:	463c      	mov	r4, r7
 8006060:	687f      	ldr	r7, [r7, #4]
 8006062:	e7b6      	b.n	8005fd2 <_malloc_r+0x4a>
 8006064:	461a      	mov	r2, r3
 8006066:	685b      	ldr	r3, [r3, #4]
 8006068:	42a3      	cmp	r3, r4
 800606a:	d1fb      	bne.n	8006064 <_malloc_r+0xdc>
 800606c:	2300      	movs	r3, #0
 800606e:	6053      	str	r3, [r2, #4]
 8006070:	e7de      	b.n	8006030 <_malloc_r+0xa8>
 8006072:	230c      	movs	r3, #12
 8006074:	6033      	str	r3, [r6, #0]
 8006076:	4630      	mov	r0, r6
 8006078:	f000 f80c 	bl	8006094 <__malloc_unlock>
 800607c:	e794      	b.n	8005fa8 <_malloc_r+0x20>
 800607e:	6005      	str	r5, [r0, #0]
 8006080:	e7d6      	b.n	8006030 <_malloc_r+0xa8>
 8006082:	bf00      	nop
 8006084:	200145dc 	.word	0x200145dc

08006088 <__malloc_lock>:
 8006088:	4801      	ldr	r0, [pc, #4]	@ (8006090 <__malloc_lock+0x8>)
 800608a:	f7ff bf00 	b.w	8005e8e <__retarget_lock_acquire_recursive>
 800608e:	bf00      	nop
 8006090:	200145d4 	.word	0x200145d4

08006094 <__malloc_unlock>:
 8006094:	4801      	ldr	r0, [pc, #4]	@ (800609c <__malloc_unlock+0x8>)
 8006096:	f7ff befb 	b.w	8005e90 <__retarget_lock_release_recursive>
 800609a:	bf00      	nop
 800609c:	200145d4 	.word	0x200145d4

080060a0 <__ssputs_r>:
 80060a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060a4:	688e      	ldr	r6, [r1, #8]
 80060a6:	461f      	mov	r7, r3
 80060a8:	42be      	cmp	r6, r7
 80060aa:	680b      	ldr	r3, [r1, #0]
 80060ac:	4682      	mov	sl, r0
 80060ae:	460c      	mov	r4, r1
 80060b0:	4690      	mov	r8, r2
 80060b2:	d82d      	bhi.n	8006110 <__ssputs_r+0x70>
 80060b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80060b8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80060bc:	d026      	beq.n	800610c <__ssputs_r+0x6c>
 80060be:	6965      	ldr	r5, [r4, #20]
 80060c0:	6909      	ldr	r1, [r1, #16]
 80060c2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80060c6:	eba3 0901 	sub.w	r9, r3, r1
 80060ca:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80060ce:	1c7b      	adds	r3, r7, #1
 80060d0:	444b      	add	r3, r9
 80060d2:	106d      	asrs	r5, r5, #1
 80060d4:	429d      	cmp	r5, r3
 80060d6:	bf38      	it	cc
 80060d8:	461d      	movcc	r5, r3
 80060da:	0553      	lsls	r3, r2, #21
 80060dc:	d527      	bpl.n	800612e <__ssputs_r+0x8e>
 80060de:	4629      	mov	r1, r5
 80060e0:	f7ff ff52 	bl	8005f88 <_malloc_r>
 80060e4:	4606      	mov	r6, r0
 80060e6:	b360      	cbz	r0, 8006142 <__ssputs_r+0xa2>
 80060e8:	6921      	ldr	r1, [r4, #16]
 80060ea:	464a      	mov	r2, r9
 80060ec:	f7ff fed1 	bl	8005e92 <memcpy>
 80060f0:	89a3      	ldrh	r3, [r4, #12]
 80060f2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80060f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80060fa:	81a3      	strh	r3, [r4, #12]
 80060fc:	6126      	str	r6, [r4, #16]
 80060fe:	6165      	str	r5, [r4, #20]
 8006100:	444e      	add	r6, r9
 8006102:	eba5 0509 	sub.w	r5, r5, r9
 8006106:	6026      	str	r6, [r4, #0]
 8006108:	60a5      	str	r5, [r4, #8]
 800610a:	463e      	mov	r6, r7
 800610c:	42be      	cmp	r6, r7
 800610e:	d900      	bls.n	8006112 <__ssputs_r+0x72>
 8006110:	463e      	mov	r6, r7
 8006112:	6820      	ldr	r0, [r4, #0]
 8006114:	4632      	mov	r2, r6
 8006116:	4641      	mov	r1, r8
 8006118:	f000 fb52 	bl	80067c0 <memmove>
 800611c:	68a3      	ldr	r3, [r4, #8]
 800611e:	1b9b      	subs	r3, r3, r6
 8006120:	60a3      	str	r3, [r4, #8]
 8006122:	6823      	ldr	r3, [r4, #0]
 8006124:	4433      	add	r3, r6
 8006126:	6023      	str	r3, [r4, #0]
 8006128:	2000      	movs	r0, #0
 800612a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800612e:	462a      	mov	r2, r5
 8006130:	f000 fb70 	bl	8006814 <_realloc_r>
 8006134:	4606      	mov	r6, r0
 8006136:	2800      	cmp	r0, #0
 8006138:	d1e0      	bne.n	80060fc <__ssputs_r+0x5c>
 800613a:	6921      	ldr	r1, [r4, #16]
 800613c:	4650      	mov	r0, sl
 800613e:	f7ff feb7 	bl	8005eb0 <_free_r>
 8006142:	230c      	movs	r3, #12
 8006144:	f8ca 3000 	str.w	r3, [sl]
 8006148:	89a3      	ldrh	r3, [r4, #12]
 800614a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800614e:	81a3      	strh	r3, [r4, #12]
 8006150:	f04f 30ff 	mov.w	r0, #4294967295
 8006154:	e7e9      	b.n	800612a <__ssputs_r+0x8a>
	...

08006158 <_svfiprintf_r>:
 8006158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800615c:	4698      	mov	r8, r3
 800615e:	898b      	ldrh	r3, [r1, #12]
 8006160:	061b      	lsls	r3, r3, #24
 8006162:	b09d      	sub	sp, #116	@ 0x74
 8006164:	4607      	mov	r7, r0
 8006166:	460d      	mov	r5, r1
 8006168:	4614      	mov	r4, r2
 800616a:	d510      	bpl.n	800618e <_svfiprintf_r+0x36>
 800616c:	690b      	ldr	r3, [r1, #16]
 800616e:	b973      	cbnz	r3, 800618e <_svfiprintf_r+0x36>
 8006170:	2140      	movs	r1, #64	@ 0x40
 8006172:	f7ff ff09 	bl	8005f88 <_malloc_r>
 8006176:	6028      	str	r0, [r5, #0]
 8006178:	6128      	str	r0, [r5, #16]
 800617a:	b930      	cbnz	r0, 800618a <_svfiprintf_r+0x32>
 800617c:	230c      	movs	r3, #12
 800617e:	603b      	str	r3, [r7, #0]
 8006180:	f04f 30ff 	mov.w	r0, #4294967295
 8006184:	b01d      	add	sp, #116	@ 0x74
 8006186:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800618a:	2340      	movs	r3, #64	@ 0x40
 800618c:	616b      	str	r3, [r5, #20]
 800618e:	2300      	movs	r3, #0
 8006190:	9309      	str	r3, [sp, #36]	@ 0x24
 8006192:	2320      	movs	r3, #32
 8006194:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006198:	f8cd 800c 	str.w	r8, [sp, #12]
 800619c:	2330      	movs	r3, #48	@ 0x30
 800619e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800633c <_svfiprintf_r+0x1e4>
 80061a2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80061a6:	f04f 0901 	mov.w	r9, #1
 80061aa:	4623      	mov	r3, r4
 80061ac:	469a      	mov	sl, r3
 80061ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80061b2:	b10a      	cbz	r2, 80061b8 <_svfiprintf_r+0x60>
 80061b4:	2a25      	cmp	r2, #37	@ 0x25
 80061b6:	d1f9      	bne.n	80061ac <_svfiprintf_r+0x54>
 80061b8:	ebba 0b04 	subs.w	fp, sl, r4
 80061bc:	d00b      	beq.n	80061d6 <_svfiprintf_r+0x7e>
 80061be:	465b      	mov	r3, fp
 80061c0:	4622      	mov	r2, r4
 80061c2:	4629      	mov	r1, r5
 80061c4:	4638      	mov	r0, r7
 80061c6:	f7ff ff6b 	bl	80060a0 <__ssputs_r>
 80061ca:	3001      	adds	r0, #1
 80061cc:	f000 80a7 	beq.w	800631e <_svfiprintf_r+0x1c6>
 80061d0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80061d2:	445a      	add	r2, fp
 80061d4:	9209      	str	r2, [sp, #36]	@ 0x24
 80061d6:	f89a 3000 	ldrb.w	r3, [sl]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	f000 809f 	beq.w	800631e <_svfiprintf_r+0x1c6>
 80061e0:	2300      	movs	r3, #0
 80061e2:	f04f 32ff 	mov.w	r2, #4294967295
 80061e6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80061ea:	f10a 0a01 	add.w	sl, sl, #1
 80061ee:	9304      	str	r3, [sp, #16]
 80061f0:	9307      	str	r3, [sp, #28]
 80061f2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80061f6:	931a      	str	r3, [sp, #104]	@ 0x68
 80061f8:	4654      	mov	r4, sl
 80061fa:	2205      	movs	r2, #5
 80061fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006200:	484e      	ldr	r0, [pc, #312]	@ (800633c <_svfiprintf_r+0x1e4>)
 8006202:	f7fa f83d 	bl	8000280 <memchr>
 8006206:	9a04      	ldr	r2, [sp, #16]
 8006208:	b9d8      	cbnz	r0, 8006242 <_svfiprintf_r+0xea>
 800620a:	06d0      	lsls	r0, r2, #27
 800620c:	bf44      	itt	mi
 800620e:	2320      	movmi	r3, #32
 8006210:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006214:	0711      	lsls	r1, r2, #28
 8006216:	bf44      	itt	mi
 8006218:	232b      	movmi	r3, #43	@ 0x2b
 800621a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800621e:	f89a 3000 	ldrb.w	r3, [sl]
 8006222:	2b2a      	cmp	r3, #42	@ 0x2a
 8006224:	d015      	beq.n	8006252 <_svfiprintf_r+0xfa>
 8006226:	9a07      	ldr	r2, [sp, #28]
 8006228:	4654      	mov	r4, sl
 800622a:	2000      	movs	r0, #0
 800622c:	f04f 0c0a 	mov.w	ip, #10
 8006230:	4621      	mov	r1, r4
 8006232:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006236:	3b30      	subs	r3, #48	@ 0x30
 8006238:	2b09      	cmp	r3, #9
 800623a:	d94b      	bls.n	80062d4 <_svfiprintf_r+0x17c>
 800623c:	b1b0      	cbz	r0, 800626c <_svfiprintf_r+0x114>
 800623e:	9207      	str	r2, [sp, #28]
 8006240:	e014      	b.n	800626c <_svfiprintf_r+0x114>
 8006242:	eba0 0308 	sub.w	r3, r0, r8
 8006246:	fa09 f303 	lsl.w	r3, r9, r3
 800624a:	4313      	orrs	r3, r2
 800624c:	9304      	str	r3, [sp, #16]
 800624e:	46a2      	mov	sl, r4
 8006250:	e7d2      	b.n	80061f8 <_svfiprintf_r+0xa0>
 8006252:	9b03      	ldr	r3, [sp, #12]
 8006254:	1d19      	adds	r1, r3, #4
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	9103      	str	r1, [sp, #12]
 800625a:	2b00      	cmp	r3, #0
 800625c:	bfbb      	ittet	lt
 800625e:	425b      	neglt	r3, r3
 8006260:	f042 0202 	orrlt.w	r2, r2, #2
 8006264:	9307      	strge	r3, [sp, #28]
 8006266:	9307      	strlt	r3, [sp, #28]
 8006268:	bfb8      	it	lt
 800626a:	9204      	strlt	r2, [sp, #16]
 800626c:	7823      	ldrb	r3, [r4, #0]
 800626e:	2b2e      	cmp	r3, #46	@ 0x2e
 8006270:	d10a      	bne.n	8006288 <_svfiprintf_r+0x130>
 8006272:	7863      	ldrb	r3, [r4, #1]
 8006274:	2b2a      	cmp	r3, #42	@ 0x2a
 8006276:	d132      	bne.n	80062de <_svfiprintf_r+0x186>
 8006278:	9b03      	ldr	r3, [sp, #12]
 800627a:	1d1a      	adds	r2, r3, #4
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	9203      	str	r2, [sp, #12]
 8006280:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006284:	3402      	adds	r4, #2
 8006286:	9305      	str	r3, [sp, #20]
 8006288:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800634c <_svfiprintf_r+0x1f4>
 800628c:	7821      	ldrb	r1, [r4, #0]
 800628e:	2203      	movs	r2, #3
 8006290:	4650      	mov	r0, sl
 8006292:	f7f9 fff5 	bl	8000280 <memchr>
 8006296:	b138      	cbz	r0, 80062a8 <_svfiprintf_r+0x150>
 8006298:	9b04      	ldr	r3, [sp, #16]
 800629a:	eba0 000a 	sub.w	r0, r0, sl
 800629e:	2240      	movs	r2, #64	@ 0x40
 80062a0:	4082      	lsls	r2, r0
 80062a2:	4313      	orrs	r3, r2
 80062a4:	3401      	adds	r4, #1
 80062a6:	9304      	str	r3, [sp, #16]
 80062a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062ac:	4824      	ldr	r0, [pc, #144]	@ (8006340 <_svfiprintf_r+0x1e8>)
 80062ae:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80062b2:	2206      	movs	r2, #6
 80062b4:	f7f9 ffe4 	bl	8000280 <memchr>
 80062b8:	2800      	cmp	r0, #0
 80062ba:	d036      	beq.n	800632a <_svfiprintf_r+0x1d2>
 80062bc:	4b21      	ldr	r3, [pc, #132]	@ (8006344 <_svfiprintf_r+0x1ec>)
 80062be:	bb1b      	cbnz	r3, 8006308 <_svfiprintf_r+0x1b0>
 80062c0:	9b03      	ldr	r3, [sp, #12]
 80062c2:	3307      	adds	r3, #7
 80062c4:	f023 0307 	bic.w	r3, r3, #7
 80062c8:	3308      	adds	r3, #8
 80062ca:	9303      	str	r3, [sp, #12]
 80062cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062ce:	4433      	add	r3, r6
 80062d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80062d2:	e76a      	b.n	80061aa <_svfiprintf_r+0x52>
 80062d4:	fb0c 3202 	mla	r2, ip, r2, r3
 80062d8:	460c      	mov	r4, r1
 80062da:	2001      	movs	r0, #1
 80062dc:	e7a8      	b.n	8006230 <_svfiprintf_r+0xd8>
 80062de:	2300      	movs	r3, #0
 80062e0:	3401      	adds	r4, #1
 80062e2:	9305      	str	r3, [sp, #20]
 80062e4:	4619      	mov	r1, r3
 80062e6:	f04f 0c0a 	mov.w	ip, #10
 80062ea:	4620      	mov	r0, r4
 80062ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80062f0:	3a30      	subs	r2, #48	@ 0x30
 80062f2:	2a09      	cmp	r2, #9
 80062f4:	d903      	bls.n	80062fe <_svfiprintf_r+0x1a6>
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d0c6      	beq.n	8006288 <_svfiprintf_r+0x130>
 80062fa:	9105      	str	r1, [sp, #20]
 80062fc:	e7c4      	b.n	8006288 <_svfiprintf_r+0x130>
 80062fe:	fb0c 2101 	mla	r1, ip, r1, r2
 8006302:	4604      	mov	r4, r0
 8006304:	2301      	movs	r3, #1
 8006306:	e7f0      	b.n	80062ea <_svfiprintf_r+0x192>
 8006308:	ab03      	add	r3, sp, #12
 800630a:	9300      	str	r3, [sp, #0]
 800630c:	462a      	mov	r2, r5
 800630e:	4b0e      	ldr	r3, [pc, #56]	@ (8006348 <_svfiprintf_r+0x1f0>)
 8006310:	a904      	add	r1, sp, #16
 8006312:	4638      	mov	r0, r7
 8006314:	f3af 8000 	nop.w
 8006318:	1c42      	adds	r2, r0, #1
 800631a:	4606      	mov	r6, r0
 800631c:	d1d6      	bne.n	80062cc <_svfiprintf_r+0x174>
 800631e:	89ab      	ldrh	r3, [r5, #12]
 8006320:	065b      	lsls	r3, r3, #25
 8006322:	f53f af2d 	bmi.w	8006180 <_svfiprintf_r+0x28>
 8006326:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006328:	e72c      	b.n	8006184 <_svfiprintf_r+0x2c>
 800632a:	ab03      	add	r3, sp, #12
 800632c:	9300      	str	r3, [sp, #0]
 800632e:	462a      	mov	r2, r5
 8006330:	4b05      	ldr	r3, [pc, #20]	@ (8006348 <_svfiprintf_r+0x1f0>)
 8006332:	a904      	add	r1, sp, #16
 8006334:	4638      	mov	r0, r7
 8006336:	f000 f879 	bl	800642c <_printf_i>
 800633a:	e7ed      	b.n	8006318 <_svfiprintf_r+0x1c0>
 800633c:	08006ec8 	.word	0x08006ec8
 8006340:	08006ed2 	.word	0x08006ed2
 8006344:	00000000 	.word	0x00000000
 8006348:	080060a1 	.word	0x080060a1
 800634c:	08006ece 	.word	0x08006ece

08006350 <_printf_common>:
 8006350:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006354:	4616      	mov	r6, r2
 8006356:	4698      	mov	r8, r3
 8006358:	688a      	ldr	r2, [r1, #8]
 800635a:	690b      	ldr	r3, [r1, #16]
 800635c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006360:	4293      	cmp	r3, r2
 8006362:	bfb8      	it	lt
 8006364:	4613      	movlt	r3, r2
 8006366:	6033      	str	r3, [r6, #0]
 8006368:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800636c:	4607      	mov	r7, r0
 800636e:	460c      	mov	r4, r1
 8006370:	b10a      	cbz	r2, 8006376 <_printf_common+0x26>
 8006372:	3301      	adds	r3, #1
 8006374:	6033      	str	r3, [r6, #0]
 8006376:	6823      	ldr	r3, [r4, #0]
 8006378:	0699      	lsls	r1, r3, #26
 800637a:	bf42      	ittt	mi
 800637c:	6833      	ldrmi	r3, [r6, #0]
 800637e:	3302      	addmi	r3, #2
 8006380:	6033      	strmi	r3, [r6, #0]
 8006382:	6825      	ldr	r5, [r4, #0]
 8006384:	f015 0506 	ands.w	r5, r5, #6
 8006388:	d106      	bne.n	8006398 <_printf_common+0x48>
 800638a:	f104 0a19 	add.w	sl, r4, #25
 800638e:	68e3      	ldr	r3, [r4, #12]
 8006390:	6832      	ldr	r2, [r6, #0]
 8006392:	1a9b      	subs	r3, r3, r2
 8006394:	42ab      	cmp	r3, r5
 8006396:	dc26      	bgt.n	80063e6 <_printf_common+0x96>
 8006398:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800639c:	6822      	ldr	r2, [r4, #0]
 800639e:	3b00      	subs	r3, #0
 80063a0:	bf18      	it	ne
 80063a2:	2301      	movne	r3, #1
 80063a4:	0692      	lsls	r2, r2, #26
 80063a6:	d42b      	bmi.n	8006400 <_printf_common+0xb0>
 80063a8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80063ac:	4641      	mov	r1, r8
 80063ae:	4638      	mov	r0, r7
 80063b0:	47c8      	blx	r9
 80063b2:	3001      	adds	r0, #1
 80063b4:	d01e      	beq.n	80063f4 <_printf_common+0xa4>
 80063b6:	6823      	ldr	r3, [r4, #0]
 80063b8:	6922      	ldr	r2, [r4, #16]
 80063ba:	f003 0306 	and.w	r3, r3, #6
 80063be:	2b04      	cmp	r3, #4
 80063c0:	bf02      	ittt	eq
 80063c2:	68e5      	ldreq	r5, [r4, #12]
 80063c4:	6833      	ldreq	r3, [r6, #0]
 80063c6:	1aed      	subeq	r5, r5, r3
 80063c8:	68a3      	ldr	r3, [r4, #8]
 80063ca:	bf0c      	ite	eq
 80063cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80063d0:	2500      	movne	r5, #0
 80063d2:	4293      	cmp	r3, r2
 80063d4:	bfc4      	itt	gt
 80063d6:	1a9b      	subgt	r3, r3, r2
 80063d8:	18ed      	addgt	r5, r5, r3
 80063da:	2600      	movs	r6, #0
 80063dc:	341a      	adds	r4, #26
 80063de:	42b5      	cmp	r5, r6
 80063e0:	d11a      	bne.n	8006418 <_printf_common+0xc8>
 80063e2:	2000      	movs	r0, #0
 80063e4:	e008      	b.n	80063f8 <_printf_common+0xa8>
 80063e6:	2301      	movs	r3, #1
 80063e8:	4652      	mov	r2, sl
 80063ea:	4641      	mov	r1, r8
 80063ec:	4638      	mov	r0, r7
 80063ee:	47c8      	blx	r9
 80063f0:	3001      	adds	r0, #1
 80063f2:	d103      	bne.n	80063fc <_printf_common+0xac>
 80063f4:	f04f 30ff 	mov.w	r0, #4294967295
 80063f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063fc:	3501      	adds	r5, #1
 80063fe:	e7c6      	b.n	800638e <_printf_common+0x3e>
 8006400:	18e1      	adds	r1, r4, r3
 8006402:	1c5a      	adds	r2, r3, #1
 8006404:	2030      	movs	r0, #48	@ 0x30
 8006406:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800640a:	4422      	add	r2, r4
 800640c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006410:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006414:	3302      	adds	r3, #2
 8006416:	e7c7      	b.n	80063a8 <_printf_common+0x58>
 8006418:	2301      	movs	r3, #1
 800641a:	4622      	mov	r2, r4
 800641c:	4641      	mov	r1, r8
 800641e:	4638      	mov	r0, r7
 8006420:	47c8      	blx	r9
 8006422:	3001      	adds	r0, #1
 8006424:	d0e6      	beq.n	80063f4 <_printf_common+0xa4>
 8006426:	3601      	adds	r6, #1
 8006428:	e7d9      	b.n	80063de <_printf_common+0x8e>
	...

0800642c <_printf_i>:
 800642c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006430:	7e0f      	ldrb	r7, [r1, #24]
 8006432:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006434:	2f78      	cmp	r7, #120	@ 0x78
 8006436:	4691      	mov	r9, r2
 8006438:	4680      	mov	r8, r0
 800643a:	460c      	mov	r4, r1
 800643c:	469a      	mov	sl, r3
 800643e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006442:	d807      	bhi.n	8006454 <_printf_i+0x28>
 8006444:	2f62      	cmp	r7, #98	@ 0x62
 8006446:	d80a      	bhi.n	800645e <_printf_i+0x32>
 8006448:	2f00      	cmp	r7, #0
 800644a:	f000 80d1 	beq.w	80065f0 <_printf_i+0x1c4>
 800644e:	2f58      	cmp	r7, #88	@ 0x58
 8006450:	f000 80b8 	beq.w	80065c4 <_printf_i+0x198>
 8006454:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006458:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800645c:	e03a      	b.n	80064d4 <_printf_i+0xa8>
 800645e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006462:	2b15      	cmp	r3, #21
 8006464:	d8f6      	bhi.n	8006454 <_printf_i+0x28>
 8006466:	a101      	add	r1, pc, #4	@ (adr r1, 800646c <_printf_i+0x40>)
 8006468:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800646c:	080064c5 	.word	0x080064c5
 8006470:	080064d9 	.word	0x080064d9
 8006474:	08006455 	.word	0x08006455
 8006478:	08006455 	.word	0x08006455
 800647c:	08006455 	.word	0x08006455
 8006480:	08006455 	.word	0x08006455
 8006484:	080064d9 	.word	0x080064d9
 8006488:	08006455 	.word	0x08006455
 800648c:	08006455 	.word	0x08006455
 8006490:	08006455 	.word	0x08006455
 8006494:	08006455 	.word	0x08006455
 8006498:	080065d7 	.word	0x080065d7
 800649c:	08006503 	.word	0x08006503
 80064a0:	08006591 	.word	0x08006591
 80064a4:	08006455 	.word	0x08006455
 80064a8:	08006455 	.word	0x08006455
 80064ac:	080065f9 	.word	0x080065f9
 80064b0:	08006455 	.word	0x08006455
 80064b4:	08006503 	.word	0x08006503
 80064b8:	08006455 	.word	0x08006455
 80064bc:	08006455 	.word	0x08006455
 80064c0:	08006599 	.word	0x08006599
 80064c4:	6833      	ldr	r3, [r6, #0]
 80064c6:	1d1a      	adds	r2, r3, #4
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	6032      	str	r2, [r6, #0]
 80064cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80064d0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80064d4:	2301      	movs	r3, #1
 80064d6:	e09c      	b.n	8006612 <_printf_i+0x1e6>
 80064d8:	6833      	ldr	r3, [r6, #0]
 80064da:	6820      	ldr	r0, [r4, #0]
 80064dc:	1d19      	adds	r1, r3, #4
 80064de:	6031      	str	r1, [r6, #0]
 80064e0:	0606      	lsls	r6, r0, #24
 80064e2:	d501      	bpl.n	80064e8 <_printf_i+0xbc>
 80064e4:	681d      	ldr	r5, [r3, #0]
 80064e6:	e003      	b.n	80064f0 <_printf_i+0xc4>
 80064e8:	0645      	lsls	r5, r0, #25
 80064ea:	d5fb      	bpl.n	80064e4 <_printf_i+0xb8>
 80064ec:	f9b3 5000 	ldrsh.w	r5, [r3]
 80064f0:	2d00      	cmp	r5, #0
 80064f2:	da03      	bge.n	80064fc <_printf_i+0xd0>
 80064f4:	232d      	movs	r3, #45	@ 0x2d
 80064f6:	426d      	negs	r5, r5
 80064f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80064fc:	4858      	ldr	r0, [pc, #352]	@ (8006660 <_printf_i+0x234>)
 80064fe:	230a      	movs	r3, #10
 8006500:	e011      	b.n	8006526 <_printf_i+0xfa>
 8006502:	6821      	ldr	r1, [r4, #0]
 8006504:	6833      	ldr	r3, [r6, #0]
 8006506:	0608      	lsls	r0, r1, #24
 8006508:	f853 5b04 	ldr.w	r5, [r3], #4
 800650c:	d402      	bmi.n	8006514 <_printf_i+0xe8>
 800650e:	0649      	lsls	r1, r1, #25
 8006510:	bf48      	it	mi
 8006512:	b2ad      	uxthmi	r5, r5
 8006514:	2f6f      	cmp	r7, #111	@ 0x6f
 8006516:	4852      	ldr	r0, [pc, #328]	@ (8006660 <_printf_i+0x234>)
 8006518:	6033      	str	r3, [r6, #0]
 800651a:	bf14      	ite	ne
 800651c:	230a      	movne	r3, #10
 800651e:	2308      	moveq	r3, #8
 8006520:	2100      	movs	r1, #0
 8006522:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006526:	6866      	ldr	r6, [r4, #4]
 8006528:	60a6      	str	r6, [r4, #8]
 800652a:	2e00      	cmp	r6, #0
 800652c:	db05      	blt.n	800653a <_printf_i+0x10e>
 800652e:	6821      	ldr	r1, [r4, #0]
 8006530:	432e      	orrs	r6, r5
 8006532:	f021 0104 	bic.w	r1, r1, #4
 8006536:	6021      	str	r1, [r4, #0]
 8006538:	d04b      	beq.n	80065d2 <_printf_i+0x1a6>
 800653a:	4616      	mov	r6, r2
 800653c:	fbb5 f1f3 	udiv	r1, r5, r3
 8006540:	fb03 5711 	mls	r7, r3, r1, r5
 8006544:	5dc7      	ldrb	r7, [r0, r7]
 8006546:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800654a:	462f      	mov	r7, r5
 800654c:	42bb      	cmp	r3, r7
 800654e:	460d      	mov	r5, r1
 8006550:	d9f4      	bls.n	800653c <_printf_i+0x110>
 8006552:	2b08      	cmp	r3, #8
 8006554:	d10b      	bne.n	800656e <_printf_i+0x142>
 8006556:	6823      	ldr	r3, [r4, #0]
 8006558:	07df      	lsls	r7, r3, #31
 800655a:	d508      	bpl.n	800656e <_printf_i+0x142>
 800655c:	6923      	ldr	r3, [r4, #16]
 800655e:	6861      	ldr	r1, [r4, #4]
 8006560:	4299      	cmp	r1, r3
 8006562:	bfde      	ittt	le
 8006564:	2330      	movle	r3, #48	@ 0x30
 8006566:	f806 3c01 	strble.w	r3, [r6, #-1]
 800656a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800656e:	1b92      	subs	r2, r2, r6
 8006570:	6122      	str	r2, [r4, #16]
 8006572:	f8cd a000 	str.w	sl, [sp]
 8006576:	464b      	mov	r3, r9
 8006578:	aa03      	add	r2, sp, #12
 800657a:	4621      	mov	r1, r4
 800657c:	4640      	mov	r0, r8
 800657e:	f7ff fee7 	bl	8006350 <_printf_common>
 8006582:	3001      	adds	r0, #1
 8006584:	d14a      	bne.n	800661c <_printf_i+0x1f0>
 8006586:	f04f 30ff 	mov.w	r0, #4294967295
 800658a:	b004      	add	sp, #16
 800658c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006590:	6823      	ldr	r3, [r4, #0]
 8006592:	f043 0320 	orr.w	r3, r3, #32
 8006596:	6023      	str	r3, [r4, #0]
 8006598:	4832      	ldr	r0, [pc, #200]	@ (8006664 <_printf_i+0x238>)
 800659a:	2778      	movs	r7, #120	@ 0x78
 800659c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80065a0:	6823      	ldr	r3, [r4, #0]
 80065a2:	6831      	ldr	r1, [r6, #0]
 80065a4:	061f      	lsls	r7, r3, #24
 80065a6:	f851 5b04 	ldr.w	r5, [r1], #4
 80065aa:	d402      	bmi.n	80065b2 <_printf_i+0x186>
 80065ac:	065f      	lsls	r7, r3, #25
 80065ae:	bf48      	it	mi
 80065b0:	b2ad      	uxthmi	r5, r5
 80065b2:	6031      	str	r1, [r6, #0]
 80065b4:	07d9      	lsls	r1, r3, #31
 80065b6:	bf44      	itt	mi
 80065b8:	f043 0320 	orrmi.w	r3, r3, #32
 80065bc:	6023      	strmi	r3, [r4, #0]
 80065be:	b11d      	cbz	r5, 80065c8 <_printf_i+0x19c>
 80065c0:	2310      	movs	r3, #16
 80065c2:	e7ad      	b.n	8006520 <_printf_i+0xf4>
 80065c4:	4826      	ldr	r0, [pc, #152]	@ (8006660 <_printf_i+0x234>)
 80065c6:	e7e9      	b.n	800659c <_printf_i+0x170>
 80065c8:	6823      	ldr	r3, [r4, #0]
 80065ca:	f023 0320 	bic.w	r3, r3, #32
 80065ce:	6023      	str	r3, [r4, #0]
 80065d0:	e7f6      	b.n	80065c0 <_printf_i+0x194>
 80065d2:	4616      	mov	r6, r2
 80065d4:	e7bd      	b.n	8006552 <_printf_i+0x126>
 80065d6:	6833      	ldr	r3, [r6, #0]
 80065d8:	6825      	ldr	r5, [r4, #0]
 80065da:	6961      	ldr	r1, [r4, #20]
 80065dc:	1d18      	adds	r0, r3, #4
 80065de:	6030      	str	r0, [r6, #0]
 80065e0:	062e      	lsls	r6, r5, #24
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	d501      	bpl.n	80065ea <_printf_i+0x1be>
 80065e6:	6019      	str	r1, [r3, #0]
 80065e8:	e002      	b.n	80065f0 <_printf_i+0x1c4>
 80065ea:	0668      	lsls	r0, r5, #25
 80065ec:	d5fb      	bpl.n	80065e6 <_printf_i+0x1ba>
 80065ee:	8019      	strh	r1, [r3, #0]
 80065f0:	2300      	movs	r3, #0
 80065f2:	6123      	str	r3, [r4, #16]
 80065f4:	4616      	mov	r6, r2
 80065f6:	e7bc      	b.n	8006572 <_printf_i+0x146>
 80065f8:	6833      	ldr	r3, [r6, #0]
 80065fa:	1d1a      	adds	r2, r3, #4
 80065fc:	6032      	str	r2, [r6, #0]
 80065fe:	681e      	ldr	r6, [r3, #0]
 8006600:	6862      	ldr	r2, [r4, #4]
 8006602:	2100      	movs	r1, #0
 8006604:	4630      	mov	r0, r6
 8006606:	f7f9 fe3b 	bl	8000280 <memchr>
 800660a:	b108      	cbz	r0, 8006610 <_printf_i+0x1e4>
 800660c:	1b80      	subs	r0, r0, r6
 800660e:	6060      	str	r0, [r4, #4]
 8006610:	6863      	ldr	r3, [r4, #4]
 8006612:	6123      	str	r3, [r4, #16]
 8006614:	2300      	movs	r3, #0
 8006616:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800661a:	e7aa      	b.n	8006572 <_printf_i+0x146>
 800661c:	6923      	ldr	r3, [r4, #16]
 800661e:	4632      	mov	r2, r6
 8006620:	4649      	mov	r1, r9
 8006622:	4640      	mov	r0, r8
 8006624:	47d0      	blx	sl
 8006626:	3001      	adds	r0, #1
 8006628:	d0ad      	beq.n	8006586 <_printf_i+0x15a>
 800662a:	6823      	ldr	r3, [r4, #0]
 800662c:	079b      	lsls	r3, r3, #30
 800662e:	d413      	bmi.n	8006658 <_printf_i+0x22c>
 8006630:	68e0      	ldr	r0, [r4, #12]
 8006632:	9b03      	ldr	r3, [sp, #12]
 8006634:	4298      	cmp	r0, r3
 8006636:	bfb8      	it	lt
 8006638:	4618      	movlt	r0, r3
 800663a:	e7a6      	b.n	800658a <_printf_i+0x15e>
 800663c:	2301      	movs	r3, #1
 800663e:	4632      	mov	r2, r6
 8006640:	4649      	mov	r1, r9
 8006642:	4640      	mov	r0, r8
 8006644:	47d0      	blx	sl
 8006646:	3001      	adds	r0, #1
 8006648:	d09d      	beq.n	8006586 <_printf_i+0x15a>
 800664a:	3501      	adds	r5, #1
 800664c:	68e3      	ldr	r3, [r4, #12]
 800664e:	9903      	ldr	r1, [sp, #12]
 8006650:	1a5b      	subs	r3, r3, r1
 8006652:	42ab      	cmp	r3, r5
 8006654:	dcf2      	bgt.n	800663c <_printf_i+0x210>
 8006656:	e7eb      	b.n	8006630 <_printf_i+0x204>
 8006658:	2500      	movs	r5, #0
 800665a:	f104 0619 	add.w	r6, r4, #25
 800665e:	e7f5      	b.n	800664c <_printf_i+0x220>
 8006660:	08006ed9 	.word	0x08006ed9
 8006664:	08006eea 	.word	0x08006eea

08006668 <__sflush_r>:
 8006668:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800666c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006670:	0716      	lsls	r6, r2, #28
 8006672:	4605      	mov	r5, r0
 8006674:	460c      	mov	r4, r1
 8006676:	d454      	bmi.n	8006722 <__sflush_r+0xba>
 8006678:	684b      	ldr	r3, [r1, #4]
 800667a:	2b00      	cmp	r3, #0
 800667c:	dc02      	bgt.n	8006684 <__sflush_r+0x1c>
 800667e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006680:	2b00      	cmp	r3, #0
 8006682:	dd48      	ble.n	8006716 <__sflush_r+0xae>
 8006684:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006686:	2e00      	cmp	r6, #0
 8006688:	d045      	beq.n	8006716 <__sflush_r+0xae>
 800668a:	2300      	movs	r3, #0
 800668c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006690:	682f      	ldr	r7, [r5, #0]
 8006692:	6a21      	ldr	r1, [r4, #32]
 8006694:	602b      	str	r3, [r5, #0]
 8006696:	d030      	beq.n	80066fa <__sflush_r+0x92>
 8006698:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800669a:	89a3      	ldrh	r3, [r4, #12]
 800669c:	0759      	lsls	r1, r3, #29
 800669e:	d505      	bpl.n	80066ac <__sflush_r+0x44>
 80066a0:	6863      	ldr	r3, [r4, #4]
 80066a2:	1ad2      	subs	r2, r2, r3
 80066a4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80066a6:	b10b      	cbz	r3, 80066ac <__sflush_r+0x44>
 80066a8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80066aa:	1ad2      	subs	r2, r2, r3
 80066ac:	2300      	movs	r3, #0
 80066ae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80066b0:	6a21      	ldr	r1, [r4, #32]
 80066b2:	4628      	mov	r0, r5
 80066b4:	47b0      	blx	r6
 80066b6:	1c43      	adds	r3, r0, #1
 80066b8:	89a3      	ldrh	r3, [r4, #12]
 80066ba:	d106      	bne.n	80066ca <__sflush_r+0x62>
 80066bc:	6829      	ldr	r1, [r5, #0]
 80066be:	291d      	cmp	r1, #29
 80066c0:	d82b      	bhi.n	800671a <__sflush_r+0xb2>
 80066c2:	4a2a      	ldr	r2, [pc, #168]	@ (800676c <__sflush_r+0x104>)
 80066c4:	40ca      	lsrs	r2, r1
 80066c6:	07d6      	lsls	r6, r2, #31
 80066c8:	d527      	bpl.n	800671a <__sflush_r+0xb2>
 80066ca:	2200      	movs	r2, #0
 80066cc:	6062      	str	r2, [r4, #4]
 80066ce:	04d9      	lsls	r1, r3, #19
 80066d0:	6922      	ldr	r2, [r4, #16]
 80066d2:	6022      	str	r2, [r4, #0]
 80066d4:	d504      	bpl.n	80066e0 <__sflush_r+0x78>
 80066d6:	1c42      	adds	r2, r0, #1
 80066d8:	d101      	bne.n	80066de <__sflush_r+0x76>
 80066da:	682b      	ldr	r3, [r5, #0]
 80066dc:	b903      	cbnz	r3, 80066e0 <__sflush_r+0x78>
 80066de:	6560      	str	r0, [r4, #84]	@ 0x54
 80066e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80066e2:	602f      	str	r7, [r5, #0]
 80066e4:	b1b9      	cbz	r1, 8006716 <__sflush_r+0xae>
 80066e6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80066ea:	4299      	cmp	r1, r3
 80066ec:	d002      	beq.n	80066f4 <__sflush_r+0x8c>
 80066ee:	4628      	mov	r0, r5
 80066f0:	f7ff fbde 	bl	8005eb0 <_free_r>
 80066f4:	2300      	movs	r3, #0
 80066f6:	6363      	str	r3, [r4, #52]	@ 0x34
 80066f8:	e00d      	b.n	8006716 <__sflush_r+0xae>
 80066fa:	2301      	movs	r3, #1
 80066fc:	4628      	mov	r0, r5
 80066fe:	47b0      	blx	r6
 8006700:	4602      	mov	r2, r0
 8006702:	1c50      	adds	r0, r2, #1
 8006704:	d1c9      	bne.n	800669a <__sflush_r+0x32>
 8006706:	682b      	ldr	r3, [r5, #0]
 8006708:	2b00      	cmp	r3, #0
 800670a:	d0c6      	beq.n	800669a <__sflush_r+0x32>
 800670c:	2b1d      	cmp	r3, #29
 800670e:	d001      	beq.n	8006714 <__sflush_r+0xac>
 8006710:	2b16      	cmp	r3, #22
 8006712:	d11e      	bne.n	8006752 <__sflush_r+0xea>
 8006714:	602f      	str	r7, [r5, #0]
 8006716:	2000      	movs	r0, #0
 8006718:	e022      	b.n	8006760 <__sflush_r+0xf8>
 800671a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800671e:	b21b      	sxth	r3, r3
 8006720:	e01b      	b.n	800675a <__sflush_r+0xf2>
 8006722:	690f      	ldr	r7, [r1, #16]
 8006724:	2f00      	cmp	r7, #0
 8006726:	d0f6      	beq.n	8006716 <__sflush_r+0xae>
 8006728:	0793      	lsls	r3, r2, #30
 800672a:	680e      	ldr	r6, [r1, #0]
 800672c:	bf08      	it	eq
 800672e:	694b      	ldreq	r3, [r1, #20]
 8006730:	600f      	str	r7, [r1, #0]
 8006732:	bf18      	it	ne
 8006734:	2300      	movne	r3, #0
 8006736:	eba6 0807 	sub.w	r8, r6, r7
 800673a:	608b      	str	r3, [r1, #8]
 800673c:	f1b8 0f00 	cmp.w	r8, #0
 8006740:	dde9      	ble.n	8006716 <__sflush_r+0xae>
 8006742:	6a21      	ldr	r1, [r4, #32]
 8006744:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006746:	4643      	mov	r3, r8
 8006748:	463a      	mov	r2, r7
 800674a:	4628      	mov	r0, r5
 800674c:	47b0      	blx	r6
 800674e:	2800      	cmp	r0, #0
 8006750:	dc08      	bgt.n	8006764 <__sflush_r+0xfc>
 8006752:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006756:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800675a:	81a3      	strh	r3, [r4, #12]
 800675c:	f04f 30ff 	mov.w	r0, #4294967295
 8006760:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006764:	4407      	add	r7, r0
 8006766:	eba8 0800 	sub.w	r8, r8, r0
 800676a:	e7e7      	b.n	800673c <__sflush_r+0xd4>
 800676c:	20400001 	.word	0x20400001

08006770 <_fflush_r>:
 8006770:	b538      	push	{r3, r4, r5, lr}
 8006772:	690b      	ldr	r3, [r1, #16]
 8006774:	4605      	mov	r5, r0
 8006776:	460c      	mov	r4, r1
 8006778:	b913      	cbnz	r3, 8006780 <_fflush_r+0x10>
 800677a:	2500      	movs	r5, #0
 800677c:	4628      	mov	r0, r5
 800677e:	bd38      	pop	{r3, r4, r5, pc}
 8006780:	b118      	cbz	r0, 800678a <_fflush_r+0x1a>
 8006782:	6a03      	ldr	r3, [r0, #32]
 8006784:	b90b      	cbnz	r3, 800678a <_fflush_r+0x1a>
 8006786:	f7ff fa61 	bl	8005c4c <__sinit>
 800678a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d0f3      	beq.n	800677a <_fflush_r+0xa>
 8006792:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006794:	07d0      	lsls	r0, r2, #31
 8006796:	d404      	bmi.n	80067a2 <_fflush_r+0x32>
 8006798:	0599      	lsls	r1, r3, #22
 800679a:	d402      	bmi.n	80067a2 <_fflush_r+0x32>
 800679c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800679e:	f7ff fb76 	bl	8005e8e <__retarget_lock_acquire_recursive>
 80067a2:	4628      	mov	r0, r5
 80067a4:	4621      	mov	r1, r4
 80067a6:	f7ff ff5f 	bl	8006668 <__sflush_r>
 80067aa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80067ac:	07da      	lsls	r2, r3, #31
 80067ae:	4605      	mov	r5, r0
 80067b0:	d4e4      	bmi.n	800677c <_fflush_r+0xc>
 80067b2:	89a3      	ldrh	r3, [r4, #12]
 80067b4:	059b      	lsls	r3, r3, #22
 80067b6:	d4e1      	bmi.n	800677c <_fflush_r+0xc>
 80067b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80067ba:	f7ff fb69 	bl	8005e90 <__retarget_lock_release_recursive>
 80067be:	e7dd      	b.n	800677c <_fflush_r+0xc>

080067c0 <memmove>:
 80067c0:	4288      	cmp	r0, r1
 80067c2:	b510      	push	{r4, lr}
 80067c4:	eb01 0402 	add.w	r4, r1, r2
 80067c8:	d902      	bls.n	80067d0 <memmove+0x10>
 80067ca:	4284      	cmp	r4, r0
 80067cc:	4623      	mov	r3, r4
 80067ce:	d807      	bhi.n	80067e0 <memmove+0x20>
 80067d0:	1e43      	subs	r3, r0, #1
 80067d2:	42a1      	cmp	r1, r4
 80067d4:	d008      	beq.n	80067e8 <memmove+0x28>
 80067d6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80067da:	f803 2f01 	strb.w	r2, [r3, #1]!
 80067de:	e7f8      	b.n	80067d2 <memmove+0x12>
 80067e0:	4402      	add	r2, r0
 80067e2:	4601      	mov	r1, r0
 80067e4:	428a      	cmp	r2, r1
 80067e6:	d100      	bne.n	80067ea <memmove+0x2a>
 80067e8:	bd10      	pop	{r4, pc}
 80067ea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80067ee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80067f2:	e7f7      	b.n	80067e4 <memmove+0x24>

080067f4 <_sbrk_r>:
 80067f4:	b538      	push	{r3, r4, r5, lr}
 80067f6:	4d06      	ldr	r5, [pc, #24]	@ (8006810 <_sbrk_r+0x1c>)
 80067f8:	2300      	movs	r3, #0
 80067fa:	4604      	mov	r4, r0
 80067fc:	4608      	mov	r0, r1
 80067fe:	602b      	str	r3, [r5, #0]
 8006800:	f000 f906 	bl	8006a10 <_sbrk>
 8006804:	1c43      	adds	r3, r0, #1
 8006806:	d102      	bne.n	800680e <_sbrk_r+0x1a>
 8006808:	682b      	ldr	r3, [r5, #0]
 800680a:	b103      	cbz	r3, 800680e <_sbrk_r+0x1a>
 800680c:	6023      	str	r3, [r4, #0]
 800680e:	bd38      	pop	{r3, r4, r5, pc}
 8006810:	200145d0 	.word	0x200145d0

08006814 <_realloc_r>:
 8006814:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006818:	4607      	mov	r7, r0
 800681a:	4614      	mov	r4, r2
 800681c:	460d      	mov	r5, r1
 800681e:	b921      	cbnz	r1, 800682a <_realloc_r+0x16>
 8006820:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006824:	4611      	mov	r1, r2
 8006826:	f7ff bbaf 	b.w	8005f88 <_malloc_r>
 800682a:	b92a      	cbnz	r2, 8006838 <_realloc_r+0x24>
 800682c:	f7ff fb40 	bl	8005eb0 <_free_r>
 8006830:	4625      	mov	r5, r4
 8006832:	4628      	mov	r0, r5
 8006834:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006838:	f000 f81a 	bl	8006870 <_malloc_usable_size_r>
 800683c:	4284      	cmp	r4, r0
 800683e:	4606      	mov	r6, r0
 8006840:	d802      	bhi.n	8006848 <_realloc_r+0x34>
 8006842:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006846:	d8f4      	bhi.n	8006832 <_realloc_r+0x1e>
 8006848:	4621      	mov	r1, r4
 800684a:	4638      	mov	r0, r7
 800684c:	f7ff fb9c 	bl	8005f88 <_malloc_r>
 8006850:	4680      	mov	r8, r0
 8006852:	b908      	cbnz	r0, 8006858 <_realloc_r+0x44>
 8006854:	4645      	mov	r5, r8
 8006856:	e7ec      	b.n	8006832 <_realloc_r+0x1e>
 8006858:	42b4      	cmp	r4, r6
 800685a:	4622      	mov	r2, r4
 800685c:	4629      	mov	r1, r5
 800685e:	bf28      	it	cs
 8006860:	4632      	movcs	r2, r6
 8006862:	f7ff fb16 	bl	8005e92 <memcpy>
 8006866:	4629      	mov	r1, r5
 8006868:	4638      	mov	r0, r7
 800686a:	f7ff fb21 	bl	8005eb0 <_free_r>
 800686e:	e7f1      	b.n	8006854 <_realloc_r+0x40>

08006870 <_malloc_usable_size_r>:
 8006870:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006874:	1f18      	subs	r0, r3, #4
 8006876:	2b00      	cmp	r3, #0
 8006878:	bfbc      	itt	lt
 800687a:	580b      	ldrlt	r3, [r1, r0]
 800687c:	18c0      	addlt	r0, r0, r3
 800687e:	4770      	bx	lr

08006880 <findslot>:
 8006880:	4b0a      	ldr	r3, [pc, #40]	@ (80068ac <findslot+0x2c>)
 8006882:	b510      	push	{r4, lr}
 8006884:	4604      	mov	r4, r0
 8006886:	6818      	ldr	r0, [r3, #0]
 8006888:	b118      	cbz	r0, 8006892 <findslot+0x12>
 800688a:	6a03      	ldr	r3, [r0, #32]
 800688c:	b90b      	cbnz	r3, 8006892 <findslot+0x12>
 800688e:	f7ff f9dd 	bl	8005c4c <__sinit>
 8006892:	2c13      	cmp	r4, #19
 8006894:	d807      	bhi.n	80068a6 <findslot+0x26>
 8006896:	4806      	ldr	r0, [pc, #24]	@ (80068b0 <findslot+0x30>)
 8006898:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800689c:	3201      	adds	r2, #1
 800689e:	d002      	beq.n	80068a6 <findslot+0x26>
 80068a0:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 80068a4:	bd10      	pop	{r4, pc}
 80068a6:	2000      	movs	r0, #0
 80068a8:	e7fc      	b.n	80068a4 <findslot+0x24>
 80068aa:	bf00      	nop
 80068ac:	20000024 	.word	0x20000024
 80068b0:	200145f0 	.word	0x200145f0

080068b4 <error>:
 80068b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068b6:	4604      	mov	r4, r0
 80068b8:	f000 fa46 	bl	8006d48 <__errno>
 80068bc:	2613      	movs	r6, #19
 80068be:	4605      	mov	r5, r0
 80068c0:	2700      	movs	r7, #0
 80068c2:	4630      	mov	r0, r6
 80068c4:	4639      	mov	r1, r7
 80068c6:	beab      	bkpt	0x00ab
 80068c8:	4606      	mov	r6, r0
 80068ca:	602e      	str	r6, [r5, #0]
 80068cc:	4620      	mov	r0, r4
 80068ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080068d0 <checkerror>:
 80068d0:	1c43      	adds	r3, r0, #1
 80068d2:	d101      	bne.n	80068d8 <checkerror+0x8>
 80068d4:	f7ff bfee 	b.w	80068b4 <error>
 80068d8:	4770      	bx	lr

080068da <_swiread>:
 80068da:	b530      	push	{r4, r5, lr}
 80068dc:	b085      	sub	sp, #20
 80068de:	e9cd 0101 	strd	r0, r1, [sp, #4]
 80068e2:	9203      	str	r2, [sp, #12]
 80068e4:	2406      	movs	r4, #6
 80068e6:	ad01      	add	r5, sp, #4
 80068e8:	4620      	mov	r0, r4
 80068ea:	4629      	mov	r1, r5
 80068ec:	beab      	bkpt	0x00ab
 80068ee:	4604      	mov	r4, r0
 80068f0:	4620      	mov	r0, r4
 80068f2:	f7ff ffed 	bl	80068d0 <checkerror>
 80068f6:	b005      	add	sp, #20
 80068f8:	bd30      	pop	{r4, r5, pc}

080068fa <_read>:
 80068fa:	b570      	push	{r4, r5, r6, lr}
 80068fc:	460e      	mov	r6, r1
 80068fe:	4614      	mov	r4, r2
 8006900:	f7ff ffbe 	bl	8006880 <findslot>
 8006904:	4605      	mov	r5, r0
 8006906:	b930      	cbnz	r0, 8006916 <_read+0x1c>
 8006908:	f000 fa1e 	bl	8006d48 <__errno>
 800690c:	2309      	movs	r3, #9
 800690e:	6003      	str	r3, [r0, #0]
 8006910:	f04f 30ff 	mov.w	r0, #4294967295
 8006914:	bd70      	pop	{r4, r5, r6, pc}
 8006916:	6800      	ldr	r0, [r0, #0]
 8006918:	4622      	mov	r2, r4
 800691a:	4631      	mov	r1, r6
 800691c:	f7ff ffdd 	bl	80068da <_swiread>
 8006920:	1c43      	adds	r3, r0, #1
 8006922:	d0f5      	beq.n	8006910 <_read+0x16>
 8006924:	686b      	ldr	r3, [r5, #4]
 8006926:	1a20      	subs	r0, r4, r0
 8006928:	4403      	add	r3, r0
 800692a:	606b      	str	r3, [r5, #4]
 800692c:	e7f2      	b.n	8006914 <_read+0x1a>

0800692e <_swilseek>:
 800692e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006930:	460c      	mov	r4, r1
 8006932:	4616      	mov	r6, r2
 8006934:	f7ff ffa4 	bl	8006880 <findslot>
 8006938:	4605      	mov	r5, r0
 800693a:	b940      	cbnz	r0, 800694e <_swilseek+0x20>
 800693c:	f000 fa04 	bl	8006d48 <__errno>
 8006940:	2309      	movs	r3, #9
 8006942:	6003      	str	r3, [r0, #0]
 8006944:	f04f 34ff 	mov.w	r4, #4294967295
 8006948:	4620      	mov	r0, r4
 800694a:	b003      	add	sp, #12
 800694c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800694e:	2e02      	cmp	r6, #2
 8006950:	d903      	bls.n	800695a <_swilseek+0x2c>
 8006952:	f000 f9f9 	bl	8006d48 <__errno>
 8006956:	2316      	movs	r3, #22
 8006958:	e7f3      	b.n	8006942 <_swilseek+0x14>
 800695a:	2e01      	cmp	r6, #1
 800695c:	d112      	bne.n	8006984 <_swilseek+0x56>
 800695e:	6843      	ldr	r3, [r0, #4]
 8006960:	18e4      	adds	r4, r4, r3
 8006962:	d4f6      	bmi.n	8006952 <_swilseek+0x24>
 8006964:	682b      	ldr	r3, [r5, #0]
 8006966:	260a      	movs	r6, #10
 8006968:	e9cd 3400 	strd	r3, r4, [sp]
 800696c:	466f      	mov	r7, sp
 800696e:	4630      	mov	r0, r6
 8006970:	4639      	mov	r1, r7
 8006972:	beab      	bkpt	0x00ab
 8006974:	4606      	mov	r6, r0
 8006976:	4630      	mov	r0, r6
 8006978:	f7ff ffaa 	bl	80068d0 <checkerror>
 800697c:	2800      	cmp	r0, #0
 800697e:	dbe1      	blt.n	8006944 <_swilseek+0x16>
 8006980:	606c      	str	r4, [r5, #4]
 8006982:	e7e1      	b.n	8006948 <_swilseek+0x1a>
 8006984:	2e02      	cmp	r6, #2
 8006986:	6803      	ldr	r3, [r0, #0]
 8006988:	d1ec      	bne.n	8006964 <_swilseek+0x36>
 800698a:	9300      	str	r3, [sp, #0]
 800698c:	260c      	movs	r6, #12
 800698e:	466f      	mov	r7, sp
 8006990:	4630      	mov	r0, r6
 8006992:	4639      	mov	r1, r7
 8006994:	beab      	bkpt	0x00ab
 8006996:	4606      	mov	r6, r0
 8006998:	4630      	mov	r0, r6
 800699a:	f7ff ff99 	bl	80068d0 <checkerror>
 800699e:	1c43      	adds	r3, r0, #1
 80069a0:	d0d0      	beq.n	8006944 <_swilseek+0x16>
 80069a2:	4404      	add	r4, r0
 80069a4:	e7de      	b.n	8006964 <_swilseek+0x36>

080069a6 <_lseek>:
 80069a6:	f7ff bfc2 	b.w	800692e <_swilseek>

080069aa <_swiclose>:
 80069aa:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80069ac:	2402      	movs	r4, #2
 80069ae:	9001      	str	r0, [sp, #4]
 80069b0:	ad01      	add	r5, sp, #4
 80069b2:	4620      	mov	r0, r4
 80069b4:	4629      	mov	r1, r5
 80069b6:	beab      	bkpt	0x00ab
 80069b8:	4604      	mov	r4, r0
 80069ba:	4620      	mov	r0, r4
 80069bc:	f7ff ff88 	bl	80068d0 <checkerror>
 80069c0:	b003      	add	sp, #12
 80069c2:	bd30      	pop	{r4, r5, pc}

080069c4 <_close>:
 80069c4:	b538      	push	{r3, r4, r5, lr}
 80069c6:	4605      	mov	r5, r0
 80069c8:	f7ff ff5a 	bl	8006880 <findslot>
 80069cc:	4604      	mov	r4, r0
 80069ce:	b930      	cbnz	r0, 80069de <_close+0x1a>
 80069d0:	f000 f9ba 	bl	8006d48 <__errno>
 80069d4:	2309      	movs	r3, #9
 80069d6:	6003      	str	r3, [r0, #0]
 80069d8:	f04f 30ff 	mov.w	r0, #4294967295
 80069dc:	bd38      	pop	{r3, r4, r5, pc}
 80069de:	3d01      	subs	r5, #1
 80069e0:	2d01      	cmp	r5, #1
 80069e2:	d809      	bhi.n	80069f8 <_close+0x34>
 80069e4:	4b09      	ldr	r3, [pc, #36]	@ (8006a0c <_close+0x48>)
 80069e6:	689a      	ldr	r2, [r3, #8]
 80069e8:	691b      	ldr	r3, [r3, #16]
 80069ea:	429a      	cmp	r2, r3
 80069ec:	d104      	bne.n	80069f8 <_close+0x34>
 80069ee:	f04f 33ff 	mov.w	r3, #4294967295
 80069f2:	6003      	str	r3, [r0, #0]
 80069f4:	2000      	movs	r0, #0
 80069f6:	e7f1      	b.n	80069dc <_close+0x18>
 80069f8:	6820      	ldr	r0, [r4, #0]
 80069fa:	f7ff ffd6 	bl	80069aa <_swiclose>
 80069fe:	2800      	cmp	r0, #0
 8006a00:	d1ec      	bne.n	80069dc <_close+0x18>
 8006a02:	f04f 33ff 	mov.w	r3, #4294967295
 8006a06:	6023      	str	r3, [r4, #0]
 8006a08:	e7e8      	b.n	80069dc <_close+0x18>
 8006a0a:	bf00      	nop
 8006a0c:	200145f0 	.word	0x200145f0

08006a10 <_sbrk>:
 8006a10:	4a0d      	ldr	r2, [pc, #52]	@ (8006a48 <_sbrk+0x38>)
 8006a12:	6811      	ldr	r1, [r2, #0]
 8006a14:	b510      	push	{r4, lr}
 8006a16:	4603      	mov	r3, r0
 8006a18:	b909      	cbnz	r1, 8006a1e <_sbrk+0xe>
 8006a1a:	490c      	ldr	r1, [pc, #48]	@ (8006a4c <_sbrk+0x3c>)
 8006a1c:	6011      	str	r1, [r2, #0]
 8006a1e:	6810      	ldr	r0, [r2, #0]
 8006a20:	4669      	mov	r1, sp
 8006a22:	4403      	add	r3, r0
 8006a24:	428b      	cmp	r3, r1
 8006a26:	d806      	bhi.n	8006a36 <_sbrk+0x26>
 8006a28:	4909      	ldr	r1, [pc, #36]	@ (8006a50 <_sbrk+0x40>)
 8006a2a:	4c0a      	ldr	r4, [pc, #40]	@ (8006a54 <_sbrk+0x44>)
 8006a2c:	6809      	ldr	r1, [r1, #0]
 8006a2e:	42a1      	cmp	r1, r4
 8006a30:	d008      	beq.n	8006a44 <_sbrk+0x34>
 8006a32:	428b      	cmp	r3, r1
 8006a34:	d906      	bls.n	8006a44 <_sbrk+0x34>
 8006a36:	f000 f987 	bl	8006d48 <__errno>
 8006a3a:	230c      	movs	r3, #12
 8006a3c:	6003      	str	r3, [r0, #0]
 8006a3e:	f04f 30ff 	mov.w	r0, #4294967295
 8006a42:	bd10      	pop	{r4, pc}
 8006a44:	6013      	str	r3, [r2, #0]
 8006a46:	e7fc      	b.n	8006a42 <_sbrk+0x32>
 8006a48:	200145e0 	.word	0x200145e0
 8006a4c:	20014690 	.word	0x20014690
 8006a50:	20000074 	.word	0x20000074
 8006a54:	cafedead 	.word	0xcafedead

08006a58 <_swistat>:
 8006a58:	b570      	push	{r4, r5, r6, lr}
 8006a5a:	460c      	mov	r4, r1
 8006a5c:	f7ff ff10 	bl	8006880 <findslot>
 8006a60:	4605      	mov	r5, r0
 8006a62:	b930      	cbnz	r0, 8006a72 <_swistat+0x1a>
 8006a64:	f000 f970 	bl	8006d48 <__errno>
 8006a68:	2309      	movs	r3, #9
 8006a6a:	6003      	str	r3, [r0, #0]
 8006a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8006a70:	bd70      	pop	{r4, r5, r6, pc}
 8006a72:	6863      	ldr	r3, [r4, #4]
 8006a74:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006a78:	6063      	str	r3, [r4, #4]
 8006a7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006a7e:	64a3      	str	r3, [r4, #72]	@ 0x48
 8006a80:	260c      	movs	r6, #12
 8006a82:	4630      	mov	r0, r6
 8006a84:	4629      	mov	r1, r5
 8006a86:	beab      	bkpt	0x00ab
 8006a88:	4605      	mov	r5, r0
 8006a8a:	4628      	mov	r0, r5
 8006a8c:	f7ff ff20 	bl	80068d0 <checkerror>
 8006a90:	1c43      	adds	r3, r0, #1
 8006a92:	d0eb      	beq.n	8006a6c <_swistat+0x14>
 8006a94:	6120      	str	r0, [r4, #16]
 8006a96:	2000      	movs	r0, #0
 8006a98:	e7ea      	b.n	8006a70 <_swistat+0x18>

08006a9a <_stat>:
 8006a9a:	b538      	push	{r3, r4, r5, lr}
 8006a9c:	460d      	mov	r5, r1
 8006a9e:	4604      	mov	r4, r0
 8006aa0:	2258      	movs	r2, #88	@ 0x58
 8006aa2:	2100      	movs	r1, #0
 8006aa4:	4628      	mov	r0, r5
 8006aa6:	f7ff f990 	bl	8005dca <memset>
 8006aaa:	4620      	mov	r0, r4
 8006aac:	2100      	movs	r1, #0
 8006aae:	f000 f811 	bl	8006ad4 <_swiopen>
 8006ab2:	1c43      	adds	r3, r0, #1
 8006ab4:	4604      	mov	r4, r0
 8006ab6:	d00b      	beq.n	8006ad0 <_stat+0x36>
 8006ab8:	686b      	ldr	r3, [r5, #4]
 8006aba:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8006abe:	606b      	str	r3, [r5, #4]
 8006ac0:	4629      	mov	r1, r5
 8006ac2:	f7ff ffc9 	bl	8006a58 <_swistat>
 8006ac6:	4605      	mov	r5, r0
 8006ac8:	4620      	mov	r0, r4
 8006aca:	f7ff ff7b 	bl	80069c4 <_close>
 8006ace:	462c      	mov	r4, r5
 8006ad0:	4620      	mov	r0, r4
 8006ad2:	bd38      	pop	{r3, r4, r5, pc}

08006ad4 <_swiopen>:
 8006ad4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ad8:	f8df 90a8 	ldr.w	r9, [pc, #168]	@ 8006b84 <_swiopen+0xb0>
 8006adc:	b096      	sub	sp, #88	@ 0x58
 8006ade:	4607      	mov	r7, r0
 8006ae0:	460e      	mov	r6, r1
 8006ae2:	2400      	movs	r4, #0
 8006ae4:	f859 3034 	ldr.w	r3, [r9, r4, lsl #3]
 8006ae8:	3301      	adds	r3, #1
 8006aea:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 8006aee:	d032      	beq.n	8006b56 <_swiopen+0x82>
 8006af0:	3401      	adds	r4, #1
 8006af2:	2c14      	cmp	r4, #20
 8006af4:	d1f6      	bne.n	8006ae4 <_swiopen+0x10>
 8006af6:	f000 f927 	bl	8006d48 <__errno>
 8006afa:	2318      	movs	r3, #24
 8006afc:	e03a      	b.n	8006b74 <_swiopen+0xa0>
 8006afe:	f3c6 4500 	ubfx	r5, r6, #16, #1
 8006b02:	f240 6301 	movw	r3, #1537	@ 0x601
 8006b06:	07b2      	lsls	r2, r6, #30
 8006b08:	bf48      	it	mi
 8006b0a:	f045 0502 	orrmi.w	r5, r5, #2
 8006b0e:	421e      	tst	r6, r3
 8006b10:	bf18      	it	ne
 8006b12:	f045 0504 	orrne.w	r5, r5, #4
 8006b16:	0733      	lsls	r3, r6, #28
 8006b18:	bf48      	it	mi
 8006b1a:	f025 0504 	bicmi.w	r5, r5, #4
 8006b1e:	4638      	mov	r0, r7
 8006b20:	bf48      	it	mi
 8006b22:	f045 0508 	orrmi.w	r5, r5, #8
 8006b26:	9700      	str	r7, [sp, #0]
 8006b28:	f7f9 fb9c 	bl	8000264 <strlen>
 8006b2c:	e9cd 5001 	strd	r5, r0, [sp, #4]
 8006b30:	2501      	movs	r5, #1
 8006b32:	4628      	mov	r0, r5
 8006b34:	4651      	mov	r1, sl
 8006b36:	beab      	bkpt	0x00ab
 8006b38:	4605      	mov	r5, r0
 8006b3a:	2d00      	cmp	r5, #0
 8006b3c:	db06      	blt.n	8006b4c <_swiopen+0x78>
 8006b3e:	44c8      	add	r8, r9
 8006b40:	2300      	movs	r3, #0
 8006b42:	f849 5034 	str.w	r5, [r9, r4, lsl #3]
 8006b46:	f8c8 3004 	str.w	r3, [r8, #4]
 8006b4a:	e016      	b.n	8006b7a <_swiopen+0xa6>
 8006b4c:	4628      	mov	r0, r5
 8006b4e:	f7ff feb1 	bl	80068b4 <error>
 8006b52:	4604      	mov	r4, r0
 8006b54:	e011      	b.n	8006b7a <_swiopen+0xa6>
 8006b56:	f406 6320 	and.w	r3, r6, #2560	@ 0xa00
 8006b5a:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8006b5e:	46ea      	mov	sl, sp
 8006b60:	d1cd      	bne.n	8006afe <_swiopen+0x2a>
 8006b62:	4651      	mov	r1, sl
 8006b64:	4638      	mov	r0, r7
 8006b66:	f7ff ff98 	bl	8006a9a <_stat>
 8006b6a:	3001      	adds	r0, #1
 8006b6c:	d0c7      	beq.n	8006afe <_swiopen+0x2a>
 8006b6e:	f000 f8eb 	bl	8006d48 <__errno>
 8006b72:	2311      	movs	r3, #17
 8006b74:	6003      	str	r3, [r0, #0]
 8006b76:	f04f 34ff 	mov.w	r4, #4294967295
 8006b7a:	4620      	mov	r0, r4
 8006b7c:	b016      	add	sp, #88	@ 0x58
 8006b7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b82:	bf00      	nop
 8006b84:	200145f0 	.word	0x200145f0

08006b88 <_get_semihosting_exts>:
 8006b88:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006b8c:	4606      	mov	r6, r0
 8006b8e:	460f      	mov	r7, r1
 8006b90:	4829      	ldr	r0, [pc, #164]	@ (8006c38 <_get_semihosting_exts+0xb0>)
 8006b92:	2100      	movs	r1, #0
 8006b94:	4615      	mov	r5, r2
 8006b96:	f7ff ff9d 	bl	8006ad4 <_swiopen>
 8006b9a:	462a      	mov	r2, r5
 8006b9c:	4604      	mov	r4, r0
 8006b9e:	2100      	movs	r1, #0
 8006ba0:	4630      	mov	r0, r6
 8006ba2:	f7ff f912 	bl	8005dca <memset>
 8006ba6:	1c63      	adds	r3, r4, #1
 8006ba8:	d014      	beq.n	8006bd4 <_get_semihosting_exts+0x4c>
 8006baa:	4620      	mov	r0, r4
 8006bac:	f7ff fe68 	bl	8006880 <findslot>
 8006bb0:	f04f 080c 	mov.w	r8, #12
 8006bb4:	4681      	mov	r9, r0
 8006bb6:	4640      	mov	r0, r8
 8006bb8:	4649      	mov	r1, r9
 8006bba:	beab      	bkpt	0x00ab
 8006bbc:	4680      	mov	r8, r0
 8006bbe:	4640      	mov	r0, r8
 8006bc0:	f7ff fe86 	bl	80068d0 <checkerror>
 8006bc4:	2803      	cmp	r0, #3
 8006bc6:	dd02      	ble.n	8006bce <_get_semihosting_exts+0x46>
 8006bc8:	1ec3      	subs	r3, r0, #3
 8006bca:	42ab      	cmp	r3, r5
 8006bcc:	dc07      	bgt.n	8006bde <_get_semihosting_exts+0x56>
 8006bce:	4620      	mov	r0, r4
 8006bd0:	f7ff fef8 	bl	80069c4 <_close>
 8006bd4:	f04f 30ff 	mov.w	r0, #4294967295
 8006bd8:	b003      	add	sp, #12
 8006bda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006bde:	2204      	movs	r2, #4
 8006be0:	eb0d 0102 	add.w	r1, sp, r2
 8006be4:	4620      	mov	r0, r4
 8006be6:	f7ff fe88 	bl	80068fa <_read>
 8006bea:	2803      	cmp	r0, #3
 8006bec:	ddef      	ble.n	8006bce <_get_semihosting_exts+0x46>
 8006bee:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8006bf2:	2b53      	cmp	r3, #83	@ 0x53
 8006bf4:	d1eb      	bne.n	8006bce <_get_semihosting_exts+0x46>
 8006bf6:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8006bfa:	2b48      	cmp	r3, #72	@ 0x48
 8006bfc:	d1e7      	bne.n	8006bce <_get_semihosting_exts+0x46>
 8006bfe:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8006c02:	2b46      	cmp	r3, #70	@ 0x46
 8006c04:	d1e3      	bne.n	8006bce <_get_semihosting_exts+0x46>
 8006c06:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8006c0a:	2b42      	cmp	r3, #66	@ 0x42
 8006c0c:	d1df      	bne.n	8006bce <_get_semihosting_exts+0x46>
 8006c0e:	2201      	movs	r2, #1
 8006c10:	4639      	mov	r1, r7
 8006c12:	4620      	mov	r0, r4
 8006c14:	f7ff fe8b 	bl	800692e <_swilseek>
 8006c18:	2800      	cmp	r0, #0
 8006c1a:	dbd8      	blt.n	8006bce <_get_semihosting_exts+0x46>
 8006c1c:	462a      	mov	r2, r5
 8006c1e:	4631      	mov	r1, r6
 8006c20:	4620      	mov	r0, r4
 8006c22:	f7ff fe6a 	bl	80068fa <_read>
 8006c26:	4605      	mov	r5, r0
 8006c28:	4620      	mov	r0, r4
 8006c2a:	f7ff fecb 	bl	80069c4 <_close>
 8006c2e:	4628      	mov	r0, r5
 8006c30:	f7ff fe4e 	bl	80068d0 <checkerror>
 8006c34:	e7d0      	b.n	8006bd8 <_get_semihosting_exts+0x50>
 8006c36:	bf00      	nop
 8006c38:	08006efb 	.word	0x08006efb

08006c3c <initialise_semihosting_exts>:
 8006c3c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006c3e:	4d0a      	ldr	r5, [pc, #40]	@ (8006c68 <initialise_semihosting_exts+0x2c>)
 8006c40:	4c0a      	ldr	r4, [pc, #40]	@ (8006c6c <initialise_semihosting_exts+0x30>)
 8006c42:	2100      	movs	r1, #0
 8006c44:	2201      	movs	r2, #1
 8006c46:	a801      	add	r0, sp, #4
 8006c48:	6029      	str	r1, [r5, #0]
 8006c4a:	6022      	str	r2, [r4, #0]
 8006c4c:	f7ff ff9c 	bl	8006b88 <_get_semihosting_exts>
 8006c50:	2800      	cmp	r0, #0
 8006c52:	dd07      	ble.n	8006c64 <initialise_semihosting_exts+0x28>
 8006c54:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8006c58:	f003 0201 	and.w	r2, r3, #1
 8006c5c:	f003 0302 	and.w	r3, r3, #2
 8006c60:	602a      	str	r2, [r5, #0]
 8006c62:	6023      	str	r3, [r4, #0]
 8006c64:	b003      	add	sp, #12
 8006c66:	bd30      	pop	{r4, r5, pc}
 8006c68:	2000007c 	.word	0x2000007c
 8006c6c:	20000078 	.word	0x20000078

08006c70 <_has_ext_stdout_stderr>:
 8006c70:	b510      	push	{r4, lr}
 8006c72:	4c04      	ldr	r4, [pc, #16]	@ (8006c84 <_has_ext_stdout_stderr+0x14>)
 8006c74:	6823      	ldr	r3, [r4, #0]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	da01      	bge.n	8006c7e <_has_ext_stdout_stderr+0xe>
 8006c7a:	f7ff ffdf 	bl	8006c3c <initialise_semihosting_exts>
 8006c7e:	6820      	ldr	r0, [r4, #0]
 8006c80:	bd10      	pop	{r4, pc}
 8006c82:	bf00      	nop
 8006c84:	20000078 	.word	0x20000078

08006c88 <initialise_monitor_handles>:
 8006c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c8c:	b085      	sub	sp, #20
 8006c8e:	f8df 90b0 	ldr.w	r9, [pc, #176]	@ 8006d40 <initialise_monitor_handles+0xb8>
 8006c92:	f8cd 9004 	str.w	r9, [sp, #4]
 8006c96:	2303      	movs	r3, #3
 8006c98:	2400      	movs	r4, #0
 8006c9a:	9303      	str	r3, [sp, #12]
 8006c9c:	af01      	add	r7, sp, #4
 8006c9e:	9402      	str	r4, [sp, #8]
 8006ca0:	2501      	movs	r5, #1
 8006ca2:	4628      	mov	r0, r5
 8006ca4:	4639      	mov	r1, r7
 8006ca6:	beab      	bkpt	0x00ab
 8006ca8:	4605      	mov	r5, r0
 8006caa:	f8df 8098 	ldr.w	r8, [pc, #152]	@ 8006d44 <initialise_monitor_handles+0xbc>
 8006cae:	4623      	mov	r3, r4
 8006cb0:	4c20      	ldr	r4, [pc, #128]	@ (8006d34 <initialise_monitor_handles+0xac>)
 8006cb2:	f8c8 5000 	str.w	r5, [r8]
 8006cb6:	f04f 32ff 	mov.w	r2, #4294967295
 8006cba:	f844 2033 	str.w	r2, [r4, r3, lsl #3]
 8006cbe:	3301      	adds	r3, #1
 8006cc0:	2b14      	cmp	r3, #20
 8006cc2:	d1fa      	bne.n	8006cba <initialise_monitor_handles+0x32>
 8006cc4:	f7ff ffd4 	bl	8006c70 <_has_ext_stdout_stderr>
 8006cc8:	4d1b      	ldr	r5, [pc, #108]	@ (8006d38 <initialise_monitor_handles+0xb0>)
 8006cca:	b1d0      	cbz	r0, 8006d02 <initialise_monitor_handles+0x7a>
 8006ccc:	f04f 0a03 	mov.w	sl, #3
 8006cd0:	2304      	movs	r3, #4
 8006cd2:	f8cd 9004 	str.w	r9, [sp, #4]
 8006cd6:	2601      	movs	r6, #1
 8006cd8:	f8cd a00c 	str.w	sl, [sp, #12]
 8006cdc:	9302      	str	r3, [sp, #8]
 8006cde:	4630      	mov	r0, r6
 8006ce0:	4639      	mov	r1, r7
 8006ce2:	beab      	bkpt	0x00ab
 8006ce4:	4683      	mov	fp, r0
 8006ce6:	4b15      	ldr	r3, [pc, #84]	@ (8006d3c <initialise_monitor_handles+0xb4>)
 8006ce8:	f8cd 9004 	str.w	r9, [sp, #4]
 8006cec:	f8c3 b000 	str.w	fp, [r3]
 8006cf0:	2308      	movs	r3, #8
 8006cf2:	f8cd a00c 	str.w	sl, [sp, #12]
 8006cf6:	9302      	str	r3, [sp, #8]
 8006cf8:	4630      	mov	r0, r6
 8006cfa:	4639      	mov	r1, r7
 8006cfc:	beab      	bkpt	0x00ab
 8006cfe:	4606      	mov	r6, r0
 8006d00:	602e      	str	r6, [r5, #0]
 8006d02:	682b      	ldr	r3, [r5, #0]
 8006d04:	3301      	adds	r3, #1
 8006d06:	bf02      	ittt	eq
 8006d08:	4b0c      	ldreq	r3, [pc, #48]	@ (8006d3c <initialise_monitor_handles+0xb4>)
 8006d0a:	681b      	ldreq	r3, [r3, #0]
 8006d0c:	602b      	streq	r3, [r5, #0]
 8006d0e:	2600      	movs	r6, #0
 8006d10:	f8d8 3000 	ldr.w	r3, [r8]
 8006d14:	6023      	str	r3, [r4, #0]
 8006d16:	6066      	str	r6, [r4, #4]
 8006d18:	f7ff ffaa 	bl	8006c70 <_has_ext_stdout_stderr>
 8006d1c:	b130      	cbz	r0, 8006d2c <initialise_monitor_handles+0xa4>
 8006d1e:	4b07      	ldr	r3, [pc, #28]	@ (8006d3c <initialise_monitor_handles+0xb4>)
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	e9c4 3602 	strd	r3, r6, [r4, #8]
 8006d26:	682b      	ldr	r3, [r5, #0]
 8006d28:	e9c4 3604 	strd	r3, r6, [r4, #16]
 8006d2c:	b005      	add	sp, #20
 8006d2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d32:	bf00      	nop
 8006d34:	200145f0 	.word	0x200145f0
 8006d38:	200145e4 	.word	0x200145e4
 8006d3c:	200145e8 	.word	0x200145e8
 8006d40:	08006f11 	.word	0x08006f11
 8006d44:	200145ec 	.word	0x200145ec

08006d48 <__errno>:
 8006d48:	4b01      	ldr	r3, [pc, #4]	@ (8006d50 <__errno+0x8>)
 8006d4a:	6818      	ldr	r0, [r3, #0]
 8006d4c:	4770      	bx	lr
 8006d4e:	bf00      	nop
 8006d50:	20000024 	.word	0x20000024

08006d54 <_init>:
 8006d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d56:	bf00      	nop
 8006d58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d5a:	bc08      	pop	{r3}
 8006d5c:	469e      	mov	lr, r3
 8006d5e:	4770      	bx	lr

08006d60 <_fini>:
 8006d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d62:	bf00      	nop
 8006d64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d66:	bc08      	pop	{r3}
 8006d68:	469e      	mov	lr, r3
 8006d6a:	4770      	bx	lr
