// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _CNN_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_HH_
#define _CNN_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1.h"
#include "CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1.h"
#include "CNN_CNN_dcmp_64ns_64ns_1_2_no_dsp_1.h"
#include "CNN_CNN_add_32ns_32ns_32_1_1.h"
#include "CNN_CNN_add_8ns_8ns_8_1_1.h"
#include "CNN_CNN_add_11ns_11ns_11_1_1.h"
#include "CNN_CNN_add_12ns_12ns_12_1_1.h"
#include "CNN_CNN_add_5ns_5ns_5_1_1.h"
#include "CNN_CNN_add_4ns_4ns_4_1_1.h"
#include "CNN_CNN_add_31ns_31ns_31_1_1.h"
#include "CNN_CNN_add_9ns_9ns_9_1_1.h"
#include "CNN_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_bias_conv2.h"
#include "CNN_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_line_buffeeOg.h"
#include "CNN_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_line_buffefYi.h"
#include "CNN_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_kernel_conv2.h"

namespace ap_rtl {

struct CNN_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s : public sc_module {
    // Port declarations 10
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<64> > p_read;
    sc_out< sc_lv<64> > output_conv2;
    sc_out< sc_logic > output_conv2_ap_vld;
    sc_in< sc_lv<31> > padding;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<4> > ap_var_for_const8;
    sc_signal< sc_lv<64> > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const3;
    sc_signal< sc_lv<32> > ap_var_for_const4;
    sc_signal< sc_lv<32> > ap_var_for_const5;
    sc_signal< sc_lv<12> > ap_var_for_const6;
    sc_signal< sc_lv<5> > ap_var_for_const7;
    sc_signal< sc_lv<11> > ap_var_for_const9;
    sc_signal< sc_lv<11> > ap_var_for_const10;
    sc_signal< sc_lv<11> > ap_var_for_const11;
    sc_signal< sc_lv<11> > ap_var_for_const12;
    sc_signal< sc_lv<11> > ap_var_for_const13;
    sc_signal< sc_lv<11> > ap_var_for_const14;
    sc_signal< sc_lv<11> > ap_var_for_const15;
    sc_signal< sc_lv<11> > ap_var_for_const16;
    sc_signal< sc_lv<31> > ap_var_for_const17;
    sc_signal< sc_lv<4> > ap_var_for_const18;
    sc_signal< sc_lv<9> > ap_var_for_const19;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    CNN_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s(sc_module_name name);
    SC_HAS_PROCESS(CNN_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s);

    ~CNN_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s();

    sc_trace_file* mVcdFile;

    CNN_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_bias_conv2* bias_conv2_U;
    CNN_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_line_buffeeOg* line_buffer_1_4_U;
    CNN_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_line_buffefYi* line_buffer_0_4_U;
    CNN_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_line_buffefYi* line_buffer_2_4_U;
    CNN_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_kernel_conv2* kernel_conv2_U;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U55;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U56;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U57;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U58;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U59;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U60;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U61;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U62;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U63;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U64;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U65;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U66;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U67;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U68;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U69;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U70;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U71;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U72;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U73;
    CNN_CNN_dcmp_64ns_64ns_1_2_no_dsp_1<1,2,64,64,1>* CNN_dcmp_64ns_64ns_1_2_no_dsp_1_U74;
    CNN_CNN_add_32ns_32ns_32_1_1<1,1,32,32,32>* CNN_add_32ns_32ns_32_1_1_U75;
    CNN_CNN_add_32ns_32ns_32_1_1<1,1,32,32,32>* CNN_add_32ns_32ns_32_1_1_U76;
    CNN_CNN_add_32ns_32ns_32_1_1<1,1,32,32,32>* CNN_add_32ns_32ns_32_1_1_U77;
    CNN_CNN_add_8ns_8ns_8_1_1<1,1,8,8,8>* CNN_add_8ns_8ns_8_1_1_U78;
    CNN_CNN_add_11ns_11ns_11_1_1<1,1,11,11,11>* CNN_add_11ns_11ns_11_1_1_U79;
    CNN_CNN_add_12ns_12ns_12_1_1<1,1,12,12,12>* CNN_add_12ns_12ns_12_1_1_U80;
    CNN_CNN_add_5ns_5ns_5_1_1<1,1,5,5,5>* CNN_add_5ns_5ns_5_1_1_U81;
    CNN_CNN_add_8ns_8ns_8_1_1<1,1,8,8,8>* CNN_add_8ns_8ns_8_1_1_U82;
    CNN_CNN_add_4ns_4ns_4_1_1<1,1,4,4,4>* CNN_add_4ns_4ns_4_1_1_U83;
    CNN_CNN_add_11ns_11ns_11_1_1<1,1,11,11,11>* CNN_add_11ns_11ns_11_1_1_U84;
    CNN_CNN_add_11ns_11ns_11_1_1<1,1,11,11,11>* CNN_add_11ns_11ns_11_1_1_U85;
    CNN_CNN_add_11ns_11ns_11_1_1<1,1,11,11,11>* CNN_add_11ns_11ns_11_1_1_U86;
    CNN_CNN_add_11ns_11ns_11_1_1<1,1,11,11,11>* CNN_add_11ns_11ns_11_1_1_U87;
    CNN_CNN_add_11ns_11ns_11_1_1<1,1,11,11,11>* CNN_add_11ns_11ns_11_1_1_U88;
    CNN_CNN_add_11ns_11ns_11_1_1<1,1,11,11,11>* CNN_add_11ns_11ns_11_1_1_U89;
    CNN_CNN_add_11ns_11ns_11_1_1<1,1,11,11,11>* CNN_add_11ns_11ns_11_1_1_U90;
    CNN_CNN_add_11ns_11ns_11_1_1<1,1,11,11,11>* CNN_add_11ns_11ns_11_1_1_U91;
    CNN_CNN_add_11ns_11ns_11_1_1<1,1,11,11,11>* CNN_add_11ns_11ns_11_1_1_U92;
    CNN_CNN_add_4ns_4ns_4_1_1<1,1,4,4,4>* CNN_add_4ns_4ns_4_1_1_U93;
    CNN_CNN_add_31ns_31ns_31_1_1<1,1,31,31,31>* CNN_add_31ns_31ns_31_1_1_U94;
    CNN_CNN_add_4ns_4ns_4_1_1<1,1,4,4,4>* CNN_add_4ns_4ns_4_1_1_U95;
    CNN_CNN_add_5ns_5ns_5_1_1<1,1,5,5,5>* CNN_add_5ns_5ns_5_1_1_U96;
    CNN_CNN_add_9ns_9ns_9_1_1<1,1,9,9,9>* CNN_add_9ns_9ns_9_1_1_U97;
    sc_signal< sc_lv<9> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<3> > bias_conv2_address0;
    sc_signal< sc_logic > bias_conv2_ce0;
    sc_signal< sc_lv<64> > bias_conv2_q0;
    sc_signal< sc_lv<4> > line_buffer_1_4_address0;
    sc_signal< sc_logic > line_buffer_1_4_ce0;
    sc_signal< sc_lv<64> > line_buffer_1_4_q0;
    sc_signal< sc_lv<4> > line_buffer_1_4_address1;
    sc_signal< sc_logic > line_buffer_1_4_ce1;
    sc_signal< sc_logic > line_buffer_1_4_we1;
    sc_signal< sc_lv<64> > line_buffer_1_4_q1;
    sc_signal< sc_lv<4> > line_buffer_0_4_address0;
    sc_signal< sc_logic > line_buffer_0_4_ce0;
    sc_signal< sc_logic > line_buffer_0_4_we0;
    sc_signal< sc_lv<64> > line_buffer_0_4_q0;
    sc_signal< sc_lv<4> > line_buffer_0_4_address1;
    sc_signal< sc_logic > line_buffer_0_4_ce1;
    sc_signal< sc_lv<64> > line_buffer_0_4_q1;
    sc_signal< sc_lv<4> > line_buffer_2_4_address0;
    sc_signal< sc_logic > line_buffer_2_4_ce0;
    sc_signal< sc_logic > line_buffer_2_4_we0;
    sc_signal< sc_lv<64> > line_buffer_2_4_d0;
    sc_signal< sc_lv<64> > line_buffer_2_4_q0;
    sc_signal< sc_lv<4> > line_buffer_2_4_address1;
    sc_signal< sc_logic > line_buffer_2_4_ce1;
    sc_signal< sc_lv<64> > line_buffer_2_4_q1;
    sc_signal< sc_lv<11> > kernel_conv2_address0;
    sc_signal< sc_logic > kernel_conv2_ce0;
    sc_signal< sc_lv<64> > kernel_conv2_q0;
    sc_signal< sc_lv<11> > kernel_conv2_address1;
    sc_signal< sc_logic > kernel_conv2_ce1;
    sc_signal< sc_lv<64> > kernel_conv2_q1;
    sc_signal< sc_lv<11> > kernel_conv2_address2;
    sc_signal< sc_logic > kernel_conv2_ce2;
    sc_signal< sc_lv<64> > kernel_conv2_q2;
    sc_signal< sc_lv<11> > kernel_conv2_address3;
    sc_signal< sc_logic > kernel_conv2_ce3;
    sc_signal< sc_lv<64> > kernel_conv2_q3;
    sc_signal< sc_lv<11> > kernel_conv2_address4;
    sc_signal< sc_logic > kernel_conv2_ce4;
    sc_signal< sc_lv<64> > kernel_conv2_q4;
    sc_signal< sc_lv<11> > kernel_conv2_address5;
    sc_signal< sc_logic > kernel_conv2_ce5;
    sc_signal< sc_lv<64> > kernel_conv2_q5;
    sc_signal< sc_lv<11> > kernel_conv2_address6;
    sc_signal< sc_logic > kernel_conv2_ce6;
    sc_signal< sc_lv<64> > kernel_conv2_q6;
    sc_signal< sc_lv<11> > kernel_conv2_address7;
    sc_signal< sc_logic > kernel_conv2_ce7;
    sc_signal< sc_lv<64> > kernel_conv2_q7;
    sc_signal< sc_lv<11> > kernel_conv2_address8;
    sc_signal< sc_logic > kernel_conv2_ce8;
    sc_signal< sc_lv<64> > kernel_conv2_q8;
    sc_signal< sc_lv<4> > j_reg_436;
    sc_signal< sc_lv<31> > b_reg_447;
    sc_signal< sc_lv<64> > window_buffer_load_13_0_reg_458;
    sc_signal< bool > ap_block_state9_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state10_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state11_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state12_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state13_pp1_stage0_iter4;
    sc_signal< bool > ap_block_state14_pp1_stage0_iter5;
    sc_signal< bool > ap_block_state15_pp1_stage0_iter6;
    sc_signal< bool > ap_block_state16_pp1_stage0_iter7;
    sc_signal< bool > ap_block_state17_pp1_stage0_iter8;
    sc_signal< bool > ap_block_state18_pp1_stage0_iter9;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter10;
    sc_signal< bool > ap_block_state20_pp1_stage0_iter11;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter12;
    sc_signal< bool > ap_block_state22_pp1_stage0_iter13;
    sc_signal< bool > ap_block_state23_pp1_stage0_iter14;
    sc_signal< bool > ap_block_state24_pp1_stage0_iter15;
    sc_signal< bool > ap_block_state25_pp1_stage0_iter16;
    sc_signal< bool > ap_block_state26_pp1_stage0_iter17;
    sc_signal< bool > ap_block_state27_pp1_stage0_iter18;
    sc_signal< bool > ap_block_state28_pp1_stage0_iter19;
    sc_signal< bool > ap_block_state29_pp1_stage0_iter20;
    sc_signal< bool > ap_block_state30_pp1_stage0_iter21;
    sc_signal< bool > ap_block_state31_pp1_stage0_iter22;
    sc_signal< bool > ap_block_state32_pp1_stage0_iter23;
    sc_signal< bool > ap_block_state33_pp1_stage0_iter24;
    sc_signal< bool > ap_block_state34_pp1_stage0_iter25;
    sc_signal< bool > ap_block_state35_pp1_stage0_iter26;
    sc_signal< bool > ap_block_state36_pp1_stage0_iter27;
    sc_signal< bool > ap_block_state37_pp1_stage0_iter28;
    sc_signal< bool > ap_block_state38_pp1_stage0_iter29;
    sc_signal< bool > ap_block_state39_pp1_stage0_iter30;
    sc_signal< bool > ap_block_state40_pp1_stage0_iter31;
    sc_signal< bool > ap_block_state41_pp1_stage0_iter32;
    sc_signal< bool > ap_block_state42_pp1_stage0_iter33;
    sc_signal< bool > ap_block_state43_pp1_stage0_iter34;
    sc_signal< bool > ap_block_state44_pp1_stage0_iter35;
    sc_signal< bool > ap_block_state45_pp1_stage0_iter36;
    sc_signal< bool > ap_block_state46_pp1_stage0_iter37;
    sc_signal< bool > ap_block_state47_pp1_stage0_iter38;
    sc_signal< bool > ap_block_state48_pp1_stage0_iter39;
    sc_signal< bool > ap_block_state49_pp1_stage0_iter40;
    sc_signal< bool > ap_block_state50_pp1_stage0_iter41;
    sc_signal< bool > ap_block_state51_pp1_stage0_iter42;
    sc_signal< bool > ap_block_state52_pp1_stage0_iter43;
    sc_signal< bool > ap_block_state53_pp1_stage0_iter44;
    sc_signal< bool > ap_block_state54_pp1_stage0_iter45;
    sc_signal< bool > ap_block_state55_pp1_stage0_iter46;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<64> > window_buffer_load_0_reg_468;
    sc_signal< sc_lv<64> > window_buffer_load_13_1_reg_479;
    sc_signal< sc_lv<64> > window_buffer_load_1_reg_489;
    sc_signal< sc_lv<64> > window_buffer_load_13_2_reg_500;
    sc_signal< sc_lv<64> > window_buffer_load_2_reg_510;
    sc_signal< sc_lv<32> > add_ln31_fu_617_p2;
    sc_signal< sc_lv<32> > add_ln31_reg_1171;
    sc_signal< sc_lv<1> > icmp_ln42_fu_623_p2;
    sc_signal< sc_lv<1> > icmp_ln42_reg_1176;
    sc_signal< sc_lv<32> > sub13_fu_629_p2;
    sc_signal< sc_lv<32> > sub13_reg_1180;
    sc_signal< sc_lv<32> > sub47_fu_635_p2;
    sc_signal< sc_lv<32> > sub47_reg_1185;
    sc_signal< sc_lv<1> > cmp4827_fu_641_p2;
    sc_signal< sc_lv<1> > cmp4827_reg_1190;
    sc_signal< sc_lv<64> > bitcast_ln49_fu_647_p1;
    sc_signal< sc_lv<64> > bitcast_ln49_reg_1194;
    sc_signal< sc_lv<3> > empty_61_fu_656_p1;
    sc_signal< sc_lv<3> > empty_61_reg_1199;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<64> > bias_conv2_load_reg_1210;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<12> > add_ln39_fu_714_p2;
    sc_signal< sc_lv<12> > add_ln39_reg_1218;
    sc_signal< sc_lv<1> > icmp_ln40_fu_720_p2;
    sc_signal< sc_lv<1> > icmp_ln40_reg_1223;
    sc_signal< sc_lv<1> > icmp_ln39_fu_708_p2;
    sc_signal< sc_lv<1> > and_ln39_fu_802_p2;
    sc_signal< sc_lv<1> > and_ln39_reg_1230;
    sc_signal< sc_lv<5> > select_ln39_22_fu_808_p3;
    sc_signal< sc_lv<5> > select_ln39_22_reg_1236;
    sc_signal< sc_lv<4> > select_ln40_21_fu_952_p3;
    sc_signal< sc_lv<4> > select_ln40_21_reg_1291;
    sc_signal< sc_lv<5> > select_ln40_fu_970_p3;
    sc_signal< sc_lv<5> > select_ln40_reg_1296;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<64> > select_ln40_19_fu_978_p3;
    sc_signal< sc_lv<64> > select_ln40_19_reg_1302;
    sc_signal< sc_lv<64> > kernel_conv2_load_reg_1307;
    sc_signal< sc_lv<64> > kernel_conv2_load_1_reg_1312;
    sc_signal< sc_lv<64> > kernel_conv2_load_2_reg_1317;
    sc_signal< sc_lv<64> > kernel_conv2_load_3_reg_1322;
    sc_signal< sc_lv<64> > kernel_conv2_load_4_reg_1327;
    sc_signal< sc_lv<64> > kernel_conv2_load_5_reg_1332;
    sc_signal< sc_lv<64> > kernel_conv2_load_6_reg_1337;
    sc_signal< sc_lv<64> > kernel_conv2_load_7_reg_1342;
    sc_signal< sc_lv<64> > kernel_conv2_load_8_reg_1347;
    sc_signal< sc_lv<1> > or_ln45_fu_1001_p2;
    sc_signal< sc_lv<1> > or_ln45_reg_1352;
    sc_signal< sc_lv<1> > icmp_ln42_7_fu_1011_p2;
    sc_signal< sc_lv<1> > icmp_ln42_7_reg_1357;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<4> > add_ln42_fu_1016_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<64> > j_cast5_fu_1022_p1;
    sc_signal< sc_lv<64> > j_cast5_reg_1366;
    sc_signal< sc_lv<4> > line_buffer_1_4_addr_reg_1371;
    sc_signal< sc_lv<1> > icmp_ln52_fu_1067_p2;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<1> > icmp_ln64_fu_1077_p2;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter24_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter25_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter26_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter27_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter28_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter29_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter30_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter31_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter32_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter33_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter34_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter35_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter36_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter37_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter38_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter39_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter40_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter41_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter42_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter43_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter44_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1416_pp1_iter45_reg;
    sc_signal< sc_lv<31> > add_ln64_fu_1082_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<64> > p_cast_fu_1098_p1;
    sc_signal< sc_lv<64> > p_cast_reg_1425;
    sc_signal< sc_lv<64> > p_cast_reg_1425_pp1_iter1_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1425_pp1_iter2_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1425_pp1_iter3_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1425_pp1_iter4_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1425_pp1_iter5_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1425_pp1_iter6_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1425_pp1_iter7_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1425_pp1_iter8_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1425_pp1_iter9_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1425_pp1_iter10_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1425_pp1_iter11_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1425_pp1_iter12_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1425_pp1_iter13_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1425_pp1_iter14_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1425_pp1_iter15_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1425_pp1_iter16_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1425_pp1_iter17_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1425_pp1_iter18_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1425_pp1_iter19_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1425_pp1_iter20_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1425_pp1_iter21_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1425_pp1_iter22_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1425_pp1_iter23_reg;
    sc_signal< sc_lv<64> > line_buffer_0_4_load_2_reg_1436;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<64> > line_buffer_0_4_load_2_reg_1436_pp1_iter2_reg;
    sc_signal< sc_lv<64> > grp_fu_562_p2;
    sc_signal< sc_lv<64> > mul_reg_1442;
    sc_signal< sc_lv<64> > grp_fu_567_p2;
    sc_signal< sc_lv<64> > mul_0_1_reg_1447;
    sc_signal< sc_lv<64> > mul_0_1_reg_1447_pp1_iter6_reg;
    sc_signal< sc_lv<64> > mul_0_1_reg_1447_pp1_iter7_reg;
    sc_signal< sc_lv<64> > mul_0_1_reg_1447_pp1_iter8_reg;
    sc_signal< sc_lv<64> > grp_fu_572_p2;
    sc_signal< sc_lv<64> > mul_0_2_reg_1452;
    sc_signal< sc_lv<64> > mul_0_2_reg_1452_pp1_iter7_reg;
    sc_signal< sc_lv<64> > mul_0_2_reg_1452_pp1_iter8_reg;
    sc_signal< sc_lv<64> > mul_0_2_reg_1452_pp1_iter9_reg;
    sc_signal< sc_lv<64> > mul_0_2_reg_1452_pp1_iter10_reg;
    sc_signal< sc_lv<64> > mul_0_2_reg_1452_pp1_iter11_reg;
    sc_signal< sc_lv<64> > mul_0_2_reg_1452_pp1_iter12_reg;
    sc_signal< sc_lv<64> > grp_fu_521_p2;
    sc_signal< sc_lv<64> > sum_s_reg_1457;
    sc_signal< sc_lv<64> > grp_fu_526_p2;
    sc_signal< sc_lv<64> > sum_26_0_1_reg_1467;
    sc_signal< sc_lv<64> > line_buffer_1_4_load_3_reg_1472;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter13;
    sc_signal< sc_lv<64> > line_buffer_1_4_load_3_reg_1472_pp1_iter14_reg;
    sc_signal< sc_lv<64> > grp_fu_530_p2;
    sc_signal< sc_lv<64> > sum_26_0_2_reg_1478;
    sc_signal< sc_lv<64> > grp_fu_576_p2;
    sc_signal< sc_lv<64> > mul_1_reg_1483;
    sc_signal< sc_lv<64> > grp_fu_581_p2;
    sc_signal< sc_lv<64> > mul_1_1_reg_1488;
    sc_signal< sc_lv<64> > mul_1_1_reg_1488_pp1_iter18_reg;
    sc_signal< sc_lv<64> > mul_1_1_reg_1488_pp1_iter19_reg;
    sc_signal< sc_lv<64> > mul_1_1_reg_1488_pp1_iter20_reg;
    sc_signal< sc_lv<64> > grp_fu_586_p2;
    sc_signal< sc_lv<64> > mul_1_2_reg_1493;
    sc_signal< sc_lv<64> > mul_1_2_reg_1493_pp1_iter19_reg;
    sc_signal< sc_lv<64> > mul_1_2_reg_1493_pp1_iter20_reg;
    sc_signal< sc_lv<64> > mul_1_2_reg_1493_pp1_iter21_reg;
    sc_signal< sc_lv<64> > mul_1_2_reg_1493_pp1_iter22_reg;
    sc_signal< sc_lv<64> > mul_1_2_reg_1493_pp1_iter23_reg;
    sc_signal< sc_lv<64> > mul_1_2_reg_1493_pp1_iter24_reg;
    sc_signal< sc_lv<64> > grp_fu_534_p2;
    sc_signal< sc_lv<64> > sum_26_1_reg_1498;
    sc_signal< sc_lv<64> > grp_fu_538_p2;
    sc_signal< sc_lv<64> > sum_26_1_1_reg_1508;
    sc_signal< sc_lv<64> > line_buffer_2_4_load_3_reg_1513;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter25;
    sc_signal< sc_lv<64> > line_buffer_2_4_load_3_reg_1513_pp1_iter26_reg;
    sc_signal< sc_lv<64> > grp_fu_542_p2;
    sc_signal< sc_lv<64> > sum_26_1_2_reg_1519;
    sc_signal< sc_lv<64> > grp_fu_590_p2;
    sc_signal< sc_lv<64> > mul_2_reg_1524;
    sc_signal< sc_lv<64> > grp_fu_595_p2;
    sc_signal< sc_lv<64> > mul_2_1_reg_1529;
    sc_signal< sc_lv<64> > mul_2_1_reg_1529_pp1_iter30_reg;
    sc_signal< sc_lv<64> > mul_2_1_reg_1529_pp1_iter31_reg;
    sc_signal< sc_lv<64> > mul_2_1_reg_1529_pp1_iter32_reg;
    sc_signal< sc_lv<64> > grp_fu_600_p2;
    sc_signal< sc_lv<64> > mul_2_2_reg_1534;
    sc_signal< sc_lv<64> > mul_2_2_reg_1534_pp1_iter31_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1534_pp1_iter32_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1534_pp1_iter33_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1534_pp1_iter34_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1534_pp1_iter35_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1534_pp1_iter36_reg;
    sc_signal< sc_lv<64> > grp_fu_546_p2;
    sc_signal< sc_lv<64> > sum_26_2_reg_1539;
    sc_signal< sc_lv<64> > grp_fu_550_p2;
    sc_signal< sc_lv<64> > sum_26_2_1_reg_1544;
    sc_signal< sc_lv<64> > grp_fu_554_p2;
    sc_signal< sc_lv<64> > sum_26_2_2_reg_1549;
    sc_signal< sc_lv<64> > grp_fu_558_p2;
    sc_signal< sc_lv<64> > sum_reg_1554;
    sc_signal< sc_lv<64> > sum_reg_1554_pp1_iter45_reg;
    sc_signal< sc_lv<5> > add_ln41_fu_1153_p2;
    sc_signal< sc_logic > ap_CS_fsm_state56;
    sc_signal< sc_lv<9> > select_ln40_22_fu_1164_p3;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_flush_enable;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter26;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter25_state34;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter27;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter28;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter29;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter30;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter31;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter32;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter33;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter34;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter35;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter36;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter37;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter38;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter39;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter40;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter41;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter42;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter43;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter44;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter45;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter46;
    sc_signal< sc_lv<4> > num_ker_reg_378;
    sc_signal< sc_lv<12> > indvar_flatten109_reg_390;
    sc_signal< sc_lv<5> > num_channel_reg_401;
    sc_signal< sc_lv<9> > indvar_flatten_reg_412;
    sc_signal< sc_lv<5> > i_reg_424;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<64> > ap_phi_mux_window_buffer_load_0_phi_fu_471_p4;
    sc_signal< sc_lv<64> > ap_phi_mux_window_buffer_load_1_phi_fu_492_p4;
    sc_signal< sc_lv<64> > ap_phi_mux_window_buffer_load_2_phi_fu_513_p4;
    sc_signal< sc_lv<64> > zext_ln40_8_fu_651_p1;
    sc_signal< sc_lv<64> > zext_ln40_48_fu_822_p1;
    sc_signal< sc_lv<64> > zext_ln83_18_fu_859_p1;
    sc_signal< sc_lv<64> > zext_ln40_49_fu_870_p1;
    sc_signal< sc_lv<64> > zext_ln40_50_fu_881_p1;
    sc_signal< sc_lv<64> > zext_ln40_51_fu_892_p1;
    sc_signal< sc_lv<64> > zext_ln40_52_fu_903_p1;
    sc_signal< sc_lv<64> > zext_ln40_53_fu_914_p1;
    sc_signal< sc_lv<64> > zext_ln40_54_fu_925_p1;
    sc_signal< sc_lv<64> > zext_ln40_55_fu_936_p1;
    sc_signal< sc_lv<64> > zext_ln40_56_fu_947_p1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< bool > ap_block_pp1_stage0_01001;
    sc_signal< sc_lv<32> > shl_ln_fu_609_p3;
    sc_signal< sc_lv<4> > empty_fu_664_p1;
    sc_signal< sc_lv<7> > p_shl_fu_668_p3;
    sc_signal< sc_lv<8> > add_ln83_15_fu_680_p0;
    sc_signal< sc_lv<8> > add_ln83_15_fu_680_p1;
    sc_signal< sc_lv<8> > add_ln83_15_fu_680_p2;
    sc_signal< sc_lv<10> > tmp_fu_690_p4;
    sc_signal< sc_lv<11> > add_ln83_fu_702_p0;
    sc_signal< sc_lv<11> > add_ln83_fu_702_p1;
    sc_signal< sc_lv<5> > add_ln39_14_fu_734_p2;
    sc_signal< sc_lv<4> > empty_68_fu_744_p1;
    sc_signal< sc_lv<7> > p_shl_mid1_fu_748_p3;
    sc_signal< sc_lv<8> > add_ln83_16_fu_760_p0;
    sc_signal< sc_lv<8> > add_ln83_16_fu_760_p1;
    sc_signal< sc_lv<8> > add_ln83_16_fu_760_p2;
    sc_signal< sc_lv<8> > select_ln39_19_fu_770_p3;
    sc_signal< sc_lv<11> > zext_ln83_16_fu_766_p1;
    sc_signal< sc_lv<11> > add_ln83_fu_702_p2;
    sc_signal< sc_lv<1> > icmp_ln41_fu_796_p2;
    sc_signal< sc_lv<1> > xor_ln39_fu_790_p2;
    sc_signal< sc_lv<4> > select_ln39_fu_726_p3;
    sc_signal< sc_lv<4> > add_ln40_fu_816_p2;
    sc_signal< sc_lv<3> > empty_69_fu_827_p1;
    sc_signal< sc_lv<10> > tmp_mid1_fu_831_p4;
    sc_signal< sc_lv<11> > add_ln83_17_fu_845_p0;
    sc_signal< sc_lv<11> > add_ln83_17_fu_845_p1;
    sc_signal< sc_lv<11> > add_ln83_17_fu_845_p2;
    sc_signal< sc_lv<11> > select_ln39_21_fu_782_p3;
    sc_signal< sc_lv<11> > select_ln40_20_fu_851_p3;
    sc_signal< sc_lv<11> > add_ln40_46_fu_864_p2;
    sc_signal< sc_lv<11> > add_ln40_47_fu_875_p2;
    sc_signal< sc_lv<11> > add_ln40_48_fu_886_p2;
    sc_signal< sc_lv<11> > add_ln40_49_fu_897_p2;
    sc_signal< sc_lv<11> > add_ln40_50_fu_908_p2;
    sc_signal< sc_lv<11> > add_ln40_51_fu_919_p2;
    sc_signal< sc_lv<11> > add_ln40_52_fu_930_p2;
    sc_signal< sc_lv<11> > add_ln40_53_fu_941_p2;
    sc_signal< sc_lv<1> > or_ln40_fu_966_p2;
    sc_signal< sc_lv<64> > select_ln39_20_fu_960_p3;
    sc_signal< sc_lv<4> > empty_62_fu_985_p1;
    sc_signal< sc_lv<1> > icmp_ln45_14_fu_989_p2;
    sc_signal< sc_lv<1> > icmp_ln45_15_fu_995_p2;
    sc_signal< sc_lv<32> > j_cast_fu_1007_p1;
    sc_signal< sc_lv<1> > icmp_ln45_7_fu_1034_p2;
    sc_signal< sc_lv<1> > icmp_ln45_fu_1028_p2;
    sc_signal< sc_lv<1> > or_ln45_13_fu_1039_p2;
    sc_signal< sc_lv<1> > or_ln45_14_fu_1045_p2;
    sc_signal< sc_lv<4> > tmp_6_fu_1058_p4;
    sc_signal< sc_lv<32> > b_cast_fu_1073_p1;
    sc_signal< sc_lv<4> > empty_66_fu_1092_p1;
    sc_signal< sc_lv<4> > empty_66_fu_1092_p2;
    sc_signal< sc_lv<64> > bitcast_ln11_fu_1103_p1;
    sc_signal< sc_lv<11> > tmp_1_fu_1106_p4;
    sc_signal< sc_lv<52> > trunc_ln11_fu_1116_p1;
    sc_signal< sc_lv<1> > icmp_ln11_7_fu_1126_p2;
    sc_signal< sc_lv<1> > icmp_ln11_fu_1120_p2;
    sc_signal< sc_lv<1> > or_ln11_fu_1132_p2;
    sc_signal< sc_lv<1> > grp_fu_604_p2;
    sc_signal< sc_lv<1> > and_ln11_fu_1138_p2;
    sc_signal< sc_lv<9> > add_ln40_54_fu_1158_p2;
    sc_signal< bool > ap_block_pp1_stage0_00001;
    sc_signal< sc_lv<9> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<9> ap_ST_fsm_state1;
    static const sc_lv<9> ap_ST_fsm_state2;
    static const sc_lv<9> ap_ST_fsm_state3;
    static const sc_lv<9> ap_ST_fsm_state4;
    static const sc_lv<9> ap_ST_fsm_pp0_stage0;
    static const sc_lv<9> ap_ST_fsm_state7;
    static const sc_lv<9> ap_ST_fsm_state8;
    static const sc_lv<9> ap_ST_fsm_pp1_stage0;
    static const sc_lv<9> ap_ST_fsm_state56;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<12> ap_const_lv12_800;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<9> ap_const_lv9_80;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<11> ap_const_lv11_2;
    static const sc_lv<11> ap_const_lv11_3;
    static const sc_lv<11> ap_const_lv11_4;
    static const sc_lv<11> ap_const_lv11_5;
    static const sc_lv<11> ap_const_lv11_6;
    static const sc_lv<11> ap_const_lv11_7;
    static const sc_lv<11> ap_const_lv11_8;
    static const sc_lv<64> ap_const_lv64_BFC7FA6638184A4F;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<11> ap_const_lv11_7FF;
    static const sc_lv<52> ap_const_lv52_0;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<5> ap_const_lv5_2;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const8();
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const9();
    void thread_ap_var_for_const10();
    void thread_ap_var_for_const11();
    void thread_ap_var_for_const12();
    void thread_ap_var_for_const13();
    void thread_ap_var_for_const14();
    void thread_ap_var_for_const15();
    void thread_ap_var_for_const16();
    void thread_ap_var_for_const17();
    void thread_ap_var_for_const18();
    void thread_ap_var_for_const19();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_add_ln83_15_fu_680_p0();
    void thread_add_ln83_15_fu_680_p1();
    void thread_add_ln83_16_fu_760_p0();
    void thread_add_ln83_16_fu_760_p1();
    void thread_add_ln83_17_fu_845_p0();
    void thread_add_ln83_17_fu_845_p1();
    void thread_add_ln83_fu_702_p0();
    void thread_add_ln83_fu_702_p1();
    void thread_and_ln11_fu_1138_p2();
    void thread_and_ln39_fu_802_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state56();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_00001();
    void thread_ap_block_pp1_stage0_01001();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state10_pp1_stage0_iter1();
    void thread_ap_block_state11_pp1_stage0_iter2();
    void thread_ap_block_state12_pp1_stage0_iter3();
    void thread_ap_block_state13_pp1_stage0_iter4();
    void thread_ap_block_state14_pp1_stage0_iter5();
    void thread_ap_block_state15_pp1_stage0_iter6();
    void thread_ap_block_state16_pp1_stage0_iter7();
    void thread_ap_block_state17_pp1_stage0_iter8();
    void thread_ap_block_state18_pp1_stage0_iter9();
    void thread_ap_block_state19_pp1_stage0_iter10();
    void thread_ap_block_state20_pp1_stage0_iter11();
    void thread_ap_block_state21_pp1_stage0_iter12();
    void thread_ap_block_state22_pp1_stage0_iter13();
    void thread_ap_block_state23_pp1_stage0_iter14();
    void thread_ap_block_state24_pp1_stage0_iter15();
    void thread_ap_block_state25_pp1_stage0_iter16();
    void thread_ap_block_state26_pp1_stage0_iter17();
    void thread_ap_block_state27_pp1_stage0_iter18();
    void thread_ap_block_state28_pp1_stage0_iter19();
    void thread_ap_block_state29_pp1_stage0_iter20();
    void thread_ap_block_state30_pp1_stage0_iter21();
    void thread_ap_block_state31_pp1_stage0_iter22();
    void thread_ap_block_state32_pp1_stage0_iter23();
    void thread_ap_block_state33_pp1_stage0_iter24();
    void thread_ap_block_state34_pp1_stage0_iter25();
    void thread_ap_block_state35_pp1_stage0_iter26();
    void thread_ap_block_state36_pp1_stage0_iter27();
    void thread_ap_block_state37_pp1_stage0_iter28();
    void thread_ap_block_state38_pp1_stage0_iter29();
    void thread_ap_block_state39_pp1_stage0_iter30();
    void thread_ap_block_state40_pp1_stage0_iter31();
    void thread_ap_block_state41_pp1_stage0_iter32();
    void thread_ap_block_state42_pp1_stage0_iter33();
    void thread_ap_block_state43_pp1_stage0_iter34();
    void thread_ap_block_state44_pp1_stage0_iter35();
    void thread_ap_block_state45_pp1_stage0_iter36();
    void thread_ap_block_state46_pp1_stage0_iter37();
    void thread_ap_block_state47_pp1_stage0_iter38();
    void thread_ap_block_state48_pp1_stage0_iter39();
    void thread_ap_block_state49_pp1_stage0_iter40();
    void thread_ap_block_state50_pp1_stage0_iter41();
    void thread_ap_block_state51_pp1_stage0_iter42();
    void thread_ap_block_state52_pp1_stage0_iter43();
    void thread_ap_block_state53_pp1_stage0_iter44();
    void thread_ap_block_state54_pp1_stage0_iter45();
    void thread_ap_block_state55_pp1_stage0_iter46();
    void thread_ap_block_state5_pp0_stage0_iter0();
    void thread_ap_block_state6_pp0_stage0_iter1();
    void thread_ap_block_state9_pp1_stage0_iter0();
    void thread_ap_condition_pp0_exit_iter0_state5();
    void thread_ap_condition_pp1_exit_iter25_state34();
    void thread_ap_condition_pp1_flush_enable();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_window_buffer_load_0_phi_fu_471_p4();
    void thread_ap_phi_mux_window_buffer_load_1_phi_fu_492_p4();
    void thread_ap_phi_mux_window_buffer_load_2_phi_fu_513_p4();
    void thread_ap_ready();
    void thread_b_cast_fu_1073_p1();
    void thread_bias_conv2_address0();
    void thread_bias_conv2_ce0();
    void thread_bitcast_ln11_fu_1103_p1();
    void thread_bitcast_ln49_fu_647_p1();
    void thread_cmp4827_fu_641_p2();
    void thread_empty_61_fu_656_p1();
    void thread_empty_62_fu_985_p1();
    void thread_empty_66_fu_1092_p1();
    void thread_empty_68_fu_744_p1();
    void thread_empty_69_fu_827_p1();
    void thread_empty_fu_664_p1();
    void thread_icmp_ln11_7_fu_1126_p2();
    void thread_icmp_ln11_fu_1120_p2();
    void thread_icmp_ln39_fu_708_p2();
    void thread_icmp_ln40_fu_720_p2();
    void thread_icmp_ln41_fu_796_p2();
    void thread_icmp_ln42_7_fu_1011_p2();
    void thread_icmp_ln42_fu_623_p2();
    void thread_icmp_ln45_14_fu_989_p2();
    void thread_icmp_ln45_15_fu_995_p2();
    void thread_icmp_ln45_7_fu_1034_p2();
    void thread_icmp_ln45_fu_1028_p2();
    void thread_icmp_ln52_fu_1067_p2();
    void thread_icmp_ln64_fu_1077_p2();
    void thread_j_cast5_fu_1022_p1();
    void thread_j_cast_fu_1007_p1();
    void thread_kernel_conv2_address0();
    void thread_kernel_conv2_address1();
    void thread_kernel_conv2_address2();
    void thread_kernel_conv2_address3();
    void thread_kernel_conv2_address4();
    void thread_kernel_conv2_address5();
    void thread_kernel_conv2_address6();
    void thread_kernel_conv2_address7();
    void thread_kernel_conv2_address8();
    void thread_kernel_conv2_ce0();
    void thread_kernel_conv2_ce1();
    void thread_kernel_conv2_ce2();
    void thread_kernel_conv2_ce3();
    void thread_kernel_conv2_ce4();
    void thread_kernel_conv2_ce5();
    void thread_kernel_conv2_ce6();
    void thread_kernel_conv2_ce7();
    void thread_kernel_conv2_ce8();
    void thread_line_buffer_0_4_address0();
    void thread_line_buffer_0_4_address1();
    void thread_line_buffer_0_4_ce0();
    void thread_line_buffer_0_4_ce1();
    void thread_line_buffer_0_4_we0();
    void thread_line_buffer_1_4_address0();
    void thread_line_buffer_1_4_address1();
    void thread_line_buffer_1_4_ce0();
    void thread_line_buffer_1_4_ce1();
    void thread_line_buffer_1_4_we1();
    void thread_line_buffer_2_4_address0();
    void thread_line_buffer_2_4_address1();
    void thread_line_buffer_2_4_ce0();
    void thread_line_buffer_2_4_ce1();
    void thread_line_buffer_2_4_d0();
    void thread_line_buffer_2_4_we0();
    void thread_or_ln11_fu_1132_p2();
    void thread_or_ln40_fu_966_p2();
    void thread_or_ln45_13_fu_1039_p2();
    void thread_or_ln45_14_fu_1045_p2();
    void thread_or_ln45_fu_1001_p2();
    void thread_output_conv2();
    void thread_output_conv2_ap_vld();
    void thread_p_cast_fu_1098_p1();
    void thread_p_shl_fu_668_p3();
    void thread_p_shl_mid1_fu_748_p3();
    void thread_select_ln39_19_fu_770_p3();
    void thread_select_ln39_20_fu_960_p3();
    void thread_select_ln39_21_fu_782_p3();
    void thread_select_ln39_22_fu_808_p3();
    void thread_select_ln39_fu_726_p3();
    void thread_select_ln40_19_fu_978_p3();
    void thread_select_ln40_20_fu_851_p3();
    void thread_select_ln40_21_fu_952_p3();
    void thread_select_ln40_22_fu_1164_p3();
    void thread_select_ln40_fu_970_p3();
    void thread_shl_ln_fu_609_p3();
    void thread_tmp_1_fu_1106_p4();
    void thread_tmp_6_fu_1058_p4();
    void thread_tmp_fu_690_p4();
    void thread_tmp_mid1_fu_831_p4();
    void thread_trunc_ln11_fu_1116_p1();
    void thread_xor_ln39_fu_790_p2();
    void thread_zext_ln40_48_fu_822_p1();
    void thread_zext_ln40_49_fu_870_p1();
    void thread_zext_ln40_50_fu_881_p1();
    void thread_zext_ln40_51_fu_892_p1();
    void thread_zext_ln40_52_fu_903_p1();
    void thread_zext_ln40_53_fu_914_p1();
    void thread_zext_ln40_54_fu_925_p1();
    void thread_zext_ln40_55_fu_936_p1();
    void thread_zext_ln40_56_fu_947_p1();
    void thread_zext_ln40_8_fu_651_p1();
    void thread_zext_ln83_16_fu_766_p1();
    void thread_zext_ln83_18_fu_859_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
