
STM32F103C6_Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000384c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000234  08003958  08003958  00013958  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003b8c  08003b8c  00020080  2**0
                  CONTENTS
  4 .ARM          00000000  08003b8c  08003b8c  00020080  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003b8c  08003b8c  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003b8c  08003b8c  00013b8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003b90  08003b90  00013b90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08003b94  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b8  20000080  08003c14  00020080  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000238  08003c14  00020238  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   000090db  00000000  00000000  000200a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f0b  00000000  00000000  00029184  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008d0  00000000  00000000  0002b090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007e8  00000000  00000000  0002b960  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017a2d  00000000  00000000  0002c148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b5a5  00000000  00000000  00043b75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008160e  00000000  00000000  0004f11a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d0728  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000253c  00000000  00000000  000d0778  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000080 	.word	0x20000080
 8000128:	00000000 	.word	0x00000000
 800012c:	08003940 	.word	0x08003940

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000084 	.word	0x20000084
 8000148:	08003940 	.word	0x08003940

0800014c <BL_Print_Message>:
/******************************************
 *     Software Interfaces Definitions    *
 ******************************************/

void BL_Print_Message(char *format, ...)
{
 800014c:	b40f      	push	{r0, r1, r2, r3}
 800014e:	b580      	push	{r7, lr}
 8000150:	b09a      	sub	sp, #104	; 0x68
 8000152:	af00      	add	r7, sp, #0
    char Messsage[100] = {0};
 8000154:	2300      	movs	r3, #0
 8000156:	607b      	str	r3, [r7, #4]
 8000158:	f107 0308 	add.w	r3, r7, #8
 800015c:	2260      	movs	r2, #96	; 0x60
 800015e:	2100      	movs	r1, #0
 8000160:	4618      	mov	r0, r3
 8000162:	f002 ff6b 	bl	800303c <memset>
    /* holds the information needed by va_start, va_arg, va_end */
    va_list args;
    /* Enables access to the variable arguments */
    va_start(args, format);
 8000166:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800016a:	603b      	str	r3, [r7, #0]
    /* Write formatted data from variable argument list to string */
    vsprintf(Messsage, format, args);
 800016c:	1d3b      	adds	r3, r7, #4
 800016e:	683a      	ldr	r2, [r7, #0]
 8000170:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8000172:	4618      	mov	r0, r3
 8000174:	f002 ff80 	bl	8003078 <vsiprintf>
#if (BL_DEBUG_METHOD == BL_ENABLE_UART_DEBUG_MESSAGE)
    /* Trasmit the formatted data through the defined UART */
    HAL_UART_Transmit(BL_DEBUG_UART, (uint8_t *)Messsage, sizeof(Messsage), HAL_MAX_DELAY);
 8000178:	1d39      	adds	r1, r7, #4
 800017a:	f04f 33ff 	mov.w	r3, #4294967295
 800017e:	2264      	movs	r2, #100	; 0x64
 8000180:	4804      	ldr	r0, [pc, #16]	; (8000194 <BL_Print_Message+0x48>)
 8000182:	f002 fd1f 	bl	8002bc4 <HAL_UART_Transmit>
#elif (BL_DEBUG_METHOD == BL_ENABLE_CAN_DEBUG_MESSAGE)
    /* Trasmit the formatted data through the defined CAN */
#endif
    /* Performs cleanup for an ap object initialized by a call to va_start */
    va_end(args);
}
 8000186:	bf00      	nop
 8000188:	3768      	adds	r7, #104	; 0x68
 800018a:	46bd      	mov	sp, r7
 800018c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000190:	b004      	add	sp, #16
 8000192:	4770      	bx	lr
 8000194:	20000170 	.word	0x20000170

08000198 <BL_UART_Fetch_Host_Command>:

BL_Status BL_UART_Fetch_Host_Command(void)
{
 8000198:	b580      	push	{r7, lr}
 800019a:	b082      	sub	sp, #8
 800019c:	af00      	add	r7, sp, #0
    BL_Status Status = BL_NACK;
 800019e:	2300      	movs	r3, #0
 80001a0:	71fb      	strb	r3, [r7, #7]
    HAL_StatusTypeDef HAL_Status = HAL_ERROR;
 80001a2:	2301      	movs	r3, #1
 80001a4:	71bb      	strb	r3, [r7, #6]
    uint8_t Data_Length = 0;
 80001a6:	2300      	movs	r3, #0
 80001a8:	717b      	strb	r3, [r7, #5]

    memset(BL_Host_Buffer, 0, BL_HOST_BUFFER_RX_LENGTH);
 80001aa:	22c8      	movs	r2, #200	; 0xc8
 80001ac:	2100      	movs	r1, #0
 80001ae:	485c      	ldr	r0, [pc, #368]	; (8000320 <BL_UART_Fetch_Host_Command+0x188>)
 80001b0:	f002 ff44 	bl	800303c <memset>
    /* Read the length of the command packet received from the HOST */
    HAL_Status = HAL_UART_Receive(BL_HOST_COMMUNICATION_UART, BL_Host_Buffer, 1, HAL_MAX_DELAY);
 80001b4:	f04f 33ff 	mov.w	r3, #4294967295
 80001b8:	2201      	movs	r2, #1
 80001ba:	4959      	ldr	r1, [pc, #356]	; (8000320 <BL_UART_Fetch_Host_Command+0x188>)
 80001bc:	4859      	ldr	r0, [pc, #356]	; (8000324 <BL_UART_Fetch_Host_Command+0x18c>)
 80001be:	f002 fd84 	bl	8002cca <HAL_UART_Receive>
 80001c2:	4603      	mov	r3, r0
 80001c4:	71bb      	strb	r3, [r7, #6]
    if(HAL_Status != HAL_OK)
 80001c6:	79bb      	ldrb	r3, [r7, #6]
 80001c8:	2b00      	cmp	r3, #0
 80001ca:	d002      	beq.n	80001d2 <BL_UART_Fetch_Host_Command+0x3a>
    {
        Status = BL_NACK;
 80001cc:	2300      	movs	r3, #0
 80001ce:	71fb      	strb	r3, [r7, #7]
 80001d0:	e0a1      	b.n	8000316 <BL_UART_Fetch_Host_Command+0x17e>
    }
    else
    {
        Data_Length = BL_Host_Buffer[0];
 80001d2:	4b53      	ldr	r3, [pc, #332]	; (8000320 <BL_UART_Fetch_Host_Command+0x188>)
 80001d4:	781b      	ldrb	r3, [r3, #0]
 80001d6:	717b      	strb	r3, [r7, #5]
        /* Read the command packet received from the HOST */
        HAL_Status = HAL_UART_Receive(BL_HOST_COMMUNICATION_UART, &BL_Host_Buffer[1], Data_Length, HAL_MAX_DELAY);
 80001d8:	797b      	ldrb	r3, [r7, #5]
 80001da:	b29a      	uxth	r2, r3
 80001dc:	f04f 33ff 	mov.w	r3, #4294967295
 80001e0:	4951      	ldr	r1, [pc, #324]	; (8000328 <BL_UART_Fetch_Host_Command+0x190>)
 80001e2:	4850      	ldr	r0, [pc, #320]	; (8000324 <BL_UART_Fetch_Host_Command+0x18c>)
 80001e4:	f002 fd71 	bl	8002cca <HAL_UART_Receive>
 80001e8:	4603      	mov	r3, r0
 80001ea:	71bb      	strb	r3, [r7, #6]
        if(HAL_Status != HAL_OK)
 80001ec:	79bb      	ldrb	r3, [r7, #6]
 80001ee:	2b00      	cmp	r3, #0
 80001f0:	d002      	beq.n	80001f8 <BL_UART_Fetch_Host_Command+0x60>
        {
            Status = BL_NACK;
 80001f2:	2300      	movs	r3, #0
 80001f4:	71fb      	strb	r3, [r7, #7]
 80001f6:	e08e      	b.n	8000316 <BL_UART_Fetch_Host_Command+0x17e>
        }
        else
        {
            switch(BL_Host_Buffer[1])
 80001f8:	4b49      	ldr	r3, [pc, #292]	; (8000320 <BL_UART_Fetch_Host_Command+0x188>)
 80001fa:	785b      	ldrb	r3, [r3, #1]
 80001fc:	3b10      	subs	r3, #16
 80001fe:	2b12      	cmp	r3, #18
 8000200:	f200 8085 	bhi.w	800030e <BL_UART_Fetch_Host_Command+0x176>
 8000204:	a201      	add	r2, pc, #4	; (adr r2, 800020c <BL_UART_Fetch_Host_Command+0x74>)
 8000206:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800020a:	bf00      	nop
 800020c:	08000259 	.word	0x08000259
 8000210:	08000265 	.word	0x08000265
 8000214:	08000271 	.word	0x08000271
 8000218:	0800027d 	.word	0x0800027d
 800021c:	08000289 	.word	0x08000289
 8000220:	08000295 	.word	0x08000295
 8000224:	080002a1 	.word	0x080002a1
 8000228:	080002ad 	.word	0x080002ad
 800022c:	080002bf 	.word	0x080002bf
 8000230:	080002d1 	.word	0x080002d1
 8000234:	0800030f 	.word	0x0800030f
 8000238:	0800030f 	.word	0x0800030f
 800023c:	0800030f 	.word	0x0800030f
 8000240:	0800030f 	.word	0x0800030f
 8000244:	0800030f 	.word	0x0800030f
 8000248:	0800030f 	.word	0x0800030f
 800024c:	080002e3 	.word	0x080002e3
 8000250:	080002f5 	.word	0x080002f5
 8000254:	08000301 	.word	0x08000301
            {
            case CBL_GET_VER_CMD:
                Bootloader_Get_Version(BL_Host_Buffer);
 8000258:	4831      	ldr	r0, [pc, #196]	; (8000320 <BL_UART_Fetch_Host_Command+0x188>)
 800025a:	f000 f913 	bl	8000484 <Bootloader_Get_Version>
                Status = BL_OK;
 800025e:	2301      	movs	r3, #1
 8000260:	71fb      	strb	r3, [r7, #7]
                break;
 8000262:	e058      	b.n	8000316 <BL_UART_Fetch_Host_Command+0x17e>
            case CBL_GET_HELP_CMD:
                Bootloader_Get_Help(BL_Host_Buffer);
 8000264:	482e      	ldr	r0, [pc, #184]	; (8000320 <BL_UART_Fetch_Host_Command+0x188>)
 8000266:	f000 f93d 	bl	80004e4 <Bootloader_Get_Help>
                Status = BL_OK;
 800026a:	2301      	movs	r3, #1
 800026c:	71fb      	strb	r3, [r7, #7]
                break;
 800026e:	e052      	b.n	8000316 <BL_UART_Fetch_Host_Command+0x17e>
            case CBL_GET_CID_CMD:
                Bootloader_Get_Chip_Identification_Number(BL_Host_Buffer);
 8000270:	482b      	ldr	r0, [pc, #172]	; (8000320 <BL_UART_Fetch_Host_Command+0x188>)
 8000272:	f000 f965 	bl	8000540 <Bootloader_Get_Chip_Identification_Number>
                Status = BL_OK;
 8000276:	2301      	movs	r3, #1
 8000278:	71fb      	strb	r3, [r7, #7]
                break;
 800027a:	e04c      	b.n	8000316 <BL_UART_Fetch_Host_Command+0x17e>
            case CBL_GET_RDP_STATUS_CMD:
                Bootloader_Read_Protection_Level(BL_Host_Buffer);
 800027c:	4828      	ldr	r0, [pc, #160]	; (8000320 <BL_UART_Fetch_Host_Command+0x188>)
 800027e:	f000 fa23 	bl	80006c8 <Bootloader_Read_Protection_Level>
                Status = BL_OK;
 8000282:	2301      	movs	r3, #1
 8000284:	71fb      	strb	r3, [r7, #7]
                break;
 8000286:	e046      	b.n	8000316 <BL_UART_Fetch_Host_Command+0x17e>
            case CBL_GO_TO_ADDR_CMD:
                Bootloader_Jump_To_Address(BL_Host_Buffer);
 8000288:	4825      	ldr	r0, [pc, #148]	; (8000320 <BL_UART_Fetch_Host_Command+0x188>)
 800028a:	f000 f9c1 	bl	8000610 <Bootloader_Jump_To_Address>
                Status = BL_OK;
 800028e:	2301      	movs	r3, #1
 8000290:	71fb      	strb	r3, [r7, #7]
                break;
 8000292:	e040      	b.n	8000316 <BL_UART_Fetch_Host_Command+0x17e>
            case CBL_FLASH_ERASE_CMD:
                Bootloader_Erase_Flash(BL_Host_Buffer);
 8000294:	4822      	ldr	r0, [pc, #136]	; (8000320 <BL_UART_Fetch_Host_Command+0x188>)
 8000296:	f000 faaf 	bl	80007f8 <Bootloader_Erase_Flash>
                Status = BL_OK;
 800029a:	2301      	movs	r3, #1
 800029c:	71fb      	strb	r3, [r7, #7]
                break;
 800029e:	e03a      	b.n	8000316 <BL_UART_Fetch_Host_Command+0x17e>
            case CBL_MEM_WRITE_CMD:
                Bootloader_Memory_Write(BL_Host_Buffer);
 80002a0:	481f      	ldr	r0, [pc, #124]	; (8000320 <BL_UART_Fetch_Host_Command+0x188>)
 80002a2:	f000 fb67 	bl	8000974 <Bootloader_Memory_Write>
                Status = BL_OK;
 80002a6:	2301      	movs	r3, #1
 80002a8:	71fb      	strb	r3, [r7, #7]
                break;
 80002aa:	e034      	b.n	8000316 <BL_UART_Fetch_Host_Command+0x17e>
            case CBL_EN_RW_PROTECT_CMD:
                BL_Print_Message("Enable or Disable write protect on different sectors of the user flash \r\n");
 80002ac:	481f      	ldr	r0, [pc, #124]	; (800032c <BL_UART_Fetch_Host_Command+0x194>)
 80002ae:	f7ff ff4d 	bl	800014c <BL_Print_Message>
                Bootloader_Enable_RW_Protection(BL_Host_Buffer);
 80002b2:	481b      	ldr	r0, [pc, #108]	; (8000320 <BL_UART_Fetch_Host_Command+0x188>)
 80002b4:	f000 fcd0 	bl	8000c58 <Bootloader_Enable_RW_Protection>
                Status = BL_OK;
 80002b8:	2301      	movs	r3, #1
 80002ba:	71fb      	strb	r3, [r7, #7]
                break;
 80002bc:	e02b      	b.n	8000316 <BL_UART_Fetch_Host_Command+0x17e>
            case CBL_MEM_READ_CMD:
                BL_Print_Message("Read data from different memories of the microcontroller \r\n");
 80002be:	481c      	ldr	r0, [pc, #112]	; (8000330 <BL_UART_Fetch_Host_Command+0x198>)
 80002c0:	f7ff ff44 	bl	800014c <BL_Print_Message>
                Bootloader_Memory_Read(BL_Host_Buffer);
 80002c4:	4816      	ldr	r0, [pc, #88]	; (8000320 <BL_UART_Fetch_Host_Command+0x188>)
 80002c6:	f000 fbb6 	bl	8000a36 <Bootloader_Memory_Read>
                Status = BL_OK;
 80002ca:	2301      	movs	r3, #1
 80002cc:	71fb      	strb	r3, [r7, #7]
                break;
 80002ce:	e022      	b.n	8000316 <BL_UART_Fetch_Host_Command+0x17e>
            case CBL_READ_PAGE_STATUS_CMD:
                BL_Print_Message("Read all the PAGE protection status \r\n");
 80002d0:	4818      	ldr	r0, [pc, #96]	; (8000334 <BL_UART_Fetch_Host_Command+0x19c>)
 80002d2:	f7ff ff3b 	bl	800014c <BL_Print_Message>
                Bootloader_Read_Page_Protection_Status(BL_Host_Buffer);
 80002d6:	4812      	ldr	r0, [pc, #72]	; (8000320 <BL_UART_Fetch_Host_Command+0x188>)
 80002d8:	f000 fcb5 	bl	8000c46 <Bootloader_Read_Page_Protection_Status>
                Status = BL_OK;
 80002dc:	2301      	movs	r3, #1
 80002de:	71fb      	strb	r3, [r7, #7]
                break;
 80002e0:	e019      	b.n	8000316 <BL_UART_Fetch_Host_Command+0x17e>
            case CBL_OTP_READ_CMD:
                BL_Print_Message("Read the OTP contents \r\n");
 80002e2:	4815      	ldr	r0, [pc, #84]	; (8000338 <BL_UART_Fetch_Host_Command+0x1a0>)
 80002e4:	f7ff ff32 	bl	800014c <BL_Print_Message>
                Bootloader_Read_OTP(BL_Host_Buffer);
 80002e8:	480d      	ldr	r0, [pc, #52]	; (8000320 <BL_UART_Fetch_Host_Command+0x188>)
 80002ea:	f000 fbdd 	bl	8000aa8 <Bootloader_Read_OTP>
                Status = BL_OK;
 80002ee:	2301      	movs	r3, #1
 80002f0:	71fb      	strb	r3, [r7, #7]
                break;
 80002f2:	e010      	b.n	8000316 <BL_UART_Fetch_Host_Command+0x17e>
            case CBL_CHANGE_ROP_Level_CMD:
                Bootloader_Change_Read_Protection_Level(BL_Host_Buffer);
 80002f4:	480a      	ldr	r0, [pc, #40]	; (8000320 <BL_UART_Fetch_Host_Command+0x188>)
 80002f6:	f000 fc5b 	bl	8000bb0 <Bootloader_Change_Read_Protection_Level>
                Status = BL_OK;
 80002fa:	2301      	movs	r3, #1
 80002fc:	71fb      	strb	r3, [r7, #7]
                break;
 80002fe:	e00a      	b.n	8000316 <BL_UART_Fetch_Host_Command+0x17e>
            case CBL_EXIT_CMD:
            	Bootloader_Write_Flag((uint32_t)USER_APP_FLAG_ADDR_BASE, (uint8_t)APP_FLAG_EXIST);
 8000300:	21f1      	movs	r1, #241	; 0xf1
 8000302:	480e      	ldr	r0, [pc, #56]	; (800033c <BL_UART_Fetch_Host_Command+0x1a4>)
 8000304:	f000 fcb1 	bl	8000c6a <Bootloader_Write_Flag>
                Status = BL_OK;
 8000308:	2301      	movs	r3, #1
 800030a:	71fb      	strb	r3, [r7, #7]
                break;
 800030c:	e003      	b.n	8000316 <BL_UART_Fetch_Host_Command+0x17e>
            default:
                BL_Print_Message("Invalid command code received from host !! \r\n");
 800030e:	480c      	ldr	r0, [pc, #48]	; (8000340 <BL_UART_Fetch_Host_Command+0x1a8>)
 8000310:	f7ff ff1c 	bl	800014c <BL_Print_Message>
                break;
 8000314:	bf00      	nop
            }
        }
    }
    return Status;
 8000316:	79fb      	ldrb	r3, [r7, #7]
}
 8000318:	4618      	mov	r0, r3
 800031a:	3708      	adds	r7, #8
 800031c:	46bd      	mov	sp, r7
 800031e:	bd80      	pop	{r7, pc}
 8000320:	2000009c 	.word	0x2000009c
 8000324:	200001b8 	.word	0x200001b8
 8000328:	2000009d 	.word	0x2000009d
 800032c:	08003958 	.word	0x08003958
 8000330:	080039a4 	.word	0x080039a4
 8000334:	080039e0 	.word	0x080039e0
 8000338:	08003a08 	.word	0x08003a08
 800033c:	08007c00 	.word	0x08007c00
 8000340:	08003a24 	.word	0x08003a24

08000344 <Bootloader_Jump_To_User_App>:

void Bootloader_Jump_To_User_App(void)
{
 8000344:	b580      	push	{r7, lr}
 8000346:	b084      	sub	sp, #16
 8000348:	af00      	add	r7, sp, #0
    /* Value of the main stack pointer of our main application */
    uint32_t MSP_Value = *((volatile uint32_t *)FLASH_USER_APP_BASE_ADDRESS);
 800034a:	4b0c      	ldr	r3, [pc, #48]	; (800037c <Bootloader_Jump_To_User_App+0x38>)
 800034c:	681b      	ldr	r3, [r3, #0]
 800034e:	60fb      	str	r3, [r7, #12]

    /* Reset Handler definition function of our main application */
    uint32_t MainAppAddr = *((volatile uint32_t *)(FLASH_USER_APP_BASE_ADDRESS + 4));
 8000350:	4b0b      	ldr	r3, [pc, #44]	; (8000380 <Bootloader_Jump_To_User_App+0x3c>)
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	60bb      	str	r3, [r7, #8]

    /* Fetch the reset handler address of the user application */
    pMainApp ResetHandler_Address = (pMainApp)MainAppAddr;
 8000356:	68bb      	ldr	r3, [r7, #8]
 8000358:	607b      	str	r3, [r7, #4]
 800035a:	68fb      	ldr	r3, [r7, #12]
 800035c:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800035e:	683b      	ldr	r3, [r7, #0]
 8000360:	f383 8808 	msr	MSP, r3
}
 8000364:	bf00      	nop

    /* Set Main Stack Pointer */
    __set_MSP(MSP_Value);

    /* Set the Vector Table Offset Register (VTOR) to the base address of the user application */
    SCB->VTOR = FLASH_USER_APP_BASE_ADDRESS + SCB_VTOR_OFFSET;
 8000366:	4b07      	ldr	r3, [pc, #28]	; (8000384 <Bootloader_Jump_To_User_App+0x40>)
 8000368:	4a04      	ldr	r2, [pc, #16]	; (800037c <Bootloader_Jump_To_User_App+0x38>)
 800036a:	609a      	str	r2, [r3, #8]

    /* Deinitialize/Disable modules if needed */
    HAL_RCC_DeInit(); /* Deinitialize the RCC clock configuration to the default reset state. */
 800036c:	f001 ff30 	bl	80021d0 <HAL_RCC_DeInit>

    /* Jump to Application Reset Handler */
    ResetHandler_Address();
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	4798      	blx	r3
}
 8000374:	bf00      	nop
 8000376:	3710      	adds	r7, #16
 8000378:	46bd      	mov	sp, r7
 800037a:	bd80      	pop	{r7, pc}
 800037c:	08004400 	.word	0x08004400
 8000380:	08004404 	.word	0x08004404
 8000384:	e000ed00 	.word	0xe000ed00

08000388 <Bootloader_CRC_Verify>:
 *  Static Helper Functions Definitions   *
 ******************************************/


static uint8_t Bootloader_CRC_Verify(uint8_t *pData, uint32_t Data_Len, uint32_t Host_CRC)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	b088      	sub	sp, #32
 800038c:	af00      	add	r7, sp, #0
 800038e:	60f8      	str	r0, [r7, #12]
 8000390:	60b9      	str	r1, [r7, #8]
 8000392:	607a      	str	r2, [r7, #4]
	uint8_t CRC_Status = CRC_VERIFICATION_FAILED;
 8000394:	2300      	movs	r3, #0
 8000396:	77fb      	strb	r3, [r7, #31]
	uint32_t MCU_CRC_Calculated = 0;
 8000398:	2300      	movs	r3, #0
 800039a:	61bb      	str	r3, [r7, #24]
	uint32_t Data_Counter = 0;
 800039c:	2300      	movs	r3, #0
 800039e:	617b      	str	r3, [r7, #20]
	uint32_t Data_Buffer = 0;
 80003a0:	2300      	movs	r3, #0
 80003a2:	613b      	str	r3, [r7, #16]
	/* Calculate CRC32 */
	for(Data_Counter = 0; Data_Counter < Data_Len; Data_Counter++)
 80003a4:	2300      	movs	r3, #0
 80003a6:	617b      	str	r3, [r7, #20]
 80003a8:	e00f      	b.n	80003ca <Bootloader_CRC_Verify+0x42>
	{
		Data_Buffer = (uint32_t)pData[Data_Counter];
 80003aa:	68fa      	ldr	r2, [r7, #12]
 80003ac:	697b      	ldr	r3, [r7, #20]
 80003ae:	4413      	add	r3, r2
 80003b0:	781b      	ldrb	r3, [r3, #0]
 80003b2:	613b      	str	r3, [r7, #16]
		MCU_CRC_Calculated = HAL_CRC_Accumulate(CRC_ENGINE_OBJ, &Data_Buffer, 1);
 80003b4:	f107 0310 	add.w	r3, r7, #16
 80003b8:	2201      	movs	r2, #1
 80003ba:	4619      	mov	r1, r3
 80003bc:	4810      	ldr	r0, [pc, #64]	; (8000400 <Bootloader_CRC_Verify+0x78>)
 80003be:	f001 f8ac 	bl	800151a <HAL_CRC_Accumulate>
 80003c2:	61b8      	str	r0, [r7, #24]
	for(Data_Counter = 0; Data_Counter < Data_Len; Data_Counter++)
 80003c4:	697b      	ldr	r3, [r7, #20]
 80003c6:	3301      	adds	r3, #1
 80003c8:	617b      	str	r3, [r7, #20]
 80003ca:	697a      	ldr	r2, [r7, #20]
 80003cc:	68bb      	ldr	r3, [r7, #8]
 80003ce:	429a      	cmp	r2, r3
 80003d0:	d3eb      	bcc.n	80003aa <Bootloader_CRC_Verify+0x22>
	}
	/* Reset the CRC Calculation Unit */
     __HAL_CRC_DR_RESET(CRC_ENGINE_OBJ);
 80003d2:	4b0b      	ldr	r3, [pc, #44]	; (8000400 <Bootloader_CRC_Verify+0x78>)
 80003d4:	681b      	ldr	r3, [r3, #0]
 80003d6:	689a      	ldr	r2, [r3, #8]
 80003d8:	4b09      	ldr	r3, [pc, #36]	; (8000400 <Bootloader_CRC_Verify+0x78>)
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	f042 0201 	orr.w	r2, r2, #1
 80003e0:	609a      	str	r2, [r3, #8]
	/* Compare the Host CRC and Calculated CRC */
	if(MCU_CRC_Calculated == Host_CRC)
 80003e2:	69ba      	ldr	r2, [r7, #24]
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	429a      	cmp	r2, r3
 80003e8:	d102      	bne.n	80003f0 <Bootloader_CRC_Verify+0x68>
	{
		CRC_Status = CRC_VERIFICATION_PASSED;
 80003ea:	2301      	movs	r3, #1
 80003ec:	77fb      	strb	r3, [r7, #31]
 80003ee:	e001      	b.n	80003f4 <Bootloader_CRC_Verify+0x6c>
	}
	else
	{
		CRC_Status = CRC_VERIFICATION_FAILED;
 80003f0:	2300      	movs	r3, #0
 80003f2:	77fb      	strb	r3, [r7, #31]
	}
	return CRC_Status;
 80003f4:	7ffb      	ldrb	r3, [r7, #31]
}
 80003f6:	4618      	mov	r0, r3
 80003f8:	3720      	adds	r7, #32
 80003fa:	46bd      	mov	sp, r7
 80003fc:	bd80      	pop	{r7, pc}
 80003fe:	bf00      	nop
 8000400:	20000164 	.word	0x20000164

08000404 <Bootloader_Send_ACK>:


static void Bootloader_Send_ACK(uint8_t Replay_Len)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	b084      	sub	sp, #16
 8000408:	af00      	add	r7, sp, #0
 800040a:	4603      	mov	r3, r0
 800040c:	71fb      	strb	r3, [r7, #7]
    uint8_t Ack_Value[2] = {0};
 800040e:	2300      	movs	r3, #0
 8000410:	81bb      	strh	r3, [r7, #12]
    Ack_Value[0] = CBL_SEND_ACK;
 8000412:	23cd      	movs	r3, #205	; 0xcd
 8000414:	733b      	strb	r3, [r7, #12]
    Ack_Value[1] = Replay_Len;
 8000416:	79fb      	ldrb	r3, [r7, #7]
 8000418:	737b      	strb	r3, [r7, #13]
    HAL_UART_Transmit(BL_HOST_COMMUNICATION_UART, (uint8_t *)Ack_Value, 2, HAL_MAX_DELAY);
 800041a:	f107 010c 	add.w	r1, r7, #12
 800041e:	f04f 33ff 	mov.w	r3, #4294967295
 8000422:	2202      	movs	r2, #2
 8000424:	4803      	ldr	r0, [pc, #12]	; (8000434 <Bootloader_Send_ACK+0x30>)
 8000426:	f002 fbcd 	bl	8002bc4 <HAL_UART_Transmit>
}
 800042a:	bf00      	nop
 800042c:	3710      	adds	r7, #16
 800042e:	46bd      	mov	sp, r7
 8000430:	bd80      	pop	{r7, pc}
 8000432:	bf00      	nop
 8000434:	200001b8 	.word	0x200001b8

08000438 <Bootloader_Send_NACK>:

static void Bootloader_Send_NACK(void)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	b082      	sub	sp, #8
 800043c:	af00      	add	r7, sp, #0
    uint8_t Ack_Value = CBL_SEND_NACK;
 800043e:	23ab      	movs	r3, #171	; 0xab
 8000440:	71fb      	strb	r3, [r7, #7]
    HAL_UART_Transmit(BL_HOST_COMMUNICATION_UART, &Ack_Value, 1, HAL_MAX_DELAY);
 8000442:	1df9      	adds	r1, r7, #7
 8000444:	f04f 33ff 	mov.w	r3, #4294967295
 8000448:	2201      	movs	r2, #1
 800044a:	4803      	ldr	r0, [pc, #12]	; (8000458 <Bootloader_Send_NACK+0x20>)
 800044c:	f002 fbba 	bl	8002bc4 <HAL_UART_Transmit>
}
 8000450:	bf00      	nop
 8000452:	3708      	adds	r7, #8
 8000454:	46bd      	mov	sp, r7
 8000456:	bd80      	pop	{r7, pc}
 8000458:	200001b8 	.word	0x200001b8

0800045c <Bootloader_Send_Data_To_Host>:

static void Bootloader_Send_Data_To_Host(uint8_t *Host_Buffer, uint32_t Data_Len)
{
 800045c:	b580      	push	{r7, lr}
 800045e:	b082      	sub	sp, #8
 8000460:	af00      	add	r7, sp, #0
 8000462:	6078      	str	r0, [r7, #4]
 8000464:	6039      	str	r1, [r7, #0]
    HAL_UART_Transmit(BL_HOST_COMMUNICATION_UART, Host_Buffer, Data_Len, HAL_MAX_DELAY);
 8000466:	683b      	ldr	r3, [r7, #0]
 8000468:	b29a      	uxth	r2, r3
 800046a:	f04f 33ff 	mov.w	r3, #4294967295
 800046e:	6879      	ldr	r1, [r7, #4]
 8000470:	4803      	ldr	r0, [pc, #12]	; (8000480 <Bootloader_Send_Data_To_Host+0x24>)
 8000472:	f002 fba7 	bl	8002bc4 <HAL_UART_Transmit>
}
 8000476:	bf00      	nop
 8000478:	3708      	adds	r7, #8
 800047a:	46bd      	mov	sp, r7
 800047c:	bd80      	pop	{r7, pc}
 800047e:	bf00      	nop
 8000480:	200001b8 	.word	0x200001b8

08000484 <Bootloader_Get_Version>:

static void Bootloader_Get_Version(uint8_t *Host_Buffer)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	b086      	sub	sp, #24
 8000488:	af00      	add	r7, sp, #0
 800048a:	6078      	str	r0, [r7, #4]
    uint8_t BL_Version[4] = { CBL_VENDOR_ID, CBL_SW_MAJOR_VERSION, CBL_SW_MINOR_VERSION, CBL_SW_PATCH_VERSION };
 800048c:	f44f 73b2 	mov.w	r3, #356	; 0x164
 8000490:	60fb      	str	r3, [r7, #12]
    uint16_t Host_CMD_Packet_Len = 0;
 8000492:	2300      	movs	r3, #0
 8000494:	82fb      	strh	r3, [r7, #22]
    uint32_t Host_CRC32 = 0;
 8000496:	2300      	movs	r3, #0
 8000498:	613b      	str	r3, [r7, #16]

#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
    BL_Print_Message("Read the bootloader version from the MCU \r\n");
#endif
    /* Extract the CRC32 and packet length sent by the HOST */
    Host_CMD_Packet_Len = Host_Buffer[0] + 1;
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	781b      	ldrb	r3, [r3, #0]
 800049e:	b29b      	uxth	r3, r3
 80004a0:	3301      	adds	r3, #1
 80004a2:	82fb      	strh	r3, [r7, #22]
    Host_CRC32 = *((uint32_t *)((Host_Buffer + Host_CMD_Packet_Len) - CRC_TYPE_SIZE_BYTE));
 80004a4:	8afb      	ldrh	r3, [r7, #22]
 80004a6:	3b04      	subs	r3, #4
 80004a8:	687a      	ldr	r2, [r7, #4]
 80004aa:	4413      	add	r3, r2
 80004ac:	681b      	ldr	r3, [r3, #0]
 80004ae:	613b      	str	r3, [r7, #16]
    /* CRC Verification */
    if(CRC_VERIFICATION_PASSED == Bootloader_CRC_Verify((uint8_t *)&Host_Buffer[0] , Host_CMD_Packet_Len - 4, Host_CRC32))
 80004b0:	8afb      	ldrh	r3, [r7, #22]
 80004b2:	3b04      	subs	r3, #4
 80004b4:	693a      	ldr	r2, [r7, #16]
 80004b6:	4619      	mov	r1, r3
 80004b8:	6878      	ldr	r0, [r7, #4]
 80004ba:	f7ff ff65 	bl	8000388 <Bootloader_CRC_Verify>
 80004be:	4603      	mov	r3, r0
 80004c0:	2b01      	cmp	r3, #1
 80004c2:	d109      	bne.n	80004d8 <Bootloader_Get_Version+0x54>
    {
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
        BL_Print_Message("CRC Verification Passed \r\n");
#endif
        Bootloader_Send_ACK(4);
 80004c4:	2004      	movs	r0, #4
 80004c6:	f7ff ff9d 	bl	8000404 <Bootloader_Send_ACK>
        Bootloader_Send_Data_To_Host((uint8_t *)(&BL_Version[0]), 4);
 80004ca:	f107 030c 	add.w	r3, r7, #12
 80004ce:	2104      	movs	r1, #4
 80004d0:	4618      	mov	r0, r3
 80004d2:	f7ff ffc3 	bl	800045c <Bootloader_Send_Data_To_Host>
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
        BL_Print_Message("CRC Verification Failed \r\n");
#endif
        Bootloader_Send_NACK();
    }
}
 80004d6:	e001      	b.n	80004dc <Bootloader_Get_Version+0x58>
        Bootloader_Send_NACK();
 80004d8:	f7ff ffae 	bl	8000438 <Bootloader_Send_NACK>
}
 80004dc:	bf00      	nop
 80004de:	3718      	adds	r7, #24
 80004e0:	46bd      	mov	sp, r7
 80004e2:	bd80      	pop	{r7, pc}

080004e4 <Bootloader_Get_Help>:

static void Bootloader_Get_Help(uint8_t *Host_Buffer)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	b084      	sub	sp, #16
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	6078      	str	r0, [r7, #4]
    uint16_t Host_CMD_Packet_Len = 0;
 80004ec:	2300      	movs	r3, #0
 80004ee:	81fb      	strh	r3, [r7, #14]
    uint32_t Host_CRC32 = 0;
 80004f0:	2300      	movs	r3, #0
 80004f2:	60bb      	str	r3, [r7, #8]
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
    BL_Print_Message("Read the commands supported by the bootloader \r\n");
#endif
    /* Extract the CRC32 and packet length sent by the HOST */
    Host_CMD_Packet_Len = Host_Buffer[0] + 1;
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	781b      	ldrb	r3, [r3, #0]
 80004f8:	b29b      	uxth	r3, r3
 80004fa:	3301      	adds	r3, #1
 80004fc:	81fb      	strh	r3, [r7, #14]
    Host_CRC32 = *((uint32_t *)((Host_Buffer + Host_CMD_Packet_Len) - CRC_TYPE_SIZE_BYTE));
 80004fe:	89fb      	ldrh	r3, [r7, #14]
 8000500:	3b04      	subs	r3, #4
 8000502:	687a      	ldr	r2, [r7, #4]
 8000504:	4413      	add	r3, r2
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	60bb      	str	r3, [r7, #8]
    /* CRC Verification */
    if(CRC_VERIFICATION_PASSED == Bootloader_CRC_Verify((uint8_t *)&Host_Buffer[0] , Host_CMD_Packet_Len - 4, Host_CRC32))
 800050a:	89fb      	ldrh	r3, [r7, #14]
 800050c:	3b04      	subs	r3, #4
 800050e:	68ba      	ldr	r2, [r7, #8]
 8000510:	4619      	mov	r1, r3
 8000512:	6878      	ldr	r0, [r7, #4]
 8000514:	f7ff ff38 	bl	8000388 <Bootloader_CRC_Verify>
 8000518:	4603      	mov	r3, r0
 800051a:	2b01      	cmp	r3, #1
 800051c:	d107      	bne.n	800052e <Bootloader_Get_Help+0x4a>
    {
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
        BL_Print_Message("CRC Verification Passed \r\n");
#endif
        Bootloader_Send_ACK(12);
 800051e:	200c      	movs	r0, #12
 8000520:	f7ff ff70 	bl	8000404 <Bootloader_Send_ACK>
        Bootloader_Send_Data_To_Host((uint8_t *)(&Bootloader_Supported_CMDs[0]), 12);
 8000524:	210c      	movs	r1, #12
 8000526:	4805      	ldr	r0, [pc, #20]	; (800053c <Bootloader_Get_Help+0x58>)
 8000528:	f7ff ff98 	bl	800045c <Bootloader_Send_Data_To_Host>
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
        BL_Print_Message("CRC Verification Failed \r\n");
#endif
        Bootloader_Send_NACK();
    }
}
 800052c:	e001      	b.n	8000532 <Bootloader_Get_Help+0x4e>
        Bootloader_Send_NACK();
 800052e:	f7ff ff83 	bl	8000438 <Bootloader_Send_NACK>
}
 8000532:	bf00      	nop
 8000534:	3710      	adds	r7, #16
 8000536:	46bd      	mov	sp, r7
 8000538:	bd80      	pop	{r7, pc}
 800053a:	bf00      	nop
 800053c:	20000000 	.word	0x20000000

08000540 <Bootloader_Get_Chip_Identification_Number>:

static void Bootloader_Get_Chip_Identification_Number(uint8_t *Host_Buffer)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b086      	sub	sp, #24
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]
    uint16_t Host_CMD_Packet_Len = 0;
 8000548:	2300      	movs	r3, #0
 800054a:	82fb      	strh	r3, [r7, #22]
    uint32_t Host_CRC32 = 0;
 800054c:	2300      	movs	r3, #0
 800054e:	613b      	str	r3, [r7, #16]
    uint16_t MCU_Identification_Number = 0;
 8000550:	2300      	movs	r3, #0
 8000552:	81fb      	strh	r3, [r7, #14]
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
    BL_Print_Message("Read the MCU chip identification number \r\n");
#endif
    /* Extract the CRC32 and packet length sent by the HOST */
    Host_CMD_Packet_Len = Host_Buffer[0] + 1;
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	781b      	ldrb	r3, [r3, #0]
 8000558:	b29b      	uxth	r3, r3
 800055a:	3301      	adds	r3, #1
 800055c:	82fb      	strh	r3, [r7, #22]
    Host_CRC32 = *((uint32_t *)((Host_Buffer + Host_CMD_Packet_Len) - CRC_TYPE_SIZE_BYTE));
 800055e:	8afb      	ldrh	r3, [r7, #22]
 8000560:	3b04      	subs	r3, #4
 8000562:	687a      	ldr	r2, [r7, #4]
 8000564:	4413      	add	r3, r2
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	613b      	str	r3, [r7, #16]
    /* CRC Verification */
    if(CRC_VERIFICATION_PASSED == Bootloader_CRC_Verify((uint8_t *)&Host_Buffer[0] , Host_CMD_Packet_Len - 4, Host_CRC32))
 800056a:	8afb      	ldrh	r3, [r7, #22]
 800056c:	3b04      	subs	r3, #4
 800056e:	693a      	ldr	r2, [r7, #16]
 8000570:	4619      	mov	r1, r3
 8000572:	6878      	ldr	r0, [r7, #4]
 8000574:	f7ff ff08 	bl	8000388 <Bootloader_CRC_Verify>
 8000578:	4603      	mov	r3, r0
 800057a:	2b01      	cmp	r3, #1
 800057c:	d110      	bne.n	80005a0 <Bootloader_Get_Chip_Identification_Number+0x60>
    {
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
        BL_Print_Message("CRC Verification Passed \r\n");
#endif
        /* Get the MCU chip identification number */
        MCU_Identification_Number = (uint16_t)((DBGMCU->IDCODE) & 0x00000FFF);
 800057e:	4b0b      	ldr	r3, [pc, #44]	; (80005ac <Bootloader_Get_Chip_Identification_Number+0x6c>)
 8000580:	681b      	ldr	r3, [r3, #0]
 8000582:	b29b      	uxth	r3, r3
 8000584:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000588:	b29b      	uxth	r3, r3
 800058a:	81fb      	strh	r3, [r7, #14]
        /* Report chip identification number to HOST */
        Bootloader_Send_ACK(2);
 800058c:	2002      	movs	r0, #2
 800058e:	f7ff ff39 	bl	8000404 <Bootloader_Send_ACK>
        Bootloader_Send_Data_To_Host((uint8_t *)&MCU_Identification_Number, 2);
 8000592:	f107 030e 	add.w	r3, r7, #14
 8000596:	2102      	movs	r1, #2
 8000598:	4618      	mov	r0, r3
 800059a:	f7ff ff5f 	bl	800045c <Bootloader_Send_Data_To_Host>
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
        BL_Print_Message("CRC Verification Failed \r\n");
#endif
        Bootloader_Send_NACK();
    }
}
 800059e:	e001      	b.n	80005a4 <Bootloader_Get_Chip_Identification_Number+0x64>
        Bootloader_Send_NACK();
 80005a0:	f7ff ff4a 	bl	8000438 <Bootloader_Send_NACK>
}
 80005a4:	bf00      	nop
 80005a6:	3718      	adds	r7, #24
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	e0042000 	.word	0xe0042000

080005b0 <Host_Address_Verification>:

static uint8_t Host_Address_Verification(uint32_t Jump_Address)
{
 80005b0:	b480      	push	{r7}
 80005b2:	b085      	sub	sp, #20
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
    uint8_t Address_Verification = ADDRESS_IS_INVALID;
 80005b8:	2300      	movs	r3, #0
 80005ba:	73fb      	strb	r3, [r7, #15]
    if((Jump_Address >= SRAM_BASE) && (Jump_Address <= STM32F103_SRAM_END))
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80005c2:	d306      	bcc.n	80005d2 <Host_Address_Verification+0x22>
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	4a10      	ldr	r2, [pc, #64]	; (8000608 <Host_Address_Verification+0x58>)
 80005c8:	4293      	cmp	r3, r2
 80005ca:	d802      	bhi.n	80005d2 <Host_Address_Verification+0x22>
    {
        Address_Verification = ADDRESS_IS_VALID;
 80005cc:	2301      	movs	r3, #1
 80005ce:	73fb      	strb	r3, [r7, #15]
 80005d0:	e013      	b.n	80005fa <Host_Address_Verification+0x4a>
    }
    else if(Jump_Address >= SRAM_BASE)
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80005d8:	d302      	bcc.n	80005e0 <Host_Address_Verification+0x30>
    {
        Address_Verification = ADDRESS_IS_VALID;
 80005da:	2301      	movs	r3, #1
 80005dc:	73fb      	strb	r3, [r7, #15]
 80005de:	e00c      	b.n	80005fa <Host_Address_Verification+0x4a>
    }
    else if((Jump_Address >= FLASH_BASE) && (Jump_Address <= STM32F103_FLASH_END))
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80005e6:	d306      	bcc.n	80005f6 <Host_Address_Verification+0x46>
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	4a08      	ldr	r2, [pc, #32]	; (800060c <Host_Address_Verification+0x5c>)
 80005ec:	4293      	cmp	r3, r2
 80005ee:	d802      	bhi.n	80005f6 <Host_Address_Verification+0x46>
    {
        Address_Verification = ADDRESS_IS_VALID;
 80005f0:	2301      	movs	r3, #1
 80005f2:	73fb      	strb	r3, [r7, #15]
 80005f4:	e001      	b.n	80005fa <Host_Address_Verification+0x4a>
    }
    else
    {
        Address_Verification = ADDRESS_IS_INVALID;
 80005f6:	2300      	movs	r3, #0
 80005f8:	73fb      	strb	r3, [r7, #15]
    }
    return Address_Verification;
 80005fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80005fc:	4618      	mov	r0, r3
 80005fe:	3714      	adds	r7, #20
 8000600:	46bd      	mov	sp, r7
 8000602:	bc80      	pop	{r7}
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop
 8000608:	20001800 	.word	0x20001800
 800060c:	08008000 	.word	0x08008000

08000610 <Bootloader_Jump_To_Address>:

static void Bootloader_Jump_To_Address(uint8_t *Host_Buffer)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b088      	sub	sp, #32
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
    uint16_t Host_CMD_Packet_Len = 0;
 8000618:	2300      	movs	r3, #0
 800061a:	83fb      	strh	r3, [r7, #30]
    uint32_t Host_CRC32 = 0;
 800061c:	2300      	movs	r3, #0
 800061e:	61bb      	str	r3, [r7, #24]
    uint32_t HOST_Jump_Address = 0;
 8000620:	2300      	movs	r3, #0
 8000622:	617b      	str	r3, [r7, #20]
    uint8_t Address_Verification = ADDRESS_IS_INVALID;
 8000624:	2300      	movs	r3, #0
 8000626:	73fb      	strb	r3, [r7, #15]

#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
    BL_Print_Message("Jump bootloader to specified address \r\n");
#endif
    /* Extract the CRC32 and packet length sent by the HOST */
    Host_CMD_Packet_Len = Host_Buffer[0] + 1;
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	781b      	ldrb	r3, [r3, #0]
 800062c:	b29b      	uxth	r3, r3
 800062e:	3301      	adds	r3, #1
 8000630:	83fb      	strh	r3, [r7, #30]
    Host_CRC32 = *((uint32_t *)((Host_Buffer + Host_CMD_Packet_Len) - CRC_TYPE_SIZE_BYTE));
 8000632:	8bfb      	ldrh	r3, [r7, #30]
 8000634:	3b04      	subs	r3, #4
 8000636:	687a      	ldr	r2, [r7, #4]
 8000638:	4413      	add	r3, r2
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	61bb      	str	r3, [r7, #24]
    /* CRC Verification */
    if(CRC_VERIFICATION_PASSED == Bootloader_CRC_Verify((uint8_t *)&Host_Buffer[0] , Host_CMD_Packet_Len - 4, Host_CRC32))
 800063e:	8bfb      	ldrh	r3, [r7, #30]
 8000640:	3b04      	subs	r3, #4
 8000642:	69ba      	ldr	r2, [r7, #24]
 8000644:	4619      	mov	r1, r3
 8000646:	6878      	ldr	r0, [r7, #4]
 8000648:	f7ff fe9e 	bl	8000388 <Bootloader_CRC_Verify>
 800064c:	4603      	mov	r3, r0
 800064e:	2b01      	cmp	r3, #1
 8000650:	d125      	bne.n	800069e <Bootloader_Jump_To_Address+0x8e>
    {
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
        BL_Print_Message("CRC Verification Passed \r\n");
#endif
        Bootloader_Send_ACK(1);
 8000652:	2001      	movs	r0, #1
 8000654:	f7ff fed6 	bl	8000404 <Bootloader_Send_ACK>
        /* Extract the address form the HOST packet */
        HOST_Jump_Address = *((uint32_t *)&Host_Buffer[2]);
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800065e:	617b      	str	r3, [r7, #20]
        BL_Print_Message("Jump to : 0x%X \r\n", HOST_Jump_Address);
 8000660:	6979      	ldr	r1, [r7, #20]
 8000662:	4812      	ldr	r0, [pc, #72]	; (80006ac <Bootloader_Jump_To_Address+0x9c>)
 8000664:	f7ff fd72 	bl	800014c <BL_Print_Message>
        /* Verify the Extracted address to be valid address */
        Address_Verification = Host_Address_Verification(HOST_Jump_Address);
 8000668:	6978      	ldr	r0, [r7, #20]
 800066a:	f7ff ffa1 	bl	80005b0 <Host_Address_Verification>
 800066e:	4603      	mov	r3, r0
 8000670:	73fb      	strb	r3, [r7, #15]
        if(ADDRESS_IS_VALID == Address_Verification)
 8000672:	7bfb      	ldrb	r3, [r7, #15]
 8000674:	2b01      	cmp	r3, #1
 8000676:	d10b      	bne.n	8000690 <Bootloader_Jump_To_Address+0x80>
        {
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
            BL_Print_Message("Address verification succeeded \r\n");
#endif
            /* Report address verification succeeded */
            Bootloader_Send_Data_To_Host((uint8_t *)&Address_Verification, 1);
 8000678:	f107 030f 	add.w	r3, r7, #15
 800067c:	2101      	movs	r1, #1
 800067e:	4618      	mov	r0, r3
 8000680:	f7ff feec 	bl	800045c <Bootloader_Send_Data_To_Host>
            /* Prepare the address to jump */
            Jump_Ptr Jump_Address = (Jump_Ptr)(HOST_Jump_Address + 1);
 8000684:	697b      	ldr	r3, [r7, #20]
 8000686:	3301      	adds	r3, #1
 8000688:	613b      	str	r3, [r7, #16]
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
            BL_Print_Message("Jump to : 0x%X \r\n", Jump_Address);
#endif
            Jump_Address();
 800068a:	693b      	ldr	r3, [r7, #16]
 800068c:	4798      	blx	r3
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
        BL_Print_Message("CRC Verification Failed \r\n");
#endif
        Bootloader_Send_NACK();
    }
}
 800068e:	e008      	b.n	80006a2 <Bootloader_Jump_To_Address+0x92>
            Bootloader_Send_Data_To_Host((uint8_t *)&Address_Verification, 1);
 8000690:	f107 030f 	add.w	r3, r7, #15
 8000694:	2101      	movs	r1, #1
 8000696:	4618      	mov	r0, r3
 8000698:	f7ff fee0 	bl	800045c <Bootloader_Send_Data_To_Host>
}
 800069c:	e001      	b.n	80006a2 <Bootloader_Jump_To_Address+0x92>
        Bootloader_Send_NACK();
 800069e:	f7ff fecb 	bl	8000438 <Bootloader_Send_NACK>
}
 80006a2:	bf00      	nop
 80006a4:	3720      	adds	r7, #32
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	08003a54 	.word	0x08003a54

080006b0 <CBL_STM32F103_Get_RDP_Level>:

static uint8_t CBL_STM32F103_Get_RDP_Level()
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b088      	sub	sp, #32
 80006b4:	af00      	add	r7, sp, #0
    FLASH_OBProgramInitTypeDef FLASH_OBProgram;
    /* Get the Option byte configuration */
    HAL_FLASHEx_OBGetConfig(&FLASH_OBProgram);
 80006b6:	1d3b      	adds	r3, r7, #4
 80006b8:	4618      	mov	r0, r3
 80006ba:	f001 fa0d 	bl	8001ad8 <HAL_FLASHEx_OBGetConfig>

    return (uint8_t)(FLASH_OBProgram.RDPLevel);
 80006be:	7d3b      	ldrb	r3, [r7, #20]
}
 80006c0:	4618      	mov	r0, r3
 80006c2:	3720      	adds	r7, #32
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd80      	pop	{r7, pc}

080006c8 <Bootloader_Read_Protection_Level>:

static void Bootloader_Read_Protection_Level(uint8_t *Host_Buffer)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b086      	sub	sp, #24
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
    uint16_t Host_CMD_Packet_Len = 0;
 80006d0:	2300      	movs	r3, #0
 80006d2:	82fb      	strh	r3, [r7, #22]
    uint32_t Host_CRC32 = 0;
 80006d4:	2300      	movs	r3, #0
 80006d6:	613b      	str	r3, [r7, #16]
    uint8_t RDP_Level = 0;
 80006d8:	2300      	movs	r3, #0
 80006da:	73fb      	strb	r3, [r7, #15]

#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
    BL_Print_Message("Read the FLASH Read Protection Out level \r\n");
#endif
    /* Extract the CRC32 and packet length sent by the HOST */
    Host_CMD_Packet_Len = Host_Buffer[0] + 1;
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	781b      	ldrb	r3, [r3, #0]
 80006e0:	b29b      	uxth	r3, r3
 80006e2:	3301      	adds	r3, #1
 80006e4:	82fb      	strh	r3, [r7, #22]
    Host_CRC32 = *((uint32_t *)((Host_Buffer + Host_CMD_Packet_Len) - CRC_TYPE_SIZE_BYTE));
 80006e6:	8afb      	ldrh	r3, [r7, #22]
 80006e8:	3b04      	subs	r3, #4
 80006ea:	687a      	ldr	r2, [r7, #4]
 80006ec:	4413      	add	r3, r2
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	613b      	str	r3, [r7, #16]
    /* CRC Verification */
    if(CRC_VERIFICATION_PASSED == Bootloader_CRC_Verify((uint8_t *)&Host_Buffer[0] , Host_CMD_Packet_Len - 4, Host_CRC32))
 80006f2:	8afb      	ldrh	r3, [r7, #22]
 80006f4:	3b04      	subs	r3, #4
 80006f6:	693a      	ldr	r2, [r7, #16]
 80006f8:	4619      	mov	r1, r3
 80006fa:	6878      	ldr	r0, [r7, #4]
 80006fc:	f7ff fe44 	bl	8000388 <Bootloader_CRC_Verify>
 8000700:	4603      	mov	r3, r0
 8000702:	2b01      	cmp	r3, #1
 8000704:	d10d      	bne.n	8000722 <Bootloader_Read_Protection_Level+0x5a>
    {
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
        BL_Print_Message("CRC Verification Passed \r\n");
#endif
        Bootloader_Send_ACK(1);
 8000706:	2001      	movs	r0, #1
 8000708:	f7ff fe7c 	bl	8000404 <Bootloader_Send_ACK>
        /* Read Protection Level */
        RDP_Level = CBL_STM32F103_Get_RDP_Level();
 800070c:	f7ff ffd0 	bl	80006b0 <CBL_STM32F103_Get_RDP_Level>
 8000710:	4603      	mov	r3, r0
 8000712:	73fb      	strb	r3, [r7, #15]
        /* Report Valid Protection Level */
        Bootloader_Send_Data_To_Host((uint8_t *)&RDP_Level, 1);
 8000714:	f107 030f 	add.w	r3, r7, #15
 8000718:	2101      	movs	r1, #1
 800071a:	4618      	mov	r0, r3
 800071c:	f7ff fe9e 	bl	800045c <Bootloader_Send_Data_To_Host>
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
        BL_Print_Message("CRC Verification Failed \r\n");
#endif
        Bootloader_Send_NACK();
    }
}
 8000720:	e001      	b.n	8000726 <Bootloader_Read_Protection_Level+0x5e>
        Bootloader_Send_NACK();
 8000722:	f7ff fe89 	bl	8000438 <Bootloader_Send_NACK>
}
 8000726:	bf00      	nop
 8000728:	3718      	adds	r7, #24
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
	...

08000730 <Perform_Flash_Erase>:

static uint8_t Perform_Flash_Erase(uint8_t Page_Numebr, uint8_t Number_Of_Pages)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b088      	sub	sp, #32
 8000734:	af00      	add	r7, sp, #0
 8000736:	4603      	mov	r3, r0
 8000738:	460a      	mov	r2, r1
 800073a:	71fb      	strb	r3, [r7, #7]
 800073c:	4613      	mov	r3, r2
 800073e:	71bb      	strb	r3, [r7, #6]
    uint8_t Page_Validity_Status = INVALID_PAGE_NUMBER;
 8000740:	2300      	movs	r3, #0
 8000742:	77fb      	strb	r3, [r7, #31]
    FLASH_EraseInitTypeDef pEraseInit;
    uint8_t Remaining_Pages = 0;
 8000744:	2300      	movs	r3, #0
 8000746:	77bb      	strb	r3, [r7, #30]
    HAL_StatusTypeDef HAL_Status = HAL_ERROR;
 8000748:	2301      	movs	r3, #1
 800074a:	777b      	strb	r3, [r7, #29]
    uint32_t PageError = 0;
 800074c:	2300      	movs	r3, #0
 800074e:	60bb      	str	r3, [r7, #8]

    if(Number_Of_Pages > CBL_FLASH_MAX_PAGE_NUMBER)
 8000750:	79bb      	ldrb	r3, [r7, #6]
 8000752:	2b20      	cmp	r3, #32
 8000754:	d902      	bls.n	800075c <Perform_Flash_Erase+0x2c>
    {
        /* Number Of sectors is out of range */
        Page_Validity_Status = INVALID_PAGE_NUMBER;
 8000756:	2300      	movs	r3, #0
 8000758:	77fb      	strb	r3, [r7, #31]
 800075a:	e046      	b.n	80007ea <Perform_Flash_Erase+0xba>
    }
    else
    {
        if((Page_Numebr <= (CBL_FLASH_MAX_PAGE_NUMBER - 1)) || (CBL_FLASH_MASS_ERASE == Page_Numebr))
 800075c:	79fb      	ldrb	r3, [r7, #7]
 800075e:	2b1f      	cmp	r3, #31
 8000760:	d902      	bls.n	8000768 <Perform_Flash_Erase+0x38>
 8000762:	79fb      	ldrb	r3, [r7, #7]
 8000764:	2bff      	cmp	r3, #255	; 0xff
 8000766:	d13e      	bne.n	80007e6 <Perform_Flash_Erase+0xb6>
        {
            /* Check if user needs Mass erase */
            if(CBL_FLASH_MASS_ERASE == Page_Numebr)
 8000768:	79fb      	ldrb	r3, [r7, #7]
 800076a:	2bff      	cmp	r3, #255	; 0xff
 800076c:	d102      	bne.n	8000774 <Perform_Flash_Erase+0x44>
            {
                pEraseInit.TypeErase = FLASH_TYPEERASE_MASSERASE; /* Flash Mass erase activation */
 800076e:	2302      	movs	r3, #2
 8000770:	60fb      	str	r3, [r7, #12]
 8000772:	e019      	b.n	80007a8 <Perform_Flash_Erase+0x78>
            {
                /* User needs PAGE erase */
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
                BL_Print_Message("User needs PAGE erase \r\n");
#endif
                Remaining_Pages = CBL_FLASH_MAX_PAGE_NUMBER - Page_Numebr;
 8000774:	79fb      	ldrb	r3, [r7, #7]
 8000776:	f1c3 0320 	rsb	r3, r3, #32
 800077a:	77bb      	strb	r3, [r7, #30]
                if(Number_Of_Pages > Remaining_Pages)
 800077c:	79ba      	ldrb	r2, [r7, #6]
 800077e:	7fbb      	ldrb	r3, [r7, #30]
 8000780:	429a      	cmp	r2, r3
 8000782:	d901      	bls.n	8000788 <Perform_Flash_Erase+0x58>
                {
                    Number_Of_Pages = Remaining_Pages;
 8000784:	7fbb      	ldrb	r3, [r7, #30]
 8000786:	71bb      	strb	r3, [r7, #6]
                else
                {
                    /* Nothing */
                }

                pEraseInit.TypeErase = FLASH_TYPEERASE_PAGES; /* Pages erase only */
 8000788:	2300      	movs	r3, #0
 800078a:	60fb      	str	r3, [r7, #12]
                pEraseInit.Banks = FLASH_BANK_1;              /* Bank 1  */
 800078c:	2301      	movs	r3, #1
 800078e:	613b      	str	r3, [r7, #16]
                pEraseInit.PageAddress = (uint32_t)(Page_Numebr * 1024) + FLASH_BASE;         /* Initial FLASH PAGE to erase when Mass erase is disabled */
 8000790:	79fb      	ldrb	r3, [r7, #7]
 8000792:	029b      	lsls	r3, r3, #10
 8000794:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8000798:	617b      	str	r3, [r7, #20]
                pEraseInit.NbPages = Number_Of_Pages;         /* Number of sectors to be erased. */
 800079a:	79bb      	ldrb	r3, [r7, #6]
 800079c:	61bb      	str	r3, [r7, #24]
                BL_Print_Message("Flash erase activation Page 0x%X \r\n",pEraseInit.PageAddress);
 800079e:	697b      	ldr	r3, [r7, #20]
 80007a0:	4619      	mov	r1, r3
 80007a2:	4814      	ldr	r0, [pc, #80]	; (80007f4 <Perform_Flash_Erase+0xc4>)
 80007a4:	f7ff fcd2 	bl	800014c <BL_Print_Message>
            }
            /* Unlock the FLASH control register access */
            HAL_Status = HAL_FLASH_Unlock();
 80007a8:	f000 ff52 	bl	8001650 <HAL_FLASH_Unlock>
 80007ac:	4603      	mov	r3, r0
 80007ae:	777b      	strb	r3, [r7, #29]
            /* Perform a mass erase or erase the specified FLASH memory sectors */
            HAL_Status = HAL_FLASHEx_Erase(&pEraseInit, &PageError);
 80007b0:	f107 0208 	add.w	r2, r7, #8
 80007b4:	f107 030c 	add.w	r3, r7, #12
 80007b8:	4611      	mov	r1, r2
 80007ba:	4618      	mov	r0, r3
 80007bc:	f001 f862 	bl	8001884 <HAL_FLASHEx_Erase>
 80007c0:	4603      	mov	r3, r0
 80007c2:	777b      	strb	r3, [r7, #29]
            if(HAL_SUCCESSFUL_ERASE == PageError && HAL_Status == HAL_OK)
 80007c4:	68bb      	ldr	r3, [r7, #8]
 80007c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007ca:	d105      	bne.n	80007d8 <Perform_Flash_Erase+0xa8>
 80007cc:	7f7b      	ldrb	r3, [r7, #29]
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d102      	bne.n	80007d8 <Perform_Flash_Erase+0xa8>
            {
                Page_Validity_Status = SUCCESSFUL_ERASE;
 80007d2:	2303      	movs	r3, #3
 80007d4:	77fb      	strb	r3, [r7, #31]
 80007d6:	e001      	b.n	80007dc <Perform_Flash_Erase+0xac>
            }
            else
            {
                Page_Validity_Status = UNSUCCESSFUL_ERASE;
 80007d8:	2302      	movs	r3, #2
 80007da:	77fb      	strb	r3, [r7, #31]
            }
            /* Locks the FLASH control register access */
            HAL_Status = HAL_FLASH_Lock();
 80007dc:	f000 ff5e 	bl	800169c <HAL_FLASH_Lock>
 80007e0:	4603      	mov	r3, r0
 80007e2:	777b      	strb	r3, [r7, #29]
 80007e4:	e001      	b.n	80007ea <Perform_Flash_Erase+0xba>
        }
        else
        {
            Page_Validity_Status = UNSUCCESSFUL_ERASE;
 80007e6:	2302      	movs	r3, #2
 80007e8:	77fb      	strb	r3, [r7, #31]
        }
    }
    return Page_Validity_Status;
 80007ea:	7ffb      	ldrb	r3, [r7, #31]
}
 80007ec:	4618      	mov	r0, r3
 80007ee:	3720      	adds	r7, #32
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	08003a68 	.word	0x08003a68

080007f8 <Bootloader_Erase_Flash>:

static void Bootloader_Erase_Flash(uint8_t *Host_Buffer)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b086      	sub	sp, #24
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
    uint16_t Host_CMD_Packet_Len = 0;
 8000800:	2300      	movs	r3, #0
 8000802:	82fb      	strh	r3, [r7, #22]
    uint32_t Host_CRC32 = 0;
 8000804:	2300      	movs	r3, #0
 8000806:	613b      	str	r3, [r7, #16]
    uint8_t Erase_Status = 0;
 8000808:	2300      	movs	r3, #0
 800080a:	73fb      	strb	r3, [r7, #15]

#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
    BL_Print_Message("Mass erase or Page erase of the user flash \r\n");
#endif
    /* Extract the CRC32 and packet length sent by the HOST */
    Host_CMD_Packet_Len = Host_Buffer[0] + 1;
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	781b      	ldrb	r3, [r3, #0]
 8000810:	b29b      	uxth	r3, r3
 8000812:	3301      	adds	r3, #1
 8000814:	82fb      	strh	r3, [r7, #22]
    Host_CRC32 = *((uint32_t *)((Host_Buffer + Host_CMD_Packet_Len) - CRC_TYPE_SIZE_BYTE));
 8000816:	8afb      	ldrh	r3, [r7, #22]
 8000818:	3b04      	subs	r3, #4
 800081a:	687a      	ldr	r2, [r7, #4]
 800081c:	4413      	add	r3, r2
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	613b      	str	r3, [r7, #16]
    /* CRC Verification */
    if(CRC_VERIFICATION_PASSED == Bootloader_CRC_Verify((uint8_t *)&Host_Buffer[0] , Host_CMD_Packet_Len - 4, Host_CRC32))
 8000822:	8afb      	ldrh	r3, [r7, #22]
 8000824:	3b04      	subs	r3, #4
 8000826:	693a      	ldr	r2, [r7, #16]
 8000828:	4619      	mov	r1, r3
 800082a:	6878      	ldr	r0, [r7, #4]
 800082c:	f7ff fdac 	bl	8000388 <Bootloader_CRC_Verify>
 8000830:	4603      	mov	r3, r0
 8000832:	2b01      	cmp	r3, #1
 8000834:	d126      	bne.n	8000884 <Bootloader_Erase_Flash+0x8c>
    {
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
        BL_Print_Message("CRC Verification Passed \r\n");
#endif
        /* Send acknowledgement to the HOST */
        Bootloader_Send_ACK(1);
 8000836:	2001      	movs	r0, #1
 8000838:	f7ff fde4 	bl	8000404 <Bootloader_Send_ACK>
        /* Perform Mass erase or PAGE erase of the user flash */
        BL_Print_Message("Pages = %d \r\n",Host_Buffer[2]);
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	3302      	adds	r3, #2
 8000840:	781b      	ldrb	r3, [r3, #0]
 8000842:	4619      	mov	r1, r3
 8000844:	4812      	ldr	r0, [pc, #72]	; (8000890 <Bootloader_Erase_Flash+0x98>)
 8000846:	f7ff fc81 	bl	800014c <BL_Print_Message>
        Erase_Status = Perform_Flash_Erase(Host_Buffer[2], Host_Buffer[3]);
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	3302      	adds	r3, #2
 800084e:	781a      	ldrb	r2, [r3, #0]
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	3303      	adds	r3, #3
 8000854:	781b      	ldrb	r3, [r3, #0]
 8000856:	4619      	mov	r1, r3
 8000858:	4610      	mov	r0, r2
 800085a:	f7ff ff69 	bl	8000730 <Perform_Flash_Erase>
 800085e:	4603      	mov	r3, r0
 8000860:	73fb      	strb	r3, [r7, #15]
        if(SUCCESSFUL_ERASE == Erase_Status)
 8000862:	7bfb      	ldrb	r3, [r7, #15]
 8000864:	2b03      	cmp	r3, #3
 8000866:	d106      	bne.n	8000876 <Bootloader_Erase_Flash+0x7e>
        {
            /* Report erase Passed */
            Bootloader_Send_Data_To_Host((uint8_t *)&Erase_Status, 1);
 8000868:	f107 030f 	add.w	r3, r7, #15
 800086c:	2101      	movs	r1, #1
 800086e:	4618      	mov	r0, r3
 8000870:	f7ff fdf4 	bl	800045c <Bootloader_Send_Data_To_Host>
        BL_Print_Message("CRC Verification Failed \r\n");
#endif
        /* Send Not acknowledge to the HOST */
        Bootloader_Send_NACK();
    }
}
 8000874:	e008      	b.n	8000888 <Bootloader_Erase_Flash+0x90>
            Bootloader_Send_Data_To_Host((uint8_t *)&Erase_Status, 1);
 8000876:	f107 030f 	add.w	r3, r7, #15
 800087a:	2101      	movs	r1, #1
 800087c:	4618      	mov	r0, r3
 800087e:	f7ff fded 	bl	800045c <Bootloader_Send_Data_To_Host>
}
 8000882:	e001      	b.n	8000888 <Bootloader_Erase_Flash+0x90>
        Bootloader_Send_NACK();
 8000884:	f7ff fdd8 	bl	8000438 <Bootloader_Send_NACK>
}
 8000888:	bf00      	nop
 800088a:	3718      	adds	r7, #24
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	08003a8c 	.word	0x08003a8c

08000894 <Flash_Memory_Write_Payload>:

static uint8_t Flash_Memory_Write_Payload(uint8_t *Host_Payload, uint32_t Payload_Start_Address, uint16_t Payload_Len)
{
 8000894:	b5b0      	push	{r4, r5, r7, lr}
 8000896:	b086      	sub	sp, #24
 8000898:	af00      	add	r7, sp, #0
 800089a:	60f8      	str	r0, [r7, #12]
 800089c:	60b9      	str	r1, [r7, #8]
 800089e:	4613      	mov	r3, r2
 80008a0:	80fb      	strh	r3, [r7, #6]
    HAL_StatusTypeDef HAL_Status = HAL_ERROR;
 80008a2:	2301      	movs	r3, #1
 80008a4:	75fb      	strb	r3, [r7, #23]
    uint8_t Flash_Payload_Write_Status = FLASH_PAYLOAD_WRITE_FAILED;
 80008a6:	2300      	movs	r3, #0
 80008a8:	75bb      	strb	r3, [r7, #22]
    uint8_t Payload_Counter = 0;
 80008aa:	2300      	movs	r3, #0
 80008ac:	757b      	strb	r3, [r7, #21]

    /* Unlock the FLASH control register access */
    HAL_Status = HAL_FLASH_Unlock();
 80008ae:	f000 fecf 	bl	8001650 <HAL_FLASH_Unlock>
 80008b2:	4603      	mov	r3, r0
 80008b4:	75fb      	strb	r3, [r7, #23]

    if(HAL_Status != HAL_OK)
 80008b6:	7dfb      	ldrb	r3, [r7, #23]
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d002      	beq.n	80008c2 <Flash_Memory_Write_Payload+0x2e>
    {
        Flash_Payload_Write_Status = FLASH_PAYLOAD_WRITE_FAILED;
 80008bc:	2300      	movs	r3, #0
 80008be:	75bb      	strb	r3, [r7, #22]
 80008c0:	e037      	b.n	8000932 <Flash_Memory_Write_Payload+0x9e>
    }
    else
    {
    	BL_Print_Message("Code Length = %d ! \r\n",Payload_Len);
 80008c2:	88fb      	ldrh	r3, [r7, #6]
 80008c4:	4619      	mov	r1, r3
 80008c6:	4828      	ldr	r0, [pc, #160]	; (8000968 <Flash_Memory_Write_Payload+0xd4>)
 80008c8:	f7ff fc40 	bl	800014c <BL_Print_Message>
    	/*if (Payload_Len % 2 != 0) Payload_Len++;
    	Payload_Len /= 2;*/
        for(Payload_Counter = 0; Payload_Counter < Payload_Len; Payload_Counter+=2)
 80008cc:	2300      	movs	r3, #0
 80008ce:	757b      	strb	r3, [r7, #21]
 80008d0:	e02a      	b.n	8000928 <Flash_Memory_Write_Payload+0x94>
        {
            /* Program a half-word at a specified address */
        	BL_Print_Message("Payload_Start_Address + Payload_Counter = 0x0%X ! \r\n",Payload_Start_Address + Payload_Counter);
 80008d2:	7d7a      	ldrb	r2, [r7, #21]
 80008d4:	68bb      	ldr	r3, [r7, #8]
 80008d6:	4413      	add	r3, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	4824      	ldr	r0, [pc, #144]	; (800096c <Flash_Memory_Write_Payload+0xd8>)
 80008dc:	f7ff fc36 	bl	800014c <BL_Print_Message>
            HAL_Status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, Payload_Start_Address + Payload_Counter, *((uint16_t*)(&Host_Payload[Payload_Counter])));
 80008e0:	7d7a      	ldrb	r2, [r7, #21]
 80008e2:	68bb      	ldr	r3, [r7, #8]
 80008e4:	18d1      	adds	r1, r2, r3
 80008e6:	7d7b      	ldrb	r3, [r7, #21]
 80008e8:	68fa      	ldr	r2, [r7, #12]
 80008ea:	4413      	add	r3, r2
 80008ec:	881b      	ldrh	r3, [r3, #0]
 80008ee:	b29b      	uxth	r3, r3
 80008f0:	2200      	movs	r2, #0
 80008f2:	461c      	mov	r4, r3
 80008f4:	4615      	mov	r5, r2
 80008f6:	4622      	mov	r2, r4
 80008f8:	462b      	mov	r3, r5
 80008fa:	2001      	movs	r0, #1
 80008fc:	f000 fe38 	bl	8001570 <HAL_FLASH_Program>
 8000900:	4603      	mov	r3, r0
 8000902:	75fb      	strb	r3, [r7, #23]
            if(HAL_Status != HAL_OK)
 8000904:	7dfb      	ldrb	r3, [r7, #23]
 8000906:	2b00      	cmp	r3, #0
 8000908:	d002      	beq.n	8000910 <Flash_Memory_Write_Payload+0x7c>
            {
                Flash_Payload_Write_Status = FLASH_PAYLOAD_WRITE_FAILED;
 800090a:	2300      	movs	r3, #0
 800090c:	75bb      	strb	r3, [r7, #22]
                break;
 800090e:	e010      	b.n	8000932 <Flash_Memory_Write_Payload+0x9e>
            }
            else
            {
                Flash_Payload_Write_Status = FLASH_PAYLOAD_WRITE_PASSED;
 8000910:	2301      	movs	r3, #1
 8000912:	75bb      	strb	r3, [r7, #22]
                BL_Print_Message("Address 0x%X passed! \r\n", Payload_Start_Address + Payload_Counter);
 8000914:	7d7a      	ldrb	r2, [r7, #21]
 8000916:	68bb      	ldr	r3, [r7, #8]
 8000918:	4413      	add	r3, r2
 800091a:	4619      	mov	r1, r3
 800091c:	4814      	ldr	r0, [pc, #80]	; (8000970 <Flash_Memory_Write_Payload+0xdc>)
 800091e:	f7ff fc15 	bl	800014c <BL_Print_Message>
        for(Payload_Counter = 0; Payload_Counter < Payload_Len; Payload_Counter+=2)
 8000922:	7d7b      	ldrb	r3, [r7, #21]
 8000924:	3302      	adds	r3, #2
 8000926:	757b      	strb	r3, [r7, #21]
 8000928:	7d7b      	ldrb	r3, [r7, #21]
 800092a:	b29b      	uxth	r3, r3
 800092c:	88fa      	ldrh	r2, [r7, #6]
 800092e:	429a      	cmp	r2, r3
 8000930:	d8cf      	bhi.n	80008d2 <Flash_Memory_Write_Payload+0x3e>
            }
        }
    }

    if((FLASH_PAYLOAD_WRITE_PASSED == Flash_Payload_Write_Status) && (HAL_OK == HAL_Status))
 8000932:	7dbb      	ldrb	r3, [r7, #22]
 8000934:	2b01      	cmp	r3, #1
 8000936:	d10f      	bne.n	8000958 <Flash_Memory_Write_Payload+0xc4>
 8000938:	7dfb      	ldrb	r3, [r7, #23]
 800093a:	2b00      	cmp	r3, #0
 800093c:	d10c      	bne.n	8000958 <Flash_Memory_Write_Payload+0xc4>
    {
        /* Locks the FLASH control register access */
        HAL_Status = HAL_FLASH_Lock();
 800093e:	f000 fead 	bl	800169c <HAL_FLASH_Lock>
 8000942:	4603      	mov	r3, r0
 8000944:	75fb      	strb	r3, [r7, #23]
        if(HAL_Status != HAL_OK)
 8000946:	7dfb      	ldrb	r3, [r7, #23]
 8000948:	2b00      	cmp	r3, #0
 800094a:	d002      	beq.n	8000952 <Flash_Memory_Write_Payload+0xbe>
        {
            Flash_Payload_Write_Status = FLASH_PAYLOAD_WRITE_FAILED;
 800094c:	2300      	movs	r3, #0
 800094e:	75bb      	strb	r3, [r7, #22]
        if(HAL_Status != HAL_OK)
 8000950:	e004      	b.n	800095c <Flash_Memory_Write_Payload+0xc8>
        }
        else
        {
            Flash_Payload_Write_Status = FLASH_PAYLOAD_WRITE_PASSED;
 8000952:	2301      	movs	r3, #1
 8000954:	75bb      	strb	r3, [r7, #22]
        if(HAL_Status != HAL_OK)
 8000956:	e001      	b.n	800095c <Flash_Memory_Write_Payload+0xc8>
        }
    }
    else
    {
        Flash_Payload_Write_Status = FLASH_PAYLOAD_WRITE_FAILED;
 8000958:	2300      	movs	r3, #0
 800095a:	75bb      	strb	r3, [r7, #22]
    }

    return Flash_Payload_Write_Status;
 800095c:	7dbb      	ldrb	r3, [r7, #22]
}
 800095e:	4618      	mov	r0, r3
 8000960:	3718      	adds	r7, #24
 8000962:	46bd      	mov	sp, r7
 8000964:	bdb0      	pop	{r4, r5, r7, pc}
 8000966:	bf00      	nop
 8000968:	08003a9c 	.word	0x08003a9c
 800096c:	08003ab4 	.word	0x08003ab4
 8000970:	08003aec 	.word	0x08003aec

08000974 <Bootloader_Memory_Write>:

static void Bootloader_Memory_Write(uint8_t *Host_Buffer)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b086      	sub	sp, #24
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
    uint16_t Host_CMD_Packet_Len = 0;
 800097c:	2300      	movs	r3, #0
 800097e:	82fb      	strh	r3, [r7, #22]
    uint32_t Host_CRC32 = 0;
 8000980:	2300      	movs	r3, #0
 8000982:	613b      	str	r3, [r7, #16]
    uint32_t HOST_Address = 0;
 8000984:	2300      	movs	r3, #0
 8000986:	60fb      	str	r3, [r7, #12]
    uint8_t Payload_Len = 0;
 8000988:	2300      	movs	r3, #0
 800098a:	72fb      	strb	r3, [r7, #11]
    uint8_t Address_Verification = ADDRESS_IS_INVALID;
 800098c:	2300      	movs	r3, #0
 800098e:	72bb      	strb	r3, [r7, #10]
    uint8_t Flash_Payload_Write_Status = FLASH_PAYLOAD_WRITE_FAILED;
 8000990:	2300      	movs	r3, #0
 8000992:	727b      	strb	r3, [r7, #9]

#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
    BL_Print_Message("Write data into different memories of the MCU \r\n");
#endif
    /* Extract the CRC32 and packet length sent by the HOST */
    Host_CMD_Packet_Len = Host_Buffer[0] + 1;
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	b29b      	uxth	r3, r3
 800099a:	3301      	adds	r3, #1
 800099c:	82fb      	strh	r3, [r7, #22]
    Host_CRC32 = *((uint32_t *)((Host_Buffer + Host_CMD_Packet_Len) - CRC_TYPE_SIZE_BYTE));
 800099e:	8afb      	ldrh	r3, [r7, #22]
 80009a0:	3b04      	subs	r3, #4
 80009a2:	687a      	ldr	r2, [r7, #4]
 80009a4:	4413      	add	r3, r2
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	613b      	str	r3, [r7, #16]
    /* CRC Verification */
    if(CRC_VERIFICATION_PASSED == Bootloader_CRC_Verify((uint8_t *)&Host_Buffer[0] , Host_CMD_Packet_Len - 4, Host_CRC32))
 80009aa:	8afb      	ldrh	r3, [r7, #22]
 80009ac:	3b04      	subs	r3, #4
 80009ae:	693a      	ldr	r2, [r7, #16]
 80009b0:	4619      	mov	r1, r3
 80009b2:	6878      	ldr	r0, [r7, #4]
 80009b4:	f7ff fce8 	bl	8000388 <Bootloader_CRC_Verify>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b01      	cmp	r3, #1
 80009bc:	d135      	bne.n	8000a2a <Bootloader_Memory_Write+0xb6>
    {
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
        BL_Print_Message("CRC Verification Passed \r\n");
#endif
        /* Send acknowledgement to the HOST */
        Bootloader_Send_ACK(1);
 80009be:	2001      	movs	r0, #1
 80009c0:	f7ff fd20 	bl	8000404 <Bootloader_Send_ACK>
        /* Extract the start address from the Host packet */
        HOST_Address = *((uint32_t *)(&Host_Buffer[2]));
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	f8d3 3002 	ldr.w	r3, [r3, #2]
 80009ca:	60fb      	str	r3, [r7, #12]
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
        BL_Print_Message("HOST_Address = 0x%X \r\n", HOST_Address);
#endif
        /* Extract the payload length from the Host packet */
        Payload_Len = Host_Buffer[6];
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	799b      	ldrb	r3, [r3, #6]
 80009d0:	72fb      	strb	r3, [r7, #11]
        /* Verify the Extracted address to be valid address */
        Address_Verification = Host_Address_Verification(HOST_Address);
 80009d2:	68f8      	ldr	r0, [r7, #12]
 80009d4:	f7ff fdec 	bl	80005b0 <Host_Address_Verification>
 80009d8:	4603      	mov	r3, r0
 80009da:	72bb      	strb	r3, [r7, #10]
        if(ADDRESS_IS_VALID == Address_Verification)
 80009dc:	7abb      	ldrb	r3, [r7, #10]
 80009de:	2b01      	cmp	r3, #1
 80009e0:	d11a      	bne.n	8000a18 <Bootloader_Memory_Write+0xa4>
        {
            /* Write the payload to the Flash memory */
            Flash_Payload_Write_Status = Flash_Memory_Write_Payload((uint8_t *)&Host_Buffer[7], HOST_Address, Payload_Len);
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	3307      	adds	r3, #7
 80009e6:	7afa      	ldrb	r2, [r7, #11]
 80009e8:	b292      	uxth	r2, r2
 80009ea:	68f9      	ldr	r1, [r7, #12]
 80009ec:	4618      	mov	r0, r3
 80009ee:	f7ff ff51 	bl	8000894 <Flash_Memory_Write_Payload>
 80009f2:	4603      	mov	r3, r0
 80009f4:	727b      	strb	r3, [r7, #9]
            if(FLASH_PAYLOAD_WRITE_PASSED == Flash_Payload_Write_Status)
 80009f6:	7a7b      	ldrb	r3, [r7, #9]
 80009f8:	2b01      	cmp	r3, #1
 80009fa:	d106      	bne.n	8000a0a <Bootloader_Memory_Write+0x96>
            {
                /* Report payload write passed */
                Bootloader_Send_Data_To_Host((uint8_t *)&Flash_Payload_Write_Status, 1);
 80009fc:	f107 0309 	add.w	r3, r7, #9
 8000a00:	2101      	movs	r1, #1
 8000a02:	4618      	mov	r0, r3
 8000a04:	f7ff fd2a 	bl	800045c <Bootloader_Send_Data_To_Host>
        BL_Print_Message("CRC Verification Failed \r\n");
#endif
        /* Send Not acknowledge to the HOST */
        Bootloader_Send_NACK();
    }
}
 8000a08:	e011      	b.n	8000a2e <Bootloader_Memory_Write+0xba>
                Bootloader_Send_Data_To_Host((uint8_t *)&Flash_Payload_Write_Status, 1);
 8000a0a:	f107 0309 	add.w	r3, r7, #9
 8000a0e:	2101      	movs	r1, #1
 8000a10:	4618      	mov	r0, r3
 8000a12:	f7ff fd23 	bl	800045c <Bootloader_Send_Data_To_Host>
}
 8000a16:	e00a      	b.n	8000a2e <Bootloader_Memory_Write+0xba>
            Address_Verification = ADDRESS_IS_INVALID;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	72bb      	strb	r3, [r7, #10]
            Bootloader_Send_Data_To_Host((uint8_t *)&Address_Verification, 1);
 8000a1c:	f107 030a 	add.w	r3, r7, #10
 8000a20:	2101      	movs	r1, #1
 8000a22:	4618      	mov	r0, r3
 8000a24:	f7ff fd1a 	bl	800045c <Bootloader_Send_Data_To_Host>
}
 8000a28:	e001      	b.n	8000a2e <Bootloader_Memory_Write+0xba>
        Bootloader_Send_NACK();
 8000a2a:	f7ff fd05 	bl	8000438 <Bootloader_Send_NACK>
}
 8000a2e:	bf00      	nop
 8000a30:	3718      	adds	r7, #24
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}

08000a36 <Bootloader_Memory_Read>:

static void Bootloader_Memory_Read(uint8_t *Host_Buffer)
{
 8000a36:	b580      	push	{r7, lr}
 8000a38:	b088      	sub	sp, #32
 8000a3a:	af00      	add	r7, sp, #0
 8000a3c:	6078      	str	r0, [r7, #4]
    uint16_t Host_CMD_Packet_Len = 0;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	83fb      	strh	r3, [r7, #30]
    uint32_t Host_CRC32 = 0;
 8000a42:	2300      	movs	r3, #0
 8000a44:	61bb      	str	r3, [r7, #24]
    uint32_t address = 0;
 8000a46:	2300      	movs	r3, #0
 8000a48:	617b      	str	r3, [r7, #20]
    uint32_t length = 0;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	613b      	str	r3, [r7, #16]
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
    BL_Print_Message("Memory Read Operation\r\n");
#endif

    /* Extract the CRC32 and packet length sent by the HOST */
    Host_CMD_Packet_Len = Host_Buffer[0] + 1;
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	781b      	ldrb	r3, [r3, #0]
 8000a52:	b29b      	uxth	r3, r3
 8000a54:	3301      	adds	r3, #1
 8000a56:	83fb      	strh	r3, [r7, #30]
    Host_CRC32 = *((uint32_t *)((Host_Buffer + Host_CMD_Packet_Len) - CRC_TYPE_SIZE_BYTE));
 8000a58:	8bfb      	ldrh	r3, [r7, #30]
 8000a5a:	3b04      	subs	r3, #4
 8000a5c:	687a      	ldr	r2, [r7, #4]
 8000a5e:	4413      	add	r3, r2
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	61bb      	str	r3, [r7, #24]

    /* CRC Verification */
    if (CRC_VERIFICATION_PASSED == Bootloader_CRC_Verify((uint8_t *)&Host_Buffer[0], Host_CMD_Packet_Len - 4, Host_CRC32))
 8000a64:	8bfb      	ldrh	r3, [r7, #30]
 8000a66:	3b04      	subs	r3, #4
 8000a68:	69ba      	ldr	r2, [r7, #24]
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	6878      	ldr	r0, [r7, #4]
 8000a6e:	f7ff fc8b 	bl	8000388 <Bootloader_CRC_Verify>
 8000a72:	4603      	mov	r3, r0
 8000a74:	2b01      	cmp	r3, #1
 8000a76:	d111      	bne.n	8000a9c <Bootloader_Memory_Read+0x66>
    {
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
        BL_Print_Message("CRC Verification Passed\r\n");
#endif
        Bootloader_Send_ACK(1);
 8000a78:	2001      	movs	r0, #1
 8000a7a:	f7ff fcc3 	bl	8000404 <Bootloader_Send_ACK>

        /* Extract the address and length from the host buffer */
        address = *((uint32_t *)&Host_Buffer[1]);
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8000a84:	617b      	str	r3, [r7, #20]
        length = *((uint32_t *)&Host_Buffer[5]);
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	f8d3 3005 	ldr.w	r3, [r3, #5]
 8000a8c:	613b      	str	r3, [r7, #16]

        /* Perform memory read operation */
        uint8_t *data = (uint8_t *)address;
 8000a8e:	697b      	ldr	r3, [r7, #20]
 8000a90:	60fb      	str	r3, [r7, #12]
        Bootloader_Send_Data_To_Host(data, length);
 8000a92:	6939      	ldr	r1, [r7, #16]
 8000a94:	68f8      	ldr	r0, [r7, #12]
 8000a96:	f7ff fce1 	bl	800045c <Bootloader_Send_Data_To_Host>
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
        BL_Print_Message("CRC Verification Failed\r\n");
#endif
        Bootloader_Send_NACK();
    }
}
 8000a9a:	e001      	b.n	8000aa0 <Bootloader_Memory_Read+0x6a>
        Bootloader_Send_NACK();
 8000a9c:	f7ff fccc 	bl	8000438 <Bootloader_Send_NACK>
}
 8000aa0:	bf00      	nop
 8000aa2:	3720      	adds	r7, #32
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd80      	pop	{r7, pc}

08000aa8 <Bootloader_Read_OTP>:

static void Bootloader_Read_OTP(uint8_t *Host_Buffer)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b088      	sub	sp, #32
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
    uint16_t Host_CMD_Packet_Len = 0;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	83fb      	strh	r3, [r7, #30]
    uint32_t Host_CRC32 = 0;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	61bb      	str	r3, [r7, #24]
    uint32_t address = 0;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	617b      	str	r3, [r7, #20]
    uint32_t length = 0;
 8000abc:	2300      	movs	r3, #0
 8000abe:	613b      	str	r3, [r7, #16]
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
    BL_Print_Message("Read OTP Operation\r\n");
#endif

    /* Extract the CRC32 and packet length sent by the HOST */
    Host_CMD_Packet_Len = Host_Buffer[0] + 1;
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	b29b      	uxth	r3, r3
 8000ac6:	3301      	adds	r3, #1
 8000ac8:	83fb      	strh	r3, [r7, #30]
    Host_CRC32 = *((uint32_t *)((Host_Buffer + Host_CMD_Packet_Len) - CRC_TYPE_SIZE_BYTE));
 8000aca:	8bfb      	ldrh	r3, [r7, #30]
 8000acc:	3b04      	subs	r3, #4
 8000ace:	687a      	ldr	r2, [r7, #4]
 8000ad0:	4413      	add	r3, r2
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	61bb      	str	r3, [r7, #24]

    /* CRC Verification */
    if (CRC_VERIFICATION_PASSED == Bootloader_CRC_Verify((uint8_t *)&Host_Buffer[0], Host_CMD_Packet_Len - 4, Host_CRC32))
 8000ad6:	8bfb      	ldrh	r3, [r7, #30]
 8000ad8:	3b04      	subs	r3, #4
 8000ada:	69ba      	ldr	r2, [r7, #24]
 8000adc:	4619      	mov	r1, r3
 8000ade:	6878      	ldr	r0, [r7, #4]
 8000ae0:	f7ff fc52 	bl	8000388 <Bootloader_CRC_Verify>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b01      	cmp	r3, #1
 8000ae8:	d111      	bne.n	8000b0e <Bootloader_Read_OTP+0x66>
    {
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
        BL_Print_Message("CRC Verification Passed\r\n");
#endif
        Bootloader_Send_ACK(1);
 8000aea:	2001      	movs	r0, #1
 8000aec:	f7ff fc8a 	bl	8000404 <Bootloader_Send_ACK>

        /* Extract the address and length from the host buffer */
        address = *((uint32_t *)&Host_Buffer[1]);
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8000af6:	617b      	str	r3, [r7, #20]
        length = *((uint32_t *)&Host_Buffer[5]);
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	f8d3 3005 	ldr.w	r3, [r3, #5]
 8000afe:	613b      	str	r3, [r7, #16]

        /* Perform OTP read operation */
        uint8_t *data = (uint8_t *)address;
 8000b00:	697b      	ldr	r3, [r7, #20]
 8000b02:	60fb      	str	r3, [r7, #12]
        Bootloader_Send_Data_To_Host(data, length);
 8000b04:	6939      	ldr	r1, [r7, #16]
 8000b06:	68f8      	ldr	r0, [r7, #12]
 8000b08:	f7ff fca8 	bl	800045c <Bootloader_Send_Data_To_Host>
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
        BL_Print_Message("CRC Verification Failed\r\n");
#endif
        Bootloader_Send_NACK();
    }
}
 8000b0c:	e001      	b.n	8000b12 <Bootloader_Read_OTP+0x6a>
        Bootloader_Send_NACK();
 8000b0e:	f7ff fc93 	bl	8000438 <Bootloader_Send_NACK>
}
 8000b12:	bf00      	nop
 8000b14:	3720      	adds	r7, #32
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}

08000b1a <Change_ROP_Level>:

static uint8_t Change_ROP_Level(uint32_t ROP_Level)
{
 8000b1a:	b580      	push	{r7, lr}
 8000b1c:	b08a      	sub	sp, #40	; 0x28
 8000b1e:	af00      	add	r7, sp, #0
 8000b20:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef HAL_Status = HAL_ERROR;
 8000b22:	2301      	movs	r3, #1
 8000b24:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    FLASH_OBProgramInitTypeDef FLASH_OBProgramInit;
    uint8_t ROP_Level_Status = ROP_LEVEL_CHANGE_INVALID;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Unlock the FLASH Option Control Registers access */
    HAL_Status = HAL_FLASH_OB_Unlock();
 8000b2e:	f000 fdc5 	bl	80016bc <HAL_FLASH_OB_Unlock>
 8000b32:	4603      	mov	r3, r0
 8000b34:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    if(HAL_Status != HAL_OK)
 8000b38:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d003      	beq.n	8000b48 <Change_ROP_Level+0x2e>
    {
        ROP_Level_Status = ROP_LEVEL_CHANGE_INVALID;
 8000b40:	2300      	movs	r3, #0
 8000b42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000b46:	e02d      	b.n	8000ba4 <Change_ROP_Level+0x8a>
    else
    {
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
        BL_Print_Message("Passed -> Unlock the FLASH Option Control Registers access \r\n");
#endif
        FLASH_OBProgramInit.OptionType = OPTIONBYTE_RDP; /* RDP option byte configuration */
 8000b48:	2302      	movs	r3, #2
 8000b4a:	60bb      	str	r3, [r7, #8]
        FLASH_OBProgramInit.Banks = FLASH_BANK_1;
 8000b4c:	2301      	movs	r3, #1
 8000b4e:	617b      	str	r3, [r7, #20]
        FLASH_OBProgramInit.RDPLevel = ROP_Level;
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	b2db      	uxtb	r3, r3
 8000b54:	763b      	strb	r3, [r7, #24]
        /* Program option bytes */
        HAL_Status = HAL_FLASHEx_OBProgram(&FLASH_OBProgramInit);
 8000b56:	f107 0308 	add.w	r3, r7, #8
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	f000 ff40 	bl	80019e0 <HAL_FLASHEx_OBProgram>
 8000b60:	4603      	mov	r3, r0
 8000b62:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        if(HAL_Status != HAL_OK)
 8000b66:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d008      	beq.n	8000b80 <Change_ROP_Level+0x66>
        {
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
            BL_Print_Message("Failed -> Program option bytes \r\n");
#endif
            HAL_Status = HAL_FLASH_OB_Lock();
 8000b6e:	f000 fdc1 	bl	80016f4 <HAL_FLASH_OB_Lock>
 8000b72:	4603      	mov	r3, r0
 8000b74:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            ROP_Level_Status = ROP_LEVEL_CHANGE_INVALID;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000b7e:	e011      	b.n	8000ba4 <Change_ROP_Level+0x8a>
        {
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
            BL_Print_Message("Passed -> Program option bytes \r\n");
#endif
            /* Launch the option byte loading */
            HAL_FLASH_OB_Launch();
 8000b80:	f000 fdc8 	bl	8001714 <HAL_FLASH_OB_Launch>
            /* Lock the FLASH Option Control Registers access */
            HAL_Status = HAL_FLASH_OB_Lock();
 8000b84:	f000 fdb6 	bl	80016f4 <HAL_FLASH_OB_Lock>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            if(HAL_Status != HAL_OK)
 8000b8e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d003      	beq.n	8000b9e <Change_ROP_Level+0x84>
            {
                ROP_Level_Status = ROP_LEVEL_CHANGE_INVALID;
 8000b96:	2300      	movs	r3, #0
 8000b98:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000b9c:	e002      	b.n	8000ba4 <Change_ROP_Level+0x8a>
            }
            else
            {
                ROP_Level_Status = ROP_LEVEL_CHANGE_VALID;
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                BL_Print_Message("Passed -> Program ROP to Level : 0x%X \r\n", ROP_Level);
#endif
            }
        }
    }
    return ROP_Level_Status;
 8000ba4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8000ba8:	4618      	mov	r0, r3
 8000baa:	3728      	adds	r7, #40	; 0x28
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bd80      	pop	{r7, pc}

08000bb0 <Bootloader_Change_Read_Protection_Level>:
static void Bootloader_Change_Read_Protection_Level(uint8_t *Host_Buffer)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b086      	sub	sp, #24
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
    uint16_t Host_CMD_Packet_Len = 0;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	82bb      	strh	r3, [r7, #20]
    uint32_t Host_CRC32 = 0;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	613b      	str	r3, [r7, #16]
    uint8_t ROP_Level_Status = ROP_LEVEL_CHANGE_INVALID;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	73fb      	strb	r3, [r7, #15]
    uint8_t Host_ROP_Level = 0;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	75fb      	strb	r3, [r7, #23]

#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
    BL_Print_Message("Change read protection level of the user flash \r\n");
#endif
    /* Extract the CRC32 and packet length sent by the HOST */
    Host_CMD_Packet_Len = Host_Buffer[0] + 1;
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	781b      	ldrb	r3, [r3, #0]
 8000bcc:	b29b      	uxth	r3, r3
 8000bce:	3301      	adds	r3, #1
 8000bd0:	82bb      	strh	r3, [r7, #20]
    Host_CRC32 = *((uint32_t *)((Host_Buffer + Host_CMD_Packet_Len) - CRC_TYPE_SIZE_BYTE));
 8000bd2:	8abb      	ldrh	r3, [r7, #20]
 8000bd4:	3b04      	subs	r3, #4
 8000bd6:	687a      	ldr	r2, [r7, #4]
 8000bd8:	4413      	add	r3, r2
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	613b      	str	r3, [r7, #16]
    /* CRC Verification */
    if(CRC_VERIFICATION_PASSED == Bootloader_CRC_Verify((uint8_t *)&Host_Buffer[0] , Host_CMD_Packet_Len - 4, Host_CRC32))
 8000bde:	8abb      	ldrh	r3, [r7, #20]
 8000be0:	3b04      	subs	r3, #4
 8000be2:	693a      	ldr	r2, [r7, #16]
 8000be4:	4619      	mov	r1, r3
 8000be6:	6878      	ldr	r0, [r7, #4]
 8000be8:	f7ff fbce 	bl	8000388 <Bootloader_CRC_Verify>
 8000bec:	4603      	mov	r3, r0
 8000bee:	2b01      	cmp	r3, #1
 8000bf0:	d123      	bne.n	8000c3a <Bootloader_Change_Read_Protection_Level+0x8a>
    {
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
        BL_Print_Message("CRC Verification Passed \r\n");
#endif
        Bootloader_Send_ACK(1);
 8000bf2:	2001      	movs	r0, #1
 8000bf4:	f7ff fc06 	bl	8000404 <Bootloader_Send_ACK>
        /* Request change the Read Out Protection Level */
        Host_ROP_Level = Host_Buffer[2];
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	789b      	ldrb	r3, [r3, #2]
 8000bfc:	75fb      	strb	r3, [r7, #23]
        if(Host_ROP_Level > CBL_ROP_LEVEL_1)
 8000bfe:	7dfb      	ldrb	r3, [r7, #23]
 8000c00:	2b01      	cmp	r3, #1
 8000c02:	d902      	bls.n	8000c0a <Bootloader_Change_Read_Protection_Level+0x5a>
        {
            ROP_Level_Status = ROP_LEVEL_CHANGE_INVALID;
 8000c04:	2300      	movs	r3, #0
 8000c06:	73fb      	strb	r3, [r7, #15]
 8000c08:	e010      	b.n	8000c2c <Bootloader_Change_Read_Protection_Level+0x7c>
        }
        else
        {
            if(CBL_ROP_LEVEL_0 == Host_ROP_Level)
 8000c0a:	7dfb      	ldrb	r3, [r7, #23]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d102      	bne.n	8000c16 <Bootloader_Change_Read_Protection_Level+0x66>
            {
                Host_ROP_Level = OB_RDP_LEVEL_0;
 8000c10:	23a5      	movs	r3, #165	; 0xa5
 8000c12:	75fb      	strb	r3, [r7, #23]
 8000c14:	e004      	b.n	8000c20 <Bootloader_Change_Read_Protection_Level+0x70>
            }
            else if(CBL_ROP_LEVEL_1 == Host_ROP_Level)
 8000c16:	7dfb      	ldrb	r3, [r7, #23]
 8000c18:	2b01      	cmp	r3, #1
 8000c1a:	d101      	bne.n	8000c20 <Bootloader_Change_Read_Protection_Level+0x70>
            {
                Host_ROP_Level = OB_RDP_LEVEL_1;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	75fb      	strb	r3, [r7, #23]
            }
            ROP_Level_Status = Change_ROP_Level(Host_ROP_Level);
 8000c20:	7dfb      	ldrb	r3, [r7, #23]
 8000c22:	4618      	mov	r0, r3
 8000c24:	f7ff ff79 	bl	8000b1a <Change_ROP_Level>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	73fb      	strb	r3, [r7, #15]
        }
        Bootloader_Send_Data_To_Host((uint8_t *)&ROP_Level_Status, 1);
 8000c2c:	f107 030f 	add.w	r3, r7, #15
 8000c30:	2101      	movs	r1, #1
 8000c32:	4618      	mov	r0, r3
 8000c34:	f7ff fc12 	bl	800045c <Bootloader_Send_Data_To_Host>
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
        BL_Print_Message("CRC Verification Failed \r\n");
#endif
        Bootloader_Send_NACK();
    }
}
 8000c38:	e001      	b.n	8000c3e <Bootloader_Change_Read_Protection_Level+0x8e>
        Bootloader_Send_NACK();
 8000c3a:	f7ff fbfd 	bl	8000438 <Bootloader_Send_NACK>
}
 8000c3e:	bf00      	nop
 8000c40:	3718      	adds	r7, #24
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}

08000c46 <Bootloader_Read_Page_Protection_Status>:
static void Bootloader_Read_Page_Protection_Status(uint8_t *Host_Buffer)
{
 8000c46:	b480      	push	{r7}
 8000c48:	b083      	sub	sp, #12
 8000c4a:	af00      	add	r7, sp, #0
 8000c4c:	6078      	str	r0, [r7, #4]
}
 8000c4e:	bf00      	nop
 8000c50:	370c      	adds	r7, #12
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bc80      	pop	{r7}
 8000c56:	4770      	bx	lr

08000c58 <Bootloader_Enable_RW_Protection>:
static void Bootloader_Enable_RW_Protection(uint8_t *Host_Buffer)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	b083      	sub	sp, #12
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
}
 8000c60:	bf00      	nop
 8000c62:	370c      	adds	r7, #12
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bc80      	pop	{r7}
 8000c68:	4770      	bx	lr

08000c6a <Bootloader_Write_Flag>:
static uint8_t Bootloader_Write_Flag(uint32_t FlagAddr, uint8_t FlagVal)
{
 8000c6a:	b5b0      	push	{r4, r5, r7, lr}
 8000c6c:	b084      	sub	sp, #16
 8000c6e:	af00      	add	r7, sp, #0
 8000c70:	6078      	str	r0, [r7, #4]
 8000c72:	460b      	mov	r3, r1
 8000c74:	70fb      	strb	r3, [r7, #3]
    HAL_StatusTypeDef HAL_Status = HAL_ERROR;
 8000c76:	2301      	movs	r3, #1
 8000c78:	73fb      	strb	r3, [r7, #15]
    uint8_t Address_Verification = ADDRESS_IS_INVALID;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	73bb      	strb	r3, [r7, #14]
    /* Verify the Extracted address to be valid address */
    Address_Verification = Host_Address_Verification(FlagAddr);
 8000c7e:	6878      	ldr	r0, [r7, #4]
 8000c80:	f7ff fc96 	bl	80005b0 <Host_Address_Verification>
 8000c84:	4603      	mov	r3, r0
 8000c86:	73bb      	strb	r3, [r7, #14]
    if(ADDRESS_IS_VALID == Address_Verification)
 8000c88:	7bbb      	ldrb	r3, [r7, #14]
 8000c8a:	2b01      	cmp	r3, #1
 8000c8c:	d11e      	bne.n	8000ccc <Bootloader_Write_Flag+0x62>
    {
    	uint8_t Page_Index = (uint8_t)((FlagAddr & STM32F103_PAGE_MASK)/STM32F103_PAGE_SIZE);
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	b29b      	uxth	r3, r3
 8000c92:	0a9b      	lsrs	r3, r3, #10
 8000c94:	737b      	strb	r3, [r7, #13]
    	Perform_Flash_Erase(Page_Index, 1);
 8000c96:	7b7b      	ldrb	r3, [r7, #13]
 8000c98:	2101      	movs	r1, #1
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f7ff fd48 	bl	8000730 <Perform_Flash_Erase>
    	/* Unlock the FLASH control register access */
    	HAL_Status = HAL_FLASH_Unlock();
 8000ca0:	f000 fcd6 	bl	8001650 <HAL_FLASH_Unlock>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	73fb      	strb	r3, [r7, #15]
    	if(HAL_Status == HAL_OK)
 8000ca8:	7bfb      	ldrb	r3, [r7, #15]
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d110      	bne.n	8000cd0 <Bootloader_Write_Flag+0x66>
    	{
    		HAL_Status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,FlagAddr,(uint16_t)(FlagVal));
 8000cae:	78fb      	ldrb	r3, [r7, #3]
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	461c      	mov	r4, r3
 8000cb4:	4615      	mov	r5, r2
 8000cb6:	4622      	mov	r2, r4
 8000cb8:	462b      	mov	r3, r5
 8000cba:	6879      	ldr	r1, [r7, #4]
 8000cbc:	2001      	movs	r0, #1
 8000cbe:	f000 fc57 	bl	8001570 <HAL_FLASH_Program>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	73fb      	strb	r3, [r7, #15]
    		/* Lock the FLASH control register access */
    		HAL_FLASH_Lock();
 8000cc6:	f000 fce9 	bl	800169c <HAL_FLASH_Lock>
 8000cca:	e001      	b.n	8000cd0 <Bootloader_Write_Flag+0x66>
    		/* nothing */
    	}
    }
    else
    {
    	HAL_Status = HAL_ERROR;
 8000ccc:	2301      	movs	r3, #1
 8000cce:	73fb      	strb	r3, [r7, #15]
    }
    Bootloader_Jump_To_User_App();
 8000cd0:	f7ff fb38 	bl	8000344 <Bootloader_Jump_To_User_App>
    return HAL_Status;
 8000cd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	3710      	adds	r7, #16
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bdb0      	pop	{r4, r5, r7, pc}
	...

08000ce0 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000ce4:	4b06      	ldr	r3, [pc, #24]	; (8000d00 <MX_CRC_Init+0x20>)
 8000ce6:	4a07      	ldr	r2, [pc, #28]	; (8000d04 <MX_CRC_Init+0x24>)
 8000ce8:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000cea:	4805      	ldr	r0, [pc, #20]	; (8000d00 <MX_CRC_Init+0x20>)
 8000cec:	f000 fbf9 	bl	80014e2 <HAL_CRC_Init>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d001      	beq.n	8000cfa <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8000cf6:	f000 f8fb 	bl	8000ef0 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000cfa:	bf00      	nop
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	20000164 	.word	0x20000164
 8000d04:	40023000 	.word	0x40023000

08000d08 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b085      	sub	sp, #20
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	4a09      	ldr	r2, [pc, #36]	; (8000d3c <HAL_CRC_MspInit+0x34>)
 8000d16:	4293      	cmp	r3, r2
 8000d18:	d10b      	bne.n	8000d32 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000d1a:	4b09      	ldr	r3, [pc, #36]	; (8000d40 <HAL_CRC_MspInit+0x38>)
 8000d1c:	695b      	ldr	r3, [r3, #20]
 8000d1e:	4a08      	ldr	r2, [pc, #32]	; (8000d40 <HAL_CRC_MspInit+0x38>)
 8000d20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d24:	6153      	str	r3, [r2, #20]
 8000d26:	4b06      	ldr	r3, [pc, #24]	; (8000d40 <HAL_CRC_MspInit+0x38>)
 8000d28:	695b      	ldr	r3, [r3, #20]
 8000d2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d2e:	60fb      	str	r3, [r7, #12]
 8000d30:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8000d32:	bf00      	nop
 8000d34:	3714      	adds	r7, #20
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bc80      	pop	{r7}
 8000d3a:	4770      	bx	lr
 8000d3c:	40023000 	.word	0x40023000
 8000d40:	40021000 	.word	0x40021000

08000d44 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b088      	sub	sp, #32
 8000d48:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d4a:	f107 0310 	add.w	r3, r7, #16
 8000d4e:	2200      	movs	r2, #0
 8000d50:	601a      	str	r2, [r3, #0]
 8000d52:	605a      	str	r2, [r3, #4]
 8000d54:	609a      	str	r2, [r3, #8]
 8000d56:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d58:	4b1e      	ldr	r3, [pc, #120]	; (8000dd4 <MX_GPIO_Init+0x90>)
 8000d5a:	699b      	ldr	r3, [r3, #24]
 8000d5c:	4a1d      	ldr	r2, [pc, #116]	; (8000dd4 <MX_GPIO_Init+0x90>)
 8000d5e:	f043 0310 	orr.w	r3, r3, #16
 8000d62:	6193      	str	r3, [r2, #24]
 8000d64:	4b1b      	ldr	r3, [pc, #108]	; (8000dd4 <MX_GPIO_Init+0x90>)
 8000d66:	699b      	ldr	r3, [r3, #24]
 8000d68:	f003 0310 	and.w	r3, r3, #16
 8000d6c:	60fb      	str	r3, [r7, #12]
 8000d6e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d70:	4b18      	ldr	r3, [pc, #96]	; (8000dd4 <MX_GPIO_Init+0x90>)
 8000d72:	699b      	ldr	r3, [r3, #24]
 8000d74:	4a17      	ldr	r2, [pc, #92]	; (8000dd4 <MX_GPIO_Init+0x90>)
 8000d76:	f043 0320 	orr.w	r3, r3, #32
 8000d7a:	6193      	str	r3, [r2, #24]
 8000d7c:	4b15      	ldr	r3, [pc, #84]	; (8000dd4 <MX_GPIO_Init+0x90>)
 8000d7e:	699b      	ldr	r3, [r3, #24]
 8000d80:	f003 0320 	and.w	r3, r3, #32
 8000d84:	60bb      	str	r3, [r7, #8]
 8000d86:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d88:	4b12      	ldr	r3, [pc, #72]	; (8000dd4 <MX_GPIO_Init+0x90>)
 8000d8a:	699b      	ldr	r3, [r3, #24]
 8000d8c:	4a11      	ldr	r2, [pc, #68]	; (8000dd4 <MX_GPIO_Init+0x90>)
 8000d8e:	f043 0304 	orr.w	r3, r3, #4
 8000d92:	6193      	str	r3, [r2, #24]
 8000d94:	4b0f      	ldr	r3, [pc, #60]	; (8000dd4 <MX_GPIO_Init+0x90>)
 8000d96:	699b      	ldr	r3, [r3, #24]
 8000d98:	f003 0304 	and.w	r3, r3, #4
 8000d9c:	607b      	str	r3, [r7, #4]
 8000d9e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000da0:	2200      	movs	r2, #0
 8000da2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000da6:	480c      	ldr	r0, [pc, #48]	; (8000dd8 <MX_GPIO_Init+0x94>)
 8000da8:	f001 f9fa 	bl	80021a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000dac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000db0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000db2:	2301      	movs	r3, #1
 8000db4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db6:	2300      	movs	r3, #0
 8000db8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dba:	2302      	movs	r3, #2
 8000dbc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dbe:	f107 0310 	add.w	r3, r7, #16
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	4804      	ldr	r0, [pc, #16]	; (8000dd8 <MX_GPIO_Init+0x94>)
 8000dc6:	f001 f86f 	bl	8001ea8 <HAL_GPIO_Init>

}
 8000dca:	bf00      	nop
 8000dcc:	3720      	adds	r7, #32
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	40021000 	.word	0x40021000
 8000dd8:	40011000 	.word	0x40011000

08000ddc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b082      	sub	sp, #8
 8000de0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000de2:	f000 fa1f 	bl	8001224 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000de6:	f000 f81f 	bl	8000e28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dea:	f7ff ffab 	bl	8000d44 <MX_GPIO_Init>
  MX_CRC_Init();
 8000dee:	f7ff ff77 	bl	8000ce0 <MX_CRC_Init>
  MX_USART2_UART_Init();
 8000df2:	f000 f943 	bl	800107c <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8000df6:	f000 f917 	bl	8001028 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  uint8_t App_Status = Check_APP_EXIST();
 8000dfa:	f000 f859 	bl	8000eb0 <Check_APP_EXIST>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	71fb      	strb	r3, [r7, #7]
  if (App_Status == APP_EXIST)
 8000e02:	79fb      	ldrb	r3, [r7, #7]
 8000e04:	2bf1      	cmp	r3, #241	; 0xf1
 8000e06:	d104      	bne.n	8000e12 <main+0x36>
  {
	BL_Print_Message("App Started \r\n");
 8000e08:	4805      	ldr	r0, [pc, #20]	; (8000e20 <main+0x44>)
 8000e0a:	f7ff f99f 	bl	800014c <BL_Print_Message>
  	Bootloader_Jump_To_User_App();
 8000e0e:	f7ff fa99 	bl	8000344 <Bootloader_Jump_To_User_App>
  }
  BL_Print_Message("Bootloader Started \r\n");
 8000e12:	4804      	ldr	r0, [pc, #16]	; (8000e24 <main+0x48>)
 8000e14:	f7ff f99a 	bl	800014c <BL_Print_Message>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	BL_UART_Fetch_Host_Command();
 8000e18:	f7ff f9be 	bl	8000198 <BL_UART_Fetch_Host_Command>
 8000e1c:	e7fc      	b.n	8000e18 <main+0x3c>
 8000e1e:	bf00      	nop
 8000e20:	08003b04 	.word	0x08003b04
 8000e24:	08003b14 	.word	0x08003b14

08000e28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b090      	sub	sp, #64	; 0x40
 8000e2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e2e:	f107 0318 	add.w	r3, r7, #24
 8000e32:	2228      	movs	r2, #40	; 0x28
 8000e34:	2100      	movs	r1, #0
 8000e36:	4618      	mov	r0, r3
 8000e38:	f002 f900 	bl	800303c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e3c:	1d3b      	adds	r3, r7, #4
 8000e3e:	2200      	movs	r2, #0
 8000e40:	601a      	str	r2, [r3, #0]
 8000e42:	605a      	str	r2, [r3, #4]
 8000e44:	609a      	str	r2, [r3, #8]
 8000e46:	60da      	str	r2, [r3, #12]
 8000e48:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e4e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e52:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000e54:	2300      	movs	r3, #0
 8000e56:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e58:	2301      	movs	r3, #1
 8000e5a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e5c:	2302      	movs	r3, #2
 8000e5e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e60:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e64:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8000e66:	2300      	movs	r3, #0
 8000e68:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e6a:	f107 0318 	add.w	r3, r7, #24
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f001 fa48 	bl	8002304 <HAL_RCC_OscConfig>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d001      	beq.n	8000e7e <SystemClock_Config+0x56>
  {
    Error_Handler();
 8000e7a:	f000 f839 	bl	8000ef0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e7e:	230f      	movs	r3, #15
 8000e80:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e82:	2302      	movs	r3, #2
 8000e84:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e86:	2300      	movs	r3, #0
 8000e88:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e8e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e90:	2300      	movs	r3, #0
 8000e92:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000e94:	1d3b      	adds	r3, r7, #4
 8000e96:	2100      	movs	r1, #0
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f001 fcb5 	bl	8002808 <HAL_RCC_ClockConfig>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d001      	beq.n	8000ea8 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000ea4:	f000 f824 	bl	8000ef0 <Error_Handler>
  }
}
 8000ea8:	bf00      	nop
 8000eaa:	3740      	adds	r7, #64	; 0x40
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}

08000eb0 <Check_APP_EXIST>:

/* USER CODE BEGIN 4 */
uint8_t Check_APP_EXIST()
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b085      	sub	sp, #20
 8000eb4:	af00      	add	r7, sp, #0
	uint8_t App_Status = APP_NOT_EXIST;
 8000eb6:	23f0      	movs	r3, #240	; 0xf0
 8000eb8:	73fb      	strb	r3, [r7, #15]
	uint8_t* data = (uint8_t*)((uint32_t *)FLASH_USER_APP_BASE_ADDRESS);
 8000eba:	4b0b      	ldr	r3, [pc, #44]	; (8000ee8 <Check_APP_EXIST+0x38>)
 8000ebc:	60bb      	str	r3, [r7, #8]
	uint16_t* flag = (uint16_t*)((uint32_t *)USER_APP_FLAG_ADDR_BASE);
 8000ebe:	4b0b      	ldr	r3, [pc, #44]	; (8000eec <Check_APP_EXIST+0x3c>)
 8000ec0:	607b      	str	r3, [r7, #4]
	if (*data != 0xFF && *flag == 0x00F1)
 8000ec2:	68bb      	ldr	r3, [r7, #8]
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	2bff      	cmp	r3, #255	; 0xff
 8000ec8:	d006      	beq.n	8000ed8 <Check_APP_EXIST+0x28>
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	881b      	ldrh	r3, [r3, #0]
 8000ece:	2bf1      	cmp	r3, #241	; 0xf1
 8000ed0:	d102      	bne.n	8000ed8 <Check_APP_EXIST+0x28>
	{
		App_Status = APP_EXIST;
 8000ed2:	23f1      	movs	r3, #241	; 0xf1
 8000ed4:	73fb      	strb	r3, [r7, #15]
 8000ed6:	e001      	b.n	8000edc <Check_APP_EXIST+0x2c>
	}
	else
	{
		App_Status = APP_NOT_EXIST;
 8000ed8:	23f0      	movs	r3, #240	; 0xf0
 8000eda:	73fb      	strb	r3, [r7, #15]
	}
	return App_Status;
 8000edc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ede:	4618      	mov	r0, r3
 8000ee0:	3714      	adds	r7, #20
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bc80      	pop	{r7}
 8000ee6:	4770      	bx	lr
 8000ee8:	08004400 	.word	0x08004400
 8000eec:	08007c00 	.word	0x08007c00

08000ef0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000ef4:	b672      	cpsid	i
}
 8000ef6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ef8:	e7fe      	b.n	8000ef8 <Error_Handler+0x8>
	...

08000efc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	b085      	sub	sp, #20
 8000f00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f02:	4b15      	ldr	r3, [pc, #84]	; (8000f58 <HAL_MspInit+0x5c>)
 8000f04:	699b      	ldr	r3, [r3, #24]
 8000f06:	4a14      	ldr	r2, [pc, #80]	; (8000f58 <HAL_MspInit+0x5c>)
 8000f08:	f043 0301 	orr.w	r3, r3, #1
 8000f0c:	6193      	str	r3, [r2, #24]
 8000f0e:	4b12      	ldr	r3, [pc, #72]	; (8000f58 <HAL_MspInit+0x5c>)
 8000f10:	699b      	ldr	r3, [r3, #24]
 8000f12:	f003 0301 	and.w	r3, r3, #1
 8000f16:	60bb      	str	r3, [r7, #8]
 8000f18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f1a:	4b0f      	ldr	r3, [pc, #60]	; (8000f58 <HAL_MspInit+0x5c>)
 8000f1c:	69db      	ldr	r3, [r3, #28]
 8000f1e:	4a0e      	ldr	r2, [pc, #56]	; (8000f58 <HAL_MspInit+0x5c>)
 8000f20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f24:	61d3      	str	r3, [r2, #28]
 8000f26:	4b0c      	ldr	r3, [pc, #48]	; (8000f58 <HAL_MspInit+0x5c>)
 8000f28:	69db      	ldr	r3, [r3, #28]
 8000f2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f2e:	607b      	str	r3, [r7, #4]
 8000f30:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000f32:	4b0a      	ldr	r3, [pc, #40]	; (8000f5c <HAL_MspInit+0x60>)
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	60fb      	str	r3, [r7, #12]
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000f3e:	60fb      	str	r3, [r7, #12]
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000f46:	60fb      	str	r3, [r7, #12]
 8000f48:	4a04      	ldr	r2, [pc, #16]	; (8000f5c <HAL_MspInit+0x60>)
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f4e:	bf00      	nop
 8000f50:	3714      	adds	r7, #20
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bc80      	pop	{r7}
 8000f56:	4770      	bx	lr
 8000f58:	40021000 	.word	0x40021000
 8000f5c:	40010000 	.word	0x40010000

08000f60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f64:	e7fe      	b.n	8000f64 <NMI_Handler+0x4>

08000f66 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f66:	b480      	push	{r7}
 8000f68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f6a:	e7fe      	b.n	8000f6a <HardFault_Handler+0x4>

08000f6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f70:	e7fe      	b.n	8000f70 <MemManage_Handler+0x4>

08000f72 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f72:	b480      	push	{r7}
 8000f74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f76:	e7fe      	b.n	8000f76 <BusFault_Handler+0x4>

08000f78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f7c:	e7fe      	b.n	8000f7c <UsageFault_Handler+0x4>

08000f7e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f7e:	b480      	push	{r7}
 8000f80:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f82:	bf00      	nop
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bc80      	pop	{r7}
 8000f88:	4770      	bx	lr

08000f8a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f8a:	b480      	push	{r7}
 8000f8c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f8e:	bf00      	nop
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bc80      	pop	{r7}
 8000f94:	4770      	bx	lr

08000f96 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f96:	b480      	push	{r7}
 8000f98:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f9a:	bf00      	nop
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bc80      	pop	{r7}
 8000fa0:	4770      	bx	lr

08000fa2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fa2:	b580      	push	{r7, lr}
 8000fa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fa6:	f000 f983 	bl	80012b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000faa:	bf00      	nop
 8000fac:	bd80      	pop	{r7, pc}
	...

08000fb0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b086      	sub	sp, #24
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fb8:	4a14      	ldr	r2, [pc, #80]	; (800100c <_sbrk+0x5c>)
 8000fba:	4b15      	ldr	r3, [pc, #84]	; (8001010 <_sbrk+0x60>)
 8000fbc:	1ad3      	subs	r3, r2, r3
 8000fbe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fc0:	697b      	ldr	r3, [r7, #20]
 8000fc2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fc4:	4b13      	ldr	r3, [pc, #76]	; (8001014 <_sbrk+0x64>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d102      	bne.n	8000fd2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fcc:	4b11      	ldr	r3, [pc, #68]	; (8001014 <_sbrk+0x64>)
 8000fce:	4a12      	ldr	r2, [pc, #72]	; (8001018 <_sbrk+0x68>)
 8000fd0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fd2:	4b10      	ldr	r3, [pc, #64]	; (8001014 <_sbrk+0x64>)
 8000fd4:	681a      	ldr	r2, [r3, #0]
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	4413      	add	r3, r2
 8000fda:	693a      	ldr	r2, [r7, #16]
 8000fdc:	429a      	cmp	r2, r3
 8000fde:	d207      	bcs.n	8000ff0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fe0:	f002 f802 	bl	8002fe8 <__errno>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	220c      	movs	r2, #12
 8000fe8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fea:	f04f 33ff 	mov.w	r3, #4294967295
 8000fee:	e009      	b.n	8001004 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ff0:	4b08      	ldr	r3, [pc, #32]	; (8001014 <_sbrk+0x64>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ff6:	4b07      	ldr	r3, [pc, #28]	; (8001014 <_sbrk+0x64>)
 8000ff8:	681a      	ldr	r2, [r3, #0]
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	4413      	add	r3, r2
 8000ffe:	4a05      	ldr	r2, [pc, #20]	; (8001014 <_sbrk+0x64>)
 8001000:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001002:	68fb      	ldr	r3, [r7, #12]
}
 8001004:	4618      	mov	r0, r3
 8001006:	3718      	adds	r7, #24
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	20002800 	.word	0x20002800
 8001010:	00000400 	.word	0x00000400
 8001014:	2000016c 	.word	0x2000016c
 8001018:	20000238 	.word	0x20000238

0800101c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001020:	bf00      	nop
 8001022:	46bd      	mov	sp, r7
 8001024:	bc80      	pop	{r7}
 8001026:	4770      	bx	lr

08001028 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800102c:	4b11      	ldr	r3, [pc, #68]	; (8001074 <MX_USART1_UART_Init+0x4c>)
 800102e:	4a12      	ldr	r2, [pc, #72]	; (8001078 <MX_USART1_UART_Init+0x50>)
 8001030:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001032:	4b10      	ldr	r3, [pc, #64]	; (8001074 <MX_USART1_UART_Init+0x4c>)
 8001034:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001038:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800103a:	4b0e      	ldr	r3, [pc, #56]	; (8001074 <MX_USART1_UART_Init+0x4c>)
 800103c:	2200      	movs	r2, #0
 800103e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001040:	4b0c      	ldr	r3, [pc, #48]	; (8001074 <MX_USART1_UART_Init+0x4c>)
 8001042:	2200      	movs	r2, #0
 8001044:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001046:	4b0b      	ldr	r3, [pc, #44]	; (8001074 <MX_USART1_UART_Init+0x4c>)
 8001048:	2200      	movs	r2, #0
 800104a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800104c:	4b09      	ldr	r3, [pc, #36]	; (8001074 <MX_USART1_UART_Init+0x4c>)
 800104e:	220c      	movs	r2, #12
 8001050:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001052:	4b08      	ldr	r3, [pc, #32]	; (8001074 <MX_USART1_UART_Init+0x4c>)
 8001054:	2200      	movs	r2, #0
 8001056:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001058:	4b06      	ldr	r3, [pc, #24]	; (8001074 <MX_USART1_UART_Init+0x4c>)
 800105a:	2200      	movs	r2, #0
 800105c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800105e:	4805      	ldr	r0, [pc, #20]	; (8001074 <MX_USART1_UART_Init+0x4c>)
 8001060:	f001 fd60 	bl	8002b24 <HAL_UART_Init>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800106a:	f7ff ff41 	bl	8000ef0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800106e:	bf00      	nop
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	20000170 	.word	0x20000170
 8001078:	40013800 	.word	0x40013800

0800107c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001080:	4b11      	ldr	r3, [pc, #68]	; (80010c8 <MX_USART2_UART_Init+0x4c>)
 8001082:	4a12      	ldr	r2, [pc, #72]	; (80010cc <MX_USART2_UART_Init+0x50>)
 8001084:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001086:	4b10      	ldr	r3, [pc, #64]	; (80010c8 <MX_USART2_UART_Init+0x4c>)
 8001088:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800108c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800108e:	4b0e      	ldr	r3, [pc, #56]	; (80010c8 <MX_USART2_UART_Init+0x4c>)
 8001090:	2200      	movs	r2, #0
 8001092:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001094:	4b0c      	ldr	r3, [pc, #48]	; (80010c8 <MX_USART2_UART_Init+0x4c>)
 8001096:	2200      	movs	r2, #0
 8001098:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800109a:	4b0b      	ldr	r3, [pc, #44]	; (80010c8 <MX_USART2_UART_Init+0x4c>)
 800109c:	2200      	movs	r2, #0
 800109e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80010a0:	4b09      	ldr	r3, [pc, #36]	; (80010c8 <MX_USART2_UART_Init+0x4c>)
 80010a2:	220c      	movs	r2, #12
 80010a4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010a6:	4b08      	ldr	r3, [pc, #32]	; (80010c8 <MX_USART2_UART_Init+0x4c>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010ac:	4b06      	ldr	r3, [pc, #24]	; (80010c8 <MX_USART2_UART_Init+0x4c>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010b2:	4805      	ldr	r0, [pc, #20]	; (80010c8 <MX_USART2_UART_Init+0x4c>)
 80010b4:	f001 fd36 	bl	8002b24 <HAL_UART_Init>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80010be:	f7ff ff17 	bl	8000ef0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80010c2:	bf00      	nop
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	200001b8 	.word	0x200001b8
 80010cc:	40004400 	.word	0x40004400

080010d0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b08a      	sub	sp, #40	; 0x28
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d8:	f107 0318 	add.w	r3, r7, #24
 80010dc:	2200      	movs	r2, #0
 80010de:	601a      	str	r2, [r3, #0]
 80010e0:	605a      	str	r2, [r3, #4]
 80010e2:	609a      	str	r2, [r3, #8]
 80010e4:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4a37      	ldr	r2, [pc, #220]	; (80011c8 <HAL_UART_MspInit+0xf8>)
 80010ec:	4293      	cmp	r3, r2
 80010ee:	d132      	bne.n	8001156 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80010f0:	4b36      	ldr	r3, [pc, #216]	; (80011cc <HAL_UART_MspInit+0xfc>)
 80010f2:	699b      	ldr	r3, [r3, #24]
 80010f4:	4a35      	ldr	r2, [pc, #212]	; (80011cc <HAL_UART_MspInit+0xfc>)
 80010f6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010fa:	6193      	str	r3, [r2, #24]
 80010fc:	4b33      	ldr	r3, [pc, #204]	; (80011cc <HAL_UART_MspInit+0xfc>)
 80010fe:	699b      	ldr	r3, [r3, #24]
 8001100:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001104:	617b      	str	r3, [r7, #20]
 8001106:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001108:	4b30      	ldr	r3, [pc, #192]	; (80011cc <HAL_UART_MspInit+0xfc>)
 800110a:	699b      	ldr	r3, [r3, #24]
 800110c:	4a2f      	ldr	r2, [pc, #188]	; (80011cc <HAL_UART_MspInit+0xfc>)
 800110e:	f043 0304 	orr.w	r3, r3, #4
 8001112:	6193      	str	r3, [r2, #24]
 8001114:	4b2d      	ldr	r3, [pc, #180]	; (80011cc <HAL_UART_MspInit+0xfc>)
 8001116:	699b      	ldr	r3, [r3, #24]
 8001118:	f003 0304 	and.w	r3, r3, #4
 800111c:	613b      	str	r3, [r7, #16]
 800111e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001120:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001124:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001126:	2302      	movs	r3, #2
 8001128:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800112a:	2303      	movs	r3, #3
 800112c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800112e:	f107 0318 	add.w	r3, r7, #24
 8001132:	4619      	mov	r1, r3
 8001134:	4826      	ldr	r0, [pc, #152]	; (80011d0 <HAL_UART_MspInit+0x100>)
 8001136:	f000 feb7 	bl	8001ea8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800113a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800113e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001140:	2300      	movs	r3, #0
 8001142:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001144:	2300      	movs	r3, #0
 8001146:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001148:	f107 0318 	add.w	r3, r7, #24
 800114c:	4619      	mov	r1, r3
 800114e:	4820      	ldr	r0, [pc, #128]	; (80011d0 <HAL_UART_MspInit+0x100>)
 8001150:	f000 feaa 	bl	8001ea8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001154:	e034      	b.n	80011c0 <HAL_UART_MspInit+0xf0>
  else if(uartHandle->Instance==USART2)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	4a1e      	ldr	r2, [pc, #120]	; (80011d4 <HAL_UART_MspInit+0x104>)
 800115c:	4293      	cmp	r3, r2
 800115e:	d12f      	bne.n	80011c0 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001160:	4b1a      	ldr	r3, [pc, #104]	; (80011cc <HAL_UART_MspInit+0xfc>)
 8001162:	69db      	ldr	r3, [r3, #28]
 8001164:	4a19      	ldr	r2, [pc, #100]	; (80011cc <HAL_UART_MspInit+0xfc>)
 8001166:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800116a:	61d3      	str	r3, [r2, #28]
 800116c:	4b17      	ldr	r3, [pc, #92]	; (80011cc <HAL_UART_MspInit+0xfc>)
 800116e:	69db      	ldr	r3, [r3, #28]
 8001170:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001174:	60fb      	str	r3, [r7, #12]
 8001176:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001178:	4b14      	ldr	r3, [pc, #80]	; (80011cc <HAL_UART_MspInit+0xfc>)
 800117a:	699b      	ldr	r3, [r3, #24]
 800117c:	4a13      	ldr	r2, [pc, #76]	; (80011cc <HAL_UART_MspInit+0xfc>)
 800117e:	f043 0304 	orr.w	r3, r3, #4
 8001182:	6193      	str	r3, [r2, #24]
 8001184:	4b11      	ldr	r3, [pc, #68]	; (80011cc <HAL_UART_MspInit+0xfc>)
 8001186:	699b      	ldr	r3, [r3, #24]
 8001188:	f003 0304 	and.w	r3, r3, #4
 800118c:	60bb      	str	r3, [r7, #8]
 800118e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001190:	2304      	movs	r3, #4
 8001192:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001194:	2302      	movs	r3, #2
 8001196:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001198:	2303      	movs	r3, #3
 800119a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800119c:	f107 0318 	add.w	r3, r7, #24
 80011a0:	4619      	mov	r1, r3
 80011a2:	480b      	ldr	r0, [pc, #44]	; (80011d0 <HAL_UART_MspInit+0x100>)
 80011a4:	f000 fe80 	bl	8001ea8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80011a8:	2308      	movs	r3, #8
 80011aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011ac:	2300      	movs	r3, #0
 80011ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b0:	2300      	movs	r3, #0
 80011b2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011b4:	f107 0318 	add.w	r3, r7, #24
 80011b8:	4619      	mov	r1, r3
 80011ba:	4805      	ldr	r0, [pc, #20]	; (80011d0 <HAL_UART_MspInit+0x100>)
 80011bc:	f000 fe74 	bl	8001ea8 <HAL_GPIO_Init>
}
 80011c0:	bf00      	nop
 80011c2:	3728      	adds	r7, #40	; 0x28
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	40013800 	.word	0x40013800
 80011cc:	40021000 	.word	0x40021000
 80011d0:	40010800 	.word	0x40010800
 80011d4:	40004400 	.word	0x40004400

080011d8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80011d8:	f7ff ff20 	bl	800101c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011dc:	480b      	ldr	r0, [pc, #44]	; (800120c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80011de:	490c      	ldr	r1, [pc, #48]	; (8001210 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80011e0:	4a0c      	ldr	r2, [pc, #48]	; (8001214 <LoopFillZerobss+0x16>)
  movs r3, #0
 80011e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011e4:	e002      	b.n	80011ec <LoopCopyDataInit>

080011e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011ea:	3304      	adds	r3, #4

080011ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011f0:	d3f9      	bcc.n	80011e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011f2:	4a09      	ldr	r2, [pc, #36]	; (8001218 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80011f4:	4c09      	ldr	r4, [pc, #36]	; (800121c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80011f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011f8:	e001      	b.n	80011fe <LoopFillZerobss>

080011fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011fc:	3204      	adds	r2, #4

080011fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001200:	d3fb      	bcc.n	80011fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001202:	f001 fef7 	bl	8002ff4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001206:	f7ff fde9 	bl	8000ddc <main>
  bx lr
 800120a:	4770      	bx	lr
  ldr r0, =_sdata
 800120c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001210:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001214:	08003b94 	.word	0x08003b94
  ldr r2, =_sbss
 8001218:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 800121c:	20000238 	.word	0x20000238

08001220 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001220:	e7fe      	b.n	8001220 <ADC1_2_IRQHandler>
	...

08001224 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001228:	4b08      	ldr	r3, [pc, #32]	; (800124c <HAL_Init+0x28>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a07      	ldr	r2, [pc, #28]	; (800124c <HAL_Init+0x28>)
 800122e:	f043 0310 	orr.w	r3, r3, #16
 8001232:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001234:	2003      	movs	r0, #3
 8001236:	f000 f91d 	bl	8001474 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800123a:	200f      	movs	r0, #15
 800123c:	f000 f808 	bl	8001250 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001240:	f7ff fe5c 	bl	8000efc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001244:	2300      	movs	r3, #0
}
 8001246:	4618      	mov	r0, r3
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	40022000 	.word	0x40022000

08001250 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001258:	4b12      	ldr	r3, [pc, #72]	; (80012a4 <HAL_InitTick+0x54>)
 800125a:	681a      	ldr	r2, [r3, #0]
 800125c:	4b12      	ldr	r3, [pc, #72]	; (80012a8 <HAL_InitTick+0x58>)
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	4619      	mov	r1, r3
 8001262:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001266:	fbb3 f3f1 	udiv	r3, r3, r1
 800126a:	fbb2 f3f3 	udiv	r3, r2, r3
 800126e:	4618      	mov	r0, r3
 8001270:	f000 f92b 	bl	80014ca <HAL_SYSTICK_Config>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800127a:	2301      	movs	r3, #1
 800127c:	e00e      	b.n	800129c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	2b0f      	cmp	r3, #15
 8001282:	d80a      	bhi.n	800129a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001284:	2200      	movs	r2, #0
 8001286:	6879      	ldr	r1, [r7, #4]
 8001288:	f04f 30ff 	mov.w	r0, #4294967295
 800128c:	f000 f8fd 	bl	800148a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001290:	4a06      	ldr	r2, [pc, #24]	; (80012ac <HAL_InitTick+0x5c>)
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001296:	2300      	movs	r3, #0
 8001298:	e000      	b.n	800129c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
}
 800129c:	4618      	mov	r0, r3
 800129e:	3708      	adds	r7, #8
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	20000010 	.word	0x20000010
 80012a8:	20000018 	.word	0x20000018
 80012ac:	20000014 	.word	0x20000014

080012b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012b4:	4b05      	ldr	r3, [pc, #20]	; (80012cc <HAL_IncTick+0x1c>)
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	461a      	mov	r2, r3
 80012ba:	4b05      	ldr	r3, [pc, #20]	; (80012d0 <HAL_IncTick+0x20>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4413      	add	r3, r2
 80012c0:	4a03      	ldr	r2, [pc, #12]	; (80012d0 <HAL_IncTick+0x20>)
 80012c2:	6013      	str	r3, [r2, #0]
}
 80012c4:	bf00      	nop
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bc80      	pop	{r7}
 80012ca:	4770      	bx	lr
 80012cc:	20000018 	.word	0x20000018
 80012d0:	20000200 	.word	0x20000200

080012d4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
  return uwTick;
 80012d8:	4b02      	ldr	r3, [pc, #8]	; (80012e4 <HAL_GetTick+0x10>)
 80012da:	681b      	ldr	r3, [r3, #0]
}
 80012dc:	4618      	mov	r0, r3
 80012de:	46bd      	mov	sp, r7
 80012e0:	bc80      	pop	{r7}
 80012e2:	4770      	bx	lr
 80012e4:	20000200 	.word	0x20000200

080012e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b085      	sub	sp, #20
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	f003 0307 	and.w	r3, r3, #7
 80012f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012f8:	4b0c      	ldr	r3, [pc, #48]	; (800132c <__NVIC_SetPriorityGrouping+0x44>)
 80012fa:	68db      	ldr	r3, [r3, #12]
 80012fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012fe:	68ba      	ldr	r2, [r7, #8]
 8001300:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001304:	4013      	ands	r3, r2
 8001306:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800130c:	68bb      	ldr	r3, [r7, #8]
 800130e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001310:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001314:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001318:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800131a:	4a04      	ldr	r2, [pc, #16]	; (800132c <__NVIC_SetPriorityGrouping+0x44>)
 800131c:	68bb      	ldr	r3, [r7, #8]
 800131e:	60d3      	str	r3, [r2, #12]
}
 8001320:	bf00      	nop
 8001322:	3714      	adds	r7, #20
 8001324:	46bd      	mov	sp, r7
 8001326:	bc80      	pop	{r7}
 8001328:	4770      	bx	lr
 800132a:	bf00      	nop
 800132c:	e000ed00 	.word	0xe000ed00

08001330 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001334:	4b04      	ldr	r3, [pc, #16]	; (8001348 <__NVIC_GetPriorityGrouping+0x18>)
 8001336:	68db      	ldr	r3, [r3, #12]
 8001338:	0a1b      	lsrs	r3, r3, #8
 800133a:	f003 0307 	and.w	r3, r3, #7
}
 800133e:	4618      	mov	r0, r3
 8001340:	46bd      	mov	sp, r7
 8001342:	bc80      	pop	{r7}
 8001344:	4770      	bx	lr
 8001346:	bf00      	nop
 8001348:	e000ed00 	.word	0xe000ed00

0800134c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800134c:	b480      	push	{r7}
 800134e:	b083      	sub	sp, #12
 8001350:	af00      	add	r7, sp, #0
 8001352:	4603      	mov	r3, r0
 8001354:	6039      	str	r1, [r7, #0]
 8001356:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001358:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800135c:	2b00      	cmp	r3, #0
 800135e:	db0a      	blt.n	8001376 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	b2da      	uxtb	r2, r3
 8001364:	490c      	ldr	r1, [pc, #48]	; (8001398 <__NVIC_SetPriority+0x4c>)
 8001366:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800136a:	0112      	lsls	r2, r2, #4
 800136c:	b2d2      	uxtb	r2, r2
 800136e:	440b      	add	r3, r1
 8001370:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001374:	e00a      	b.n	800138c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	b2da      	uxtb	r2, r3
 800137a:	4908      	ldr	r1, [pc, #32]	; (800139c <__NVIC_SetPriority+0x50>)
 800137c:	79fb      	ldrb	r3, [r7, #7]
 800137e:	f003 030f 	and.w	r3, r3, #15
 8001382:	3b04      	subs	r3, #4
 8001384:	0112      	lsls	r2, r2, #4
 8001386:	b2d2      	uxtb	r2, r2
 8001388:	440b      	add	r3, r1
 800138a:	761a      	strb	r2, [r3, #24]
}
 800138c:	bf00      	nop
 800138e:	370c      	adds	r7, #12
 8001390:	46bd      	mov	sp, r7
 8001392:	bc80      	pop	{r7}
 8001394:	4770      	bx	lr
 8001396:	bf00      	nop
 8001398:	e000e100 	.word	0xe000e100
 800139c:	e000ed00 	.word	0xe000ed00

080013a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b089      	sub	sp, #36	; 0x24
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	60f8      	str	r0, [r7, #12]
 80013a8:	60b9      	str	r1, [r7, #8]
 80013aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	f003 0307 	and.w	r3, r3, #7
 80013b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013b4:	69fb      	ldr	r3, [r7, #28]
 80013b6:	f1c3 0307 	rsb	r3, r3, #7
 80013ba:	2b04      	cmp	r3, #4
 80013bc:	bf28      	it	cs
 80013be:	2304      	movcs	r3, #4
 80013c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013c2:	69fb      	ldr	r3, [r7, #28]
 80013c4:	3304      	adds	r3, #4
 80013c6:	2b06      	cmp	r3, #6
 80013c8:	d902      	bls.n	80013d0 <NVIC_EncodePriority+0x30>
 80013ca:	69fb      	ldr	r3, [r7, #28]
 80013cc:	3b03      	subs	r3, #3
 80013ce:	e000      	b.n	80013d2 <NVIC_EncodePriority+0x32>
 80013d0:	2300      	movs	r3, #0
 80013d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013d4:	f04f 32ff 	mov.w	r2, #4294967295
 80013d8:	69bb      	ldr	r3, [r7, #24]
 80013da:	fa02 f303 	lsl.w	r3, r2, r3
 80013de:	43da      	mvns	r2, r3
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	401a      	ands	r2, r3
 80013e4:	697b      	ldr	r3, [r7, #20]
 80013e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013e8:	f04f 31ff 	mov.w	r1, #4294967295
 80013ec:	697b      	ldr	r3, [r7, #20]
 80013ee:	fa01 f303 	lsl.w	r3, r1, r3
 80013f2:	43d9      	mvns	r1, r3
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013f8:	4313      	orrs	r3, r2
         );
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	3724      	adds	r7, #36	; 0x24
 80013fe:	46bd      	mov	sp, r7
 8001400:	bc80      	pop	{r7}
 8001402:	4770      	bx	lr

08001404 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001408:	f3bf 8f4f 	dsb	sy
}
 800140c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800140e:	4b06      	ldr	r3, [pc, #24]	; (8001428 <__NVIC_SystemReset+0x24>)
 8001410:	68db      	ldr	r3, [r3, #12]
 8001412:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001416:	4904      	ldr	r1, [pc, #16]	; (8001428 <__NVIC_SystemReset+0x24>)
 8001418:	4b04      	ldr	r3, [pc, #16]	; (800142c <__NVIC_SystemReset+0x28>)
 800141a:	4313      	orrs	r3, r2
 800141c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800141e:	f3bf 8f4f 	dsb	sy
}
 8001422:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001424:	bf00      	nop
 8001426:	e7fd      	b.n	8001424 <__NVIC_SystemReset+0x20>
 8001428:	e000ed00 	.word	0xe000ed00
 800142c:	05fa0004 	.word	0x05fa0004

08001430 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b082      	sub	sp, #8
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	3b01      	subs	r3, #1
 800143c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001440:	d301      	bcc.n	8001446 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001442:	2301      	movs	r3, #1
 8001444:	e00f      	b.n	8001466 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001446:	4a0a      	ldr	r2, [pc, #40]	; (8001470 <SysTick_Config+0x40>)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	3b01      	subs	r3, #1
 800144c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800144e:	210f      	movs	r1, #15
 8001450:	f04f 30ff 	mov.w	r0, #4294967295
 8001454:	f7ff ff7a 	bl	800134c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001458:	4b05      	ldr	r3, [pc, #20]	; (8001470 <SysTick_Config+0x40>)
 800145a:	2200      	movs	r2, #0
 800145c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800145e:	4b04      	ldr	r3, [pc, #16]	; (8001470 <SysTick_Config+0x40>)
 8001460:	2207      	movs	r2, #7
 8001462:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001464:	2300      	movs	r3, #0
}
 8001466:	4618      	mov	r0, r3
 8001468:	3708      	adds	r7, #8
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	e000e010 	.word	0xe000e010

08001474 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800147c:	6878      	ldr	r0, [r7, #4]
 800147e:	f7ff ff33 	bl	80012e8 <__NVIC_SetPriorityGrouping>
}
 8001482:	bf00      	nop
 8001484:	3708      	adds	r7, #8
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}

0800148a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800148a:	b580      	push	{r7, lr}
 800148c:	b086      	sub	sp, #24
 800148e:	af00      	add	r7, sp, #0
 8001490:	4603      	mov	r3, r0
 8001492:	60b9      	str	r1, [r7, #8]
 8001494:	607a      	str	r2, [r7, #4]
 8001496:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001498:	2300      	movs	r3, #0
 800149a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800149c:	f7ff ff48 	bl	8001330 <__NVIC_GetPriorityGrouping>
 80014a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014a2:	687a      	ldr	r2, [r7, #4]
 80014a4:	68b9      	ldr	r1, [r7, #8]
 80014a6:	6978      	ldr	r0, [r7, #20]
 80014a8:	f7ff ff7a 	bl	80013a0 <NVIC_EncodePriority>
 80014ac:	4602      	mov	r2, r0
 80014ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014b2:	4611      	mov	r1, r2
 80014b4:	4618      	mov	r0, r3
 80014b6:	f7ff ff49 	bl	800134c <__NVIC_SetPriority>
}
 80014ba:	bf00      	nop
 80014bc:	3718      	adds	r7, #24
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}

080014c2 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 80014c2:	b580      	push	{r7, lr}
 80014c4:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 80014c6:	f7ff ff9d 	bl	8001404 <__NVIC_SystemReset>

080014ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014ca:	b580      	push	{r7, lr}
 80014cc:	b082      	sub	sp, #8
 80014ce:	af00      	add	r7, sp, #0
 80014d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014d2:	6878      	ldr	r0, [r7, #4]
 80014d4:	f7ff ffac 	bl	8001430 <SysTick_Config>
 80014d8:	4603      	mov	r3, r0
}
 80014da:	4618      	mov	r0, r3
 80014dc:	3708      	adds	r7, #8
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}

080014e2 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80014e2:	b580      	push	{r7, lr}
 80014e4:	b082      	sub	sp, #8
 80014e6:	af00      	add	r7, sp, #0
 80014e8:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d101      	bne.n	80014f4 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80014f0:	2301      	movs	r3, #1
 80014f2:	e00e      	b.n	8001512 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	795b      	ldrb	r3, [r3, #5]
 80014f8:	b2db      	uxtb	r3, r3
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d105      	bne.n	800150a <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2200      	movs	r2, #0
 8001502:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001504:	6878      	ldr	r0, [r7, #4]
 8001506:	f7ff fbff 	bl	8000d08 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2201      	movs	r2, #1
 800150e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001510:	2300      	movs	r3, #0
}
 8001512:	4618      	mov	r0, r3
 8001514:	3708      	adds	r7, #8
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}

0800151a <HAL_CRC_Accumulate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 800151a:	b480      	push	{r7}
 800151c:	b087      	sub	sp, #28
 800151e:	af00      	add	r7, sp, #0
 8001520:	60f8      	str	r0, [r7, #12]
 8001522:	60b9      	str	r1, [r7, #8]
 8001524:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8001526:	2300      	movs	r3, #0
 8001528:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	2202      	movs	r2, #2
 800152e:	715a      	strb	r2, [r3, #5]

  /* Enter Data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 8001530:	2300      	movs	r3, #0
 8001532:	617b      	str	r3, [r7, #20]
 8001534:	e00a      	b.n	800154c <HAL_CRC_Accumulate+0x32>
  {
    hcrc->Instance->DR = pBuffer[index];
 8001536:	697b      	ldr	r3, [r7, #20]
 8001538:	009b      	lsls	r3, r3, #2
 800153a:	68ba      	ldr	r2, [r7, #8]
 800153c:	441a      	add	r2, r3
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	6812      	ldr	r2, [r2, #0]
 8001544:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	3301      	adds	r3, #1
 800154a:	617b      	str	r3, [r7, #20]
 800154c:	697a      	ldr	r2, [r7, #20]
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	429a      	cmp	r2, r3
 8001552:	d3f0      	bcc.n	8001536 <HAL_CRC_Accumulate+0x1c>
  }
  temp = hcrc->Instance->DR;
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	2201      	movs	r2, #1
 8001560:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 8001562:	693b      	ldr	r3, [r7, #16]
}
 8001564:	4618      	mov	r0, r3
 8001566:	371c      	adds	r7, #28
 8001568:	46bd      	mov	sp, r7
 800156a:	bc80      	pop	{r7}
 800156c:	4770      	bx	lr
	...

08001570 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001570:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001572:	b087      	sub	sp, #28
 8001574:	af00      	add	r7, sp, #0
 8001576:	60f8      	str	r0, [r7, #12]
 8001578:	60b9      	str	r1, [r7, #8]
 800157a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800157e:	2301      	movs	r3, #1
 8001580:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8001582:	2300      	movs	r3, #0
 8001584:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8001586:	2300      	movs	r3, #0
 8001588:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800158a:	4b2f      	ldr	r3, [pc, #188]	; (8001648 <HAL_FLASH_Program+0xd8>)
 800158c:	7e1b      	ldrb	r3, [r3, #24]
 800158e:	2b01      	cmp	r3, #1
 8001590:	d101      	bne.n	8001596 <HAL_FLASH_Program+0x26>
 8001592:	2302      	movs	r3, #2
 8001594:	e054      	b.n	8001640 <HAL_FLASH_Program+0xd0>
 8001596:	4b2c      	ldr	r3, [pc, #176]	; (8001648 <HAL_FLASH_Program+0xd8>)
 8001598:	2201      	movs	r2, #1
 800159a:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800159c:	f24c 3050 	movw	r0, #50000	; 0xc350
 80015a0:	f000 f8da 	bl	8001758 <FLASH_WaitForLastOperation>
 80015a4:	4603      	mov	r3, r0
 80015a6:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 80015a8:	7dfb      	ldrb	r3, [r7, #23]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d144      	bne.n	8001638 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	2b01      	cmp	r3, #1
 80015b2:	d102      	bne.n	80015ba <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 80015b4:	2301      	movs	r3, #1
 80015b6:	757b      	strb	r3, [r7, #21]
 80015b8:	e007      	b.n	80015ca <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	2b02      	cmp	r3, #2
 80015be:	d102      	bne.n	80015c6 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 80015c0:	2302      	movs	r3, #2
 80015c2:	757b      	strb	r3, [r7, #21]
 80015c4:	e001      	b.n	80015ca <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 80015c6:	2304      	movs	r3, #4
 80015c8:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 80015ca:	2300      	movs	r3, #0
 80015cc:	75bb      	strb	r3, [r7, #22]
 80015ce:	e02d      	b.n	800162c <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 80015d0:	7dbb      	ldrb	r3, [r7, #22]
 80015d2:	005a      	lsls	r2, r3, #1
 80015d4:	68bb      	ldr	r3, [r7, #8]
 80015d6:	eb02 0c03 	add.w	ip, r2, r3
 80015da:	7dbb      	ldrb	r3, [r7, #22]
 80015dc:	0119      	lsls	r1, r3, #4
 80015de:	e9d7 2300 	ldrd	r2, r3, [r7]
 80015e2:	f1c1 0620 	rsb	r6, r1, #32
 80015e6:	f1a1 0020 	sub.w	r0, r1, #32
 80015ea:	fa22 f401 	lsr.w	r4, r2, r1
 80015ee:	fa03 f606 	lsl.w	r6, r3, r6
 80015f2:	4334      	orrs	r4, r6
 80015f4:	fa23 f000 	lsr.w	r0, r3, r0
 80015f8:	4304      	orrs	r4, r0
 80015fa:	fa23 f501 	lsr.w	r5, r3, r1
 80015fe:	b2a3      	uxth	r3, r4
 8001600:	4619      	mov	r1, r3
 8001602:	4660      	mov	r0, ip
 8001604:	f000 f88c 	bl	8001720 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001608:	f24c 3050 	movw	r0, #50000	; 0xc350
 800160c:	f000 f8a4 	bl	8001758 <FLASH_WaitForLastOperation>
 8001610:	4603      	mov	r3, r0
 8001612:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8001614:	4b0d      	ldr	r3, [pc, #52]	; (800164c <HAL_FLASH_Program+0xdc>)
 8001616:	691b      	ldr	r3, [r3, #16]
 8001618:	4a0c      	ldr	r2, [pc, #48]	; (800164c <HAL_FLASH_Program+0xdc>)
 800161a:	f023 0301 	bic.w	r3, r3, #1
 800161e:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8001620:	7dfb      	ldrb	r3, [r7, #23]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d107      	bne.n	8001636 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8001626:	7dbb      	ldrb	r3, [r7, #22]
 8001628:	3301      	adds	r3, #1
 800162a:	75bb      	strb	r3, [r7, #22]
 800162c:	7dba      	ldrb	r2, [r7, #22]
 800162e:	7d7b      	ldrb	r3, [r7, #21]
 8001630:	429a      	cmp	r2, r3
 8001632:	d3cd      	bcc.n	80015d0 <HAL_FLASH_Program+0x60>
 8001634:	e000      	b.n	8001638 <HAL_FLASH_Program+0xc8>
      {
        break;
 8001636:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001638:	4b03      	ldr	r3, [pc, #12]	; (8001648 <HAL_FLASH_Program+0xd8>)
 800163a:	2200      	movs	r2, #0
 800163c:	761a      	strb	r2, [r3, #24]

  return status;
 800163e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001640:	4618      	mov	r0, r3
 8001642:	371c      	adds	r7, #28
 8001644:	46bd      	mov	sp, r7
 8001646:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001648:	20000208 	.word	0x20000208
 800164c:	40022000 	.word	0x40022000

08001650 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001650:	b480      	push	{r7}
 8001652:	b083      	sub	sp, #12
 8001654:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001656:	2300      	movs	r3, #0
 8001658:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800165a:	4b0d      	ldr	r3, [pc, #52]	; (8001690 <HAL_FLASH_Unlock+0x40>)
 800165c:	691b      	ldr	r3, [r3, #16]
 800165e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001662:	2b00      	cmp	r3, #0
 8001664:	d00d      	beq.n	8001682 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001666:	4b0a      	ldr	r3, [pc, #40]	; (8001690 <HAL_FLASH_Unlock+0x40>)
 8001668:	4a0a      	ldr	r2, [pc, #40]	; (8001694 <HAL_FLASH_Unlock+0x44>)
 800166a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800166c:	4b08      	ldr	r3, [pc, #32]	; (8001690 <HAL_FLASH_Unlock+0x40>)
 800166e:	4a0a      	ldr	r2, [pc, #40]	; (8001698 <HAL_FLASH_Unlock+0x48>)
 8001670:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001672:	4b07      	ldr	r3, [pc, #28]	; (8001690 <HAL_FLASH_Unlock+0x40>)
 8001674:	691b      	ldr	r3, [r3, #16]
 8001676:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800167a:	2b00      	cmp	r3, #0
 800167c:	d001      	beq.n	8001682 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 800167e:	2301      	movs	r3, #1
 8001680:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8001682:	79fb      	ldrb	r3, [r7, #7]
}
 8001684:	4618      	mov	r0, r3
 8001686:	370c      	adds	r7, #12
 8001688:	46bd      	mov	sp, r7
 800168a:	bc80      	pop	{r7}
 800168c:	4770      	bx	lr
 800168e:	bf00      	nop
 8001690:	40022000 	.word	0x40022000
 8001694:	45670123 	.word	0x45670123
 8001698:	cdef89ab 	.word	0xcdef89ab

0800169c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80016a0:	4b05      	ldr	r3, [pc, #20]	; (80016b8 <HAL_FLASH_Lock+0x1c>)
 80016a2:	691b      	ldr	r3, [r3, #16]
 80016a4:	4a04      	ldr	r2, [pc, #16]	; (80016b8 <HAL_FLASH_Lock+0x1c>)
 80016a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80016aa:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 80016ac:	2300      	movs	r3, #0
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bc80      	pop	{r7}
 80016b4:	4770      	bx	lr
 80016b6:	bf00      	nop
 80016b8:	40022000 	.word	0x40022000

080016bc <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Control Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  if (HAL_IS_BIT_CLR(FLASH->CR, FLASH_CR_OPTWRE))
 80016c0:	4b09      	ldr	r3, [pc, #36]	; (80016e8 <HAL_FLASH_OB_Unlock+0x2c>)
 80016c2:	691b      	ldr	r3, [r3, #16]
 80016c4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d107      	bne.n	80016dc <HAL_FLASH_OB_Unlock+0x20>
  {
    /* Authorizes the Option Byte register programming */
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
 80016cc:	4b06      	ldr	r3, [pc, #24]	; (80016e8 <HAL_FLASH_OB_Unlock+0x2c>)
 80016ce:	4a07      	ldr	r2, [pc, #28]	; (80016ec <HAL_FLASH_OB_Unlock+0x30>)
 80016d0:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 80016d2:	4b05      	ldr	r3, [pc, #20]	; (80016e8 <HAL_FLASH_OB_Unlock+0x2c>)
 80016d4:	4a06      	ldr	r2, [pc, #24]	; (80016f0 <HAL_FLASH_OB_Unlock+0x34>)
 80016d6:	609a      	str	r2, [r3, #8]
  else
  {
    return HAL_ERROR;
  }  
  
  return HAL_OK;  
 80016d8:	2300      	movs	r3, #0
 80016da:	e000      	b.n	80016de <HAL_FLASH_OB_Unlock+0x22>
    return HAL_ERROR;
 80016dc:	2301      	movs	r3, #1
}
 80016de:	4618      	mov	r0, r3
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bc80      	pop	{r7}
 80016e4:	4770      	bx	lr
 80016e6:	bf00      	nop
 80016e8:	40022000 	.word	0x40022000
 80016ec:	45670123 	.word	0x45670123
 80016f0:	cdef89ab 	.word	0xcdef89ab

080016f4 <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Control Registers access.
  * @retval HAL Status 
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0
  /* Clear the OPTWRE Bit to lock the FLASH Option Byte Registers access */
  CLEAR_BIT(FLASH->CR, FLASH_CR_OPTWRE);
 80016f8:	4b05      	ldr	r3, [pc, #20]	; (8001710 <HAL_FLASH_OB_Lock+0x1c>)
 80016fa:	691b      	ldr	r3, [r3, #16]
 80016fc:	4a04      	ldr	r2, [pc, #16]	; (8001710 <HAL_FLASH_OB_Lock+0x1c>)
 80016fe:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001702:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8001704:	2300      	movs	r3, #0
}
 8001706:	4618      	mov	r0, r3
 8001708:	46bd      	mov	sp, r7
 800170a:	bc80      	pop	{r7}
 800170c:	4770      	bx	lr
 800170e:	bf00      	nop
 8001710:	40022000 	.word	0x40022000

08001714 <HAL_FLASH_OB_Launch>:
  * @brief  Launch the option byte loading.
  * @note   This function will reset automatically the MCU.
  * @retval None
  */
void HAL_FLASH_OB_Launch(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	af00      	add	r7, sp, #0
  /* Initiates a system reset request to launch the option byte loading */
  HAL_NVIC_SystemReset();
 8001718:	f7ff fed3 	bl	80014c2 <HAL_NVIC_SystemReset>
}
 800171c:	bf00      	nop
 800171e:	bd80      	pop	{r7, pc}

08001720 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001720:	b480      	push	{r7}
 8001722:	b083      	sub	sp, #12
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
 8001728:	460b      	mov	r3, r1
 800172a:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800172c:	4b08      	ldr	r3, [pc, #32]	; (8001750 <FLASH_Program_HalfWord+0x30>)
 800172e:	2200      	movs	r2, #0
 8001730:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001732:	4b08      	ldr	r3, [pc, #32]	; (8001754 <FLASH_Program_HalfWord+0x34>)
 8001734:	691b      	ldr	r3, [r3, #16]
 8001736:	4a07      	ldr	r2, [pc, #28]	; (8001754 <FLASH_Program_HalfWord+0x34>)
 8001738:	f043 0301 	orr.w	r3, r3, #1
 800173c:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	887a      	ldrh	r2, [r7, #2]
 8001742:	801a      	strh	r2, [r3, #0]
}
 8001744:	bf00      	nop
 8001746:	370c      	adds	r7, #12
 8001748:	46bd      	mov	sp, r7
 800174a:	bc80      	pop	{r7}
 800174c:	4770      	bx	lr
 800174e:	bf00      	nop
 8001750:	20000208 	.word	0x20000208
 8001754:	40022000 	.word	0x40022000

08001758 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b084      	sub	sp, #16
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8001760:	f7ff fdb8 	bl	80012d4 <HAL_GetTick>
 8001764:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001766:	e010      	b.n	800178a <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800176e:	d00c      	beq.n	800178a <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d007      	beq.n	8001786 <FLASH_WaitForLastOperation+0x2e>
 8001776:	f7ff fdad 	bl	80012d4 <HAL_GetTick>
 800177a:	4602      	mov	r2, r0
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	1ad3      	subs	r3, r2, r3
 8001780:	687a      	ldr	r2, [r7, #4]
 8001782:	429a      	cmp	r2, r3
 8001784:	d201      	bcs.n	800178a <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8001786:	2303      	movs	r3, #3
 8001788:	e025      	b.n	80017d6 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800178a:	4b15      	ldr	r3, [pc, #84]	; (80017e0 <FLASH_WaitForLastOperation+0x88>)
 800178c:	68db      	ldr	r3, [r3, #12]
 800178e:	f003 0301 	and.w	r3, r3, #1
 8001792:	2b00      	cmp	r3, #0
 8001794:	d1e8      	bne.n	8001768 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001796:	4b12      	ldr	r3, [pc, #72]	; (80017e0 <FLASH_WaitForLastOperation+0x88>)
 8001798:	68db      	ldr	r3, [r3, #12]
 800179a:	f003 0320 	and.w	r3, r3, #32
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d002      	beq.n	80017a8 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80017a2:	4b0f      	ldr	r3, [pc, #60]	; (80017e0 <FLASH_WaitForLastOperation+0x88>)
 80017a4:	2220      	movs	r2, #32
 80017a6:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80017a8:	4b0d      	ldr	r3, [pc, #52]	; (80017e0 <FLASH_WaitForLastOperation+0x88>)
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	f003 0310 	and.w	r3, r3, #16
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d10b      	bne.n	80017cc <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80017b4:	4b0a      	ldr	r3, [pc, #40]	; (80017e0 <FLASH_WaitForLastOperation+0x88>)
 80017b6:	69db      	ldr	r3, [r3, #28]
 80017b8:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d105      	bne.n	80017cc <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80017c0:	4b07      	ldr	r3, [pc, #28]	; (80017e0 <FLASH_WaitForLastOperation+0x88>)
 80017c2:	68db      	ldr	r3, [r3, #12]
 80017c4:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d003      	beq.n	80017d4 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80017cc:	f000 f80a 	bl	80017e4 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80017d0:	2301      	movs	r3, #1
 80017d2:	e000      	b.n	80017d6 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 80017d4:	2300      	movs	r3, #0
}
 80017d6:	4618      	mov	r0, r3
 80017d8:	3710      	adds	r7, #16
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	40022000 	.word	0x40022000

080017e4 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 80017ea:	2300      	movs	r3, #0
 80017ec:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80017ee:	4b23      	ldr	r3, [pc, #140]	; (800187c <FLASH_SetErrorCode+0x98>)
 80017f0:	68db      	ldr	r3, [r3, #12]
 80017f2:	f003 0310 	and.w	r3, r3, #16
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d009      	beq.n	800180e <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80017fa:	4b21      	ldr	r3, [pc, #132]	; (8001880 <FLASH_SetErrorCode+0x9c>)
 80017fc:	69db      	ldr	r3, [r3, #28]
 80017fe:	f043 0302 	orr.w	r3, r3, #2
 8001802:	4a1f      	ldr	r2, [pc, #124]	; (8001880 <FLASH_SetErrorCode+0x9c>)
 8001804:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	f043 0310 	orr.w	r3, r3, #16
 800180c:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800180e:	4b1b      	ldr	r3, [pc, #108]	; (800187c <FLASH_SetErrorCode+0x98>)
 8001810:	68db      	ldr	r3, [r3, #12]
 8001812:	f003 0304 	and.w	r3, r3, #4
 8001816:	2b00      	cmp	r3, #0
 8001818:	d009      	beq.n	800182e <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800181a:	4b19      	ldr	r3, [pc, #100]	; (8001880 <FLASH_SetErrorCode+0x9c>)
 800181c:	69db      	ldr	r3, [r3, #28]
 800181e:	f043 0301 	orr.w	r3, r3, #1
 8001822:	4a17      	ldr	r2, [pc, #92]	; (8001880 <FLASH_SetErrorCode+0x9c>)
 8001824:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	f043 0304 	orr.w	r3, r3, #4
 800182c:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 800182e:	4b13      	ldr	r3, [pc, #76]	; (800187c <FLASH_SetErrorCode+0x98>)
 8001830:	69db      	ldr	r3, [r3, #28]
 8001832:	f003 0301 	and.w	r3, r3, #1
 8001836:	2b00      	cmp	r3, #0
 8001838:	d00b      	beq.n	8001852 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 800183a:	4b11      	ldr	r3, [pc, #68]	; (8001880 <FLASH_SetErrorCode+0x9c>)
 800183c:	69db      	ldr	r3, [r3, #28]
 800183e:	f043 0304 	orr.w	r3, r3, #4
 8001842:	4a0f      	ldr	r2, [pc, #60]	; (8001880 <FLASH_SetErrorCode+0x9c>)
 8001844:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8001846:	4b0d      	ldr	r3, [pc, #52]	; (800187c <FLASH_SetErrorCode+0x98>)
 8001848:	69db      	ldr	r3, [r3, #28]
 800184a:	4a0c      	ldr	r2, [pc, #48]	; (800187c <FLASH_SetErrorCode+0x98>)
 800184c:	f023 0301 	bic.w	r3, r3, #1
 8001850:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	f240 1201 	movw	r2, #257	; 0x101
 8001858:	4293      	cmp	r3, r2
 800185a:	d106      	bne.n	800186a <FLASH_SetErrorCode+0x86>
 800185c:	4b07      	ldr	r3, [pc, #28]	; (800187c <FLASH_SetErrorCode+0x98>)
 800185e:	69db      	ldr	r3, [r3, #28]
 8001860:	4a06      	ldr	r2, [pc, #24]	; (800187c <FLASH_SetErrorCode+0x98>)
 8001862:	f023 0301 	bic.w	r3, r3, #1
 8001866:	61d3      	str	r3, [r2, #28]
}  
 8001868:	e002      	b.n	8001870 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 800186a:	4a04      	ldr	r2, [pc, #16]	; (800187c <FLASH_SetErrorCode+0x98>)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	60d3      	str	r3, [r2, #12]
}  
 8001870:	bf00      	nop
 8001872:	370c      	adds	r7, #12
 8001874:	46bd      	mov	sp, r7
 8001876:	bc80      	pop	{r7}
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	40022000 	.word	0x40022000
 8001880:	20000208 	.word	0x20000208

08001884 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b084      	sub	sp, #16
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800188e:	2301      	movs	r3, #1
 8001890:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8001892:	2300      	movs	r3, #0
 8001894:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001896:	4b2f      	ldr	r3, [pc, #188]	; (8001954 <HAL_FLASHEx_Erase+0xd0>)
 8001898:	7e1b      	ldrb	r3, [r3, #24]
 800189a:	2b01      	cmp	r3, #1
 800189c:	d101      	bne.n	80018a2 <HAL_FLASHEx_Erase+0x1e>
 800189e:	2302      	movs	r3, #2
 80018a0:	e053      	b.n	800194a <HAL_FLASHEx_Erase+0xc6>
 80018a2:	4b2c      	ldr	r3, [pc, #176]	; (8001954 <HAL_FLASHEx_Erase+0xd0>)
 80018a4:	2201      	movs	r2, #1
 80018a6:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	2b02      	cmp	r3, #2
 80018ae:	d116      	bne.n	80018de <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80018b0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80018b4:	f7ff ff50 	bl	8001758 <FLASH_WaitForLastOperation>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d141      	bne.n	8001942 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 80018be:	2001      	movs	r0, #1
 80018c0:	f000 f926 	bl	8001b10 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80018c4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80018c8:	f7ff ff46 	bl	8001758 <FLASH_WaitForLastOperation>
 80018cc:	4603      	mov	r3, r0
 80018ce:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 80018d0:	4b21      	ldr	r3, [pc, #132]	; (8001958 <HAL_FLASHEx_Erase+0xd4>)
 80018d2:	691b      	ldr	r3, [r3, #16]
 80018d4:	4a20      	ldr	r2, [pc, #128]	; (8001958 <HAL_FLASHEx_Erase+0xd4>)
 80018d6:	f023 0304 	bic.w	r3, r3, #4
 80018da:	6113      	str	r3, [r2, #16]
 80018dc:	e031      	b.n	8001942 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80018de:	f24c 3050 	movw	r0, #50000	; 0xc350
 80018e2:	f7ff ff39 	bl	8001758 <FLASH_WaitForLastOperation>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d12a      	bne.n	8001942 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	f04f 32ff 	mov.w	r2, #4294967295
 80018f2:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	689b      	ldr	r3, [r3, #8]
 80018f8:	60bb      	str	r3, [r7, #8]
 80018fa:	e019      	b.n	8001930 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 80018fc:	68b8      	ldr	r0, [r7, #8]
 80018fe:	f000 fab3 	bl	8001e68 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001902:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001906:	f7ff ff27 	bl	8001758 <FLASH_WaitForLastOperation>
 800190a:	4603      	mov	r3, r0
 800190c:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800190e:	4b12      	ldr	r3, [pc, #72]	; (8001958 <HAL_FLASHEx_Erase+0xd4>)
 8001910:	691b      	ldr	r3, [r3, #16]
 8001912:	4a11      	ldr	r2, [pc, #68]	; (8001958 <HAL_FLASHEx_Erase+0xd4>)
 8001914:	f023 0302 	bic.w	r3, r3, #2
 8001918:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 800191a:	7bfb      	ldrb	r3, [r7, #15]
 800191c:	2b00      	cmp	r3, #0
 800191e:	d003      	beq.n	8001928 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	68ba      	ldr	r2, [r7, #8]
 8001924:	601a      	str	r2, [r3, #0]
            break;
 8001926:	e00c      	b.n	8001942 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8001928:	68bb      	ldr	r3, [r7, #8]
 800192a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800192e:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	68db      	ldr	r3, [r3, #12]
 8001934:	029a      	lsls	r2, r3, #10
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	689b      	ldr	r3, [r3, #8]
 800193a:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 800193c:	68ba      	ldr	r2, [r7, #8]
 800193e:	429a      	cmp	r2, r3
 8001940:	d3dc      	bcc.n	80018fc <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001942:	4b04      	ldr	r3, [pc, #16]	; (8001954 <HAL_FLASHEx_Erase+0xd0>)
 8001944:	2200      	movs	r2, #0
 8001946:	761a      	strb	r2, [r3, #24]

  return status;
 8001948:	7bfb      	ldrb	r3, [r7, #15]
}
 800194a:	4618      	mov	r0, r3
 800194c:	3710      	adds	r7, #16
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	20000208 	.word	0x20000208
 8001958:	40022000 	.word	0x40022000

0800195c <HAL_FLASHEx_OBErase>:
  *         (system reset will occur)
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_FLASHEx_OBErase(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af00      	add	r7, sp, #0
  uint8_t rdptmp = OB_RDP_LEVEL_0;
 8001962:	23a5      	movs	r3, #165	; 0xa5
 8001964:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001966:	2301      	movs	r3, #1
 8001968:	71fb      	strb	r3, [r7, #7]

  /* Get the actual read protection Option Byte value */
  rdptmp = FLASH_OB_GetRDP();
 800196a:	f000 fa51 	bl	8001e10 <FLASH_OB_GetRDP>
 800196e:	4603      	mov	r3, r0
 8001970:	71bb      	strb	r3, [r7, #6]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001972:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001976:	f7ff feef 	bl	8001758 <FLASH_WaitForLastOperation>
 800197a:	4603      	mov	r3, r0
 800197c:	71fb      	strb	r3, [r7, #7]

  if(status == HAL_OK)
 800197e:	79fb      	ldrb	r3, [r7, #7]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d123      	bne.n	80019cc <HAL_FLASHEx_OBErase+0x70>
  {
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001984:	4b14      	ldr	r3, [pc, #80]	; (80019d8 <HAL_FLASHEx_OBErase+0x7c>)
 8001986:	2200      	movs	r2, #0
 8001988:	61da      	str	r2, [r3, #28]

    /* If the previous operation is completed, proceed to erase the option bytes */
    SET_BIT(FLASH->CR, FLASH_CR_OPTER);
 800198a:	4b14      	ldr	r3, [pc, #80]	; (80019dc <HAL_FLASHEx_OBErase+0x80>)
 800198c:	691b      	ldr	r3, [r3, #16]
 800198e:	4a13      	ldr	r2, [pc, #76]	; (80019dc <HAL_FLASHEx_OBErase+0x80>)
 8001990:	f043 0320 	orr.w	r3, r3, #32
 8001994:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001996:	4b11      	ldr	r3, [pc, #68]	; (80019dc <HAL_FLASHEx_OBErase+0x80>)
 8001998:	691b      	ldr	r3, [r3, #16]
 800199a:	4a10      	ldr	r2, [pc, #64]	; (80019dc <HAL_FLASHEx_OBErase+0x80>)
 800199c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80019a0:	6113      	str	r3, [r2, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80019a2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80019a6:	f7ff fed7 	bl	8001758 <FLASH_WaitForLastOperation>
 80019aa:	4603      	mov	r3, r0
 80019ac:	71fb      	strb	r3, [r7, #7]

    /* If the erase operation is completed, disable the OPTER Bit */
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTER);
 80019ae:	4b0b      	ldr	r3, [pc, #44]	; (80019dc <HAL_FLASHEx_OBErase+0x80>)
 80019b0:	691b      	ldr	r3, [r3, #16]
 80019b2:	4a0a      	ldr	r2, [pc, #40]	; (80019dc <HAL_FLASHEx_OBErase+0x80>)
 80019b4:	f023 0320 	bic.w	r3, r3, #32
 80019b8:	6113      	str	r3, [r2, #16]

    if(status == HAL_OK)
 80019ba:	79fb      	ldrb	r3, [r7, #7]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d105      	bne.n	80019cc <HAL_FLASHEx_OBErase+0x70>
    {
      /* Restore the last read protection Option Byte value */
      status = FLASH_OB_RDP_LevelConfig(rdptmp);
 80019c0:	79bb      	ldrb	r3, [r7, #6]
 80019c2:	4618      	mov	r0, r3
 80019c4:	f000 f95e 	bl	8001c84 <FLASH_OB_RDP_LevelConfig>
 80019c8:	4603      	mov	r3, r0
 80019ca:	71fb      	strb	r3, [r7, #7]
    }
  }

  /* Return the erase status */
  return status;
 80019cc:	79fb      	ldrb	r3, [r7, #7]
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	3708      	adds	r7, #8
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	20000208 	.word	0x20000208
 80019dc:	40022000 	.word	0x40022000

080019e0 <HAL_FLASHEx_OBProgram>:
  *         contains the configuration information for the programming.
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b084      	sub	sp, #16
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80019e8:	2301      	movs	r3, #1
 80019ea:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80019ec:	4b39      	ldr	r3, [pc, #228]	; (8001ad4 <HAL_FLASHEx_OBProgram+0xf4>)
 80019ee:	7e1b      	ldrb	r3, [r3, #24]
 80019f0:	2b01      	cmp	r3, #1
 80019f2:	d101      	bne.n	80019f8 <HAL_FLASHEx_OBProgram+0x18>
 80019f4:	2302      	movs	r3, #2
 80019f6:	e069      	b.n	8001acc <HAL_FLASHEx_OBProgram+0xec>
 80019f8:	4b36      	ldr	r3, [pc, #216]	; (8001ad4 <HAL_FLASHEx_OBProgram+0xf4>)
 80019fa:	2201      	movs	r2, #1
 80019fc:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));

  /* Write protection configuration */
  if((pOBInit->OptionType & OPTIONBYTE_WRP) == OPTIONBYTE_WRP)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f003 0301 	and.w	r3, r3, #1
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d01a      	beq.n	8001a40 <HAL_FLASHEx_OBProgram+0x60>
  {
    assert_param(IS_WRPSTATE(pOBInit->WRPState));
    if (pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	2b01      	cmp	r3, #1
 8001a10:	d107      	bne.n	8001a22 <HAL_FLASHEx_OBProgram+0x42>
    {
      /* Enable of Write protection on the selected page */
      status = FLASH_OB_EnableWRP(pOBInit->WRPPage);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	689b      	ldr	r3, [r3, #8]
 8001a16:	4618      	mov	r0, r3
 8001a18:	f000 f896 	bl	8001b48 <FLASH_OB_EnableWRP>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	73fb      	strb	r3, [r7, #15]
 8001a20:	e006      	b.n	8001a30 <HAL_FLASHEx_OBProgram+0x50>
    }
    else
    {
      /* Disable of Write protection on the selected page */
      status = FLASH_OB_DisableWRP(pOBInit->WRPPage);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	689b      	ldr	r3, [r3, #8]
 8001a26:	4618      	mov	r0, r3
 8001a28:	f000 f8de 	bl	8001be8 <FLASH_OB_DisableWRP>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	73fb      	strb	r3, [r7, #15]
    }
    if (status != HAL_OK)
 8001a30:	7bfb      	ldrb	r3, [r7, #15]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d004      	beq.n	8001a40 <HAL_FLASHEx_OBProgram+0x60>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(&pFlash);
 8001a36:	4b27      	ldr	r3, [pc, #156]	; (8001ad4 <HAL_FLASHEx_OBProgram+0xf4>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	761a      	strb	r2, [r3, #24]
      return status;
 8001a3c:	7bfb      	ldrb	r3, [r7, #15]
 8001a3e:	e045      	b.n	8001acc <HAL_FLASHEx_OBProgram+0xec>
    }
  }

  /* Read protection configuration */
  if((pOBInit->OptionType & OPTIONBYTE_RDP) == OPTIONBYTE_RDP)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f003 0302 	and.w	r3, r3, #2
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d00e      	beq.n	8001a6a <HAL_FLASHEx_OBProgram+0x8a>
  {
    status = FLASH_OB_RDP_LevelConfig(pOBInit->RDPLevel);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	7c1b      	ldrb	r3, [r3, #16]
 8001a50:	4618      	mov	r0, r3
 8001a52:	f000 f917 	bl	8001c84 <FLASH_OB_RDP_LevelConfig>
 8001a56:	4603      	mov	r3, r0
 8001a58:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK)
 8001a5a:	7bfb      	ldrb	r3, [r7, #15]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d004      	beq.n	8001a6a <HAL_FLASHEx_OBProgram+0x8a>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(&pFlash);
 8001a60:	4b1c      	ldr	r3, [pc, #112]	; (8001ad4 <HAL_FLASHEx_OBProgram+0xf4>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	761a      	strb	r2, [r3, #24]
      return status;
 8001a66:	7bfb      	ldrb	r3, [r7, #15]
 8001a68:	e030      	b.n	8001acc <HAL_FLASHEx_OBProgram+0xec>
    }
  }

  /* USER configuration */
  if((pOBInit->OptionType & OPTIONBYTE_USER) == OPTIONBYTE_USER)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f003 0304 	and.w	r3, r3, #4
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d00e      	beq.n	8001a94 <HAL_FLASHEx_OBProgram+0xb4>
  {
    status = FLASH_OB_UserConfig(pOBInit->USERConfig);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	7c5b      	ldrb	r3, [r3, #17]
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f000 f952 	bl	8001d24 <FLASH_OB_UserConfig>
 8001a80:	4603      	mov	r3, r0
 8001a82:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK)
 8001a84:	7bfb      	ldrb	r3, [r7, #15]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d004      	beq.n	8001a94 <HAL_FLASHEx_OBProgram+0xb4>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(&pFlash);
 8001a8a:	4b12      	ldr	r3, [pc, #72]	; (8001ad4 <HAL_FLASHEx_OBProgram+0xf4>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	761a      	strb	r2, [r3, #24]
      return status;
 8001a90:	7bfb      	ldrb	r3, [r7, #15]
 8001a92:	e01b      	b.n	8001acc <HAL_FLASHEx_OBProgram+0xec>
    }
  }

  /* DATA configuration*/
  if((pOBInit->OptionType & OPTIONBYTE_DATA) == OPTIONBYTE_DATA)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f003 0308 	and.w	r3, r3, #8
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d011      	beq.n	8001ac4 <HAL_FLASHEx_OBProgram+0xe4>
  {
    status = FLASH_OB_ProgramData(pOBInit->DATAAddress, pOBInit->DATAData);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	695a      	ldr	r2, [r3, #20]
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	7e1b      	ldrb	r3, [r3, #24]
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	4610      	mov	r0, r2
 8001aac:	f000 f972 	bl	8001d94 <FLASH_OB_ProgramData>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK)
 8001ab4:	7bfb      	ldrb	r3, [r7, #15]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d004      	beq.n	8001ac4 <HAL_FLASHEx_OBProgram+0xe4>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(&pFlash);
 8001aba:	4b06      	ldr	r3, [pc, #24]	; (8001ad4 <HAL_FLASHEx_OBProgram+0xf4>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	761a      	strb	r2, [r3, #24]
      return status;
 8001ac0:	7bfb      	ldrb	r3, [r7, #15]
 8001ac2:	e003      	b.n	8001acc <HAL_FLASHEx_OBProgram+0xec>
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001ac4:	4b03      	ldr	r3, [pc, #12]	; (8001ad4 <HAL_FLASHEx_OBProgram+0xf4>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	761a      	strb	r2, [r3, #24]

  return status;
 8001aca:	7bfb      	ldrb	r3, [r7, #15]
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	3710      	adds	r7, #16
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	20000208 	.word	0x20000208

08001ad8 <HAL_FLASHEx_OBGetConfig>:
  *         contains the configuration information for the programming.
  *
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2207      	movs	r2, #7
 8001ae4:	601a      	str	r2, [r3, #0]

  /*Get WRP*/
  pOBInit->WRPPage = FLASH_OB_GetWRP();
 8001ae6:	f000 f989 	bl	8001dfc <FLASH_OB_GetWRP>
 8001aea:	4602      	mov	r2, r0
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	609a      	str	r2, [r3, #8]

  /*Get RDP Level*/
  pOBInit->RDPLevel = FLASH_OB_GetRDP();
 8001af0:	f000 f98e 	bl	8001e10 <FLASH_OB_GetRDP>
 8001af4:	4603      	mov	r3, r0
 8001af6:	b2da      	uxtb	r2, r3
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	741a      	strb	r2, [r3, #16]

  /*Get USER*/
  pOBInit->USERConfig = FLASH_OB_GetUser();
 8001afc:	f000 f9a4 	bl	8001e48 <FLASH_OB_GetUser>
 8001b00:	4603      	mov	r3, r0
 8001b02:	461a      	mov	r2, r3
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	745a      	strb	r2, [r3, #17]
}
 8001b08:	bf00      	nop
 8001b0a:	3708      	adds	r7, #8
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}

08001b10 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b083      	sub	sp, #12
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001b18:	4b09      	ldr	r3, [pc, #36]	; (8001b40 <FLASH_MassErase+0x30>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8001b1e:	4b09      	ldr	r3, [pc, #36]	; (8001b44 <FLASH_MassErase+0x34>)
 8001b20:	691b      	ldr	r3, [r3, #16]
 8001b22:	4a08      	ldr	r2, [pc, #32]	; (8001b44 <FLASH_MassErase+0x34>)
 8001b24:	f043 0304 	orr.w	r3, r3, #4
 8001b28:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001b2a:	4b06      	ldr	r3, [pc, #24]	; (8001b44 <FLASH_MassErase+0x34>)
 8001b2c:	691b      	ldr	r3, [r3, #16]
 8001b2e:	4a05      	ldr	r2, [pc, #20]	; (8001b44 <FLASH_MassErase+0x34>)
 8001b30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b34:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8001b36:	bf00      	nop
 8001b38:	370c      	adds	r7, #12
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bc80      	pop	{r7}
 8001b3e:	4770      	bx	lr
 8001b40:	20000208 	.word	0x20000208
 8001b44:	40022000 	.word	0x40022000

08001b48 <FLASH_OB_EnableWRP>:
  * @param  WriteProtectPage specifies the page(s) to be write protected.
  *         The value of this parameter depend on device used within the same series 
  * @retval HAL status 
  */
static HAL_StatusTypeDef FLASH_OB_EnableWRP(uint32_t WriteProtectPage)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b084      	sub	sp, #16
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b50:	2300      	movs	r3, #0
 8001b52:	73fb      	strb	r3, [r7, #15]
  uint16_t WRP0_Data = 0xFFFF;
 8001b54:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b58:	81bb      	strh	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_OB_WRP(WriteProtectPage));
    
  /* Get current write protected pages and the new pages to be protected ******/
  WriteProtectPage = (uint32_t)(~((~FLASH_OB_GetWRP()) | WriteProtectPage));
 8001b5a:	f000 f94f 	bl	8001dfc <FLASH_OB_GetWRP>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	43db      	mvns	r3, r3
 8001b64:	4013      	ands	r3, r2
 8001b66:	607b      	str	r3, [r7, #4]
  
#if defined(OB_WRP_PAGES0TO15MASK)
  WRP0_Data = (uint16_t)(WriteProtectPage & OB_WRP_PAGES0TO15MASK);
#elif defined(OB_WRP_PAGES0TO31MASK)
  WRP0_Data = (uint16_t)(WriteProtectPage & OB_WRP_PAGES0TO31MASK);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	b29b      	uxth	r3, r3
 8001b6c:	b2db      	uxtb	r3, r3
 8001b6e:	81bb      	strh	r3, [r7, #12]
#elif defined(OB_WRP_PAGES48TO127MASK)
  WRP3_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES48TO127MASK) >> 24U); 
#endif /* OB_WRP_PAGES96TO127MASK */
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001b70:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001b74:	f7ff fdf0 	bl	8001758 <FLASH_WaitForLastOperation>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8001b7c:	7bfb      	ldrb	r3, [r7, #15]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d126      	bne.n	8001bd0 <FLASH_OB_EnableWRP+0x88>
  { 
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001b82:	4b16      	ldr	r3, [pc, #88]	; (8001bdc <FLASH_OB_EnableWRP+0x94>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	61da      	str	r2, [r3, #28]

    /* To be able to write again option byte, need to perform a option byte erase */
    status = HAL_FLASHEx_OBErase();
 8001b88:	f7ff fee8 	bl	800195c <HAL_FLASHEx_OBErase>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)  
 8001b90:	7bfb      	ldrb	r3, [r7, #15]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d11c      	bne.n	8001bd0 <FLASH_OB_EnableWRP+0x88>
    {
      /* Enable write protection */
      SET_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8001b96:	4b12      	ldr	r3, [pc, #72]	; (8001be0 <FLASH_OB_EnableWRP+0x98>)
 8001b98:	691b      	ldr	r3, [r3, #16]
 8001b9a:	4a11      	ldr	r2, [pc, #68]	; (8001be0 <FLASH_OB_EnableWRP+0x98>)
 8001b9c:	f043 0310 	orr.w	r3, r3, #16
 8001ba0:	6113      	str	r3, [r2, #16]

#if defined(FLASH_WRP0_WRP0)
      if(WRP0_Data != 0xFFU)
 8001ba2:	89bb      	ldrh	r3, [r7, #12]
 8001ba4:	2bff      	cmp	r3, #255	; 0xff
 8001ba6:	d00d      	beq.n	8001bc4 <FLASH_OB_EnableWRP+0x7c>
      {
        OB->WRP0 &= WRP0_Data;
 8001ba8:	4b0e      	ldr	r3, [pc, #56]	; (8001be4 <FLASH_OB_EnableWRP+0x9c>)
 8001baa:	891b      	ldrh	r3, [r3, #8]
 8001bac:	b29a      	uxth	r2, r3
 8001bae:	490d      	ldr	r1, [pc, #52]	; (8001be4 <FLASH_OB_EnableWRP+0x9c>)
 8001bb0:	89bb      	ldrh	r3, [r7, #12]
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	b29b      	uxth	r3, r3
 8001bb6:	810b      	strh	r3, [r1, #8]
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001bb8:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001bbc:	f7ff fdcc 	bl	8001758 <FLASH_WaitForLastOperation>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	73fb      	strb	r3, [r7, #15]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
      }
#endif /* FLASH_WRP3_WRP3 */

      /* if the program operation is completed, disable the OPTPG Bit */
      CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8001bc4:	4b06      	ldr	r3, [pc, #24]	; (8001be0 <FLASH_OB_EnableWRP+0x98>)
 8001bc6:	691b      	ldr	r3, [r3, #16]
 8001bc8:	4a05      	ldr	r2, [pc, #20]	; (8001be0 <FLASH_OB_EnableWRP+0x98>)
 8001bca:	f023 0310 	bic.w	r3, r3, #16
 8001bce:	6113      	str	r3, [r2, #16]
    }
  }
  
  return status;
 8001bd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3710      	adds	r7, #16
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	20000208 	.word	0x20000208
 8001be0:	40022000 	.word	0x40022000
 8001be4:	1ffff800 	.word	0x1ffff800

08001be8 <FLASH_OB_DisableWRP>:
  * @param  WriteProtectPage specifies the page(s) to be write unprotected.
  *         The value of this parameter depend on device used within the same series 
  * @retval HAL status 
  */
static HAL_StatusTypeDef FLASH_OB_DisableWRP(uint32_t WriteProtectPage)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b084      	sub	sp, #16
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	73fb      	strb	r3, [r7, #15]
  uint16_t WRP0_Data = 0xFFFF;
 8001bf4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bf8:	81bb      	strh	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_OB_WRP(WriteProtectPage));

  /* Get current write protected pages and the new pages to be unprotected ******/
  WriteProtectPage = (FLASH_OB_GetWRP() | WriteProtectPage);
 8001bfa:	f000 f8ff 	bl	8001dfc <FLASH_OB_GetWRP>
 8001bfe:	4602      	mov	r2, r0
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	4313      	orrs	r3, r2
 8001c04:	607b      	str	r3, [r7, #4]

#if defined(OB_WRP_PAGES0TO15MASK)
  WRP0_Data = (uint16_t)(WriteProtectPage & OB_WRP_PAGES0TO15MASK);
#elif defined(OB_WRP_PAGES0TO31MASK)
  WRP0_Data = (uint16_t)(WriteProtectPage & OB_WRP_PAGES0TO31MASK);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	b29b      	uxth	r3, r3
 8001c0a:	b2db      	uxtb	r3, r3
 8001c0c:	81bb      	strh	r3, [r7, #12]
  WRP3_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES48TO127MASK) >> 24U); 
#endif /* OB_WRP_PAGES96TO127MASK */

    
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001c0e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001c12:	f7ff fda1 	bl	8001758 <FLASH_WaitForLastOperation>
 8001c16:	4603      	mov	r3, r0
 8001c18:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8001c1a:	7bfb      	ldrb	r3, [r7, #15]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d126      	bne.n	8001c6e <FLASH_OB_DisableWRP+0x86>
  { 
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001c20:	4b15      	ldr	r3, [pc, #84]	; (8001c78 <FLASH_OB_DisableWRP+0x90>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	61da      	str	r2, [r3, #28]

    /* To be able to write again option byte, need to perform a option byte erase */
    status = HAL_FLASHEx_OBErase();
 8001c26:	f7ff fe99 	bl	800195c <HAL_FLASHEx_OBErase>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)  
 8001c2e:	7bfb      	ldrb	r3, [r7, #15]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d11c      	bne.n	8001c6e <FLASH_OB_DisableWRP+0x86>
    {
      SET_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8001c34:	4b11      	ldr	r3, [pc, #68]	; (8001c7c <FLASH_OB_DisableWRP+0x94>)
 8001c36:	691b      	ldr	r3, [r3, #16]
 8001c38:	4a10      	ldr	r2, [pc, #64]	; (8001c7c <FLASH_OB_DisableWRP+0x94>)
 8001c3a:	f043 0310 	orr.w	r3, r3, #16
 8001c3e:	6113      	str	r3, [r2, #16]

#if defined(FLASH_WRP0_WRP0)
      if(WRP0_Data != 0xFFU)
 8001c40:	89bb      	ldrh	r3, [r7, #12]
 8001c42:	2bff      	cmp	r3, #255	; 0xff
 8001c44:	d00d      	beq.n	8001c62 <FLASH_OB_DisableWRP+0x7a>
      {
        OB->WRP0 |= WRP0_Data;
 8001c46:	4b0e      	ldr	r3, [pc, #56]	; (8001c80 <FLASH_OB_DisableWRP+0x98>)
 8001c48:	891b      	ldrh	r3, [r3, #8]
 8001c4a:	b29a      	uxth	r2, r3
 8001c4c:	490c      	ldr	r1, [pc, #48]	; (8001c80 <FLASH_OB_DisableWRP+0x98>)
 8001c4e:	89bb      	ldrh	r3, [r7, #12]
 8001c50:	4313      	orrs	r3, r2
 8001c52:	b29b      	uxth	r3, r3
 8001c54:	810b      	strh	r3, [r1, #8]
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001c56:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001c5a:	f7ff fd7d 	bl	8001758 <FLASH_WaitForLastOperation>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	73fb      	strb	r3, [r7, #15]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
      }
#endif /* FLASH_WRP3_WRP3 */

      /* if the program operation is completed, disable the OPTPG Bit */
      CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8001c62:	4b06      	ldr	r3, [pc, #24]	; (8001c7c <FLASH_OB_DisableWRP+0x94>)
 8001c64:	691b      	ldr	r3, [r3, #16]
 8001c66:	4a05      	ldr	r2, [pc, #20]	; (8001c7c <FLASH_OB_DisableWRP+0x94>)
 8001c68:	f023 0310 	bic.w	r3, r3, #16
 8001c6c:	6113      	str	r3, [r2, #16]
    }
  }
  return status;
 8001c6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	3710      	adds	r7, #16
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	20000208 	.word	0x20000208
 8001c7c:	40022000 	.word	0x40022000
 8001c80:	1ffff800 	.word	0x1ffff800

08001c84 <FLASH_OB_RDP_LevelConfig>:
  *            @arg @ref OB_RDP_LEVEL_0 No protection
  *            @arg @ref OB_RDP_LEVEL_1 Read protection of the memory
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_OB_RDP_LevelConfig(uint8_t ReadProtectLevel)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b084      	sub	sp, #16
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_OB_RDP_LEVEL(ReadProtectLevel));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001c92:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001c96:	f7ff fd5f 	bl	8001758 <FLASH_WaitForLastOperation>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	73fb      	strb	r3, [r7, #15]
  
  if(status == HAL_OK)
 8001c9e:	7bfb      	ldrb	r3, [r7, #15]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d133      	bne.n	8001d0c <FLASH_OB_RDP_LevelConfig+0x88>
  { 
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001ca4:	4b1c      	ldr	r3, [pc, #112]	; (8001d18 <FLASH_OB_RDP_LevelConfig+0x94>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	61da      	str	r2, [r3, #28]
    
    /* If the previous operation is completed, proceed to erase the option bytes */
    SET_BIT(FLASH->CR, FLASH_CR_OPTER);
 8001caa:	4b1c      	ldr	r3, [pc, #112]	; (8001d1c <FLASH_OB_RDP_LevelConfig+0x98>)
 8001cac:	691b      	ldr	r3, [r3, #16]
 8001cae:	4a1b      	ldr	r2, [pc, #108]	; (8001d1c <FLASH_OB_RDP_LevelConfig+0x98>)
 8001cb0:	f043 0320 	orr.w	r3, r3, #32
 8001cb4:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001cb6:	4b19      	ldr	r3, [pc, #100]	; (8001d1c <FLASH_OB_RDP_LevelConfig+0x98>)
 8001cb8:	691b      	ldr	r3, [r3, #16]
 8001cba:	4a18      	ldr	r2, [pc, #96]	; (8001d1c <FLASH_OB_RDP_LevelConfig+0x98>)
 8001cbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001cc0:	6113      	str	r3, [r2, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001cc2:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001cc6:	f7ff fd47 	bl	8001758 <FLASH_WaitForLastOperation>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	73fb      	strb	r3, [r7, #15]

    /* If the erase operation is completed, disable the OPTER Bit */
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTER);
 8001cce:	4b13      	ldr	r3, [pc, #76]	; (8001d1c <FLASH_OB_RDP_LevelConfig+0x98>)
 8001cd0:	691b      	ldr	r3, [r3, #16]
 8001cd2:	4a12      	ldr	r2, [pc, #72]	; (8001d1c <FLASH_OB_RDP_LevelConfig+0x98>)
 8001cd4:	f023 0320 	bic.w	r3, r3, #32
 8001cd8:	6113      	str	r3, [r2, #16]

    if(status == HAL_OK)
 8001cda:	7bfb      	ldrb	r3, [r7, #15]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d115      	bne.n	8001d0c <FLASH_OB_RDP_LevelConfig+0x88>
    {
      /* Enable the Option Bytes Programming operation */
      SET_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8001ce0:	4b0e      	ldr	r3, [pc, #56]	; (8001d1c <FLASH_OB_RDP_LevelConfig+0x98>)
 8001ce2:	691b      	ldr	r3, [r3, #16]
 8001ce4:	4a0d      	ldr	r2, [pc, #52]	; (8001d1c <FLASH_OB_RDP_LevelConfig+0x98>)
 8001ce6:	f043 0310 	orr.w	r3, r3, #16
 8001cea:	6113      	str	r3, [r2, #16]
      
      WRITE_REG(OB->RDP, ReadProtectLevel);
 8001cec:	4b0c      	ldr	r3, [pc, #48]	; (8001d20 <FLASH_OB_RDP_LevelConfig+0x9c>)
 8001cee:	79fa      	ldrb	r2, [r7, #7]
 8001cf0:	b292      	uxth	r2, r2
 8001cf2:	801a      	strh	r2, [r3, #0]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE); 
 8001cf4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001cf8:	f7ff fd2e 	bl	8001758 <FLASH_WaitForLastOperation>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	73fb      	strb	r3, [r7, #15]
      
      /* if the program operation is completed, disable the OPTPG Bit */
      CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8001d00:	4b06      	ldr	r3, [pc, #24]	; (8001d1c <FLASH_OB_RDP_LevelConfig+0x98>)
 8001d02:	691b      	ldr	r3, [r3, #16]
 8001d04:	4a05      	ldr	r2, [pc, #20]	; (8001d1c <FLASH_OB_RDP_LevelConfig+0x98>)
 8001d06:	f023 0310 	bic.w	r3, r3, #16
 8001d0a:	6113      	str	r3, [r2, #16]
    }
  }
  
  return status;
 8001d0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3710      	adds	r7, #16
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	20000208 	.word	0x20000208
 8001d1c:	40022000 	.word	0x40022000
 8001d20:	1ffff800 	.word	0x1ffff800

08001d24 <FLASH_OB_UserConfig>:
  *         FLASH_OBR_nRST_STOP(Bit3),FLASH_OBR_nRST_STDBY(Bit4).
  *         And BFBF2(Bit5) for STM32F101xG and STM32F103xG . 
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_OB_UserConfig(uint8_t UserConfig)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b084      	sub	sp, #16
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	73fb      	strb	r3, [r7, #15]
#if defined(FLASH_BANK2_END)
  assert_param(IS_OB_BOOT1((UserConfig&OB_BOOT1_SET)));
#endif /* FLASH_BANK2_END */

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001d32:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001d36:	f7ff fd0f 	bl	8001758 <FLASH_WaitForLastOperation>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	73fb      	strb	r3, [r7, #15]
  
  if(status == HAL_OK)
 8001d3e:	7bfb      	ldrb	r3, [r7, #15]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d11b      	bne.n	8001d7c <FLASH_OB_UserConfig+0x58>
  {     
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001d44:	4b10      	ldr	r3, [pc, #64]	; (8001d88 <FLASH_OB_UserConfig+0x64>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	61da      	str	r2, [r3, #28]

    /* Enable the Option Bytes Programming operation */
    SET_BIT(FLASH->CR, FLASH_CR_OPTPG); 
 8001d4a:	4b10      	ldr	r3, [pc, #64]	; (8001d8c <FLASH_OB_UserConfig+0x68>)
 8001d4c:	691b      	ldr	r3, [r3, #16]
 8001d4e:	4a0f      	ldr	r2, [pc, #60]	; (8001d8c <FLASH_OB_UserConfig+0x68>)
 8001d50:	f043 0310 	orr.w	r3, r3, #16
 8001d54:	6113      	str	r3, [r2, #16]
 
#if defined(FLASH_BANK2_END)
    OB->USER = (UserConfig | 0xF0U);
#else
    OB->USER = (UserConfig | 0x88U);
 8001d56:	79fb      	ldrb	r3, [r7, #7]
 8001d58:	f063 0377 	orn	r3, r3, #119	; 0x77
 8001d5c:	b2da      	uxtb	r2, r3
 8001d5e:	4b0c      	ldr	r3, [pc, #48]	; (8001d90 <FLASH_OB_UserConfig+0x6c>)
 8001d60:	b292      	uxth	r2, r2
 8001d62:	805a      	strh	r2, [r3, #2]
#endif /* FLASH_BANK2_END */

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001d64:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001d68:	f7ff fcf6 	bl	8001758 <FLASH_WaitForLastOperation>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	73fb      	strb	r3, [r7, #15]

    /* if the program operation is completed, disable the OPTPG Bit */
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8001d70:	4b06      	ldr	r3, [pc, #24]	; (8001d8c <FLASH_OB_UserConfig+0x68>)
 8001d72:	691b      	ldr	r3, [r3, #16]
 8001d74:	4a05      	ldr	r2, [pc, #20]	; (8001d8c <FLASH_OB_UserConfig+0x68>)
 8001d76:	f023 0310 	bic.w	r3, r3, #16
 8001d7a:	6113      	str	r3, [r2, #16]
  }
  
  return status; 
 8001d7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	3710      	adds	r7, #16
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	20000208 	.word	0x20000208
 8001d8c:	40022000 	.word	0x40022000
 8001d90:	1ffff800 	.word	0x1ffff800

08001d94 <FLASH_OB_ProgramData>:
  *         This parameter can be 0x1FFFF804 or 0x1FFFF806. 
  * @param  Data specifies the data to be programmed.
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_OB_ProgramData(uint32_t Address, uint8_t Data)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b084      	sub	sp, #16
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
 8001d9c:	460b      	mov	r3, r1
 8001d9e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001da0:	2301      	movs	r3, #1
 8001da2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001da4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001da8:	f7ff fcd6 	bl	8001758 <FLASH_WaitForLastOperation>
 8001dac:	4603      	mov	r3, r0
 8001dae:	73fb      	strb	r3, [r7, #15]
  
  if(status == HAL_OK)
 8001db0:	7bfb      	ldrb	r3, [r7, #15]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d118      	bne.n	8001de8 <FLASH_OB_ProgramData+0x54>
  {
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001db6:	4b0f      	ldr	r3, [pc, #60]	; (8001df4 <FLASH_OB_ProgramData+0x60>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	61da      	str	r2, [r3, #28]

    /* Enables the Option Bytes Programming operation */
    SET_BIT(FLASH->CR, FLASH_CR_OPTPG); 
 8001dbc:	4b0e      	ldr	r3, [pc, #56]	; (8001df8 <FLASH_OB_ProgramData+0x64>)
 8001dbe:	691b      	ldr	r3, [r3, #16]
 8001dc0:	4a0d      	ldr	r2, [pc, #52]	; (8001df8 <FLASH_OB_ProgramData+0x64>)
 8001dc2:	f043 0310 	orr.w	r3, r3, #16
 8001dc6:	6113      	str	r3, [r2, #16]
    *(__IO uint16_t*)Address = Data;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	78fa      	ldrb	r2, [r7, #3]
 8001dcc:	b292      	uxth	r2, r2
 8001dce:	801a      	strh	r2, [r3, #0]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001dd0:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001dd4:	f7ff fcc0 	bl	8001758 <FLASH_WaitForLastOperation>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	73fb      	strb	r3, [r7, #15]
    
    /* If the program operation is completed, disable the OPTPG Bit */
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8001ddc:	4b06      	ldr	r3, [pc, #24]	; (8001df8 <FLASH_OB_ProgramData+0x64>)
 8001dde:	691b      	ldr	r3, [r3, #16]
 8001de0:	4a05      	ldr	r2, [pc, #20]	; (8001df8 <FLASH_OB_ProgramData+0x64>)
 8001de2:	f023 0310 	bic.w	r3, r3, #16
 8001de6:	6113      	str	r3, [r2, #16]
  }
  /* Return the Option Byte Data Program Status */
  return status;
 8001de8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	3710      	adds	r7, #16
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	20000208 	.word	0x20000208
 8001df8:	40022000 	.word	0x40022000

08001dfc <FLASH_OB_GetWRP>:
/**
  * @brief  Return the FLASH Write Protection Option Bytes value.
  * @retval The FLASH Write Protection Option Bytes value
  */
static uint32_t FLASH_OB_GetWRP(void)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	af00      	add	r7, sp, #0
  /* Return the FLASH write protection Register value */
  return (uint32_t)(READ_REG(FLASH->WRPR));
 8001e00:	4b02      	ldr	r3, [pc, #8]	; (8001e0c <FLASH_OB_GetWRP+0x10>)
 8001e02:	6a1b      	ldr	r3, [r3, #32]
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bc80      	pop	{r7}
 8001e0a:	4770      	bx	lr
 8001e0c:	40022000 	.word	0x40022000

08001e10 <FLASH_OB_GetRDP>:
  *         This parameter can be one of the following values:
  *            @arg @ref OB_RDP_LEVEL_0 No protection
  *            @arg @ref OB_RDP_LEVEL_1 Read protection of the memory
  */
static uint32_t FLASH_OB_GetRDP(void)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
  uint32_t readstatus = OB_RDP_LEVEL_0;
 8001e16:	23a5      	movs	r3, #165	; 0xa5
 8001e18:	607b      	str	r3, [r7, #4]
  uint32_t tmp_reg = 0U;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	603b      	str	r3, [r7, #0]
  
  /* Read RDP level bits */
  tmp_reg = READ_BIT(FLASH->OBR, FLASH_OBR_RDPRT);
 8001e1e:	4b09      	ldr	r3, [pc, #36]	; (8001e44 <FLASH_OB_GetRDP+0x34>)
 8001e20:	69db      	ldr	r3, [r3, #28]
 8001e22:	f003 0302 	and.w	r3, r3, #2
 8001e26:	603b      	str	r3, [r7, #0]

  if (tmp_reg == FLASH_OBR_RDPRT)
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	2b02      	cmp	r3, #2
 8001e2c:	d102      	bne.n	8001e34 <FLASH_OB_GetRDP+0x24>
  {
    readstatus = OB_RDP_LEVEL_1;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	607b      	str	r3, [r7, #4]
 8001e32:	e001      	b.n	8001e38 <FLASH_OB_GetRDP+0x28>
  }
  else 
  {
    readstatus = OB_RDP_LEVEL_0;
 8001e34:	23a5      	movs	r3, #165	; 0xa5
 8001e36:	607b      	str	r3, [r7, #4]
  }

  return readstatus;
 8001e38:	687b      	ldr	r3, [r7, #4]
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	370c      	adds	r7, #12
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bc80      	pop	{r7}
 8001e42:	4770      	bx	lr
 8001e44:	40022000 	.word	0x40022000

08001e48 <FLASH_OB_GetUser>:
  * @retval The FLASH User Option Bytes values: FLASH_OBR_IWDG_SW(Bit2), 
  *         FLASH_OBR_nRST_STOP(Bit3),FLASH_OBR_nRST_STDBY(Bit4).
  *         And FLASH_OBR_BFB2(Bit5) for STM32F101xG and STM32F103xG . 
  */
static uint8_t FLASH_OB_GetUser(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0
  /* Return the User Option Byte */
  return (uint8_t)((READ_REG(FLASH->OBR) & FLASH_OBR_USER) >> FLASH_POSITION_IWDGSW_BIT);
 8001e4c:	4b05      	ldr	r3, [pc, #20]	; (8001e64 <FLASH_OB_GetUser+0x1c>)
 8001e4e:	69db      	ldr	r3, [r3, #28]
 8001e50:	089b      	lsrs	r3, r3, #2
 8001e52:	b2db      	uxtb	r3, r3
 8001e54:	f003 0307 	and.w	r3, r3, #7
 8001e58:	b2db      	uxtb	r3, r3
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bc80      	pop	{r7}
 8001e60:	4770      	bx	lr
 8001e62:	bf00      	nop
 8001e64:	40022000 	.word	0x40022000

08001e68 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b083      	sub	sp, #12
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001e70:	4b0b      	ldr	r3, [pc, #44]	; (8001ea0 <FLASH_PageErase+0x38>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8001e76:	4b0b      	ldr	r3, [pc, #44]	; (8001ea4 <FLASH_PageErase+0x3c>)
 8001e78:	691b      	ldr	r3, [r3, #16]
 8001e7a:	4a0a      	ldr	r2, [pc, #40]	; (8001ea4 <FLASH_PageErase+0x3c>)
 8001e7c:	f043 0302 	orr.w	r3, r3, #2
 8001e80:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8001e82:	4a08      	ldr	r2, [pc, #32]	; (8001ea4 <FLASH_PageErase+0x3c>)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001e88:	4b06      	ldr	r3, [pc, #24]	; (8001ea4 <FLASH_PageErase+0x3c>)
 8001e8a:	691b      	ldr	r3, [r3, #16]
 8001e8c:	4a05      	ldr	r2, [pc, #20]	; (8001ea4 <FLASH_PageErase+0x3c>)
 8001e8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001e92:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8001e94:	bf00      	nop
 8001e96:	370c      	adds	r7, #12
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bc80      	pop	{r7}
 8001e9c:	4770      	bx	lr
 8001e9e:	bf00      	nop
 8001ea0:	20000208 	.word	0x20000208
 8001ea4:	40022000 	.word	0x40022000

08001ea8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b08b      	sub	sp, #44	; 0x2c
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
 8001eb0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001eba:	e161      	b.n	8002180 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	69fa      	ldr	r2, [r7, #28]
 8001ecc:	4013      	ands	r3, r2
 8001ece:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ed0:	69ba      	ldr	r2, [r7, #24]
 8001ed2:	69fb      	ldr	r3, [r7, #28]
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	f040 8150 	bne.w	800217a <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	4a97      	ldr	r2, [pc, #604]	; (800213c <HAL_GPIO_Init+0x294>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d05e      	beq.n	8001fa2 <HAL_GPIO_Init+0xfa>
 8001ee4:	4a95      	ldr	r2, [pc, #596]	; (800213c <HAL_GPIO_Init+0x294>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d875      	bhi.n	8001fd6 <HAL_GPIO_Init+0x12e>
 8001eea:	4a95      	ldr	r2, [pc, #596]	; (8002140 <HAL_GPIO_Init+0x298>)
 8001eec:	4293      	cmp	r3, r2
 8001eee:	d058      	beq.n	8001fa2 <HAL_GPIO_Init+0xfa>
 8001ef0:	4a93      	ldr	r2, [pc, #588]	; (8002140 <HAL_GPIO_Init+0x298>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d86f      	bhi.n	8001fd6 <HAL_GPIO_Init+0x12e>
 8001ef6:	4a93      	ldr	r2, [pc, #588]	; (8002144 <HAL_GPIO_Init+0x29c>)
 8001ef8:	4293      	cmp	r3, r2
 8001efa:	d052      	beq.n	8001fa2 <HAL_GPIO_Init+0xfa>
 8001efc:	4a91      	ldr	r2, [pc, #580]	; (8002144 <HAL_GPIO_Init+0x29c>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d869      	bhi.n	8001fd6 <HAL_GPIO_Init+0x12e>
 8001f02:	4a91      	ldr	r2, [pc, #580]	; (8002148 <HAL_GPIO_Init+0x2a0>)
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d04c      	beq.n	8001fa2 <HAL_GPIO_Init+0xfa>
 8001f08:	4a8f      	ldr	r2, [pc, #572]	; (8002148 <HAL_GPIO_Init+0x2a0>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d863      	bhi.n	8001fd6 <HAL_GPIO_Init+0x12e>
 8001f0e:	4a8f      	ldr	r2, [pc, #572]	; (800214c <HAL_GPIO_Init+0x2a4>)
 8001f10:	4293      	cmp	r3, r2
 8001f12:	d046      	beq.n	8001fa2 <HAL_GPIO_Init+0xfa>
 8001f14:	4a8d      	ldr	r2, [pc, #564]	; (800214c <HAL_GPIO_Init+0x2a4>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d85d      	bhi.n	8001fd6 <HAL_GPIO_Init+0x12e>
 8001f1a:	2b12      	cmp	r3, #18
 8001f1c:	d82a      	bhi.n	8001f74 <HAL_GPIO_Init+0xcc>
 8001f1e:	2b12      	cmp	r3, #18
 8001f20:	d859      	bhi.n	8001fd6 <HAL_GPIO_Init+0x12e>
 8001f22:	a201      	add	r2, pc, #4	; (adr r2, 8001f28 <HAL_GPIO_Init+0x80>)
 8001f24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f28:	08001fa3 	.word	0x08001fa3
 8001f2c:	08001f7d 	.word	0x08001f7d
 8001f30:	08001f8f 	.word	0x08001f8f
 8001f34:	08001fd1 	.word	0x08001fd1
 8001f38:	08001fd7 	.word	0x08001fd7
 8001f3c:	08001fd7 	.word	0x08001fd7
 8001f40:	08001fd7 	.word	0x08001fd7
 8001f44:	08001fd7 	.word	0x08001fd7
 8001f48:	08001fd7 	.word	0x08001fd7
 8001f4c:	08001fd7 	.word	0x08001fd7
 8001f50:	08001fd7 	.word	0x08001fd7
 8001f54:	08001fd7 	.word	0x08001fd7
 8001f58:	08001fd7 	.word	0x08001fd7
 8001f5c:	08001fd7 	.word	0x08001fd7
 8001f60:	08001fd7 	.word	0x08001fd7
 8001f64:	08001fd7 	.word	0x08001fd7
 8001f68:	08001fd7 	.word	0x08001fd7
 8001f6c:	08001f85 	.word	0x08001f85
 8001f70:	08001f99 	.word	0x08001f99
 8001f74:	4a76      	ldr	r2, [pc, #472]	; (8002150 <HAL_GPIO_Init+0x2a8>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d013      	beq.n	8001fa2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001f7a:	e02c      	b.n	8001fd6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	68db      	ldr	r3, [r3, #12]
 8001f80:	623b      	str	r3, [r7, #32]
          break;
 8001f82:	e029      	b.n	8001fd8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	68db      	ldr	r3, [r3, #12]
 8001f88:	3304      	adds	r3, #4
 8001f8a:	623b      	str	r3, [r7, #32]
          break;
 8001f8c:	e024      	b.n	8001fd8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	68db      	ldr	r3, [r3, #12]
 8001f92:	3308      	adds	r3, #8
 8001f94:	623b      	str	r3, [r7, #32]
          break;
 8001f96:	e01f      	b.n	8001fd8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	68db      	ldr	r3, [r3, #12]
 8001f9c:	330c      	adds	r3, #12
 8001f9e:	623b      	str	r3, [r7, #32]
          break;
 8001fa0:	e01a      	b.n	8001fd8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	689b      	ldr	r3, [r3, #8]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d102      	bne.n	8001fb0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001faa:	2304      	movs	r3, #4
 8001fac:	623b      	str	r3, [r7, #32]
          break;
 8001fae:	e013      	b.n	8001fd8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	689b      	ldr	r3, [r3, #8]
 8001fb4:	2b01      	cmp	r3, #1
 8001fb6:	d105      	bne.n	8001fc4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001fb8:	2308      	movs	r3, #8
 8001fba:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	69fa      	ldr	r2, [r7, #28]
 8001fc0:	611a      	str	r2, [r3, #16]
          break;
 8001fc2:	e009      	b.n	8001fd8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001fc4:	2308      	movs	r3, #8
 8001fc6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	69fa      	ldr	r2, [r7, #28]
 8001fcc:	615a      	str	r2, [r3, #20]
          break;
 8001fce:	e003      	b.n	8001fd8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	623b      	str	r3, [r7, #32]
          break;
 8001fd4:	e000      	b.n	8001fd8 <HAL_GPIO_Init+0x130>
          break;
 8001fd6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001fd8:	69bb      	ldr	r3, [r7, #24]
 8001fda:	2bff      	cmp	r3, #255	; 0xff
 8001fdc:	d801      	bhi.n	8001fe2 <HAL_GPIO_Init+0x13a>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	e001      	b.n	8001fe6 <HAL_GPIO_Init+0x13e>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	3304      	adds	r3, #4
 8001fe6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001fe8:	69bb      	ldr	r3, [r7, #24]
 8001fea:	2bff      	cmp	r3, #255	; 0xff
 8001fec:	d802      	bhi.n	8001ff4 <HAL_GPIO_Init+0x14c>
 8001fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ff0:	009b      	lsls	r3, r3, #2
 8001ff2:	e002      	b.n	8001ffa <HAL_GPIO_Init+0x152>
 8001ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ff6:	3b08      	subs	r3, #8
 8001ff8:	009b      	lsls	r3, r3, #2
 8001ffa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001ffc:	697b      	ldr	r3, [r7, #20]
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	210f      	movs	r1, #15
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	fa01 f303 	lsl.w	r3, r1, r3
 8002008:	43db      	mvns	r3, r3
 800200a:	401a      	ands	r2, r3
 800200c:	6a39      	ldr	r1, [r7, #32]
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	fa01 f303 	lsl.w	r3, r1, r3
 8002014:	431a      	orrs	r2, r3
 8002016:	697b      	ldr	r3, [r7, #20]
 8002018:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002022:	2b00      	cmp	r3, #0
 8002024:	f000 80a9 	beq.w	800217a <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002028:	4b4a      	ldr	r3, [pc, #296]	; (8002154 <HAL_GPIO_Init+0x2ac>)
 800202a:	699b      	ldr	r3, [r3, #24]
 800202c:	4a49      	ldr	r2, [pc, #292]	; (8002154 <HAL_GPIO_Init+0x2ac>)
 800202e:	f043 0301 	orr.w	r3, r3, #1
 8002032:	6193      	str	r3, [r2, #24]
 8002034:	4b47      	ldr	r3, [pc, #284]	; (8002154 <HAL_GPIO_Init+0x2ac>)
 8002036:	699b      	ldr	r3, [r3, #24]
 8002038:	f003 0301 	and.w	r3, r3, #1
 800203c:	60bb      	str	r3, [r7, #8]
 800203e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002040:	4a45      	ldr	r2, [pc, #276]	; (8002158 <HAL_GPIO_Init+0x2b0>)
 8002042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002044:	089b      	lsrs	r3, r3, #2
 8002046:	3302      	adds	r3, #2
 8002048:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800204c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800204e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002050:	f003 0303 	and.w	r3, r3, #3
 8002054:	009b      	lsls	r3, r3, #2
 8002056:	220f      	movs	r2, #15
 8002058:	fa02 f303 	lsl.w	r3, r2, r3
 800205c:	43db      	mvns	r3, r3
 800205e:	68fa      	ldr	r2, [r7, #12]
 8002060:	4013      	ands	r3, r2
 8002062:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	4a3d      	ldr	r2, [pc, #244]	; (800215c <HAL_GPIO_Init+0x2b4>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d00d      	beq.n	8002088 <HAL_GPIO_Init+0x1e0>
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	4a3c      	ldr	r2, [pc, #240]	; (8002160 <HAL_GPIO_Init+0x2b8>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d007      	beq.n	8002084 <HAL_GPIO_Init+0x1dc>
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	4a3b      	ldr	r2, [pc, #236]	; (8002164 <HAL_GPIO_Init+0x2bc>)
 8002078:	4293      	cmp	r3, r2
 800207a:	d101      	bne.n	8002080 <HAL_GPIO_Init+0x1d8>
 800207c:	2302      	movs	r3, #2
 800207e:	e004      	b.n	800208a <HAL_GPIO_Init+0x1e2>
 8002080:	2303      	movs	r3, #3
 8002082:	e002      	b.n	800208a <HAL_GPIO_Init+0x1e2>
 8002084:	2301      	movs	r3, #1
 8002086:	e000      	b.n	800208a <HAL_GPIO_Init+0x1e2>
 8002088:	2300      	movs	r3, #0
 800208a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800208c:	f002 0203 	and.w	r2, r2, #3
 8002090:	0092      	lsls	r2, r2, #2
 8002092:	4093      	lsls	r3, r2
 8002094:	68fa      	ldr	r2, [r7, #12]
 8002096:	4313      	orrs	r3, r2
 8002098:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800209a:	492f      	ldr	r1, [pc, #188]	; (8002158 <HAL_GPIO_Init+0x2b0>)
 800209c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800209e:	089b      	lsrs	r3, r3, #2
 80020a0:	3302      	adds	r3, #2
 80020a2:	68fa      	ldr	r2, [r7, #12]
 80020a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d006      	beq.n	80020c2 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80020b4:	4b2c      	ldr	r3, [pc, #176]	; (8002168 <HAL_GPIO_Init+0x2c0>)
 80020b6:	689a      	ldr	r2, [r3, #8]
 80020b8:	492b      	ldr	r1, [pc, #172]	; (8002168 <HAL_GPIO_Init+0x2c0>)
 80020ba:	69bb      	ldr	r3, [r7, #24]
 80020bc:	4313      	orrs	r3, r2
 80020be:	608b      	str	r3, [r1, #8]
 80020c0:	e006      	b.n	80020d0 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80020c2:	4b29      	ldr	r3, [pc, #164]	; (8002168 <HAL_GPIO_Init+0x2c0>)
 80020c4:	689a      	ldr	r2, [r3, #8]
 80020c6:	69bb      	ldr	r3, [r7, #24]
 80020c8:	43db      	mvns	r3, r3
 80020ca:	4927      	ldr	r1, [pc, #156]	; (8002168 <HAL_GPIO_Init+0x2c0>)
 80020cc:	4013      	ands	r3, r2
 80020ce:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d006      	beq.n	80020ea <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80020dc:	4b22      	ldr	r3, [pc, #136]	; (8002168 <HAL_GPIO_Init+0x2c0>)
 80020de:	68da      	ldr	r2, [r3, #12]
 80020e0:	4921      	ldr	r1, [pc, #132]	; (8002168 <HAL_GPIO_Init+0x2c0>)
 80020e2:	69bb      	ldr	r3, [r7, #24]
 80020e4:	4313      	orrs	r3, r2
 80020e6:	60cb      	str	r3, [r1, #12]
 80020e8:	e006      	b.n	80020f8 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80020ea:	4b1f      	ldr	r3, [pc, #124]	; (8002168 <HAL_GPIO_Init+0x2c0>)
 80020ec:	68da      	ldr	r2, [r3, #12]
 80020ee:	69bb      	ldr	r3, [r7, #24]
 80020f0:	43db      	mvns	r3, r3
 80020f2:	491d      	ldr	r1, [pc, #116]	; (8002168 <HAL_GPIO_Init+0x2c0>)
 80020f4:	4013      	ands	r3, r2
 80020f6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002100:	2b00      	cmp	r3, #0
 8002102:	d006      	beq.n	8002112 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002104:	4b18      	ldr	r3, [pc, #96]	; (8002168 <HAL_GPIO_Init+0x2c0>)
 8002106:	685a      	ldr	r2, [r3, #4]
 8002108:	4917      	ldr	r1, [pc, #92]	; (8002168 <HAL_GPIO_Init+0x2c0>)
 800210a:	69bb      	ldr	r3, [r7, #24]
 800210c:	4313      	orrs	r3, r2
 800210e:	604b      	str	r3, [r1, #4]
 8002110:	e006      	b.n	8002120 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002112:	4b15      	ldr	r3, [pc, #84]	; (8002168 <HAL_GPIO_Init+0x2c0>)
 8002114:	685a      	ldr	r2, [r3, #4]
 8002116:	69bb      	ldr	r3, [r7, #24]
 8002118:	43db      	mvns	r3, r3
 800211a:	4913      	ldr	r1, [pc, #76]	; (8002168 <HAL_GPIO_Init+0x2c0>)
 800211c:	4013      	ands	r3, r2
 800211e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002128:	2b00      	cmp	r3, #0
 800212a:	d01f      	beq.n	800216c <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800212c:	4b0e      	ldr	r3, [pc, #56]	; (8002168 <HAL_GPIO_Init+0x2c0>)
 800212e:	681a      	ldr	r2, [r3, #0]
 8002130:	490d      	ldr	r1, [pc, #52]	; (8002168 <HAL_GPIO_Init+0x2c0>)
 8002132:	69bb      	ldr	r3, [r7, #24]
 8002134:	4313      	orrs	r3, r2
 8002136:	600b      	str	r3, [r1, #0]
 8002138:	e01f      	b.n	800217a <HAL_GPIO_Init+0x2d2>
 800213a:	bf00      	nop
 800213c:	10320000 	.word	0x10320000
 8002140:	10310000 	.word	0x10310000
 8002144:	10220000 	.word	0x10220000
 8002148:	10210000 	.word	0x10210000
 800214c:	10120000 	.word	0x10120000
 8002150:	10110000 	.word	0x10110000
 8002154:	40021000 	.word	0x40021000
 8002158:	40010000 	.word	0x40010000
 800215c:	40010800 	.word	0x40010800
 8002160:	40010c00 	.word	0x40010c00
 8002164:	40011000 	.word	0x40011000
 8002168:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800216c:	4b0b      	ldr	r3, [pc, #44]	; (800219c <HAL_GPIO_Init+0x2f4>)
 800216e:	681a      	ldr	r2, [r3, #0]
 8002170:	69bb      	ldr	r3, [r7, #24]
 8002172:	43db      	mvns	r3, r3
 8002174:	4909      	ldr	r1, [pc, #36]	; (800219c <HAL_GPIO_Init+0x2f4>)
 8002176:	4013      	ands	r3, r2
 8002178:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800217a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800217c:	3301      	adds	r3, #1
 800217e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	681a      	ldr	r2, [r3, #0]
 8002184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002186:	fa22 f303 	lsr.w	r3, r2, r3
 800218a:	2b00      	cmp	r3, #0
 800218c:	f47f ae96 	bne.w	8001ebc <HAL_GPIO_Init+0x14>
  }
}
 8002190:	bf00      	nop
 8002192:	bf00      	nop
 8002194:	372c      	adds	r7, #44	; 0x2c
 8002196:	46bd      	mov	sp, r7
 8002198:	bc80      	pop	{r7}
 800219a:	4770      	bx	lr
 800219c:	40010400 	.word	0x40010400

080021a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021a0:	b480      	push	{r7}
 80021a2:	b083      	sub	sp, #12
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
 80021a8:	460b      	mov	r3, r1
 80021aa:	807b      	strh	r3, [r7, #2]
 80021ac:	4613      	mov	r3, r2
 80021ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80021b0:	787b      	ldrb	r3, [r7, #1]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d003      	beq.n	80021be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021b6:	887a      	ldrh	r2, [r7, #2]
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80021bc:	e003      	b.n	80021c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80021be:	887b      	ldrh	r3, [r7, #2]
 80021c0:	041a      	lsls	r2, r3, #16
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	611a      	str	r2, [r3, #16]
}
 80021c6:	bf00      	nop
 80021c8:	370c      	adds	r7, #12
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bc80      	pop	{r7}
 80021ce:	4770      	bx	lr

080021d0 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b082      	sub	sp, #8
 80021d4:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80021d6:	f7ff f87d 	bl	80012d4 <HAL_GetTick>
 80021da:	6078      	str	r0, [r7, #4]

  /* Set HSION bit */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80021dc:	4b45      	ldr	r3, [pc, #276]	; (80022f4 <HAL_RCC_DeInit+0x124>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a44      	ldr	r2, [pc, #272]	; (80022f4 <HAL_RCC_DeInit+0x124>)
 80021e2:	f043 0301 	orr.w	r3, r3, #1
 80021e6:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80021e8:	e008      	b.n	80021fc <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021ea:	f7ff f873 	bl	80012d4 <HAL_GetTick>
 80021ee:	4602      	mov	r2, r0
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	1ad3      	subs	r3, r2, r3
 80021f4:	2b02      	cmp	r3, #2
 80021f6:	d901      	bls.n	80021fc <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 80021f8:	2303      	movs	r3, #3
 80021fa:	e077      	b.n	80022ec <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80021fc:	4b3d      	ldr	r3, [pc, #244]	; (80022f4 <HAL_RCC_DeInit+0x124>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f003 0302 	and.w	r3, r3, #2
 8002204:	2b00      	cmp	r3, #0
 8002206:	d0f0      	beq.n	80021ea <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM bits to the reset value */
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, (0x10U << RCC_CR_HSITRIM_Pos));
 8002208:	4b3a      	ldr	r3, [pc, #232]	; (80022f4 <HAL_RCC_DeInit+0x124>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002210:	4a38      	ldr	r2, [pc, #224]	; (80022f4 <HAL_RCC_DeInit+0x124>)
 8002212:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002216:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8002218:	f7ff f85c 	bl	80012d4 <HAL_GetTick>
 800221c:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 800221e:	4b35      	ldr	r3, [pc, #212]	; (80022f4 <HAL_RCC_DeInit+0x124>)
 8002220:	2200      	movs	r2, #0
 8002222:	605a      	str	r2, [r3, #4]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8002224:	e00a      	b.n	800223c <HAL_RCC_DeInit+0x6c>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002226:	f7ff f855 	bl	80012d4 <HAL_GetTick>
 800222a:	4602      	mov	r2, r0
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	1ad3      	subs	r3, r2, r3
 8002230:	f241 3288 	movw	r2, #5000	; 0x1388
 8002234:	4293      	cmp	r3, r2
 8002236:	d901      	bls.n	800223c <HAL_RCC_DeInit+0x6c>
    {
      return HAL_TIMEOUT;
 8002238:	2303      	movs	r3, #3
 800223a:	e057      	b.n	80022ec <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 800223c:	4b2d      	ldr	r3, [pc, #180]	; (80022f4 <HAL_RCC_DeInit+0x124>)
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	f003 030c 	and.w	r3, r3, #12
 8002244:	2b00      	cmp	r3, #0
 8002246:	d1ee      	bne.n	8002226 <HAL_RCC_DeInit+0x56>
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 8002248:	4b2b      	ldr	r3, [pc, #172]	; (80022f8 <HAL_RCC_DeInit+0x128>)
 800224a:	4a2c      	ldr	r2, [pc, #176]	; (80022fc <HAL_RCC_DeInit+0x12c>)
 800224c:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800224e:	4b2c      	ldr	r3, [pc, #176]	; (8002300 <HAL_RCC_DeInit+0x130>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4618      	mov	r0, r3
 8002254:	f7fe fffc 	bl	8001250 <HAL_InitTick>
 8002258:	4603      	mov	r3, r0
 800225a:	2b00      	cmp	r3, #0
 800225c:	d001      	beq.n	8002262 <HAL_RCC_DeInit+0x92>
  {
    return HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	e044      	b.n	80022ec <HAL_RCC_DeInit+0x11c>
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8002262:	f7ff f837 	bl	80012d4 <HAL_GetTick>
 8002266:	6078      	str	r0, [r7, #4]

  /* Second step is to clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8002268:	4b22      	ldr	r3, [pc, #136]	; (80022f4 <HAL_RCC_DeInit+0x124>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a21      	ldr	r2, [pc, #132]	; (80022f4 <HAL_RCC_DeInit+0x124>)
 800226e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002272:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8002274:	e008      	b.n	8002288 <HAL_RCC_DeInit+0xb8>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002276:	f7ff f82d 	bl	80012d4 <HAL_GetTick>
 800227a:	4602      	mov	r2, r0
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	1ad3      	subs	r3, r2, r3
 8002280:	2b02      	cmp	r3, #2
 8002282:	d901      	bls.n	8002288 <HAL_RCC_DeInit+0xb8>
    {
      return HAL_TIMEOUT;
 8002284:	2303      	movs	r3, #3
 8002286:	e031      	b.n	80022ec <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8002288:	4b1a      	ldr	r3, [pc, #104]	; (80022f4 <HAL_RCC_DeInit+0x124>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002290:	2b00      	cmp	r3, #0
 8002292:	d1f0      	bne.n	8002276 <HAL_RCC_DeInit+0xa6>
    }
  }

  /* Ensure to reset PLLSRC and PLLMUL bits */
  CLEAR_REG(RCC->CFGR);
 8002294:	4b17      	ldr	r3, [pc, #92]	; (80022f4 <HAL_RCC_DeInit+0x124>)
 8002296:	2200      	movs	r2, #0
 8002298:	605a      	str	r2, [r3, #4]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800229a:	f7ff f81b 	bl	80012d4 <HAL_GetTick>
 800229e:	6078      	str	r0, [r7, #4]

  /* Reset HSEON & CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_CSSON);
 80022a0:	4b14      	ldr	r3, [pc, #80]	; (80022f4 <HAL_RCC_DeInit+0x124>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a13      	ldr	r2, [pc, #76]	; (80022f4 <HAL_RCC_DeInit+0x124>)
 80022a6:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80022aa:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 80022ac:	e008      	b.n	80022c0 <HAL_RCC_DeInit+0xf0>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022ae:	f7ff f811 	bl	80012d4 <HAL_GetTick>
 80022b2:	4602      	mov	r2, r0
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	1ad3      	subs	r3, r2, r3
 80022b8:	2b64      	cmp	r3, #100	; 0x64
 80022ba:	d901      	bls.n	80022c0 <HAL_RCC_DeInit+0xf0>
    {
      return HAL_TIMEOUT;
 80022bc:	2303      	movs	r3, #3
 80022be:	e015      	b.n	80022ec <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 80022c0:	4b0c      	ldr	r3, [pc, #48]	; (80022f4 <HAL_RCC_DeInit+0x124>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d1f0      	bne.n	80022ae <HAL_RCC_DeInit+0xde>
    }
  }

  /* Reset HSEBYP bit */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 80022cc:	4b09      	ldr	r3, [pc, #36]	; (80022f4 <HAL_RCC_DeInit+0x124>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a08      	ldr	r2, [pc, #32]	; (80022f4 <HAL_RCC_DeInit+0x124>)
 80022d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022d6:	6013      	str	r3, [r2, #0]
  /* Reset CFGR2 register */
  CLEAR_REG(RCC->CFGR2);
#endif /* RCC_CFGR2_PREDIV1 */

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 80022d8:	4b06      	ldr	r3, [pc, #24]	; (80022f4 <HAL_RCC_DeInit+0x124>)
 80022da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022dc:	4a05      	ldr	r2, [pc, #20]	; (80022f4 <HAL_RCC_DeInit+0x124>)
 80022de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80022e2:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIR);
 80022e4:	4b03      	ldr	r3, [pc, #12]	; (80022f4 <HAL_RCC_DeInit+0x124>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 80022ea:	2300      	movs	r3, #0
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	3708      	adds	r7, #8
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	40021000 	.word	0x40021000
 80022f8:	20000010 	.word	0x20000010
 80022fc:	007a1200 	.word	0x007a1200
 8002300:	20000014 	.word	0x20000014

08002304 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b086      	sub	sp, #24
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d101      	bne.n	8002316 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002312:	2301      	movs	r3, #1
 8002314:	e272      	b.n	80027fc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f003 0301 	and.w	r3, r3, #1
 800231e:	2b00      	cmp	r3, #0
 8002320:	f000 8087 	beq.w	8002432 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002324:	4b92      	ldr	r3, [pc, #584]	; (8002570 <HAL_RCC_OscConfig+0x26c>)
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	f003 030c 	and.w	r3, r3, #12
 800232c:	2b04      	cmp	r3, #4
 800232e:	d00c      	beq.n	800234a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002330:	4b8f      	ldr	r3, [pc, #572]	; (8002570 <HAL_RCC_OscConfig+0x26c>)
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	f003 030c 	and.w	r3, r3, #12
 8002338:	2b08      	cmp	r3, #8
 800233a:	d112      	bne.n	8002362 <HAL_RCC_OscConfig+0x5e>
 800233c:	4b8c      	ldr	r3, [pc, #560]	; (8002570 <HAL_RCC_OscConfig+0x26c>)
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002344:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002348:	d10b      	bne.n	8002362 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800234a:	4b89      	ldr	r3, [pc, #548]	; (8002570 <HAL_RCC_OscConfig+0x26c>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002352:	2b00      	cmp	r3, #0
 8002354:	d06c      	beq.n	8002430 <HAL_RCC_OscConfig+0x12c>
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d168      	bne.n	8002430 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800235e:	2301      	movs	r3, #1
 8002360:	e24c      	b.n	80027fc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800236a:	d106      	bne.n	800237a <HAL_RCC_OscConfig+0x76>
 800236c:	4b80      	ldr	r3, [pc, #512]	; (8002570 <HAL_RCC_OscConfig+0x26c>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a7f      	ldr	r2, [pc, #508]	; (8002570 <HAL_RCC_OscConfig+0x26c>)
 8002372:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002376:	6013      	str	r3, [r2, #0]
 8002378:	e02e      	b.n	80023d8 <HAL_RCC_OscConfig+0xd4>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d10c      	bne.n	800239c <HAL_RCC_OscConfig+0x98>
 8002382:	4b7b      	ldr	r3, [pc, #492]	; (8002570 <HAL_RCC_OscConfig+0x26c>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4a7a      	ldr	r2, [pc, #488]	; (8002570 <HAL_RCC_OscConfig+0x26c>)
 8002388:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800238c:	6013      	str	r3, [r2, #0]
 800238e:	4b78      	ldr	r3, [pc, #480]	; (8002570 <HAL_RCC_OscConfig+0x26c>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4a77      	ldr	r2, [pc, #476]	; (8002570 <HAL_RCC_OscConfig+0x26c>)
 8002394:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002398:	6013      	str	r3, [r2, #0]
 800239a:	e01d      	b.n	80023d8 <HAL_RCC_OscConfig+0xd4>
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80023a4:	d10c      	bne.n	80023c0 <HAL_RCC_OscConfig+0xbc>
 80023a6:	4b72      	ldr	r3, [pc, #456]	; (8002570 <HAL_RCC_OscConfig+0x26c>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4a71      	ldr	r2, [pc, #452]	; (8002570 <HAL_RCC_OscConfig+0x26c>)
 80023ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80023b0:	6013      	str	r3, [r2, #0]
 80023b2:	4b6f      	ldr	r3, [pc, #444]	; (8002570 <HAL_RCC_OscConfig+0x26c>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4a6e      	ldr	r2, [pc, #440]	; (8002570 <HAL_RCC_OscConfig+0x26c>)
 80023b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023bc:	6013      	str	r3, [r2, #0]
 80023be:	e00b      	b.n	80023d8 <HAL_RCC_OscConfig+0xd4>
 80023c0:	4b6b      	ldr	r3, [pc, #428]	; (8002570 <HAL_RCC_OscConfig+0x26c>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a6a      	ldr	r2, [pc, #424]	; (8002570 <HAL_RCC_OscConfig+0x26c>)
 80023c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80023ca:	6013      	str	r3, [r2, #0]
 80023cc:	4b68      	ldr	r3, [pc, #416]	; (8002570 <HAL_RCC_OscConfig+0x26c>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a67      	ldr	r2, [pc, #412]	; (8002570 <HAL_RCC_OscConfig+0x26c>)
 80023d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80023d6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d013      	beq.n	8002408 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023e0:	f7fe ff78 	bl	80012d4 <HAL_GetTick>
 80023e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023e6:	e008      	b.n	80023fa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023e8:	f7fe ff74 	bl	80012d4 <HAL_GetTick>
 80023ec:	4602      	mov	r2, r0
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	2b64      	cmp	r3, #100	; 0x64
 80023f4:	d901      	bls.n	80023fa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80023f6:	2303      	movs	r3, #3
 80023f8:	e200      	b.n	80027fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023fa:	4b5d      	ldr	r3, [pc, #372]	; (8002570 <HAL_RCC_OscConfig+0x26c>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002402:	2b00      	cmp	r3, #0
 8002404:	d0f0      	beq.n	80023e8 <HAL_RCC_OscConfig+0xe4>
 8002406:	e014      	b.n	8002432 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002408:	f7fe ff64 	bl	80012d4 <HAL_GetTick>
 800240c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800240e:	e008      	b.n	8002422 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002410:	f7fe ff60 	bl	80012d4 <HAL_GetTick>
 8002414:	4602      	mov	r2, r0
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	1ad3      	subs	r3, r2, r3
 800241a:	2b64      	cmp	r3, #100	; 0x64
 800241c:	d901      	bls.n	8002422 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800241e:	2303      	movs	r3, #3
 8002420:	e1ec      	b.n	80027fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002422:	4b53      	ldr	r3, [pc, #332]	; (8002570 <HAL_RCC_OscConfig+0x26c>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800242a:	2b00      	cmp	r3, #0
 800242c:	d1f0      	bne.n	8002410 <HAL_RCC_OscConfig+0x10c>
 800242e:	e000      	b.n	8002432 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002430:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f003 0302 	and.w	r3, r3, #2
 800243a:	2b00      	cmp	r3, #0
 800243c:	d063      	beq.n	8002506 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800243e:	4b4c      	ldr	r3, [pc, #304]	; (8002570 <HAL_RCC_OscConfig+0x26c>)
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	f003 030c 	and.w	r3, r3, #12
 8002446:	2b00      	cmp	r3, #0
 8002448:	d00b      	beq.n	8002462 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800244a:	4b49      	ldr	r3, [pc, #292]	; (8002570 <HAL_RCC_OscConfig+0x26c>)
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	f003 030c 	and.w	r3, r3, #12
 8002452:	2b08      	cmp	r3, #8
 8002454:	d11c      	bne.n	8002490 <HAL_RCC_OscConfig+0x18c>
 8002456:	4b46      	ldr	r3, [pc, #280]	; (8002570 <HAL_RCC_OscConfig+0x26c>)
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800245e:	2b00      	cmp	r3, #0
 8002460:	d116      	bne.n	8002490 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002462:	4b43      	ldr	r3, [pc, #268]	; (8002570 <HAL_RCC_OscConfig+0x26c>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f003 0302 	and.w	r3, r3, #2
 800246a:	2b00      	cmp	r3, #0
 800246c:	d005      	beq.n	800247a <HAL_RCC_OscConfig+0x176>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	691b      	ldr	r3, [r3, #16]
 8002472:	2b01      	cmp	r3, #1
 8002474:	d001      	beq.n	800247a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	e1c0      	b.n	80027fc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800247a:	4b3d      	ldr	r3, [pc, #244]	; (8002570 <HAL_RCC_OscConfig+0x26c>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	695b      	ldr	r3, [r3, #20]
 8002486:	00db      	lsls	r3, r3, #3
 8002488:	4939      	ldr	r1, [pc, #228]	; (8002570 <HAL_RCC_OscConfig+0x26c>)
 800248a:	4313      	orrs	r3, r2
 800248c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800248e:	e03a      	b.n	8002506 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	691b      	ldr	r3, [r3, #16]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d020      	beq.n	80024da <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002498:	4b36      	ldr	r3, [pc, #216]	; (8002574 <HAL_RCC_OscConfig+0x270>)
 800249a:	2201      	movs	r2, #1
 800249c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800249e:	f7fe ff19 	bl	80012d4 <HAL_GetTick>
 80024a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024a4:	e008      	b.n	80024b8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024a6:	f7fe ff15 	bl	80012d4 <HAL_GetTick>
 80024aa:	4602      	mov	r2, r0
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	1ad3      	subs	r3, r2, r3
 80024b0:	2b02      	cmp	r3, #2
 80024b2:	d901      	bls.n	80024b8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80024b4:	2303      	movs	r3, #3
 80024b6:	e1a1      	b.n	80027fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024b8:	4b2d      	ldr	r3, [pc, #180]	; (8002570 <HAL_RCC_OscConfig+0x26c>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f003 0302 	and.w	r3, r3, #2
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d0f0      	beq.n	80024a6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024c4:	4b2a      	ldr	r3, [pc, #168]	; (8002570 <HAL_RCC_OscConfig+0x26c>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	695b      	ldr	r3, [r3, #20]
 80024d0:	00db      	lsls	r3, r3, #3
 80024d2:	4927      	ldr	r1, [pc, #156]	; (8002570 <HAL_RCC_OscConfig+0x26c>)
 80024d4:	4313      	orrs	r3, r2
 80024d6:	600b      	str	r3, [r1, #0]
 80024d8:	e015      	b.n	8002506 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80024da:	4b26      	ldr	r3, [pc, #152]	; (8002574 <HAL_RCC_OscConfig+0x270>)
 80024dc:	2200      	movs	r2, #0
 80024de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024e0:	f7fe fef8 	bl	80012d4 <HAL_GetTick>
 80024e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024e6:	e008      	b.n	80024fa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024e8:	f7fe fef4 	bl	80012d4 <HAL_GetTick>
 80024ec:	4602      	mov	r2, r0
 80024ee:	693b      	ldr	r3, [r7, #16]
 80024f0:	1ad3      	subs	r3, r2, r3
 80024f2:	2b02      	cmp	r3, #2
 80024f4:	d901      	bls.n	80024fa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80024f6:	2303      	movs	r3, #3
 80024f8:	e180      	b.n	80027fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024fa:	4b1d      	ldr	r3, [pc, #116]	; (8002570 <HAL_RCC_OscConfig+0x26c>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f003 0302 	and.w	r3, r3, #2
 8002502:	2b00      	cmp	r3, #0
 8002504:	d1f0      	bne.n	80024e8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f003 0308 	and.w	r3, r3, #8
 800250e:	2b00      	cmp	r3, #0
 8002510:	d03a      	beq.n	8002588 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	699b      	ldr	r3, [r3, #24]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d019      	beq.n	800254e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800251a:	4b17      	ldr	r3, [pc, #92]	; (8002578 <HAL_RCC_OscConfig+0x274>)
 800251c:	2201      	movs	r2, #1
 800251e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002520:	f7fe fed8 	bl	80012d4 <HAL_GetTick>
 8002524:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002526:	e008      	b.n	800253a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002528:	f7fe fed4 	bl	80012d4 <HAL_GetTick>
 800252c:	4602      	mov	r2, r0
 800252e:	693b      	ldr	r3, [r7, #16]
 8002530:	1ad3      	subs	r3, r2, r3
 8002532:	2b02      	cmp	r3, #2
 8002534:	d901      	bls.n	800253a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002536:	2303      	movs	r3, #3
 8002538:	e160      	b.n	80027fc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800253a:	4b0d      	ldr	r3, [pc, #52]	; (8002570 <HAL_RCC_OscConfig+0x26c>)
 800253c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800253e:	f003 0302 	and.w	r3, r3, #2
 8002542:	2b00      	cmp	r3, #0
 8002544:	d0f0      	beq.n	8002528 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002546:	2001      	movs	r0, #1
 8002548:	f000 face 	bl	8002ae8 <RCC_Delay>
 800254c:	e01c      	b.n	8002588 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800254e:	4b0a      	ldr	r3, [pc, #40]	; (8002578 <HAL_RCC_OscConfig+0x274>)
 8002550:	2200      	movs	r2, #0
 8002552:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002554:	f7fe febe 	bl	80012d4 <HAL_GetTick>
 8002558:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800255a:	e00f      	b.n	800257c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800255c:	f7fe feba 	bl	80012d4 <HAL_GetTick>
 8002560:	4602      	mov	r2, r0
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	1ad3      	subs	r3, r2, r3
 8002566:	2b02      	cmp	r3, #2
 8002568:	d908      	bls.n	800257c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800256a:	2303      	movs	r3, #3
 800256c:	e146      	b.n	80027fc <HAL_RCC_OscConfig+0x4f8>
 800256e:	bf00      	nop
 8002570:	40021000 	.word	0x40021000
 8002574:	42420000 	.word	0x42420000
 8002578:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800257c:	4b92      	ldr	r3, [pc, #584]	; (80027c8 <HAL_RCC_OscConfig+0x4c4>)
 800257e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002580:	f003 0302 	and.w	r3, r3, #2
 8002584:	2b00      	cmp	r3, #0
 8002586:	d1e9      	bne.n	800255c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f003 0304 	and.w	r3, r3, #4
 8002590:	2b00      	cmp	r3, #0
 8002592:	f000 80a6 	beq.w	80026e2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002596:	2300      	movs	r3, #0
 8002598:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800259a:	4b8b      	ldr	r3, [pc, #556]	; (80027c8 <HAL_RCC_OscConfig+0x4c4>)
 800259c:	69db      	ldr	r3, [r3, #28]
 800259e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d10d      	bne.n	80025c2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025a6:	4b88      	ldr	r3, [pc, #544]	; (80027c8 <HAL_RCC_OscConfig+0x4c4>)
 80025a8:	69db      	ldr	r3, [r3, #28]
 80025aa:	4a87      	ldr	r2, [pc, #540]	; (80027c8 <HAL_RCC_OscConfig+0x4c4>)
 80025ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025b0:	61d3      	str	r3, [r2, #28]
 80025b2:	4b85      	ldr	r3, [pc, #532]	; (80027c8 <HAL_RCC_OscConfig+0x4c4>)
 80025b4:	69db      	ldr	r3, [r3, #28]
 80025b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025ba:	60bb      	str	r3, [r7, #8]
 80025bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025be:	2301      	movs	r3, #1
 80025c0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025c2:	4b82      	ldr	r3, [pc, #520]	; (80027cc <HAL_RCC_OscConfig+0x4c8>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d118      	bne.n	8002600 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80025ce:	4b7f      	ldr	r3, [pc, #508]	; (80027cc <HAL_RCC_OscConfig+0x4c8>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4a7e      	ldr	r2, [pc, #504]	; (80027cc <HAL_RCC_OscConfig+0x4c8>)
 80025d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025da:	f7fe fe7b 	bl	80012d4 <HAL_GetTick>
 80025de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025e0:	e008      	b.n	80025f4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025e2:	f7fe fe77 	bl	80012d4 <HAL_GetTick>
 80025e6:	4602      	mov	r2, r0
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	1ad3      	subs	r3, r2, r3
 80025ec:	2b64      	cmp	r3, #100	; 0x64
 80025ee:	d901      	bls.n	80025f4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80025f0:	2303      	movs	r3, #3
 80025f2:	e103      	b.n	80027fc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025f4:	4b75      	ldr	r3, [pc, #468]	; (80027cc <HAL_RCC_OscConfig+0x4c8>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d0f0      	beq.n	80025e2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	68db      	ldr	r3, [r3, #12]
 8002604:	2b01      	cmp	r3, #1
 8002606:	d106      	bne.n	8002616 <HAL_RCC_OscConfig+0x312>
 8002608:	4b6f      	ldr	r3, [pc, #444]	; (80027c8 <HAL_RCC_OscConfig+0x4c4>)
 800260a:	6a1b      	ldr	r3, [r3, #32]
 800260c:	4a6e      	ldr	r2, [pc, #440]	; (80027c8 <HAL_RCC_OscConfig+0x4c4>)
 800260e:	f043 0301 	orr.w	r3, r3, #1
 8002612:	6213      	str	r3, [r2, #32]
 8002614:	e02d      	b.n	8002672 <HAL_RCC_OscConfig+0x36e>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	68db      	ldr	r3, [r3, #12]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d10c      	bne.n	8002638 <HAL_RCC_OscConfig+0x334>
 800261e:	4b6a      	ldr	r3, [pc, #424]	; (80027c8 <HAL_RCC_OscConfig+0x4c4>)
 8002620:	6a1b      	ldr	r3, [r3, #32]
 8002622:	4a69      	ldr	r2, [pc, #420]	; (80027c8 <HAL_RCC_OscConfig+0x4c4>)
 8002624:	f023 0301 	bic.w	r3, r3, #1
 8002628:	6213      	str	r3, [r2, #32]
 800262a:	4b67      	ldr	r3, [pc, #412]	; (80027c8 <HAL_RCC_OscConfig+0x4c4>)
 800262c:	6a1b      	ldr	r3, [r3, #32]
 800262e:	4a66      	ldr	r2, [pc, #408]	; (80027c8 <HAL_RCC_OscConfig+0x4c4>)
 8002630:	f023 0304 	bic.w	r3, r3, #4
 8002634:	6213      	str	r3, [r2, #32]
 8002636:	e01c      	b.n	8002672 <HAL_RCC_OscConfig+0x36e>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	68db      	ldr	r3, [r3, #12]
 800263c:	2b05      	cmp	r3, #5
 800263e:	d10c      	bne.n	800265a <HAL_RCC_OscConfig+0x356>
 8002640:	4b61      	ldr	r3, [pc, #388]	; (80027c8 <HAL_RCC_OscConfig+0x4c4>)
 8002642:	6a1b      	ldr	r3, [r3, #32]
 8002644:	4a60      	ldr	r2, [pc, #384]	; (80027c8 <HAL_RCC_OscConfig+0x4c4>)
 8002646:	f043 0304 	orr.w	r3, r3, #4
 800264a:	6213      	str	r3, [r2, #32]
 800264c:	4b5e      	ldr	r3, [pc, #376]	; (80027c8 <HAL_RCC_OscConfig+0x4c4>)
 800264e:	6a1b      	ldr	r3, [r3, #32]
 8002650:	4a5d      	ldr	r2, [pc, #372]	; (80027c8 <HAL_RCC_OscConfig+0x4c4>)
 8002652:	f043 0301 	orr.w	r3, r3, #1
 8002656:	6213      	str	r3, [r2, #32]
 8002658:	e00b      	b.n	8002672 <HAL_RCC_OscConfig+0x36e>
 800265a:	4b5b      	ldr	r3, [pc, #364]	; (80027c8 <HAL_RCC_OscConfig+0x4c4>)
 800265c:	6a1b      	ldr	r3, [r3, #32]
 800265e:	4a5a      	ldr	r2, [pc, #360]	; (80027c8 <HAL_RCC_OscConfig+0x4c4>)
 8002660:	f023 0301 	bic.w	r3, r3, #1
 8002664:	6213      	str	r3, [r2, #32]
 8002666:	4b58      	ldr	r3, [pc, #352]	; (80027c8 <HAL_RCC_OscConfig+0x4c4>)
 8002668:	6a1b      	ldr	r3, [r3, #32]
 800266a:	4a57      	ldr	r2, [pc, #348]	; (80027c8 <HAL_RCC_OscConfig+0x4c4>)
 800266c:	f023 0304 	bic.w	r3, r3, #4
 8002670:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	68db      	ldr	r3, [r3, #12]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d015      	beq.n	80026a6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800267a:	f7fe fe2b 	bl	80012d4 <HAL_GetTick>
 800267e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002680:	e00a      	b.n	8002698 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002682:	f7fe fe27 	bl	80012d4 <HAL_GetTick>
 8002686:	4602      	mov	r2, r0
 8002688:	693b      	ldr	r3, [r7, #16]
 800268a:	1ad3      	subs	r3, r2, r3
 800268c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002690:	4293      	cmp	r3, r2
 8002692:	d901      	bls.n	8002698 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002694:	2303      	movs	r3, #3
 8002696:	e0b1      	b.n	80027fc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002698:	4b4b      	ldr	r3, [pc, #300]	; (80027c8 <HAL_RCC_OscConfig+0x4c4>)
 800269a:	6a1b      	ldr	r3, [r3, #32]
 800269c:	f003 0302 	and.w	r3, r3, #2
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d0ee      	beq.n	8002682 <HAL_RCC_OscConfig+0x37e>
 80026a4:	e014      	b.n	80026d0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026a6:	f7fe fe15 	bl	80012d4 <HAL_GetTick>
 80026aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026ac:	e00a      	b.n	80026c4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026ae:	f7fe fe11 	bl	80012d4 <HAL_GetTick>
 80026b2:	4602      	mov	r2, r0
 80026b4:	693b      	ldr	r3, [r7, #16]
 80026b6:	1ad3      	subs	r3, r2, r3
 80026b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80026bc:	4293      	cmp	r3, r2
 80026be:	d901      	bls.n	80026c4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80026c0:	2303      	movs	r3, #3
 80026c2:	e09b      	b.n	80027fc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026c4:	4b40      	ldr	r3, [pc, #256]	; (80027c8 <HAL_RCC_OscConfig+0x4c4>)
 80026c6:	6a1b      	ldr	r3, [r3, #32]
 80026c8:	f003 0302 	and.w	r3, r3, #2
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d1ee      	bne.n	80026ae <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80026d0:	7dfb      	ldrb	r3, [r7, #23]
 80026d2:	2b01      	cmp	r3, #1
 80026d4:	d105      	bne.n	80026e2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026d6:	4b3c      	ldr	r3, [pc, #240]	; (80027c8 <HAL_RCC_OscConfig+0x4c4>)
 80026d8:	69db      	ldr	r3, [r3, #28]
 80026da:	4a3b      	ldr	r2, [pc, #236]	; (80027c8 <HAL_RCC_OscConfig+0x4c4>)
 80026dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80026e0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	69db      	ldr	r3, [r3, #28]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	f000 8087 	beq.w	80027fa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80026ec:	4b36      	ldr	r3, [pc, #216]	; (80027c8 <HAL_RCC_OscConfig+0x4c4>)
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	f003 030c 	and.w	r3, r3, #12
 80026f4:	2b08      	cmp	r3, #8
 80026f6:	d061      	beq.n	80027bc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	69db      	ldr	r3, [r3, #28]
 80026fc:	2b02      	cmp	r3, #2
 80026fe:	d146      	bne.n	800278e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002700:	4b33      	ldr	r3, [pc, #204]	; (80027d0 <HAL_RCC_OscConfig+0x4cc>)
 8002702:	2200      	movs	r2, #0
 8002704:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002706:	f7fe fde5 	bl	80012d4 <HAL_GetTick>
 800270a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800270c:	e008      	b.n	8002720 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800270e:	f7fe fde1 	bl	80012d4 <HAL_GetTick>
 8002712:	4602      	mov	r2, r0
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	1ad3      	subs	r3, r2, r3
 8002718:	2b02      	cmp	r3, #2
 800271a:	d901      	bls.n	8002720 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800271c:	2303      	movs	r3, #3
 800271e:	e06d      	b.n	80027fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002720:	4b29      	ldr	r3, [pc, #164]	; (80027c8 <HAL_RCC_OscConfig+0x4c4>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002728:	2b00      	cmp	r3, #0
 800272a:	d1f0      	bne.n	800270e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6a1b      	ldr	r3, [r3, #32]
 8002730:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002734:	d108      	bne.n	8002748 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002736:	4b24      	ldr	r3, [pc, #144]	; (80027c8 <HAL_RCC_OscConfig+0x4c4>)
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	689b      	ldr	r3, [r3, #8]
 8002742:	4921      	ldr	r1, [pc, #132]	; (80027c8 <HAL_RCC_OscConfig+0x4c4>)
 8002744:	4313      	orrs	r3, r2
 8002746:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002748:	4b1f      	ldr	r3, [pc, #124]	; (80027c8 <HAL_RCC_OscConfig+0x4c4>)
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6a19      	ldr	r1, [r3, #32]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002758:	430b      	orrs	r3, r1
 800275a:	491b      	ldr	r1, [pc, #108]	; (80027c8 <HAL_RCC_OscConfig+0x4c4>)
 800275c:	4313      	orrs	r3, r2
 800275e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002760:	4b1b      	ldr	r3, [pc, #108]	; (80027d0 <HAL_RCC_OscConfig+0x4cc>)
 8002762:	2201      	movs	r2, #1
 8002764:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002766:	f7fe fdb5 	bl	80012d4 <HAL_GetTick>
 800276a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800276c:	e008      	b.n	8002780 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800276e:	f7fe fdb1 	bl	80012d4 <HAL_GetTick>
 8002772:	4602      	mov	r2, r0
 8002774:	693b      	ldr	r3, [r7, #16]
 8002776:	1ad3      	subs	r3, r2, r3
 8002778:	2b02      	cmp	r3, #2
 800277a:	d901      	bls.n	8002780 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800277c:	2303      	movs	r3, #3
 800277e:	e03d      	b.n	80027fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002780:	4b11      	ldr	r3, [pc, #68]	; (80027c8 <HAL_RCC_OscConfig+0x4c4>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002788:	2b00      	cmp	r3, #0
 800278a:	d0f0      	beq.n	800276e <HAL_RCC_OscConfig+0x46a>
 800278c:	e035      	b.n	80027fa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800278e:	4b10      	ldr	r3, [pc, #64]	; (80027d0 <HAL_RCC_OscConfig+0x4cc>)
 8002790:	2200      	movs	r2, #0
 8002792:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002794:	f7fe fd9e 	bl	80012d4 <HAL_GetTick>
 8002798:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800279a:	e008      	b.n	80027ae <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800279c:	f7fe fd9a 	bl	80012d4 <HAL_GetTick>
 80027a0:	4602      	mov	r2, r0
 80027a2:	693b      	ldr	r3, [r7, #16]
 80027a4:	1ad3      	subs	r3, r2, r3
 80027a6:	2b02      	cmp	r3, #2
 80027a8:	d901      	bls.n	80027ae <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80027aa:	2303      	movs	r3, #3
 80027ac:	e026      	b.n	80027fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027ae:	4b06      	ldr	r3, [pc, #24]	; (80027c8 <HAL_RCC_OscConfig+0x4c4>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d1f0      	bne.n	800279c <HAL_RCC_OscConfig+0x498>
 80027ba:	e01e      	b.n	80027fa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	69db      	ldr	r3, [r3, #28]
 80027c0:	2b01      	cmp	r3, #1
 80027c2:	d107      	bne.n	80027d4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80027c4:	2301      	movs	r3, #1
 80027c6:	e019      	b.n	80027fc <HAL_RCC_OscConfig+0x4f8>
 80027c8:	40021000 	.word	0x40021000
 80027cc:	40007000 	.word	0x40007000
 80027d0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80027d4:	4b0b      	ldr	r3, [pc, #44]	; (8002804 <HAL_RCC_OscConfig+0x500>)
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6a1b      	ldr	r3, [r3, #32]
 80027e4:	429a      	cmp	r2, r3
 80027e6:	d106      	bne.n	80027f6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027f2:	429a      	cmp	r2, r3
 80027f4:	d001      	beq.n	80027fa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80027f6:	2301      	movs	r3, #1
 80027f8:	e000      	b.n	80027fc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80027fa:	2300      	movs	r3, #0
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	3718      	adds	r7, #24
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}
 8002804:	40021000 	.word	0x40021000

08002808 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b084      	sub	sp, #16
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
 8002810:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d101      	bne.n	800281c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002818:	2301      	movs	r3, #1
 800281a:	e0d0      	b.n	80029be <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800281c:	4b6a      	ldr	r3, [pc, #424]	; (80029c8 <HAL_RCC_ClockConfig+0x1c0>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f003 0307 	and.w	r3, r3, #7
 8002824:	683a      	ldr	r2, [r7, #0]
 8002826:	429a      	cmp	r2, r3
 8002828:	d910      	bls.n	800284c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800282a:	4b67      	ldr	r3, [pc, #412]	; (80029c8 <HAL_RCC_ClockConfig+0x1c0>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f023 0207 	bic.w	r2, r3, #7
 8002832:	4965      	ldr	r1, [pc, #404]	; (80029c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	4313      	orrs	r3, r2
 8002838:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800283a:	4b63      	ldr	r3, [pc, #396]	; (80029c8 <HAL_RCC_ClockConfig+0x1c0>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f003 0307 	and.w	r3, r3, #7
 8002842:	683a      	ldr	r2, [r7, #0]
 8002844:	429a      	cmp	r2, r3
 8002846:	d001      	beq.n	800284c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002848:	2301      	movs	r3, #1
 800284a:	e0b8      	b.n	80029be <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f003 0302 	and.w	r3, r3, #2
 8002854:	2b00      	cmp	r3, #0
 8002856:	d020      	beq.n	800289a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f003 0304 	and.w	r3, r3, #4
 8002860:	2b00      	cmp	r3, #0
 8002862:	d005      	beq.n	8002870 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002864:	4b59      	ldr	r3, [pc, #356]	; (80029cc <HAL_RCC_ClockConfig+0x1c4>)
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	4a58      	ldr	r2, [pc, #352]	; (80029cc <HAL_RCC_ClockConfig+0x1c4>)
 800286a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800286e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f003 0308 	and.w	r3, r3, #8
 8002878:	2b00      	cmp	r3, #0
 800287a:	d005      	beq.n	8002888 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800287c:	4b53      	ldr	r3, [pc, #332]	; (80029cc <HAL_RCC_ClockConfig+0x1c4>)
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	4a52      	ldr	r2, [pc, #328]	; (80029cc <HAL_RCC_ClockConfig+0x1c4>)
 8002882:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002886:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002888:	4b50      	ldr	r3, [pc, #320]	; (80029cc <HAL_RCC_ClockConfig+0x1c4>)
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	689b      	ldr	r3, [r3, #8]
 8002894:	494d      	ldr	r1, [pc, #308]	; (80029cc <HAL_RCC_ClockConfig+0x1c4>)
 8002896:	4313      	orrs	r3, r2
 8002898:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f003 0301 	and.w	r3, r3, #1
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d040      	beq.n	8002928 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	2b01      	cmp	r3, #1
 80028ac:	d107      	bne.n	80028be <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028ae:	4b47      	ldr	r3, [pc, #284]	; (80029cc <HAL_RCC_ClockConfig+0x1c4>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d115      	bne.n	80028e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028ba:	2301      	movs	r3, #1
 80028bc:	e07f      	b.n	80029be <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	2b02      	cmp	r3, #2
 80028c4:	d107      	bne.n	80028d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028c6:	4b41      	ldr	r3, [pc, #260]	; (80029cc <HAL_RCC_ClockConfig+0x1c4>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d109      	bne.n	80028e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028d2:	2301      	movs	r3, #1
 80028d4:	e073      	b.n	80029be <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028d6:	4b3d      	ldr	r3, [pc, #244]	; (80029cc <HAL_RCC_ClockConfig+0x1c4>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f003 0302 	and.w	r3, r3, #2
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d101      	bne.n	80028e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028e2:	2301      	movs	r3, #1
 80028e4:	e06b      	b.n	80029be <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80028e6:	4b39      	ldr	r3, [pc, #228]	; (80029cc <HAL_RCC_ClockConfig+0x1c4>)
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	f023 0203 	bic.w	r2, r3, #3
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	4936      	ldr	r1, [pc, #216]	; (80029cc <HAL_RCC_ClockConfig+0x1c4>)
 80028f4:	4313      	orrs	r3, r2
 80028f6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80028f8:	f7fe fcec 	bl	80012d4 <HAL_GetTick>
 80028fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028fe:	e00a      	b.n	8002916 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002900:	f7fe fce8 	bl	80012d4 <HAL_GetTick>
 8002904:	4602      	mov	r2, r0
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	1ad3      	subs	r3, r2, r3
 800290a:	f241 3288 	movw	r2, #5000	; 0x1388
 800290e:	4293      	cmp	r3, r2
 8002910:	d901      	bls.n	8002916 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002912:	2303      	movs	r3, #3
 8002914:	e053      	b.n	80029be <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002916:	4b2d      	ldr	r3, [pc, #180]	; (80029cc <HAL_RCC_ClockConfig+0x1c4>)
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	f003 020c 	and.w	r2, r3, #12
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	009b      	lsls	r3, r3, #2
 8002924:	429a      	cmp	r2, r3
 8002926:	d1eb      	bne.n	8002900 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002928:	4b27      	ldr	r3, [pc, #156]	; (80029c8 <HAL_RCC_ClockConfig+0x1c0>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f003 0307 	and.w	r3, r3, #7
 8002930:	683a      	ldr	r2, [r7, #0]
 8002932:	429a      	cmp	r2, r3
 8002934:	d210      	bcs.n	8002958 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002936:	4b24      	ldr	r3, [pc, #144]	; (80029c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f023 0207 	bic.w	r2, r3, #7
 800293e:	4922      	ldr	r1, [pc, #136]	; (80029c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	4313      	orrs	r3, r2
 8002944:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002946:	4b20      	ldr	r3, [pc, #128]	; (80029c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 0307 	and.w	r3, r3, #7
 800294e:	683a      	ldr	r2, [r7, #0]
 8002950:	429a      	cmp	r2, r3
 8002952:	d001      	beq.n	8002958 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	e032      	b.n	80029be <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f003 0304 	and.w	r3, r3, #4
 8002960:	2b00      	cmp	r3, #0
 8002962:	d008      	beq.n	8002976 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002964:	4b19      	ldr	r3, [pc, #100]	; (80029cc <HAL_RCC_ClockConfig+0x1c4>)
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	68db      	ldr	r3, [r3, #12]
 8002970:	4916      	ldr	r1, [pc, #88]	; (80029cc <HAL_RCC_ClockConfig+0x1c4>)
 8002972:	4313      	orrs	r3, r2
 8002974:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 0308 	and.w	r3, r3, #8
 800297e:	2b00      	cmp	r3, #0
 8002980:	d009      	beq.n	8002996 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002982:	4b12      	ldr	r3, [pc, #72]	; (80029cc <HAL_RCC_ClockConfig+0x1c4>)
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	691b      	ldr	r3, [r3, #16]
 800298e:	00db      	lsls	r3, r3, #3
 8002990:	490e      	ldr	r1, [pc, #56]	; (80029cc <HAL_RCC_ClockConfig+0x1c4>)
 8002992:	4313      	orrs	r3, r2
 8002994:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002996:	f000 f821 	bl	80029dc <HAL_RCC_GetSysClockFreq>
 800299a:	4602      	mov	r2, r0
 800299c:	4b0b      	ldr	r3, [pc, #44]	; (80029cc <HAL_RCC_ClockConfig+0x1c4>)
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	091b      	lsrs	r3, r3, #4
 80029a2:	f003 030f 	and.w	r3, r3, #15
 80029a6:	490a      	ldr	r1, [pc, #40]	; (80029d0 <HAL_RCC_ClockConfig+0x1c8>)
 80029a8:	5ccb      	ldrb	r3, [r1, r3]
 80029aa:	fa22 f303 	lsr.w	r3, r2, r3
 80029ae:	4a09      	ldr	r2, [pc, #36]	; (80029d4 <HAL_RCC_ClockConfig+0x1cc>)
 80029b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80029b2:	4b09      	ldr	r3, [pc, #36]	; (80029d8 <HAL_RCC_ClockConfig+0x1d0>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4618      	mov	r0, r3
 80029b8:	f7fe fc4a 	bl	8001250 <HAL_InitTick>

  return HAL_OK;
 80029bc:	2300      	movs	r3, #0
}
 80029be:	4618      	mov	r0, r3
 80029c0:	3710      	adds	r7, #16
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	40022000 	.word	0x40022000
 80029cc:	40021000 	.word	0x40021000
 80029d0:	08003b2c 	.word	0x08003b2c
 80029d4:	20000010 	.word	0x20000010
 80029d8:	20000014 	.word	0x20000014

080029dc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029dc:	b480      	push	{r7}
 80029de:	b087      	sub	sp, #28
 80029e0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80029e2:	2300      	movs	r3, #0
 80029e4:	60fb      	str	r3, [r7, #12]
 80029e6:	2300      	movs	r3, #0
 80029e8:	60bb      	str	r3, [r7, #8]
 80029ea:	2300      	movs	r3, #0
 80029ec:	617b      	str	r3, [r7, #20]
 80029ee:	2300      	movs	r3, #0
 80029f0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80029f2:	2300      	movs	r3, #0
 80029f4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80029f6:	4b1e      	ldr	r3, [pc, #120]	; (8002a70 <HAL_RCC_GetSysClockFreq+0x94>)
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	f003 030c 	and.w	r3, r3, #12
 8002a02:	2b04      	cmp	r3, #4
 8002a04:	d002      	beq.n	8002a0c <HAL_RCC_GetSysClockFreq+0x30>
 8002a06:	2b08      	cmp	r3, #8
 8002a08:	d003      	beq.n	8002a12 <HAL_RCC_GetSysClockFreq+0x36>
 8002a0a:	e027      	b.n	8002a5c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002a0c:	4b19      	ldr	r3, [pc, #100]	; (8002a74 <HAL_RCC_GetSysClockFreq+0x98>)
 8002a0e:	613b      	str	r3, [r7, #16]
      break;
 8002a10:	e027      	b.n	8002a62 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	0c9b      	lsrs	r3, r3, #18
 8002a16:	f003 030f 	and.w	r3, r3, #15
 8002a1a:	4a17      	ldr	r2, [pc, #92]	; (8002a78 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002a1c:	5cd3      	ldrb	r3, [r2, r3]
 8002a1e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d010      	beq.n	8002a4c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002a2a:	4b11      	ldr	r3, [pc, #68]	; (8002a70 <HAL_RCC_GetSysClockFreq+0x94>)
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	0c5b      	lsrs	r3, r3, #17
 8002a30:	f003 0301 	and.w	r3, r3, #1
 8002a34:	4a11      	ldr	r2, [pc, #68]	; (8002a7c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002a36:	5cd3      	ldrb	r3, [r2, r3]
 8002a38:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	4a0d      	ldr	r2, [pc, #52]	; (8002a74 <HAL_RCC_GetSysClockFreq+0x98>)
 8002a3e:	fb03 f202 	mul.w	r2, r3, r2
 8002a42:	68bb      	ldr	r3, [r7, #8]
 8002a44:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a48:	617b      	str	r3, [r7, #20]
 8002a4a:	e004      	b.n	8002a56 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	4a0c      	ldr	r2, [pc, #48]	; (8002a80 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002a50:	fb02 f303 	mul.w	r3, r2, r3
 8002a54:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	613b      	str	r3, [r7, #16]
      break;
 8002a5a:	e002      	b.n	8002a62 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002a5c:	4b05      	ldr	r3, [pc, #20]	; (8002a74 <HAL_RCC_GetSysClockFreq+0x98>)
 8002a5e:	613b      	str	r3, [r7, #16]
      break;
 8002a60:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a62:	693b      	ldr	r3, [r7, #16]
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	371c      	adds	r7, #28
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bc80      	pop	{r7}
 8002a6c:	4770      	bx	lr
 8002a6e:	bf00      	nop
 8002a70:	40021000 	.word	0x40021000
 8002a74:	007a1200 	.word	0x007a1200
 8002a78:	08003b44 	.word	0x08003b44
 8002a7c:	08003b54 	.word	0x08003b54
 8002a80:	003d0900 	.word	0x003d0900

08002a84 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a84:	b480      	push	{r7}
 8002a86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a88:	4b02      	ldr	r3, [pc, #8]	; (8002a94 <HAL_RCC_GetHCLKFreq+0x10>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bc80      	pop	{r7}
 8002a92:	4770      	bx	lr
 8002a94:	20000010 	.word	0x20000010

08002a98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002a9c:	f7ff fff2 	bl	8002a84 <HAL_RCC_GetHCLKFreq>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	4b05      	ldr	r3, [pc, #20]	; (8002ab8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	0a1b      	lsrs	r3, r3, #8
 8002aa8:	f003 0307 	and.w	r3, r3, #7
 8002aac:	4903      	ldr	r1, [pc, #12]	; (8002abc <HAL_RCC_GetPCLK1Freq+0x24>)
 8002aae:	5ccb      	ldrb	r3, [r1, r3]
 8002ab0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	bd80      	pop	{r7, pc}
 8002ab8:	40021000 	.word	0x40021000
 8002abc:	08003b3c 	.word	0x08003b3c

08002ac0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002ac4:	f7ff ffde 	bl	8002a84 <HAL_RCC_GetHCLKFreq>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	4b05      	ldr	r3, [pc, #20]	; (8002ae0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	0adb      	lsrs	r3, r3, #11
 8002ad0:	f003 0307 	and.w	r3, r3, #7
 8002ad4:	4903      	ldr	r1, [pc, #12]	; (8002ae4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ad6:	5ccb      	ldrb	r3, [r1, r3]
 8002ad8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	40021000 	.word	0x40021000
 8002ae4:	08003b3c 	.word	0x08003b3c

08002ae8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b085      	sub	sp, #20
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002af0:	4b0a      	ldr	r3, [pc, #40]	; (8002b1c <RCC_Delay+0x34>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4a0a      	ldr	r2, [pc, #40]	; (8002b20 <RCC_Delay+0x38>)
 8002af6:	fba2 2303 	umull	r2, r3, r2, r3
 8002afa:	0a5b      	lsrs	r3, r3, #9
 8002afc:	687a      	ldr	r2, [r7, #4]
 8002afe:	fb02 f303 	mul.w	r3, r2, r3
 8002b02:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002b04:	bf00      	nop
  }
  while (Delay --);
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	1e5a      	subs	r2, r3, #1
 8002b0a:	60fa      	str	r2, [r7, #12]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d1f9      	bne.n	8002b04 <RCC_Delay+0x1c>
}
 8002b10:	bf00      	nop
 8002b12:	bf00      	nop
 8002b14:	3714      	adds	r7, #20
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bc80      	pop	{r7}
 8002b1a:	4770      	bx	lr
 8002b1c:	20000010 	.word	0x20000010
 8002b20:	10624dd3 	.word	0x10624dd3

08002b24 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b082      	sub	sp, #8
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d101      	bne.n	8002b36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	e042      	b.n	8002bbc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b3c:	b2db      	uxtb	r3, r3
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d106      	bne.n	8002b50 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2200      	movs	r2, #0
 8002b46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b4a:	6878      	ldr	r0, [r7, #4]
 8002b4c:	f7fe fac0 	bl	80010d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2224      	movs	r2, #36	; 0x24
 8002b54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	68da      	ldr	r2, [r3, #12]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002b66:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002b68:	6878      	ldr	r0, [r7, #4]
 8002b6a:	f000 f9af 	bl	8002ecc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	691a      	ldr	r2, [r3, #16]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002b7c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	695a      	ldr	r2, [r3, #20]
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002b8c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	68da      	ldr	r2, [r3, #12]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002b9c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2220      	movs	r2, #32
 8002ba8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2220      	movs	r2, #32
 8002bb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002bba:	2300      	movs	r3, #0
}
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	3708      	adds	r7, #8
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}

08002bc4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b08a      	sub	sp, #40	; 0x28
 8002bc8:	af02      	add	r7, sp, #8
 8002bca:	60f8      	str	r0, [r7, #12]
 8002bcc:	60b9      	str	r1, [r7, #8]
 8002bce:	603b      	str	r3, [r7, #0]
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002bde:	b2db      	uxtb	r3, r3
 8002be0:	2b20      	cmp	r3, #32
 8002be2:	d16d      	bne.n	8002cc0 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d002      	beq.n	8002bf0 <HAL_UART_Transmit+0x2c>
 8002bea:	88fb      	ldrh	r3, [r7, #6]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d101      	bne.n	8002bf4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	e066      	b.n	8002cc2 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	2221      	movs	r2, #33	; 0x21
 8002bfe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002c02:	f7fe fb67 	bl	80012d4 <HAL_GetTick>
 8002c06:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	88fa      	ldrh	r2, [r7, #6]
 8002c0c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	88fa      	ldrh	r2, [r7, #6]
 8002c12:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	689b      	ldr	r3, [r3, #8]
 8002c18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c1c:	d108      	bne.n	8002c30 <HAL_UART_Transmit+0x6c>
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	691b      	ldr	r3, [r3, #16]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d104      	bne.n	8002c30 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002c26:	2300      	movs	r3, #0
 8002c28:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002c2a:	68bb      	ldr	r3, [r7, #8]
 8002c2c:	61bb      	str	r3, [r7, #24]
 8002c2e:	e003      	b.n	8002c38 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002c30:	68bb      	ldr	r3, [r7, #8]
 8002c32:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002c34:	2300      	movs	r3, #0
 8002c36:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002c38:	e02a      	b.n	8002c90 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	9300      	str	r3, [sp, #0]
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	2200      	movs	r2, #0
 8002c42:	2180      	movs	r1, #128	; 0x80
 8002c44:	68f8      	ldr	r0, [r7, #12]
 8002c46:	f000 f8d2 	bl	8002dee <UART_WaitOnFlagUntilTimeout>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d001      	beq.n	8002c54 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8002c50:	2303      	movs	r3, #3
 8002c52:	e036      	b.n	8002cc2 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8002c54:	69fb      	ldr	r3, [r7, #28]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d10b      	bne.n	8002c72 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002c5a:	69bb      	ldr	r3, [r7, #24]
 8002c5c:	881b      	ldrh	r3, [r3, #0]
 8002c5e:	461a      	mov	r2, r3
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c68:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002c6a:	69bb      	ldr	r3, [r7, #24]
 8002c6c:	3302      	adds	r3, #2
 8002c6e:	61bb      	str	r3, [r7, #24]
 8002c70:	e007      	b.n	8002c82 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002c72:	69fb      	ldr	r3, [r7, #28]
 8002c74:	781a      	ldrb	r2, [r3, #0]
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002c7c:	69fb      	ldr	r3, [r7, #28]
 8002c7e:	3301      	adds	r3, #1
 8002c80:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002c86:	b29b      	uxth	r3, r3
 8002c88:	3b01      	subs	r3, #1
 8002c8a:	b29a      	uxth	r2, r3
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002c94:	b29b      	uxth	r3, r3
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d1cf      	bne.n	8002c3a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	9300      	str	r3, [sp, #0]
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	2140      	movs	r1, #64	; 0x40
 8002ca4:	68f8      	ldr	r0, [r7, #12]
 8002ca6:	f000 f8a2 	bl	8002dee <UART_WaitOnFlagUntilTimeout>
 8002caa:	4603      	mov	r3, r0
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d001      	beq.n	8002cb4 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8002cb0:	2303      	movs	r3, #3
 8002cb2:	e006      	b.n	8002cc2 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	2220      	movs	r2, #32
 8002cb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	e000      	b.n	8002cc2 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002cc0:	2302      	movs	r3, #2
  }
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3720      	adds	r7, #32
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}

08002cca <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cca:	b580      	push	{r7, lr}
 8002ccc:	b08a      	sub	sp, #40	; 0x28
 8002cce:	af02      	add	r7, sp, #8
 8002cd0:	60f8      	str	r0, [r7, #12]
 8002cd2:	60b9      	str	r1, [r7, #8]
 8002cd4:	603b      	str	r3, [r7, #0]
 8002cd6:	4613      	mov	r3, r2
 8002cd8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002ce4:	b2db      	uxtb	r3, r3
 8002ce6:	2b20      	cmp	r3, #32
 8002ce8:	d17c      	bne.n	8002de4 <HAL_UART_Receive+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d002      	beq.n	8002cf6 <HAL_UART_Receive+0x2c>
 8002cf0:	88fb      	ldrh	r3, [r7, #6]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d101      	bne.n	8002cfa <HAL_UART_Receive+0x30>
    {
      return  HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e075      	b.n	8002de6 <HAL_UART_Receive+0x11c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	2222      	movs	r2, #34	; 0x22
 8002d04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002d0e:	f7fe fae1 	bl	80012d4 <HAL_GetTick>
 8002d12:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	88fa      	ldrh	r2, [r7, #6]
 8002d18:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	88fa      	ldrh	r2, [r7, #6]
 8002d1e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	689b      	ldr	r3, [r3, #8]
 8002d24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d28:	d108      	bne.n	8002d3c <HAL_UART_Receive+0x72>
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	691b      	ldr	r3, [r3, #16]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d104      	bne.n	8002d3c <HAL_UART_Receive+0x72>
    {
      pdata8bits  = NULL;
 8002d32:	2300      	movs	r3, #0
 8002d34:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	61bb      	str	r3, [r7, #24]
 8002d3a:	e003      	b.n	8002d44 <HAL_UART_Receive+0x7a>
    }
    else
    {
      pdata8bits  = pData;
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002d40:	2300      	movs	r3, #0
 8002d42:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002d44:	e043      	b.n	8002dce <HAL_UART_Receive+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	9300      	str	r3, [sp, #0]
 8002d4a:	697b      	ldr	r3, [r7, #20]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	2120      	movs	r1, #32
 8002d50:	68f8      	ldr	r0, [r7, #12]
 8002d52:	f000 f84c 	bl	8002dee <UART_WaitOnFlagUntilTimeout>
 8002d56:	4603      	mov	r3, r0
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d001      	beq.n	8002d60 <HAL_UART_Receive+0x96>
      {
        return HAL_TIMEOUT;
 8002d5c:	2303      	movs	r3, #3
 8002d5e:	e042      	b.n	8002de6 <HAL_UART_Receive+0x11c>
      }
      if (pdata8bits == NULL)
 8002d60:	69fb      	ldr	r3, [r7, #28]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d10c      	bne.n	8002d80 <HAL_UART_Receive+0xb6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	b29b      	uxth	r3, r3
 8002d6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d72:	b29a      	uxth	r2, r3
 8002d74:	69bb      	ldr	r3, [r7, #24]
 8002d76:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002d78:	69bb      	ldr	r3, [r7, #24]
 8002d7a:	3302      	adds	r3, #2
 8002d7c:	61bb      	str	r3, [r7, #24]
 8002d7e:	e01f      	b.n	8002dc0 <HAL_UART_Receive+0xf6>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	689b      	ldr	r3, [r3, #8]
 8002d84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d88:	d007      	beq.n	8002d9a <HAL_UART_Receive+0xd0>
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	689b      	ldr	r3, [r3, #8]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d10a      	bne.n	8002da8 <HAL_UART_Receive+0xde>
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	691b      	ldr	r3, [r3, #16]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d106      	bne.n	8002da8 <HAL_UART_Receive+0xde>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	b2da      	uxtb	r2, r3
 8002da2:	69fb      	ldr	r3, [r7, #28]
 8002da4:	701a      	strb	r2, [r3, #0]
 8002da6:	e008      	b.n	8002dba <HAL_UART_Receive+0xf0>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	b2db      	uxtb	r3, r3
 8002db0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002db4:	b2da      	uxtb	r2, r3
 8002db6:	69fb      	ldr	r3, [r7, #28]
 8002db8:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002dba:	69fb      	ldr	r3, [r7, #28]
 8002dbc:	3301      	adds	r3, #1
 8002dbe:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002dc4:	b29b      	uxth	r3, r3
 8002dc6:	3b01      	subs	r3, #1
 8002dc8:	b29a      	uxth	r2, r3
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002dd2:	b29b      	uxth	r3, r3
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d1b6      	bne.n	8002d46 <HAL_UART_Receive+0x7c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	2220      	movs	r2, #32
 8002ddc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 8002de0:	2300      	movs	r3, #0
 8002de2:	e000      	b.n	8002de6 <HAL_UART_Receive+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002de4:	2302      	movs	r3, #2
  }
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	3720      	adds	r7, #32
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}

08002dee <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002dee:	b580      	push	{r7, lr}
 8002df0:	b090      	sub	sp, #64	; 0x40
 8002df2:	af00      	add	r7, sp, #0
 8002df4:	60f8      	str	r0, [r7, #12]
 8002df6:	60b9      	str	r1, [r7, #8]
 8002df8:	603b      	str	r3, [r7, #0]
 8002dfa:	4613      	mov	r3, r2
 8002dfc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002dfe:	e050      	b.n	8002ea2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e00:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e06:	d04c      	beq.n	8002ea2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002e08:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d007      	beq.n	8002e1e <UART_WaitOnFlagUntilTimeout+0x30>
 8002e0e:	f7fe fa61 	bl	80012d4 <HAL_GetTick>
 8002e12:	4602      	mov	r2, r0
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	1ad3      	subs	r3, r2, r3
 8002e18:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002e1a:	429a      	cmp	r2, r3
 8002e1c:	d241      	bcs.n	8002ea2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	330c      	adds	r3, #12
 8002e24:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e28:	e853 3f00 	ldrex	r3, [r3]
 8002e2c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e30:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002e34:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	330c      	adds	r3, #12
 8002e3c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002e3e:	637a      	str	r2, [r7, #52]	; 0x34
 8002e40:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e42:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002e44:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002e46:	e841 2300 	strex	r3, r2, [r1]
 8002e4a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002e4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d1e5      	bne.n	8002e1e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	3314      	adds	r3, #20
 8002e58:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	e853 3f00 	ldrex	r3, [r3]
 8002e60:	613b      	str	r3, [r7, #16]
   return(result);
 8002e62:	693b      	ldr	r3, [r7, #16]
 8002e64:	f023 0301 	bic.w	r3, r3, #1
 8002e68:	63bb      	str	r3, [r7, #56]	; 0x38
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	3314      	adds	r3, #20
 8002e70:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002e72:	623a      	str	r2, [r7, #32]
 8002e74:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e76:	69f9      	ldr	r1, [r7, #28]
 8002e78:	6a3a      	ldr	r2, [r7, #32]
 8002e7a:	e841 2300 	strex	r3, r2, [r1]
 8002e7e:	61bb      	str	r3, [r7, #24]
   return(result);
 8002e80:	69bb      	ldr	r3, [r7, #24]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d1e5      	bne.n	8002e52 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	2220      	movs	r2, #32
 8002e8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	2220      	movs	r2, #32
 8002e92:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8002e9e:	2303      	movs	r3, #3
 8002ea0:	e00f      	b.n	8002ec2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	681a      	ldr	r2, [r3, #0]
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	4013      	ands	r3, r2
 8002eac:	68ba      	ldr	r2, [r7, #8]
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	bf0c      	ite	eq
 8002eb2:	2301      	moveq	r3, #1
 8002eb4:	2300      	movne	r3, #0
 8002eb6:	b2db      	uxtb	r3, r3
 8002eb8:	461a      	mov	r2, r3
 8002eba:	79fb      	ldrb	r3, [r7, #7]
 8002ebc:	429a      	cmp	r2, r3
 8002ebe:	d09f      	beq.n	8002e00 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002ec0:	2300      	movs	r3, #0
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3740      	adds	r7, #64	; 0x40
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
	...

08002ecc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b084      	sub	sp, #16
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	691b      	ldr	r3, [r3, #16]
 8002eda:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	68da      	ldr	r2, [r3, #12]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	430a      	orrs	r2, r1
 8002ee8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	689a      	ldr	r2, [r3, #8]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	691b      	ldr	r3, [r3, #16]
 8002ef2:	431a      	orrs	r2, r3
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	695b      	ldr	r3, [r3, #20]
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	68db      	ldr	r3, [r3, #12]
 8002f02:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002f06:	f023 030c 	bic.w	r3, r3, #12
 8002f0a:	687a      	ldr	r2, [r7, #4]
 8002f0c:	6812      	ldr	r2, [r2, #0]
 8002f0e:	68b9      	ldr	r1, [r7, #8]
 8002f10:	430b      	orrs	r3, r1
 8002f12:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	695b      	ldr	r3, [r3, #20]
 8002f1a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	699a      	ldr	r2, [r3, #24]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	430a      	orrs	r2, r1
 8002f28:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a2c      	ldr	r2, [pc, #176]	; (8002fe0 <UART_SetConfig+0x114>)
 8002f30:	4293      	cmp	r3, r2
 8002f32:	d103      	bne.n	8002f3c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002f34:	f7ff fdc4 	bl	8002ac0 <HAL_RCC_GetPCLK2Freq>
 8002f38:	60f8      	str	r0, [r7, #12]
 8002f3a:	e002      	b.n	8002f42 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002f3c:	f7ff fdac 	bl	8002a98 <HAL_RCC_GetPCLK1Freq>
 8002f40:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002f42:	68fa      	ldr	r2, [r7, #12]
 8002f44:	4613      	mov	r3, r2
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	4413      	add	r3, r2
 8002f4a:	009a      	lsls	r2, r3, #2
 8002f4c:	441a      	add	r2, r3
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	009b      	lsls	r3, r3, #2
 8002f54:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f58:	4a22      	ldr	r2, [pc, #136]	; (8002fe4 <UART_SetConfig+0x118>)
 8002f5a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f5e:	095b      	lsrs	r3, r3, #5
 8002f60:	0119      	lsls	r1, r3, #4
 8002f62:	68fa      	ldr	r2, [r7, #12]
 8002f64:	4613      	mov	r3, r2
 8002f66:	009b      	lsls	r3, r3, #2
 8002f68:	4413      	add	r3, r2
 8002f6a:	009a      	lsls	r2, r3, #2
 8002f6c:	441a      	add	r2, r3
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	009b      	lsls	r3, r3, #2
 8002f74:	fbb2 f2f3 	udiv	r2, r2, r3
 8002f78:	4b1a      	ldr	r3, [pc, #104]	; (8002fe4 <UART_SetConfig+0x118>)
 8002f7a:	fba3 0302 	umull	r0, r3, r3, r2
 8002f7e:	095b      	lsrs	r3, r3, #5
 8002f80:	2064      	movs	r0, #100	; 0x64
 8002f82:	fb00 f303 	mul.w	r3, r0, r3
 8002f86:	1ad3      	subs	r3, r2, r3
 8002f88:	011b      	lsls	r3, r3, #4
 8002f8a:	3332      	adds	r3, #50	; 0x32
 8002f8c:	4a15      	ldr	r2, [pc, #84]	; (8002fe4 <UART_SetConfig+0x118>)
 8002f8e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f92:	095b      	lsrs	r3, r3, #5
 8002f94:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002f98:	4419      	add	r1, r3
 8002f9a:	68fa      	ldr	r2, [r7, #12]
 8002f9c:	4613      	mov	r3, r2
 8002f9e:	009b      	lsls	r3, r3, #2
 8002fa0:	4413      	add	r3, r2
 8002fa2:	009a      	lsls	r2, r3, #2
 8002fa4:	441a      	add	r2, r3
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	009b      	lsls	r3, r3, #2
 8002fac:	fbb2 f2f3 	udiv	r2, r2, r3
 8002fb0:	4b0c      	ldr	r3, [pc, #48]	; (8002fe4 <UART_SetConfig+0x118>)
 8002fb2:	fba3 0302 	umull	r0, r3, r3, r2
 8002fb6:	095b      	lsrs	r3, r3, #5
 8002fb8:	2064      	movs	r0, #100	; 0x64
 8002fba:	fb00 f303 	mul.w	r3, r0, r3
 8002fbe:	1ad3      	subs	r3, r2, r3
 8002fc0:	011b      	lsls	r3, r3, #4
 8002fc2:	3332      	adds	r3, #50	; 0x32
 8002fc4:	4a07      	ldr	r2, [pc, #28]	; (8002fe4 <UART_SetConfig+0x118>)
 8002fc6:	fba2 2303 	umull	r2, r3, r2, r3
 8002fca:	095b      	lsrs	r3, r3, #5
 8002fcc:	f003 020f 	and.w	r2, r3, #15
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	440a      	add	r2, r1
 8002fd6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002fd8:	bf00      	nop
 8002fda:	3710      	adds	r7, #16
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd80      	pop	{r7, pc}
 8002fe0:	40013800 	.word	0x40013800
 8002fe4:	51eb851f 	.word	0x51eb851f

08002fe8 <__errno>:
 8002fe8:	4b01      	ldr	r3, [pc, #4]	; (8002ff0 <__errno+0x8>)
 8002fea:	6818      	ldr	r0, [r3, #0]
 8002fec:	4770      	bx	lr
 8002fee:	bf00      	nop
 8002ff0:	2000001c 	.word	0x2000001c

08002ff4 <__libc_init_array>:
 8002ff4:	b570      	push	{r4, r5, r6, lr}
 8002ff6:	2600      	movs	r6, #0
 8002ff8:	4d0c      	ldr	r5, [pc, #48]	; (800302c <__libc_init_array+0x38>)
 8002ffa:	4c0d      	ldr	r4, [pc, #52]	; (8003030 <__libc_init_array+0x3c>)
 8002ffc:	1b64      	subs	r4, r4, r5
 8002ffe:	10a4      	asrs	r4, r4, #2
 8003000:	42a6      	cmp	r6, r4
 8003002:	d109      	bne.n	8003018 <__libc_init_array+0x24>
 8003004:	f000 fc9c 	bl	8003940 <_init>
 8003008:	2600      	movs	r6, #0
 800300a:	4d0a      	ldr	r5, [pc, #40]	; (8003034 <__libc_init_array+0x40>)
 800300c:	4c0a      	ldr	r4, [pc, #40]	; (8003038 <__libc_init_array+0x44>)
 800300e:	1b64      	subs	r4, r4, r5
 8003010:	10a4      	asrs	r4, r4, #2
 8003012:	42a6      	cmp	r6, r4
 8003014:	d105      	bne.n	8003022 <__libc_init_array+0x2e>
 8003016:	bd70      	pop	{r4, r5, r6, pc}
 8003018:	f855 3b04 	ldr.w	r3, [r5], #4
 800301c:	4798      	blx	r3
 800301e:	3601      	adds	r6, #1
 8003020:	e7ee      	b.n	8003000 <__libc_init_array+0xc>
 8003022:	f855 3b04 	ldr.w	r3, [r5], #4
 8003026:	4798      	blx	r3
 8003028:	3601      	adds	r6, #1
 800302a:	e7f2      	b.n	8003012 <__libc_init_array+0x1e>
 800302c:	08003b8c 	.word	0x08003b8c
 8003030:	08003b8c 	.word	0x08003b8c
 8003034:	08003b8c 	.word	0x08003b8c
 8003038:	08003b90 	.word	0x08003b90

0800303c <memset>:
 800303c:	4603      	mov	r3, r0
 800303e:	4402      	add	r2, r0
 8003040:	4293      	cmp	r3, r2
 8003042:	d100      	bne.n	8003046 <memset+0xa>
 8003044:	4770      	bx	lr
 8003046:	f803 1b01 	strb.w	r1, [r3], #1
 800304a:	e7f9      	b.n	8003040 <memset+0x4>

0800304c <_vsiprintf_r>:
 800304c:	b500      	push	{lr}
 800304e:	b09b      	sub	sp, #108	; 0x6c
 8003050:	9100      	str	r1, [sp, #0]
 8003052:	9104      	str	r1, [sp, #16]
 8003054:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003058:	9105      	str	r1, [sp, #20]
 800305a:	9102      	str	r1, [sp, #8]
 800305c:	4905      	ldr	r1, [pc, #20]	; (8003074 <_vsiprintf_r+0x28>)
 800305e:	9103      	str	r1, [sp, #12]
 8003060:	4669      	mov	r1, sp
 8003062:	f000 f86f 	bl	8003144 <_svfiprintf_r>
 8003066:	2200      	movs	r2, #0
 8003068:	9b00      	ldr	r3, [sp, #0]
 800306a:	701a      	strb	r2, [r3, #0]
 800306c:	b01b      	add	sp, #108	; 0x6c
 800306e:	f85d fb04 	ldr.w	pc, [sp], #4
 8003072:	bf00      	nop
 8003074:	ffff0208 	.word	0xffff0208

08003078 <vsiprintf>:
 8003078:	4613      	mov	r3, r2
 800307a:	460a      	mov	r2, r1
 800307c:	4601      	mov	r1, r0
 800307e:	4802      	ldr	r0, [pc, #8]	; (8003088 <vsiprintf+0x10>)
 8003080:	6800      	ldr	r0, [r0, #0]
 8003082:	f7ff bfe3 	b.w	800304c <_vsiprintf_r>
 8003086:	bf00      	nop
 8003088:	2000001c 	.word	0x2000001c

0800308c <__ssputs_r>:
 800308c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003090:	688e      	ldr	r6, [r1, #8]
 8003092:	4682      	mov	sl, r0
 8003094:	429e      	cmp	r6, r3
 8003096:	460c      	mov	r4, r1
 8003098:	4690      	mov	r8, r2
 800309a:	461f      	mov	r7, r3
 800309c:	d838      	bhi.n	8003110 <__ssputs_r+0x84>
 800309e:	898a      	ldrh	r2, [r1, #12]
 80030a0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80030a4:	d032      	beq.n	800310c <__ssputs_r+0x80>
 80030a6:	6825      	ldr	r5, [r4, #0]
 80030a8:	6909      	ldr	r1, [r1, #16]
 80030aa:	3301      	adds	r3, #1
 80030ac:	eba5 0901 	sub.w	r9, r5, r1
 80030b0:	6965      	ldr	r5, [r4, #20]
 80030b2:	444b      	add	r3, r9
 80030b4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80030b8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80030bc:	106d      	asrs	r5, r5, #1
 80030be:	429d      	cmp	r5, r3
 80030c0:	bf38      	it	cc
 80030c2:	461d      	movcc	r5, r3
 80030c4:	0553      	lsls	r3, r2, #21
 80030c6:	d531      	bpl.n	800312c <__ssputs_r+0xa0>
 80030c8:	4629      	mov	r1, r5
 80030ca:	f000 fb6f 	bl	80037ac <_malloc_r>
 80030ce:	4606      	mov	r6, r0
 80030d0:	b950      	cbnz	r0, 80030e8 <__ssputs_r+0x5c>
 80030d2:	230c      	movs	r3, #12
 80030d4:	f04f 30ff 	mov.w	r0, #4294967295
 80030d8:	f8ca 3000 	str.w	r3, [sl]
 80030dc:	89a3      	ldrh	r3, [r4, #12]
 80030de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80030e2:	81a3      	strh	r3, [r4, #12]
 80030e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80030e8:	464a      	mov	r2, r9
 80030ea:	6921      	ldr	r1, [r4, #16]
 80030ec:	f000 face 	bl	800368c <memcpy>
 80030f0:	89a3      	ldrh	r3, [r4, #12]
 80030f2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80030f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80030fa:	81a3      	strh	r3, [r4, #12]
 80030fc:	6126      	str	r6, [r4, #16]
 80030fe:	444e      	add	r6, r9
 8003100:	6026      	str	r6, [r4, #0]
 8003102:	463e      	mov	r6, r7
 8003104:	6165      	str	r5, [r4, #20]
 8003106:	eba5 0509 	sub.w	r5, r5, r9
 800310a:	60a5      	str	r5, [r4, #8]
 800310c:	42be      	cmp	r6, r7
 800310e:	d900      	bls.n	8003112 <__ssputs_r+0x86>
 8003110:	463e      	mov	r6, r7
 8003112:	4632      	mov	r2, r6
 8003114:	4641      	mov	r1, r8
 8003116:	6820      	ldr	r0, [r4, #0]
 8003118:	f000 fac6 	bl	80036a8 <memmove>
 800311c:	68a3      	ldr	r3, [r4, #8]
 800311e:	2000      	movs	r0, #0
 8003120:	1b9b      	subs	r3, r3, r6
 8003122:	60a3      	str	r3, [r4, #8]
 8003124:	6823      	ldr	r3, [r4, #0]
 8003126:	4433      	add	r3, r6
 8003128:	6023      	str	r3, [r4, #0]
 800312a:	e7db      	b.n	80030e4 <__ssputs_r+0x58>
 800312c:	462a      	mov	r2, r5
 800312e:	f000 fbb1 	bl	8003894 <_realloc_r>
 8003132:	4606      	mov	r6, r0
 8003134:	2800      	cmp	r0, #0
 8003136:	d1e1      	bne.n	80030fc <__ssputs_r+0x70>
 8003138:	4650      	mov	r0, sl
 800313a:	6921      	ldr	r1, [r4, #16]
 800313c:	f000 face 	bl	80036dc <_free_r>
 8003140:	e7c7      	b.n	80030d2 <__ssputs_r+0x46>
	...

08003144 <_svfiprintf_r>:
 8003144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003148:	4698      	mov	r8, r3
 800314a:	898b      	ldrh	r3, [r1, #12]
 800314c:	4607      	mov	r7, r0
 800314e:	061b      	lsls	r3, r3, #24
 8003150:	460d      	mov	r5, r1
 8003152:	4614      	mov	r4, r2
 8003154:	b09d      	sub	sp, #116	; 0x74
 8003156:	d50e      	bpl.n	8003176 <_svfiprintf_r+0x32>
 8003158:	690b      	ldr	r3, [r1, #16]
 800315a:	b963      	cbnz	r3, 8003176 <_svfiprintf_r+0x32>
 800315c:	2140      	movs	r1, #64	; 0x40
 800315e:	f000 fb25 	bl	80037ac <_malloc_r>
 8003162:	6028      	str	r0, [r5, #0]
 8003164:	6128      	str	r0, [r5, #16]
 8003166:	b920      	cbnz	r0, 8003172 <_svfiprintf_r+0x2e>
 8003168:	230c      	movs	r3, #12
 800316a:	603b      	str	r3, [r7, #0]
 800316c:	f04f 30ff 	mov.w	r0, #4294967295
 8003170:	e0d1      	b.n	8003316 <_svfiprintf_r+0x1d2>
 8003172:	2340      	movs	r3, #64	; 0x40
 8003174:	616b      	str	r3, [r5, #20]
 8003176:	2300      	movs	r3, #0
 8003178:	9309      	str	r3, [sp, #36]	; 0x24
 800317a:	2320      	movs	r3, #32
 800317c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003180:	2330      	movs	r3, #48	; 0x30
 8003182:	f04f 0901 	mov.w	r9, #1
 8003186:	f8cd 800c 	str.w	r8, [sp, #12]
 800318a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003330 <_svfiprintf_r+0x1ec>
 800318e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003192:	4623      	mov	r3, r4
 8003194:	469a      	mov	sl, r3
 8003196:	f813 2b01 	ldrb.w	r2, [r3], #1
 800319a:	b10a      	cbz	r2, 80031a0 <_svfiprintf_r+0x5c>
 800319c:	2a25      	cmp	r2, #37	; 0x25
 800319e:	d1f9      	bne.n	8003194 <_svfiprintf_r+0x50>
 80031a0:	ebba 0b04 	subs.w	fp, sl, r4
 80031a4:	d00b      	beq.n	80031be <_svfiprintf_r+0x7a>
 80031a6:	465b      	mov	r3, fp
 80031a8:	4622      	mov	r2, r4
 80031aa:	4629      	mov	r1, r5
 80031ac:	4638      	mov	r0, r7
 80031ae:	f7ff ff6d 	bl	800308c <__ssputs_r>
 80031b2:	3001      	adds	r0, #1
 80031b4:	f000 80aa 	beq.w	800330c <_svfiprintf_r+0x1c8>
 80031b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80031ba:	445a      	add	r2, fp
 80031bc:	9209      	str	r2, [sp, #36]	; 0x24
 80031be:	f89a 3000 	ldrb.w	r3, [sl]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	f000 80a2 	beq.w	800330c <_svfiprintf_r+0x1c8>
 80031c8:	2300      	movs	r3, #0
 80031ca:	f04f 32ff 	mov.w	r2, #4294967295
 80031ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80031d2:	f10a 0a01 	add.w	sl, sl, #1
 80031d6:	9304      	str	r3, [sp, #16]
 80031d8:	9307      	str	r3, [sp, #28]
 80031da:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80031de:	931a      	str	r3, [sp, #104]	; 0x68
 80031e0:	4654      	mov	r4, sl
 80031e2:	2205      	movs	r2, #5
 80031e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80031e8:	4851      	ldr	r0, [pc, #324]	; (8003330 <_svfiprintf_r+0x1ec>)
 80031ea:	f000 fa41 	bl	8003670 <memchr>
 80031ee:	9a04      	ldr	r2, [sp, #16]
 80031f0:	b9d8      	cbnz	r0, 800322a <_svfiprintf_r+0xe6>
 80031f2:	06d0      	lsls	r0, r2, #27
 80031f4:	bf44      	itt	mi
 80031f6:	2320      	movmi	r3, #32
 80031f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80031fc:	0711      	lsls	r1, r2, #28
 80031fe:	bf44      	itt	mi
 8003200:	232b      	movmi	r3, #43	; 0x2b
 8003202:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003206:	f89a 3000 	ldrb.w	r3, [sl]
 800320a:	2b2a      	cmp	r3, #42	; 0x2a
 800320c:	d015      	beq.n	800323a <_svfiprintf_r+0xf6>
 800320e:	4654      	mov	r4, sl
 8003210:	2000      	movs	r0, #0
 8003212:	f04f 0c0a 	mov.w	ip, #10
 8003216:	9a07      	ldr	r2, [sp, #28]
 8003218:	4621      	mov	r1, r4
 800321a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800321e:	3b30      	subs	r3, #48	; 0x30
 8003220:	2b09      	cmp	r3, #9
 8003222:	d94e      	bls.n	80032c2 <_svfiprintf_r+0x17e>
 8003224:	b1b0      	cbz	r0, 8003254 <_svfiprintf_r+0x110>
 8003226:	9207      	str	r2, [sp, #28]
 8003228:	e014      	b.n	8003254 <_svfiprintf_r+0x110>
 800322a:	eba0 0308 	sub.w	r3, r0, r8
 800322e:	fa09 f303 	lsl.w	r3, r9, r3
 8003232:	4313      	orrs	r3, r2
 8003234:	46a2      	mov	sl, r4
 8003236:	9304      	str	r3, [sp, #16]
 8003238:	e7d2      	b.n	80031e0 <_svfiprintf_r+0x9c>
 800323a:	9b03      	ldr	r3, [sp, #12]
 800323c:	1d19      	adds	r1, r3, #4
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	9103      	str	r1, [sp, #12]
 8003242:	2b00      	cmp	r3, #0
 8003244:	bfbb      	ittet	lt
 8003246:	425b      	neglt	r3, r3
 8003248:	f042 0202 	orrlt.w	r2, r2, #2
 800324c:	9307      	strge	r3, [sp, #28]
 800324e:	9307      	strlt	r3, [sp, #28]
 8003250:	bfb8      	it	lt
 8003252:	9204      	strlt	r2, [sp, #16]
 8003254:	7823      	ldrb	r3, [r4, #0]
 8003256:	2b2e      	cmp	r3, #46	; 0x2e
 8003258:	d10c      	bne.n	8003274 <_svfiprintf_r+0x130>
 800325a:	7863      	ldrb	r3, [r4, #1]
 800325c:	2b2a      	cmp	r3, #42	; 0x2a
 800325e:	d135      	bne.n	80032cc <_svfiprintf_r+0x188>
 8003260:	9b03      	ldr	r3, [sp, #12]
 8003262:	3402      	adds	r4, #2
 8003264:	1d1a      	adds	r2, r3, #4
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	9203      	str	r2, [sp, #12]
 800326a:	2b00      	cmp	r3, #0
 800326c:	bfb8      	it	lt
 800326e:	f04f 33ff 	movlt.w	r3, #4294967295
 8003272:	9305      	str	r3, [sp, #20]
 8003274:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8003334 <_svfiprintf_r+0x1f0>
 8003278:	2203      	movs	r2, #3
 800327a:	4650      	mov	r0, sl
 800327c:	7821      	ldrb	r1, [r4, #0]
 800327e:	f000 f9f7 	bl	8003670 <memchr>
 8003282:	b140      	cbz	r0, 8003296 <_svfiprintf_r+0x152>
 8003284:	2340      	movs	r3, #64	; 0x40
 8003286:	eba0 000a 	sub.w	r0, r0, sl
 800328a:	fa03 f000 	lsl.w	r0, r3, r0
 800328e:	9b04      	ldr	r3, [sp, #16]
 8003290:	3401      	adds	r4, #1
 8003292:	4303      	orrs	r3, r0
 8003294:	9304      	str	r3, [sp, #16]
 8003296:	f814 1b01 	ldrb.w	r1, [r4], #1
 800329a:	2206      	movs	r2, #6
 800329c:	4826      	ldr	r0, [pc, #152]	; (8003338 <_svfiprintf_r+0x1f4>)
 800329e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80032a2:	f000 f9e5 	bl	8003670 <memchr>
 80032a6:	2800      	cmp	r0, #0
 80032a8:	d038      	beq.n	800331c <_svfiprintf_r+0x1d8>
 80032aa:	4b24      	ldr	r3, [pc, #144]	; (800333c <_svfiprintf_r+0x1f8>)
 80032ac:	bb1b      	cbnz	r3, 80032f6 <_svfiprintf_r+0x1b2>
 80032ae:	9b03      	ldr	r3, [sp, #12]
 80032b0:	3307      	adds	r3, #7
 80032b2:	f023 0307 	bic.w	r3, r3, #7
 80032b6:	3308      	adds	r3, #8
 80032b8:	9303      	str	r3, [sp, #12]
 80032ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80032bc:	4433      	add	r3, r6
 80032be:	9309      	str	r3, [sp, #36]	; 0x24
 80032c0:	e767      	b.n	8003192 <_svfiprintf_r+0x4e>
 80032c2:	460c      	mov	r4, r1
 80032c4:	2001      	movs	r0, #1
 80032c6:	fb0c 3202 	mla	r2, ip, r2, r3
 80032ca:	e7a5      	b.n	8003218 <_svfiprintf_r+0xd4>
 80032cc:	2300      	movs	r3, #0
 80032ce:	f04f 0c0a 	mov.w	ip, #10
 80032d2:	4619      	mov	r1, r3
 80032d4:	3401      	adds	r4, #1
 80032d6:	9305      	str	r3, [sp, #20]
 80032d8:	4620      	mov	r0, r4
 80032da:	f810 2b01 	ldrb.w	r2, [r0], #1
 80032de:	3a30      	subs	r2, #48	; 0x30
 80032e0:	2a09      	cmp	r2, #9
 80032e2:	d903      	bls.n	80032ec <_svfiprintf_r+0x1a8>
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d0c5      	beq.n	8003274 <_svfiprintf_r+0x130>
 80032e8:	9105      	str	r1, [sp, #20]
 80032ea:	e7c3      	b.n	8003274 <_svfiprintf_r+0x130>
 80032ec:	4604      	mov	r4, r0
 80032ee:	2301      	movs	r3, #1
 80032f0:	fb0c 2101 	mla	r1, ip, r1, r2
 80032f4:	e7f0      	b.n	80032d8 <_svfiprintf_r+0x194>
 80032f6:	ab03      	add	r3, sp, #12
 80032f8:	9300      	str	r3, [sp, #0]
 80032fa:	462a      	mov	r2, r5
 80032fc:	4638      	mov	r0, r7
 80032fe:	4b10      	ldr	r3, [pc, #64]	; (8003340 <_svfiprintf_r+0x1fc>)
 8003300:	a904      	add	r1, sp, #16
 8003302:	f3af 8000 	nop.w
 8003306:	1c42      	adds	r2, r0, #1
 8003308:	4606      	mov	r6, r0
 800330a:	d1d6      	bne.n	80032ba <_svfiprintf_r+0x176>
 800330c:	89ab      	ldrh	r3, [r5, #12]
 800330e:	065b      	lsls	r3, r3, #25
 8003310:	f53f af2c 	bmi.w	800316c <_svfiprintf_r+0x28>
 8003314:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003316:	b01d      	add	sp, #116	; 0x74
 8003318:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800331c:	ab03      	add	r3, sp, #12
 800331e:	9300      	str	r3, [sp, #0]
 8003320:	462a      	mov	r2, r5
 8003322:	4638      	mov	r0, r7
 8003324:	4b06      	ldr	r3, [pc, #24]	; (8003340 <_svfiprintf_r+0x1fc>)
 8003326:	a904      	add	r1, sp, #16
 8003328:	f000 f87c 	bl	8003424 <_printf_i>
 800332c:	e7eb      	b.n	8003306 <_svfiprintf_r+0x1c2>
 800332e:	bf00      	nop
 8003330:	08003b56 	.word	0x08003b56
 8003334:	08003b5c 	.word	0x08003b5c
 8003338:	08003b60 	.word	0x08003b60
 800333c:	00000000 	.word	0x00000000
 8003340:	0800308d 	.word	0x0800308d

08003344 <_printf_common>:
 8003344:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003348:	4616      	mov	r6, r2
 800334a:	4699      	mov	r9, r3
 800334c:	688a      	ldr	r2, [r1, #8]
 800334e:	690b      	ldr	r3, [r1, #16]
 8003350:	4607      	mov	r7, r0
 8003352:	4293      	cmp	r3, r2
 8003354:	bfb8      	it	lt
 8003356:	4613      	movlt	r3, r2
 8003358:	6033      	str	r3, [r6, #0]
 800335a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800335e:	460c      	mov	r4, r1
 8003360:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003364:	b10a      	cbz	r2, 800336a <_printf_common+0x26>
 8003366:	3301      	adds	r3, #1
 8003368:	6033      	str	r3, [r6, #0]
 800336a:	6823      	ldr	r3, [r4, #0]
 800336c:	0699      	lsls	r1, r3, #26
 800336e:	bf42      	ittt	mi
 8003370:	6833      	ldrmi	r3, [r6, #0]
 8003372:	3302      	addmi	r3, #2
 8003374:	6033      	strmi	r3, [r6, #0]
 8003376:	6825      	ldr	r5, [r4, #0]
 8003378:	f015 0506 	ands.w	r5, r5, #6
 800337c:	d106      	bne.n	800338c <_printf_common+0x48>
 800337e:	f104 0a19 	add.w	sl, r4, #25
 8003382:	68e3      	ldr	r3, [r4, #12]
 8003384:	6832      	ldr	r2, [r6, #0]
 8003386:	1a9b      	subs	r3, r3, r2
 8003388:	42ab      	cmp	r3, r5
 800338a:	dc28      	bgt.n	80033de <_printf_common+0x9a>
 800338c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003390:	1e13      	subs	r3, r2, #0
 8003392:	6822      	ldr	r2, [r4, #0]
 8003394:	bf18      	it	ne
 8003396:	2301      	movne	r3, #1
 8003398:	0692      	lsls	r2, r2, #26
 800339a:	d42d      	bmi.n	80033f8 <_printf_common+0xb4>
 800339c:	4649      	mov	r1, r9
 800339e:	4638      	mov	r0, r7
 80033a0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80033a4:	47c0      	blx	r8
 80033a6:	3001      	adds	r0, #1
 80033a8:	d020      	beq.n	80033ec <_printf_common+0xa8>
 80033aa:	6823      	ldr	r3, [r4, #0]
 80033ac:	68e5      	ldr	r5, [r4, #12]
 80033ae:	f003 0306 	and.w	r3, r3, #6
 80033b2:	2b04      	cmp	r3, #4
 80033b4:	bf18      	it	ne
 80033b6:	2500      	movne	r5, #0
 80033b8:	6832      	ldr	r2, [r6, #0]
 80033ba:	f04f 0600 	mov.w	r6, #0
 80033be:	68a3      	ldr	r3, [r4, #8]
 80033c0:	bf08      	it	eq
 80033c2:	1aad      	subeq	r5, r5, r2
 80033c4:	6922      	ldr	r2, [r4, #16]
 80033c6:	bf08      	it	eq
 80033c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80033cc:	4293      	cmp	r3, r2
 80033ce:	bfc4      	itt	gt
 80033d0:	1a9b      	subgt	r3, r3, r2
 80033d2:	18ed      	addgt	r5, r5, r3
 80033d4:	341a      	adds	r4, #26
 80033d6:	42b5      	cmp	r5, r6
 80033d8:	d11a      	bne.n	8003410 <_printf_common+0xcc>
 80033da:	2000      	movs	r0, #0
 80033dc:	e008      	b.n	80033f0 <_printf_common+0xac>
 80033de:	2301      	movs	r3, #1
 80033e0:	4652      	mov	r2, sl
 80033e2:	4649      	mov	r1, r9
 80033e4:	4638      	mov	r0, r7
 80033e6:	47c0      	blx	r8
 80033e8:	3001      	adds	r0, #1
 80033ea:	d103      	bne.n	80033f4 <_printf_common+0xb0>
 80033ec:	f04f 30ff 	mov.w	r0, #4294967295
 80033f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80033f4:	3501      	adds	r5, #1
 80033f6:	e7c4      	b.n	8003382 <_printf_common+0x3e>
 80033f8:	2030      	movs	r0, #48	; 0x30
 80033fa:	18e1      	adds	r1, r4, r3
 80033fc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003400:	1c5a      	adds	r2, r3, #1
 8003402:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003406:	4422      	add	r2, r4
 8003408:	3302      	adds	r3, #2
 800340a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800340e:	e7c5      	b.n	800339c <_printf_common+0x58>
 8003410:	2301      	movs	r3, #1
 8003412:	4622      	mov	r2, r4
 8003414:	4649      	mov	r1, r9
 8003416:	4638      	mov	r0, r7
 8003418:	47c0      	blx	r8
 800341a:	3001      	adds	r0, #1
 800341c:	d0e6      	beq.n	80033ec <_printf_common+0xa8>
 800341e:	3601      	adds	r6, #1
 8003420:	e7d9      	b.n	80033d6 <_printf_common+0x92>
	...

08003424 <_printf_i>:
 8003424:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003428:	7e0f      	ldrb	r7, [r1, #24]
 800342a:	4691      	mov	r9, r2
 800342c:	2f78      	cmp	r7, #120	; 0x78
 800342e:	4680      	mov	r8, r0
 8003430:	460c      	mov	r4, r1
 8003432:	469a      	mov	sl, r3
 8003434:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003436:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800343a:	d807      	bhi.n	800344c <_printf_i+0x28>
 800343c:	2f62      	cmp	r7, #98	; 0x62
 800343e:	d80a      	bhi.n	8003456 <_printf_i+0x32>
 8003440:	2f00      	cmp	r7, #0
 8003442:	f000 80d9 	beq.w	80035f8 <_printf_i+0x1d4>
 8003446:	2f58      	cmp	r7, #88	; 0x58
 8003448:	f000 80a4 	beq.w	8003594 <_printf_i+0x170>
 800344c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003450:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003454:	e03a      	b.n	80034cc <_printf_i+0xa8>
 8003456:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800345a:	2b15      	cmp	r3, #21
 800345c:	d8f6      	bhi.n	800344c <_printf_i+0x28>
 800345e:	a101      	add	r1, pc, #4	; (adr r1, 8003464 <_printf_i+0x40>)
 8003460:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003464:	080034bd 	.word	0x080034bd
 8003468:	080034d1 	.word	0x080034d1
 800346c:	0800344d 	.word	0x0800344d
 8003470:	0800344d 	.word	0x0800344d
 8003474:	0800344d 	.word	0x0800344d
 8003478:	0800344d 	.word	0x0800344d
 800347c:	080034d1 	.word	0x080034d1
 8003480:	0800344d 	.word	0x0800344d
 8003484:	0800344d 	.word	0x0800344d
 8003488:	0800344d 	.word	0x0800344d
 800348c:	0800344d 	.word	0x0800344d
 8003490:	080035df 	.word	0x080035df
 8003494:	08003501 	.word	0x08003501
 8003498:	080035c1 	.word	0x080035c1
 800349c:	0800344d 	.word	0x0800344d
 80034a0:	0800344d 	.word	0x0800344d
 80034a4:	08003601 	.word	0x08003601
 80034a8:	0800344d 	.word	0x0800344d
 80034ac:	08003501 	.word	0x08003501
 80034b0:	0800344d 	.word	0x0800344d
 80034b4:	0800344d 	.word	0x0800344d
 80034b8:	080035c9 	.word	0x080035c9
 80034bc:	682b      	ldr	r3, [r5, #0]
 80034be:	1d1a      	adds	r2, r3, #4
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	602a      	str	r2, [r5, #0]
 80034c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80034c8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80034cc:	2301      	movs	r3, #1
 80034ce:	e0a4      	b.n	800361a <_printf_i+0x1f6>
 80034d0:	6820      	ldr	r0, [r4, #0]
 80034d2:	6829      	ldr	r1, [r5, #0]
 80034d4:	0606      	lsls	r6, r0, #24
 80034d6:	f101 0304 	add.w	r3, r1, #4
 80034da:	d50a      	bpl.n	80034f2 <_printf_i+0xce>
 80034dc:	680e      	ldr	r6, [r1, #0]
 80034de:	602b      	str	r3, [r5, #0]
 80034e0:	2e00      	cmp	r6, #0
 80034e2:	da03      	bge.n	80034ec <_printf_i+0xc8>
 80034e4:	232d      	movs	r3, #45	; 0x2d
 80034e6:	4276      	negs	r6, r6
 80034e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80034ec:	230a      	movs	r3, #10
 80034ee:	485e      	ldr	r0, [pc, #376]	; (8003668 <_printf_i+0x244>)
 80034f0:	e019      	b.n	8003526 <_printf_i+0x102>
 80034f2:	680e      	ldr	r6, [r1, #0]
 80034f4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80034f8:	602b      	str	r3, [r5, #0]
 80034fa:	bf18      	it	ne
 80034fc:	b236      	sxthne	r6, r6
 80034fe:	e7ef      	b.n	80034e0 <_printf_i+0xbc>
 8003500:	682b      	ldr	r3, [r5, #0]
 8003502:	6820      	ldr	r0, [r4, #0]
 8003504:	1d19      	adds	r1, r3, #4
 8003506:	6029      	str	r1, [r5, #0]
 8003508:	0601      	lsls	r1, r0, #24
 800350a:	d501      	bpl.n	8003510 <_printf_i+0xec>
 800350c:	681e      	ldr	r6, [r3, #0]
 800350e:	e002      	b.n	8003516 <_printf_i+0xf2>
 8003510:	0646      	lsls	r6, r0, #25
 8003512:	d5fb      	bpl.n	800350c <_printf_i+0xe8>
 8003514:	881e      	ldrh	r6, [r3, #0]
 8003516:	2f6f      	cmp	r7, #111	; 0x6f
 8003518:	bf0c      	ite	eq
 800351a:	2308      	moveq	r3, #8
 800351c:	230a      	movne	r3, #10
 800351e:	4852      	ldr	r0, [pc, #328]	; (8003668 <_printf_i+0x244>)
 8003520:	2100      	movs	r1, #0
 8003522:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003526:	6865      	ldr	r5, [r4, #4]
 8003528:	2d00      	cmp	r5, #0
 800352a:	bfa8      	it	ge
 800352c:	6821      	ldrge	r1, [r4, #0]
 800352e:	60a5      	str	r5, [r4, #8]
 8003530:	bfa4      	itt	ge
 8003532:	f021 0104 	bicge.w	r1, r1, #4
 8003536:	6021      	strge	r1, [r4, #0]
 8003538:	b90e      	cbnz	r6, 800353e <_printf_i+0x11a>
 800353a:	2d00      	cmp	r5, #0
 800353c:	d04d      	beq.n	80035da <_printf_i+0x1b6>
 800353e:	4615      	mov	r5, r2
 8003540:	fbb6 f1f3 	udiv	r1, r6, r3
 8003544:	fb03 6711 	mls	r7, r3, r1, r6
 8003548:	5dc7      	ldrb	r7, [r0, r7]
 800354a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800354e:	4637      	mov	r7, r6
 8003550:	42bb      	cmp	r3, r7
 8003552:	460e      	mov	r6, r1
 8003554:	d9f4      	bls.n	8003540 <_printf_i+0x11c>
 8003556:	2b08      	cmp	r3, #8
 8003558:	d10b      	bne.n	8003572 <_printf_i+0x14e>
 800355a:	6823      	ldr	r3, [r4, #0]
 800355c:	07de      	lsls	r6, r3, #31
 800355e:	d508      	bpl.n	8003572 <_printf_i+0x14e>
 8003560:	6923      	ldr	r3, [r4, #16]
 8003562:	6861      	ldr	r1, [r4, #4]
 8003564:	4299      	cmp	r1, r3
 8003566:	bfde      	ittt	le
 8003568:	2330      	movle	r3, #48	; 0x30
 800356a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800356e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003572:	1b52      	subs	r2, r2, r5
 8003574:	6122      	str	r2, [r4, #16]
 8003576:	464b      	mov	r3, r9
 8003578:	4621      	mov	r1, r4
 800357a:	4640      	mov	r0, r8
 800357c:	f8cd a000 	str.w	sl, [sp]
 8003580:	aa03      	add	r2, sp, #12
 8003582:	f7ff fedf 	bl	8003344 <_printf_common>
 8003586:	3001      	adds	r0, #1
 8003588:	d14c      	bne.n	8003624 <_printf_i+0x200>
 800358a:	f04f 30ff 	mov.w	r0, #4294967295
 800358e:	b004      	add	sp, #16
 8003590:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003594:	4834      	ldr	r0, [pc, #208]	; (8003668 <_printf_i+0x244>)
 8003596:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800359a:	6829      	ldr	r1, [r5, #0]
 800359c:	6823      	ldr	r3, [r4, #0]
 800359e:	f851 6b04 	ldr.w	r6, [r1], #4
 80035a2:	6029      	str	r1, [r5, #0]
 80035a4:	061d      	lsls	r5, r3, #24
 80035a6:	d514      	bpl.n	80035d2 <_printf_i+0x1ae>
 80035a8:	07df      	lsls	r7, r3, #31
 80035aa:	bf44      	itt	mi
 80035ac:	f043 0320 	orrmi.w	r3, r3, #32
 80035b0:	6023      	strmi	r3, [r4, #0]
 80035b2:	b91e      	cbnz	r6, 80035bc <_printf_i+0x198>
 80035b4:	6823      	ldr	r3, [r4, #0]
 80035b6:	f023 0320 	bic.w	r3, r3, #32
 80035ba:	6023      	str	r3, [r4, #0]
 80035bc:	2310      	movs	r3, #16
 80035be:	e7af      	b.n	8003520 <_printf_i+0xfc>
 80035c0:	6823      	ldr	r3, [r4, #0]
 80035c2:	f043 0320 	orr.w	r3, r3, #32
 80035c6:	6023      	str	r3, [r4, #0]
 80035c8:	2378      	movs	r3, #120	; 0x78
 80035ca:	4828      	ldr	r0, [pc, #160]	; (800366c <_printf_i+0x248>)
 80035cc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80035d0:	e7e3      	b.n	800359a <_printf_i+0x176>
 80035d2:	0659      	lsls	r1, r3, #25
 80035d4:	bf48      	it	mi
 80035d6:	b2b6      	uxthmi	r6, r6
 80035d8:	e7e6      	b.n	80035a8 <_printf_i+0x184>
 80035da:	4615      	mov	r5, r2
 80035dc:	e7bb      	b.n	8003556 <_printf_i+0x132>
 80035de:	682b      	ldr	r3, [r5, #0]
 80035e0:	6826      	ldr	r6, [r4, #0]
 80035e2:	1d18      	adds	r0, r3, #4
 80035e4:	6961      	ldr	r1, [r4, #20]
 80035e6:	6028      	str	r0, [r5, #0]
 80035e8:	0635      	lsls	r5, r6, #24
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	d501      	bpl.n	80035f2 <_printf_i+0x1ce>
 80035ee:	6019      	str	r1, [r3, #0]
 80035f0:	e002      	b.n	80035f8 <_printf_i+0x1d4>
 80035f2:	0670      	lsls	r0, r6, #25
 80035f4:	d5fb      	bpl.n	80035ee <_printf_i+0x1ca>
 80035f6:	8019      	strh	r1, [r3, #0]
 80035f8:	2300      	movs	r3, #0
 80035fa:	4615      	mov	r5, r2
 80035fc:	6123      	str	r3, [r4, #16]
 80035fe:	e7ba      	b.n	8003576 <_printf_i+0x152>
 8003600:	682b      	ldr	r3, [r5, #0]
 8003602:	2100      	movs	r1, #0
 8003604:	1d1a      	adds	r2, r3, #4
 8003606:	602a      	str	r2, [r5, #0]
 8003608:	681d      	ldr	r5, [r3, #0]
 800360a:	6862      	ldr	r2, [r4, #4]
 800360c:	4628      	mov	r0, r5
 800360e:	f000 f82f 	bl	8003670 <memchr>
 8003612:	b108      	cbz	r0, 8003618 <_printf_i+0x1f4>
 8003614:	1b40      	subs	r0, r0, r5
 8003616:	6060      	str	r0, [r4, #4]
 8003618:	6863      	ldr	r3, [r4, #4]
 800361a:	6123      	str	r3, [r4, #16]
 800361c:	2300      	movs	r3, #0
 800361e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003622:	e7a8      	b.n	8003576 <_printf_i+0x152>
 8003624:	462a      	mov	r2, r5
 8003626:	4649      	mov	r1, r9
 8003628:	4640      	mov	r0, r8
 800362a:	6923      	ldr	r3, [r4, #16]
 800362c:	47d0      	blx	sl
 800362e:	3001      	adds	r0, #1
 8003630:	d0ab      	beq.n	800358a <_printf_i+0x166>
 8003632:	6823      	ldr	r3, [r4, #0]
 8003634:	079b      	lsls	r3, r3, #30
 8003636:	d413      	bmi.n	8003660 <_printf_i+0x23c>
 8003638:	68e0      	ldr	r0, [r4, #12]
 800363a:	9b03      	ldr	r3, [sp, #12]
 800363c:	4298      	cmp	r0, r3
 800363e:	bfb8      	it	lt
 8003640:	4618      	movlt	r0, r3
 8003642:	e7a4      	b.n	800358e <_printf_i+0x16a>
 8003644:	2301      	movs	r3, #1
 8003646:	4632      	mov	r2, r6
 8003648:	4649      	mov	r1, r9
 800364a:	4640      	mov	r0, r8
 800364c:	47d0      	blx	sl
 800364e:	3001      	adds	r0, #1
 8003650:	d09b      	beq.n	800358a <_printf_i+0x166>
 8003652:	3501      	adds	r5, #1
 8003654:	68e3      	ldr	r3, [r4, #12]
 8003656:	9903      	ldr	r1, [sp, #12]
 8003658:	1a5b      	subs	r3, r3, r1
 800365a:	42ab      	cmp	r3, r5
 800365c:	dcf2      	bgt.n	8003644 <_printf_i+0x220>
 800365e:	e7eb      	b.n	8003638 <_printf_i+0x214>
 8003660:	2500      	movs	r5, #0
 8003662:	f104 0619 	add.w	r6, r4, #25
 8003666:	e7f5      	b.n	8003654 <_printf_i+0x230>
 8003668:	08003b67 	.word	0x08003b67
 800366c:	08003b78 	.word	0x08003b78

08003670 <memchr>:
 8003670:	4603      	mov	r3, r0
 8003672:	b510      	push	{r4, lr}
 8003674:	b2c9      	uxtb	r1, r1
 8003676:	4402      	add	r2, r0
 8003678:	4293      	cmp	r3, r2
 800367a:	4618      	mov	r0, r3
 800367c:	d101      	bne.n	8003682 <memchr+0x12>
 800367e:	2000      	movs	r0, #0
 8003680:	e003      	b.n	800368a <memchr+0x1a>
 8003682:	7804      	ldrb	r4, [r0, #0]
 8003684:	3301      	adds	r3, #1
 8003686:	428c      	cmp	r4, r1
 8003688:	d1f6      	bne.n	8003678 <memchr+0x8>
 800368a:	bd10      	pop	{r4, pc}

0800368c <memcpy>:
 800368c:	440a      	add	r2, r1
 800368e:	4291      	cmp	r1, r2
 8003690:	f100 33ff 	add.w	r3, r0, #4294967295
 8003694:	d100      	bne.n	8003698 <memcpy+0xc>
 8003696:	4770      	bx	lr
 8003698:	b510      	push	{r4, lr}
 800369a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800369e:	4291      	cmp	r1, r2
 80036a0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80036a4:	d1f9      	bne.n	800369a <memcpy+0xe>
 80036a6:	bd10      	pop	{r4, pc}

080036a8 <memmove>:
 80036a8:	4288      	cmp	r0, r1
 80036aa:	b510      	push	{r4, lr}
 80036ac:	eb01 0402 	add.w	r4, r1, r2
 80036b0:	d902      	bls.n	80036b8 <memmove+0x10>
 80036b2:	4284      	cmp	r4, r0
 80036b4:	4623      	mov	r3, r4
 80036b6:	d807      	bhi.n	80036c8 <memmove+0x20>
 80036b8:	1e43      	subs	r3, r0, #1
 80036ba:	42a1      	cmp	r1, r4
 80036bc:	d008      	beq.n	80036d0 <memmove+0x28>
 80036be:	f811 2b01 	ldrb.w	r2, [r1], #1
 80036c2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80036c6:	e7f8      	b.n	80036ba <memmove+0x12>
 80036c8:	4601      	mov	r1, r0
 80036ca:	4402      	add	r2, r0
 80036cc:	428a      	cmp	r2, r1
 80036ce:	d100      	bne.n	80036d2 <memmove+0x2a>
 80036d0:	bd10      	pop	{r4, pc}
 80036d2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80036d6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80036da:	e7f7      	b.n	80036cc <memmove+0x24>

080036dc <_free_r>:
 80036dc:	b538      	push	{r3, r4, r5, lr}
 80036de:	4605      	mov	r5, r0
 80036e0:	2900      	cmp	r1, #0
 80036e2:	d040      	beq.n	8003766 <_free_r+0x8a>
 80036e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80036e8:	1f0c      	subs	r4, r1, #4
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	bfb8      	it	lt
 80036ee:	18e4      	addlt	r4, r4, r3
 80036f0:	f000 f910 	bl	8003914 <__malloc_lock>
 80036f4:	4a1c      	ldr	r2, [pc, #112]	; (8003768 <_free_r+0x8c>)
 80036f6:	6813      	ldr	r3, [r2, #0]
 80036f8:	b933      	cbnz	r3, 8003708 <_free_r+0x2c>
 80036fa:	6063      	str	r3, [r4, #4]
 80036fc:	6014      	str	r4, [r2, #0]
 80036fe:	4628      	mov	r0, r5
 8003700:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003704:	f000 b90c 	b.w	8003920 <__malloc_unlock>
 8003708:	42a3      	cmp	r3, r4
 800370a:	d908      	bls.n	800371e <_free_r+0x42>
 800370c:	6820      	ldr	r0, [r4, #0]
 800370e:	1821      	adds	r1, r4, r0
 8003710:	428b      	cmp	r3, r1
 8003712:	bf01      	itttt	eq
 8003714:	6819      	ldreq	r1, [r3, #0]
 8003716:	685b      	ldreq	r3, [r3, #4]
 8003718:	1809      	addeq	r1, r1, r0
 800371a:	6021      	streq	r1, [r4, #0]
 800371c:	e7ed      	b.n	80036fa <_free_r+0x1e>
 800371e:	461a      	mov	r2, r3
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	b10b      	cbz	r3, 8003728 <_free_r+0x4c>
 8003724:	42a3      	cmp	r3, r4
 8003726:	d9fa      	bls.n	800371e <_free_r+0x42>
 8003728:	6811      	ldr	r1, [r2, #0]
 800372a:	1850      	adds	r0, r2, r1
 800372c:	42a0      	cmp	r0, r4
 800372e:	d10b      	bne.n	8003748 <_free_r+0x6c>
 8003730:	6820      	ldr	r0, [r4, #0]
 8003732:	4401      	add	r1, r0
 8003734:	1850      	adds	r0, r2, r1
 8003736:	4283      	cmp	r3, r0
 8003738:	6011      	str	r1, [r2, #0]
 800373a:	d1e0      	bne.n	80036fe <_free_r+0x22>
 800373c:	6818      	ldr	r0, [r3, #0]
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	4401      	add	r1, r0
 8003742:	6011      	str	r1, [r2, #0]
 8003744:	6053      	str	r3, [r2, #4]
 8003746:	e7da      	b.n	80036fe <_free_r+0x22>
 8003748:	d902      	bls.n	8003750 <_free_r+0x74>
 800374a:	230c      	movs	r3, #12
 800374c:	602b      	str	r3, [r5, #0]
 800374e:	e7d6      	b.n	80036fe <_free_r+0x22>
 8003750:	6820      	ldr	r0, [r4, #0]
 8003752:	1821      	adds	r1, r4, r0
 8003754:	428b      	cmp	r3, r1
 8003756:	bf01      	itttt	eq
 8003758:	6819      	ldreq	r1, [r3, #0]
 800375a:	685b      	ldreq	r3, [r3, #4]
 800375c:	1809      	addeq	r1, r1, r0
 800375e:	6021      	streq	r1, [r4, #0]
 8003760:	6063      	str	r3, [r4, #4]
 8003762:	6054      	str	r4, [r2, #4]
 8003764:	e7cb      	b.n	80036fe <_free_r+0x22>
 8003766:	bd38      	pop	{r3, r4, r5, pc}
 8003768:	20000228 	.word	0x20000228

0800376c <sbrk_aligned>:
 800376c:	b570      	push	{r4, r5, r6, lr}
 800376e:	4e0e      	ldr	r6, [pc, #56]	; (80037a8 <sbrk_aligned+0x3c>)
 8003770:	460c      	mov	r4, r1
 8003772:	6831      	ldr	r1, [r6, #0]
 8003774:	4605      	mov	r5, r0
 8003776:	b911      	cbnz	r1, 800377e <sbrk_aligned+0x12>
 8003778:	f000 f8bc 	bl	80038f4 <_sbrk_r>
 800377c:	6030      	str	r0, [r6, #0]
 800377e:	4621      	mov	r1, r4
 8003780:	4628      	mov	r0, r5
 8003782:	f000 f8b7 	bl	80038f4 <_sbrk_r>
 8003786:	1c43      	adds	r3, r0, #1
 8003788:	d00a      	beq.n	80037a0 <sbrk_aligned+0x34>
 800378a:	1cc4      	adds	r4, r0, #3
 800378c:	f024 0403 	bic.w	r4, r4, #3
 8003790:	42a0      	cmp	r0, r4
 8003792:	d007      	beq.n	80037a4 <sbrk_aligned+0x38>
 8003794:	1a21      	subs	r1, r4, r0
 8003796:	4628      	mov	r0, r5
 8003798:	f000 f8ac 	bl	80038f4 <_sbrk_r>
 800379c:	3001      	adds	r0, #1
 800379e:	d101      	bne.n	80037a4 <sbrk_aligned+0x38>
 80037a0:	f04f 34ff 	mov.w	r4, #4294967295
 80037a4:	4620      	mov	r0, r4
 80037a6:	bd70      	pop	{r4, r5, r6, pc}
 80037a8:	2000022c 	.word	0x2000022c

080037ac <_malloc_r>:
 80037ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80037b0:	1ccd      	adds	r5, r1, #3
 80037b2:	f025 0503 	bic.w	r5, r5, #3
 80037b6:	3508      	adds	r5, #8
 80037b8:	2d0c      	cmp	r5, #12
 80037ba:	bf38      	it	cc
 80037bc:	250c      	movcc	r5, #12
 80037be:	2d00      	cmp	r5, #0
 80037c0:	4607      	mov	r7, r0
 80037c2:	db01      	blt.n	80037c8 <_malloc_r+0x1c>
 80037c4:	42a9      	cmp	r1, r5
 80037c6:	d905      	bls.n	80037d4 <_malloc_r+0x28>
 80037c8:	230c      	movs	r3, #12
 80037ca:	2600      	movs	r6, #0
 80037cc:	603b      	str	r3, [r7, #0]
 80037ce:	4630      	mov	r0, r6
 80037d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80037d4:	4e2e      	ldr	r6, [pc, #184]	; (8003890 <_malloc_r+0xe4>)
 80037d6:	f000 f89d 	bl	8003914 <__malloc_lock>
 80037da:	6833      	ldr	r3, [r6, #0]
 80037dc:	461c      	mov	r4, r3
 80037de:	bb34      	cbnz	r4, 800382e <_malloc_r+0x82>
 80037e0:	4629      	mov	r1, r5
 80037e2:	4638      	mov	r0, r7
 80037e4:	f7ff ffc2 	bl	800376c <sbrk_aligned>
 80037e8:	1c43      	adds	r3, r0, #1
 80037ea:	4604      	mov	r4, r0
 80037ec:	d14d      	bne.n	800388a <_malloc_r+0xde>
 80037ee:	6834      	ldr	r4, [r6, #0]
 80037f0:	4626      	mov	r6, r4
 80037f2:	2e00      	cmp	r6, #0
 80037f4:	d140      	bne.n	8003878 <_malloc_r+0xcc>
 80037f6:	6823      	ldr	r3, [r4, #0]
 80037f8:	4631      	mov	r1, r6
 80037fa:	4638      	mov	r0, r7
 80037fc:	eb04 0803 	add.w	r8, r4, r3
 8003800:	f000 f878 	bl	80038f4 <_sbrk_r>
 8003804:	4580      	cmp	r8, r0
 8003806:	d13a      	bne.n	800387e <_malloc_r+0xd2>
 8003808:	6821      	ldr	r1, [r4, #0]
 800380a:	3503      	adds	r5, #3
 800380c:	1a6d      	subs	r5, r5, r1
 800380e:	f025 0503 	bic.w	r5, r5, #3
 8003812:	3508      	adds	r5, #8
 8003814:	2d0c      	cmp	r5, #12
 8003816:	bf38      	it	cc
 8003818:	250c      	movcc	r5, #12
 800381a:	4638      	mov	r0, r7
 800381c:	4629      	mov	r1, r5
 800381e:	f7ff ffa5 	bl	800376c <sbrk_aligned>
 8003822:	3001      	adds	r0, #1
 8003824:	d02b      	beq.n	800387e <_malloc_r+0xd2>
 8003826:	6823      	ldr	r3, [r4, #0]
 8003828:	442b      	add	r3, r5
 800382a:	6023      	str	r3, [r4, #0]
 800382c:	e00e      	b.n	800384c <_malloc_r+0xa0>
 800382e:	6822      	ldr	r2, [r4, #0]
 8003830:	1b52      	subs	r2, r2, r5
 8003832:	d41e      	bmi.n	8003872 <_malloc_r+0xc6>
 8003834:	2a0b      	cmp	r2, #11
 8003836:	d916      	bls.n	8003866 <_malloc_r+0xba>
 8003838:	1961      	adds	r1, r4, r5
 800383a:	42a3      	cmp	r3, r4
 800383c:	6025      	str	r5, [r4, #0]
 800383e:	bf18      	it	ne
 8003840:	6059      	strne	r1, [r3, #4]
 8003842:	6863      	ldr	r3, [r4, #4]
 8003844:	bf08      	it	eq
 8003846:	6031      	streq	r1, [r6, #0]
 8003848:	5162      	str	r2, [r4, r5]
 800384a:	604b      	str	r3, [r1, #4]
 800384c:	4638      	mov	r0, r7
 800384e:	f104 060b 	add.w	r6, r4, #11
 8003852:	f000 f865 	bl	8003920 <__malloc_unlock>
 8003856:	f026 0607 	bic.w	r6, r6, #7
 800385a:	1d23      	adds	r3, r4, #4
 800385c:	1af2      	subs	r2, r6, r3
 800385e:	d0b6      	beq.n	80037ce <_malloc_r+0x22>
 8003860:	1b9b      	subs	r3, r3, r6
 8003862:	50a3      	str	r3, [r4, r2]
 8003864:	e7b3      	b.n	80037ce <_malloc_r+0x22>
 8003866:	6862      	ldr	r2, [r4, #4]
 8003868:	42a3      	cmp	r3, r4
 800386a:	bf0c      	ite	eq
 800386c:	6032      	streq	r2, [r6, #0]
 800386e:	605a      	strne	r2, [r3, #4]
 8003870:	e7ec      	b.n	800384c <_malloc_r+0xa0>
 8003872:	4623      	mov	r3, r4
 8003874:	6864      	ldr	r4, [r4, #4]
 8003876:	e7b2      	b.n	80037de <_malloc_r+0x32>
 8003878:	4634      	mov	r4, r6
 800387a:	6876      	ldr	r6, [r6, #4]
 800387c:	e7b9      	b.n	80037f2 <_malloc_r+0x46>
 800387e:	230c      	movs	r3, #12
 8003880:	4638      	mov	r0, r7
 8003882:	603b      	str	r3, [r7, #0]
 8003884:	f000 f84c 	bl	8003920 <__malloc_unlock>
 8003888:	e7a1      	b.n	80037ce <_malloc_r+0x22>
 800388a:	6025      	str	r5, [r4, #0]
 800388c:	e7de      	b.n	800384c <_malloc_r+0xa0>
 800388e:	bf00      	nop
 8003890:	20000228 	.word	0x20000228

08003894 <_realloc_r>:
 8003894:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003898:	4680      	mov	r8, r0
 800389a:	4614      	mov	r4, r2
 800389c:	460e      	mov	r6, r1
 800389e:	b921      	cbnz	r1, 80038aa <_realloc_r+0x16>
 80038a0:	4611      	mov	r1, r2
 80038a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80038a6:	f7ff bf81 	b.w	80037ac <_malloc_r>
 80038aa:	b92a      	cbnz	r2, 80038b8 <_realloc_r+0x24>
 80038ac:	f7ff ff16 	bl	80036dc <_free_r>
 80038b0:	4625      	mov	r5, r4
 80038b2:	4628      	mov	r0, r5
 80038b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80038b8:	f000 f838 	bl	800392c <_malloc_usable_size_r>
 80038bc:	4284      	cmp	r4, r0
 80038be:	4607      	mov	r7, r0
 80038c0:	d802      	bhi.n	80038c8 <_realloc_r+0x34>
 80038c2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80038c6:	d812      	bhi.n	80038ee <_realloc_r+0x5a>
 80038c8:	4621      	mov	r1, r4
 80038ca:	4640      	mov	r0, r8
 80038cc:	f7ff ff6e 	bl	80037ac <_malloc_r>
 80038d0:	4605      	mov	r5, r0
 80038d2:	2800      	cmp	r0, #0
 80038d4:	d0ed      	beq.n	80038b2 <_realloc_r+0x1e>
 80038d6:	42bc      	cmp	r4, r7
 80038d8:	4622      	mov	r2, r4
 80038da:	4631      	mov	r1, r6
 80038dc:	bf28      	it	cs
 80038de:	463a      	movcs	r2, r7
 80038e0:	f7ff fed4 	bl	800368c <memcpy>
 80038e4:	4631      	mov	r1, r6
 80038e6:	4640      	mov	r0, r8
 80038e8:	f7ff fef8 	bl	80036dc <_free_r>
 80038ec:	e7e1      	b.n	80038b2 <_realloc_r+0x1e>
 80038ee:	4635      	mov	r5, r6
 80038f0:	e7df      	b.n	80038b2 <_realloc_r+0x1e>
	...

080038f4 <_sbrk_r>:
 80038f4:	b538      	push	{r3, r4, r5, lr}
 80038f6:	2300      	movs	r3, #0
 80038f8:	4d05      	ldr	r5, [pc, #20]	; (8003910 <_sbrk_r+0x1c>)
 80038fa:	4604      	mov	r4, r0
 80038fc:	4608      	mov	r0, r1
 80038fe:	602b      	str	r3, [r5, #0]
 8003900:	f7fd fb56 	bl	8000fb0 <_sbrk>
 8003904:	1c43      	adds	r3, r0, #1
 8003906:	d102      	bne.n	800390e <_sbrk_r+0x1a>
 8003908:	682b      	ldr	r3, [r5, #0]
 800390a:	b103      	cbz	r3, 800390e <_sbrk_r+0x1a>
 800390c:	6023      	str	r3, [r4, #0]
 800390e:	bd38      	pop	{r3, r4, r5, pc}
 8003910:	20000230 	.word	0x20000230

08003914 <__malloc_lock>:
 8003914:	4801      	ldr	r0, [pc, #4]	; (800391c <__malloc_lock+0x8>)
 8003916:	f000 b811 	b.w	800393c <__retarget_lock_acquire_recursive>
 800391a:	bf00      	nop
 800391c:	20000234 	.word	0x20000234

08003920 <__malloc_unlock>:
 8003920:	4801      	ldr	r0, [pc, #4]	; (8003928 <__malloc_unlock+0x8>)
 8003922:	f000 b80c 	b.w	800393e <__retarget_lock_release_recursive>
 8003926:	bf00      	nop
 8003928:	20000234 	.word	0x20000234

0800392c <_malloc_usable_size_r>:
 800392c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003930:	1f18      	subs	r0, r3, #4
 8003932:	2b00      	cmp	r3, #0
 8003934:	bfbc      	itt	lt
 8003936:	580b      	ldrlt	r3, [r1, r0]
 8003938:	18c0      	addlt	r0, r0, r3
 800393a:	4770      	bx	lr

0800393c <__retarget_lock_acquire_recursive>:
 800393c:	4770      	bx	lr

0800393e <__retarget_lock_release_recursive>:
 800393e:	4770      	bx	lr

08003940 <_init>:
 8003940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003942:	bf00      	nop
 8003944:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003946:	bc08      	pop	{r3}
 8003948:	469e      	mov	lr, r3
 800394a:	4770      	bx	lr

0800394c <_fini>:
 800394c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800394e:	bf00      	nop
 8003950:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003952:	bc08      	pop	{r3}
 8003954:	469e      	mov	lr, r3
 8003956:	4770      	bx	lr
