{
  "Top": "mlp",
  "RtlTop": "mlp",
  "RtlPrefix": "",
  "RtlSubPrefix": "mlp_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in": {
      "index": "0",
      "direction": "in",
      "srcType": "axis<ap_uint<32>, 1, 1, 1>*",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "in_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out": {
      "index": "1",
      "direction": "out",
      "srcType": "axis<ap_uint<32>, 1, 1, 1>*",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_r",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=sysgen",
      "config_export -output=F:\/CNNproj\/Ultra96\/FPGA\/HLS\/MLP_samsung\/mlp",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_top mlp -name mlp",
      "set_directive_top mlp -name mlp"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "mlp"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mlp",
    "Version": "1.0",
    "DisplayName": "Mlp",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_mlp_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/main.cpp"],
    "Vhdl": [
      "impl\/vhdl\/mlp_axi_transfer.vhd",
      "impl\/vhdl\/mlp_bias_V.vhd",
      "impl\/vhdl\/mlp_buffer_1_V.vhd",
      "impl\/vhdl\/mlp_buffer_4_V.vhd",
      "impl\/vhdl\/mlp_mac_muladd_12s_12s_12s_12_4_1.vhd",
      "impl\/vhdl\/mlp_mac_muladd_12s_12s_20ns_20_4_1.vhd",
      "impl\/vhdl\/mlp_regslice_both.vhd",
      "impl\/vhdl\/mlp_weights_1_V.vhd",
      "impl\/vhdl\/mlp_weights_2_V.vhd",
      "impl\/vhdl\/mlp.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/mlp_axi_transfer.v",
      "impl\/verilog\/mlp_bias_V.v",
      "impl\/verilog\/mlp_buffer_1_V.v",
      "impl\/verilog\/mlp_buffer_4_V.v",
      "impl\/verilog\/mlp_mac_muladd_12s_12s_12s_12_4_1.v",
      "impl\/verilog\/mlp_mac_muladd_12s_12s_20ns_20_4_1.v",
      "impl\/verilog\/mlp_regslice_both.v",
      "impl\/verilog\/mlp_weights_1_V.v",
      "impl\/verilog\/mlp_weights_2_V.v",
      "impl\/verilog\/mlp.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/mlp.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["F:\/CNNproj\/Ultra96\/FPGA\/HLS\/MLP_samsung\/CG4002\/solution1\/.debug\/mlp.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "in_r:out_r",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "in_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "in_r_",
      "ports": [
        "in_r_TDATA",
        "in_r_TREADY",
        "in_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "in"
        }]
    },
    "out_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "out_r_",
      "ports": [
        "out_r_TDATA",
        "out_r_TREADY",
        "out_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "in_r_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "in_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "out_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "mlp",
      "Instances": [{
          "ModuleName": "axi_transfer",
          "InstanceName": "grp_axi_transfer_fu_4024"
        }]
    },
    "Info": {
      "axi_transfer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mlp": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "axi_transfer": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "10",
          "PipelineDepth": "12",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "0.264"
        },
        "Area": {
          "FF": "78",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "222",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mlp": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.274"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_36_1",
            "TripCount": "inf",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepthMin": "27",
            "PipelineDepthMax": "807905",
            "PipelineDepth": "27 ~ 807905",
            "Loops": [
              {
                "Name": "VITIS_LOOP_45_2",
                "TripCount": "2",
                "Latency": "22",
                "PipelineII": "10",
                "PipelineDepth": "13"
              },
              {
                "Name": "VITIS_LOOP_54_3_VITIS_LOOP_55_4",
                "TripCount": "44096",
                "Latency": "440962",
                "PipelineII": "10",
                "PipelineDepth": "13"
              },
              {
                "Name": "VITIS_LOOP_60_5_VITIS_LOOP_61_6",
                "TripCount": "384",
                "Latency": "3842",
                "PipelineII": "10",
                "PipelineDepth": "13"
              },
              {
                "Name": "VITIS_LOOP_66_7",
                "TripCount": "198",
                "Latency": "1982",
                "PipelineII": "10",
                "PipelineDepth": "13"
              },
              {
                "Name": "layer1_loop",
                "TripCount": "64",
                "Latency": "360192",
                "PipelineII": "",
                "PipelineDepth": "5628",
                "Loops": [{
                    "Name": "VITIS_LOOP_74_8",
                    "TripCount": "561",
                    "Latency": "5622",
                    "PipelineII": "10",
                    "PipelineDepth": "16"
                  }]
              },
              {
                "Name": "layer2_loop",
                "TripCount": "64",
                "Latency": "321",
                "PipelineII": "4",
                "PipelineDepth": "70"
              },
              {
                "Name": "layer3_loop",
                "TripCount": "64",
                "Latency": "321",
                "PipelineII": "4",
                "PipelineDepth": "70"
              },
              {
                "Name": "layer4_loop",
                "TripCount": "6",
                "Latency": "87",
                "PipelineII": "4",
                "PipelineDepth": "68"
              },
              {
                "Name": "layer4_bias",
                "TripCount": "6",
                "Latency": "62",
                "PipelineII": "10",
                "PipelineDepth": "13"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "481",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "111",
          "DSP": "193",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "53",
          "FF": "16226",
          "AVAIL_FF": "141120",
          "UTIL_FF": "11",
          "LUT": "10705",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "15",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-02-16 00:08:46 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
