// Seed: 2016481075
module module_0 (
    output wire id_0,
    input  tri0 id_1,
    output wire id_2
);
  initial begin : LABEL_0
    if (1) $signed(67);
    ;
  end
  assign id_2 = -1'b0 + id_1 ? 1 : -1 ? id_1 : id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd35
) (
    input  wor  _id_0,
    input  tri  id_1,
    input  tri1 id_2,
    output tri  id_3
);
  logic id_5;
  ;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3
  );
  assign modCall_1.id_1 = 0;
  wire [1 : id_0] id_6;
endmodule
module module_2 (
    output tri0  id_0,
    output wor   id_1,
    input  uwire id_2,
    input  tri   id_3
);
  wire [-1 : (  1  )] id_5;
  wire id_6;
  ;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_0
  );
  always disable id_7;
endmodule
