Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue May  7 19:07:42 2024
| Host         : billionaire-he-will-be running 64-bit Ubuntu 23.10
| Command      : report_timing_summary -max_paths 10 -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.357        0.000                      0                 4775        0.104        0.000                      0                 4775        3.500        0.000                       0                  3202  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.357        0.000                      0                 4775        0.104        0.000                      0                 4775        3.500        0.000                       0                  3202  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.357ns  (required time - arrival time)
  Source:                 MP_ADDER_INST/regCout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regResult_reg[505]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 1.857ns (33.060%)  route 3.760ns (66.940%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.475ns = ( 13.475 - 8.000 ) 
    Source Clock Delay      (SCD):    5.976ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        1.902     5.976    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X86Y130        FDRE                                         r  MP_ADDER_INST/regCout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y130        FDRE (Prop_fdre_C_Q)         0.518     6.494 r  MP_ADDER_INST/regCout_reg/Q
                         net (fo=3, routed)           1.082     7.576    MP_ADDER_INST/wResult[512]
    SLICE_X92Y130        LUT6 (Prop_lut6_I1_O)        0.124     7.700 r  MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.670     8.370    MP_ADDER_INST/regResult[498]_i_2_n_0
    SLICE_X89Y131        LUT5 (Prop_lut5_I0_O)        0.124     8.494 r  MP_ADDER_INST/regResult[500]_i_2/O
                         net (fo=3, routed)           0.553     9.047    MP_ADDER_INST/regResult[500]_i_2_n_0
    SLICE_X85Y131        LUT5 (Prop_lut5_I0_O)        0.118     9.165 r  MP_ADDER_INST/regResult[502]_i_2/O
                         net (fo=3, routed)           0.473     9.639    MP_ADDER_INST/regResult[502]_i_2_n_0
    SLICE_X85Y131        LUT5 (Prop_lut5_I0_O)        0.321     9.960 r  MP_ADDER_INST/regResult[504]_i_2/O
                         net (fo=3, routed)           0.570    10.530    MP_ADDER_INST/regResult[504]_i_2_n_0
    SLICE_X87Y131        LUT5 (Prop_lut5_I0_O)        0.326    10.856 r  MP_ADDER_INST/regResult[506]_i_2/O
                         net (fo=2, routed)           0.411    11.267    MP_ADDER_INST/regResult[506]_i_2_n_0
    SLICE_X88Y131        LUT3 (Prop_lut3_I0_O)        0.326    11.593 r  MP_ADDER_INST/regResult[505]_i_1/O
                         net (fo=1, routed)           0.000    11.593    MP_ADDER_INST/result[9]
    SLICE_X88Y131        FDRE                                         r  MP_ADDER_INST/regResult_reg[505]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        1.710    13.475    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X88Y131        FDRE                                         r  MP_ADDER_INST/regResult_reg[505]/C
                         clock pessimism              0.478    13.953    
                         clock uncertainty           -0.035    13.917    
    SLICE_X88Y131        FDRE (Setup_fdre_C_D)        0.032    13.949    MP_ADDER_INST/regResult_reg[505]
  -------------------------------------------------------------------
                         required time                         13.949    
                         arrival time                         -11.593    
  -------------------------------------------------------------------
                         slack                                  2.357    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 MP_ADDER_INST/regCout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regResult_reg[506]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 1.850ns (32.976%)  route 3.760ns (67.024%))
  Logic Levels:           6  (LUT5=5 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.475ns = ( 13.475 - 8.000 ) 
    Source Clock Delay      (SCD):    5.976ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        1.902     5.976    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X86Y130        FDRE                                         r  MP_ADDER_INST/regCout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y130        FDRE (Prop_fdre_C_Q)         0.518     6.494 r  MP_ADDER_INST/regCout_reg/Q
                         net (fo=3, routed)           1.082     7.576    MP_ADDER_INST/wResult[512]
    SLICE_X92Y130        LUT6 (Prop_lut6_I1_O)        0.124     7.700 r  MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.670     8.370    MP_ADDER_INST/regResult[498]_i_2_n_0
    SLICE_X89Y131        LUT5 (Prop_lut5_I0_O)        0.124     8.494 r  MP_ADDER_INST/regResult[500]_i_2/O
                         net (fo=3, routed)           0.553     9.047    MP_ADDER_INST/regResult[500]_i_2_n_0
    SLICE_X85Y131        LUT5 (Prop_lut5_I0_O)        0.118     9.165 r  MP_ADDER_INST/regResult[502]_i_2/O
                         net (fo=3, routed)           0.473     9.639    MP_ADDER_INST/regResult[502]_i_2_n_0
    SLICE_X85Y131        LUT5 (Prop_lut5_I0_O)        0.321     9.960 r  MP_ADDER_INST/regResult[504]_i_2/O
                         net (fo=3, routed)           0.570    10.530    MP_ADDER_INST/regResult[504]_i_2_n_0
    SLICE_X87Y131        LUT5 (Prop_lut5_I0_O)        0.326    10.856 r  MP_ADDER_INST/regResult[506]_i_2/O
                         net (fo=2, routed)           0.411    11.267    MP_ADDER_INST/regResult[506]_i_2_n_0
    SLICE_X88Y131        LUT5 (Prop_lut5_I2_O)        0.319    11.586 r  MP_ADDER_INST/regResult[506]_i_1/O
                         net (fo=1, routed)           0.000    11.586    MP_ADDER_INST/result[10]
    SLICE_X88Y131        FDRE                                         r  MP_ADDER_INST/regResult_reg[506]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        1.710    13.475    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X88Y131        FDRE                                         r  MP_ADDER_INST/regResult_reg[506]/C
                         clock pessimism              0.478    13.953    
                         clock uncertainty           -0.035    13.917    
    SLICE_X88Y131        FDRE (Setup_fdre_C_D)        0.075    13.992    MP_ADDER_INST/regResult_reg[506]
  -------------------------------------------------------------------
                         required time                         13.992    
                         arrival time                         -11.586    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.408ns  (required time - arrival time)
  Source:                 MP_ADDER_INST/regCout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regResult_reg[508]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.614ns  (logic 1.788ns (31.847%)  route 3.826ns (68.153%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.475ns = ( 13.475 - 8.000 ) 
    Source Clock Delay      (SCD):    5.976ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        1.902     5.976    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X86Y130        FDRE                                         r  MP_ADDER_INST/regCout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y130        FDRE (Prop_fdre_C_Q)         0.518     6.494 r  MP_ADDER_INST/regCout_reg/Q
                         net (fo=3, routed)           1.082     7.576    MP_ADDER_INST/wResult[512]
    SLICE_X92Y130        LUT6 (Prop_lut6_I1_O)        0.124     7.700 r  MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.559     8.259    MP_ADDER_INST/regResult[498]_i_2_n_0
    SLICE_X89Y131        LUT6 (Prop_lut6_I5_O)        0.124     8.383 f  MP_ADDER_INST/regResult[507]_i_6/O
                         net (fo=1, routed)           0.444     8.827    MP_ADDER_INST/regResult[507]_i_6_n_0
    SLICE_X85Y131        LUT6 (Prop_lut6_I1_O)        0.124     8.951 r  MP_ADDER_INST/regResult[507]_i_4/O
                         net (fo=2, routed)           0.584     9.535    MP_ADDER_INST/regResult[507]_i_4_n_0
    SLICE_X85Y130        LUT5 (Prop_lut5_I0_O)        0.124     9.659 r  MP_ADDER_INST/regResult[507]_i_3/O
                         net (fo=1, routed)           0.410    10.069    MP_ADDER_INST/regResult[507]_i_3_n_0
    SLICE_X87Y130        LUT5 (Prop_lut5_I0_O)        0.120    10.189 r  MP_ADDER_INST/regResult[507]_i_2/O
                         net (fo=2, routed)           0.268    10.457    MP_ADDER_INST/regResult[507]_i_2_n_0
    SLICE_X87Y130        LUT5 (Prop_lut5_I0_O)        0.322    10.779 r  MP_ADDER_INST/regResult[509]_i_2/O
                         net (fo=2, routed)           0.479    11.258    MP_ADDER_INST/regResult[509]_i_2_n_0
    SLICE_X86Y131        LUT3 (Prop_lut3_I0_O)        0.332    11.590 r  MP_ADDER_INST/regResult[508]_i_1/O
                         net (fo=1, routed)           0.000    11.590    MP_ADDER_INST/result[12]
    SLICE_X86Y131        FDRE                                         r  MP_ADDER_INST/regResult_reg[508]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        1.710    13.475    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X86Y131        FDRE                                         r  MP_ADDER_INST/regResult_reg[508]/C
                         clock pessimism              0.478    13.953    
                         clock uncertainty           -0.035    13.917    
    SLICE_X86Y131        FDRE (Setup_fdre_C_D)        0.081    13.998    MP_ADDER_INST/regResult_reg[508]
  -------------------------------------------------------------------
                         required time                         13.998    
                         arrival time                         -11.590    
  -------------------------------------------------------------------
                         slack                                  2.408    

Slack (MET) :             2.452ns  (required time - arrival time)
  Source:                 MP_ADDER_INST/regCout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regResult_reg[509]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.607ns  (logic 1.781ns (31.762%)  route 3.826ns (68.238%))
  Logic Levels:           7  (LUT5=4 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.475ns = ( 13.475 - 8.000 ) 
    Source Clock Delay      (SCD):    5.976ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        1.902     5.976    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X86Y130        FDRE                                         r  MP_ADDER_INST/regCout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y130        FDRE (Prop_fdre_C_Q)         0.518     6.494 r  MP_ADDER_INST/regCout_reg/Q
                         net (fo=3, routed)           1.082     7.576    MP_ADDER_INST/wResult[512]
    SLICE_X92Y130        LUT6 (Prop_lut6_I1_O)        0.124     7.700 r  MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.559     8.259    MP_ADDER_INST/regResult[498]_i_2_n_0
    SLICE_X89Y131        LUT6 (Prop_lut6_I5_O)        0.124     8.383 f  MP_ADDER_INST/regResult[507]_i_6/O
                         net (fo=1, routed)           0.444     8.827    MP_ADDER_INST/regResult[507]_i_6_n_0
    SLICE_X85Y131        LUT6 (Prop_lut6_I1_O)        0.124     8.951 r  MP_ADDER_INST/regResult[507]_i_4/O
                         net (fo=2, routed)           0.584     9.535    MP_ADDER_INST/regResult[507]_i_4_n_0
    SLICE_X85Y130        LUT5 (Prop_lut5_I0_O)        0.124     9.659 r  MP_ADDER_INST/regResult[507]_i_3/O
                         net (fo=1, routed)           0.410    10.069    MP_ADDER_INST/regResult[507]_i_3_n_0
    SLICE_X87Y130        LUT5 (Prop_lut5_I0_O)        0.120    10.189 r  MP_ADDER_INST/regResult[507]_i_2/O
                         net (fo=2, routed)           0.268    10.457    MP_ADDER_INST/regResult[507]_i_2_n_0
    SLICE_X87Y130        LUT5 (Prop_lut5_I0_O)        0.322    10.779 r  MP_ADDER_INST/regResult[509]_i_2/O
                         net (fo=2, routed)           0.479    11.258    MP_ADDER_INST/regResult[509]_i_2_n_0
    SLICE_X86Y131        LUT5 (Prop_lut5_I2_O)        0.325    11.583 r  MP_ADDER_INST/regResult[509]_i_1/O
                         net (fo=1, routed)           0.000    11.583    MP_ADDER_INST/result[13]
    SLICE_X86Y131        FDRE                                         r  MP_ADDER_INST/regResult_reg[509]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        1.710    13.475    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X86Y131        FDRE                                         r  MP_ADDER_INST/regResult_reg[509]/C
                         clock pessimism              0.478    13.953    
                         clock uncertainty           -0.035    13.917    
    SLICE_X86Y131        FDRE (Setup_fdre_C_D)        0.118    14.035    MP_ADDER_INST/regResult_reg[509]
  -------------------------------------------------------------------
                         required time                         14.035    
                         arrival time                         -11.583    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             2.461ns  (required time - arrival time)
  Source:                 MP_ADDER_INST/regCout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regResult_reg[510]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 1.386ns (25.255%)  route 4.102ns (74.745%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.474ns = ( 13.474 - 8.000 ) 
    Source Clock Delay      (SCD):    5.976ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        1.902     5.976    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X86Y130        FDRE                                         r  MP_ADDER_INST/regCout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y130        FDRE (Prop_fdre_C_Q)         0.518     6.494 f  MP_ADDER_INST/regCout_reg/Q
                         net (fo=3, routed)           1.082     7.576    MP_ADDER_INST/wResult[512]
    SLICE_X92Y130        LUT6 (Prop_lut6_I1_O)        0.124     7.700 f  MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.559     8.259    MP_ADDER_INST/regResult[498]_i_2_n_0
    SLICE_X89Y131        LUT6 (Prop_lut6_I5_O)        0.124     8.383 r  MP_ADDER_INST/regResult[507]_i_6/O
                         net (fo=1, routed)           0.444     8.827    MP_ADDER_INST/regResult[507]_i_6_n_0
    SLICE_X85Y131        LUT6 (Prop_lut6_I1_O)        0.124     8.951 f  MP_ADDER_INST/regResult[507]_i_4/O
                         net (fo=2, routed)           0.422     9.374    MP_ADDER_INST/regResult[507]_i_4_n_0
    SLICE_X87Y131        LUT6 (Prop_lut6_I5_O)        0.124     9.498 r  MP_ADDER_INST/regResult[511]_i_6/O
                         net (fo=1, routed)           0.151     9.649    MP_ADDER_INST/regResult[511]_i_6_n_0
    SLICE_X87Y131        LUT6 (Prop_lut6_I1_O)        0.124     9.773 f  MP_ADDER_INST/regResult[511]_i_4/O
                         net (fo=2, routed)           0.435    10.208    MP_ADDER_INST/regResult[511]_i_4_n_0
    SLICE_X86Y131        LUT5 (Prop_lut5_I0_O)        0.124    10.332 r  MP_ADDER_INST/regResult[511]_i_3/O
                         net (fo=2, routed)           0.629    10.961    MP_ADDER_INST/regResult[511]_i_3_n_0
    SLICE_X86Y130        LUT5 (Prop_lut5_I2_O)        0.124    11.085 r  MP_ADDER_INST/regResult[510]_i_1/O
                         net (fo=1, routed)           0.379    11.464    MP_ADDER_INST/result[14]
    SLICE_X86Y130        FDRE                                         r  MP_ADDER_INST/regResult_reg[510]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        1.709    13.474    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X86Y130        FDRE                                         r  MP_ADDER_INST/regResult_reg[510]/C
                         clock pessimism              0.502    13.976    
                         clock uncertainty           -0.035    13.940    
    SLICE_X86Y130        FDRE (Setup_fdre_C_D)       -0.016    13.924    MP_ADDER_INST/regResult_reg[510]
  -------------------------------------------------------------------
                         required time                         13.924    
                         arrival time                         -11.464    
  -------------------------------------------------------------------
                         slack                                  2.461    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 MP_ADDER_INST/regCout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regResult_reg[504]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.351ns  (logic 1.537ns (28.721%)  route 3.814ns (71.279%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 13.477 - 8.000 ) 
    Source Clock Delay      (SCD):    5.976ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        1.902     5.976    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X86Y130        FDRE                                         r  MP_ADDER_INST/regCout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y130        FDRE (Prop_fdre_C_Q)         0.518     6.494 r  MP_ADDER_INST/regCout_reg/Q
                         net (fo=3, routed)           1.082     7.576    MP_ADDER_INST/wResult[512]
    SLICE_X92Y130        LUT6 (Prop_lut6_I1_O)        0.124     7.700 r  MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.670     8.370    MP_ADDER_INST/regResult[498]_i_2_n_0
    SLICE_X89Y131        LUT5 (Prop_lut5_I0_O)        0.124     8.494 r  MP_ADDER_INST/regResult[500]_i_2/O
                         net (fo=3, routed)           0.553     9.047    MP_ADDER_INST/regResult[500]_i_2_n_0
    SLICE_X85Y131        LUT5 (Prop_lut5_I0_O)        0.118     9.165 r  MP_ADDER_INST/regResult[502]_i_2/O
                         net (fo=3, routed)           0.473     9.639    MP_ADDER_INST/regResult[502]_i_2_n_0
    SLICE_X85Y131        LUT5 (Prop_lut5_I0_O)        0.321     9.960 r  MP_ADDER_INST/regResult[504]_i_2/O
                         net (fo=3, routed)           0.570    10.530    MP_ADDER_INST/regResult[504]_i_2_n_0
    SLICE_X87Y131        LUT5 (Prop_lut5_I2_O)        0.332    10.862 r  MP_ADDER_INST/regResult[504]_i_1/O
                         net (fo=1, routed)           0.465    11.327    MP_ADDER_INST/result[8]
    SLICE_X89Y132        FDRE                                         r  MP_ADDER_INST/regResult_reg[504]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        1.712    13.477    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X89Y132        FDRE                                         r  MP_ADDER_INST/regResult_reg[504]/C
                         clock pessimism              0.478    13.955    
                         clock uncertainty           -0.035    13.919    
    SLICE_X89Y132        FDRE (Setup_fdre_C_D)       -0.081    13.838    MP_ADDER_INST/regResult_reg[504]
  -------------------------------------------------------------------
                         required time                         13.838    
                         arrival time                         -11.327    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 MP_ADDER_INST/regCout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regResult_reg[507]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.188ns  (logic 1.461ns (28.163%)  route 3.727ns (71.836%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.474ns = ( 13.474 - 8.000 ) 
    Source Clock Delay      (SCD):    5.976ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        1.902     5.976    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X86Y130        FDRE                                         r  MP_ADDER_INST/regCout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y130        FDRE (Prop_fdre_C_Q)         0.518     6.494 r  MP_ADDER_INST/regCout_reg/Q
                         net (fo=3, routed)           1.082     7.576    MP_ADDER_INST/wResult[512]
    SLICE_X92Y130        LUT6 (Prop_lut6_I1_O)        0.124     7.700 r  MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.559     8.259    MP_ADDER_INST/regResult[498]_i_2_n_0
    SLICE_X89Y131        LUT6 (Prop_lut6_I5_O)        0.124     8.383 f  MP_ADDER_INST/regResult[507]_i_6/O
                         net (fo=1, routed)           0.444     8.827    MP_ADDER_INST/regResult[507]_i_6_n_0
    SLICE_X85Y131        LUT6 (Prop_lut6_I1_O)        0.124     8.951 r  MP_ADDER_INST/regResult[507]_i_4/O
                         net (fo=2, routed)           0.584     9.535    MP_ADDER_INST/regResult[507]_i_4_n_0
    SLICE_X85Y130        LUT5 (Prop_lut5_I0_O)        0.124     9.659 r  MP_ADDER_INST/regResult[507]_i_3/O
                         net (fo=1, routed)           0.410    10.069    MP_ADDER_INST/regResult[507]_i_3_n_0
    SLICE_X87Y130        LUT5 (Prop_lut5_I0_O)        0.120    10.189 r  MP_ADDER_INST/regResult[507]_i_2/O
                         net (fo=2, routed)           0.268    10.457    MP_ADDER_INST/regResult[507]_i_2_n_0
    SLICE_X87Y130        LUT5 (Prop_lut5_I2_O)        0.327    10.784 r  MP_ADDER_INST/regResult[507]_i_1/O
                         net (fo=1, routed)           0.379    11.163    MP_ADDER_INST/result[11]
    SLICE_X87Y130        FDRE                                         r  MP_ADDER_INST/regResult_reg[507]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        1.709    13.474    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X87Y130        FDRE                                         r  MP_ADDER_INST/regResult_reg[507]/C
                         clock pessimism              0.480    13.954    
                         clock uncertainty           -0.035    13.918    
    SLICE_X87Y130        FDRE (Setup_fdre_C_D)       -0.047    13.871    MP_ADDER_INST/regResult_reg[507]
  -------------------------------------------------------------------
                         required time                         13.871    
                         arrival time                         -11.163    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             2.772ns  (required time - arrival time)
  Source:                 rCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 0.991ns (20.817%)  route 3.770ns (79.183%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.486ns = ( 13.486 - 8.000 ) 
    Source Clock Delay      (SCD):    5.983ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        1.909     5.983    iClk_IBUF_BUFG
    SLICE_X87Y135        FDRE                                         r  rCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y135        FDRE (Prop_fdre_C_Q)         0.419     6.402 f  rCnt_reg[1]/Q
                         net (fo=7, routed)           0.902     7.304    rCnt_reg_n_0_[1]
    SLICE_X87Y135        LUT6 (Prop_lut6_I1_O)        0.299     7.603 r  FSM_sequential_rFSM[1]_i_4/O
                         net (fo=1, routed)           0.634     8.237    UART_TX_INST/rCnt_reg[6]_1
    SLICE_X87Y134        LUT4 (Prop_lut4_I2_O)        0.124     8.361 f  UART_TX_INST/FSM_sequential_rFSM[1]_i_2/O
                         net (fo=14, routed)          0.706     9.068    UART_TX_INST/FSM_sequential_rFSM[1]_i_2_n_0
    SLICE_X88Y133        LUT5 (Prop_lut5_I0_O)        0.149     9.217 r  UART_TX_INST/rResult[519]_i_1/O
                         net (fo=520, routed)         1.527    10.743    rResult
    SLICE_X88Y148        FDRE                                         r  rResult_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        1.721    13.486    iClk_IBUF_BUFG
    SLICE_X88Y148        FDRE                                         r  rResult_reg[16]/C
                         clock pessimism              0.478    13.964    
                         clock uncertainty           -0.035    13.928    
    SLICE_X88Y148        FDRE (Setup_fdre_C_CE)      -0.413    13.515    rResult_reg[16]
  -------------------------------------------------------------------
                         required time                         13.515    
                         arrival time                         -10.743    
  -------------------------------------------------------------------
                         slack                                  2.772    

Slack (MET) :             2.772ns  (required time - arrival time)
  Source:                 rCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 0.991ns (20.817%)  route 3.770ns (79.183%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.486ns = ( 13.486 - 8.000 ) 
    Source Clock Delay      (SCD):    5.983ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        1.909     5.983    iClk_IBUF_BUFG
    SLICE_X87Y135        FDRE                                         r  rCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y135        FDRE (Prop_fdre_C_Q)         0.419     6.402 f  rCnt_reg[1]/Q
                         net (fo=7, routed)           0.902     7.304    rCnt_reg_n_0_[1]
    SLICE_X87Y135        LUT6 (Prop_lut6_I1_O)        0.299     7.603 r  FSM_sequential_rFSM[1]_i_4/O
                         net (fo=1, routed)           0.634     8.237    UART_TX_INST/rCnt_reg[6]_1
    SLICE_X87Y134        LUT4 (Prop_lut4_I2_O)        0.124     8.361 f  UART_TX_INST/FSM_sequential_rFSM[1]_i_2/O
                         net (fo=14, routed)          0.706     9.068    UART_TX_INST/FSM_sequential_rFSM[1]_i_2_n_0
    SLICE_X88Y133        LUT5 (Prop_lut5_I0_O)        0.149     9.217 r  UART_TX_INST/rResult[519]_i_1/O
                         net (fo=520, routed)         1.527    10.743    rResult
    SLICE_X88Y148        FDRE                                         r  rResult_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        1.721    13.486    iClk_IBUF_BUFG
    SLICE_X88Y148        FDRE                                         r  rResult_reg[24]/C
                         clock pessimism              0.478    13.964    
                         clock uncertainty           -0.035    13.928    
    SLICE_X88Y148        FDRE (Setup_fdre_C_CE)      -0.413    13.515    rResult_reg[24]
  -------------------------------------------------------------------
                         required time                         13.515    
                         arrival time                         -10.743    
  -------------------------------------------------------------------
                         slack                                  2.772    

Slack (MET) :             2.772ns  (required time - arrival time)
  Source:                 rCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 0.991ns (20.817%)  route 3.770ns (79.183%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.486ns = ( 13.486 - 8.000 ) 
    Source Clock Delay      (SCD):    5.983ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        1.909     5.983    iClk_IBUF_BUFG
    SLICE_X87Y135        FDRE                                         r  rCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y135        FDRE (Prop_fdre_C_Q)         0.419     6.402 f  rCnt_reg[1]/Q
                         net (fo=7, routed)           0.902     7.304    rCnt_reg_n_0_[1]
    SLICE_X87Y135        LUT6 (Prop_lut6_I1_O)        0.299     7.603 r  FSM_sequential_rFSM[1]_i_4/O
                         net (fo=1, routed)           0.634     8.237    UART_TX_INST/rCnt_reg[6]_1
    SLICE_X87Y134        LUT4 (Prop_lut4_I2_O)        0.124     8.361 f  UART_TX_INST/FSM_sequential_rFSM[1]_i_2/O
                         net (fo=14, routed)          0.706     9.068    UART_TX_INST/FSM_sequential_rFSM[1]_i_2_n_0
    SLICE_X88Y133        LUT5 (Prop_lut5_I0_O)        0.149     9.217 r  UART_TX_INST/rResult[519]_i_1/O
                         net (fo=520, routed)         1.527    10.743    rResult
    SLICE_X88Y148        FDRE                                         r  rResult_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        1.721    13.486    iClk_IBUF_BUFG
    SLICE_X88Y148        FDRE                                         r  rResult_reg[32]/C
                         clock pessimism              0.478    13.964    
                         clock uncertainty           -0.035    13.928    
    SLICE_X88Y148        FDRE (Setup_fdre_C_CE)      -0.413    13.515    rResult_reg[32]
  -------------------------------------------------------------------
                         required time                         13.515    
                         arrival time                         -10.743    
  -------------------------------------------------------------------
                         slack                                  2.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 MP_ADDER_INST/regB_Q_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regB_Q_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        0.685     1.772    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X97Y134        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y134        FDRE (Prop_fdre_C_Q)         0.141     1.913 r  MP_ADDER_INST/regB_Q_reg[110]/Q
                         net (fo=1, routed)           0.052     1.965    MP_ADDER_INST/regB_Q__0[110]
    SLICE_X96Y134        LUT5 (Prop_lut5_I4_O)        0.045     2.010 r  MP_ADDER_INST/regB_Q[94]_i_1/O
                         net (fo=1, routed)           0.000     2.010    MP_ADDER_INST/muxB_Out[94]
    SLICE_X96Y134        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        0.957     2.299    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X96Y134        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[94]/C
                         clock pessimism             -0.515     1.785    
    SLICE_X96Y134        FDRE (Hold_fdre_C_D)         0.121     1.906    MP_ADDER_INST/regB_Q_reg[94]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 MP_ADDER_INST/regA_Q_reg[146]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regA_Q_reg[130]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        0.653     1.740    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X87Y126        FDRE                                         r  MP_ADDER_INST/regA_Q_reg[146]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126        FDRE (Prop_fdre_C_Q)         0.141     1.881 r  MP_ADDER_INST/regA_Q_reg[146]/Q
                         net (fo=1, routed)           0.054     1.935    MP_ADDER_INST/regA_Q_reg_n_0_[146]
    SLICE_X86Y126        LUT5 (Prop_lut5_I4_O)        0.045     1.980 r  MP_ADDER_INST/regA_Q[130]_i_1/O
                         net (fo=1, routed)           0.000     1.980    MP_ADDER_INST/muxA_Out[130]
    SLICE_X86Y126        FDRE                                         r  MP_ADDER_INST/regA_Q_reg[130]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        0.924     2.266    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X86Y126        FDRE                                         r  MP_ADDER_INST/regA_Q_reg[130]/C
                         clock pessimism             -0.514     1.753    
    SLICE_X86Y126        FDRE (Hold_fdre_C_D)         0.121     1.874    MP_ADDER_INST/regA_Q_reg[130]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 MP_ADDER_INST/regA_Q_reg[202]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regA_Q_reg[186]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        0.676     1.763    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X91Y126        FDRE                                         r  MP_ADDER_INST/regA_Q_reg[202]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y126        FDRE (Prop_fdre_C_Q)         0.141     1.904 r  MP_ADDER_INST/regA_Q_reg[202]/Q
                         net (fo=1, routed)           0.054     1.958    MP_ADDER_INST/regA_Q_reg_n_0_[202]
    SLICE_X90Y126        LUT5 (Prop_lut5_I4_O)        0.045     2.003 r  MP_ADDER_INST/regA_Q[186]_i_1/O
                         net (fo=1, routed)           0.000     2.003    MP_ADDER_INST/muxA_Out[186]
    SLICE_X90Y126        FDRE                                         r  MP_ADDER_INST/regA_Q_reg[186]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        0.947     2.289    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X90Y126        FDRE                                         r  MP_ADDER_INST/regA_Q_reg[186]/C
                         clock pessimism             -0.514     1.776    
    SLICE_X90Y126        FDRE (Hold_fdre_C_D)         0.121     1.897    MP_ADDER_INST/regA_Q_reg[186]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 MP_ADDER_INST/regB_Q_reg[168]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regB_Q_reg[152]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        0.685     1.772    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X101Y133       FDRE                                         r  MP_ADDER_INST/regB_Q_reg[168]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y133       FDRE (Prop_fdre_C_Q)         0.141     1.913 r  MP_ADDER_INST/regB_Q_reg[168]/Q
                         net (fo=1, routed)           0.056     1.969    MP_ADDER_INST/regB_Q__0[168]
    SLICE_X100Y133       LUT5 (Prop_lut5_I4_O)        0.045     2.014 r  MP_ADDER_INST/regB_Q[152]_i_1/O
                         net (fo=1, routed)           0.000     2.014    MP_ADDER_INST/muxB_Out[152]
    SLICE_X100Y133       FDRE                                         r  MP_ADDER_INST/regB_Q_reg[152]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        0.957     2.299    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X100Y133       FDRE                                         r  MP_ADDER_INST/regB_Q_reg[152]/C
                         clock pessimism             -0.515     1.785    
    SLICE_X100Y133       FDRE (Hold_fdre_C_D)         0.120     1.905    MP_ADDER_INST/regB_Q_reg[152]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 MP_ADDER_INST/regResult_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        0.665     1.752    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X83Y145        FDRE                                         r  MP_ADDER_INST/regResult_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y145        FDRE (Prop_fdre_C_Q)         0.141     1.893 r  MP_ADDER_INST/regResult_reg[11]/Q
                         net (fo=1, routed)           0.056     1.949    MP_ADDER_INST/wResult[11]
    SLICE_X82Y145        LUT4 (Prop_lut4_I3_O)        0.045     1.994 r  MP_ADDER_INST/rResult[11]_i_1/O
                         net (fo=1, routed)           0.000     1.994    MP_ADDER_INST_n_504
    SLICE_X82Y145        FDRE                                         r  rResult_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        0.938     2.280    iClk_IBUF_BUFG
    SLICE_X82Y145        FDRE                                         r  rResult_reg[11]/C
                         clock pessimism             -0.516     1.765    
    SLICE_X82Y145        FDRE (Hold_fdre_C_D)         0.120     1.885    rResult_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 MP_ADDER_INST/regResult_reg[306]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[306]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        0.664     1.751    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X87Y140        FDRE                                         r  MP_ADDER_INST/regResult_reg[306]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y140        FDRE (Prop_fdre_C_Q)         0.141     1.892 r  MP_ADDER_INST/regResult_reg[306]/Q
                         net (fo=2, routed)           0.064     1.956    MP_ADDER_INST/wResult[306]
    SLICE_X86Y140        LUT4 (Prop_lut4_I3_O)        0.045     2.001 r  MP_ADDER_INST/rResult[306]_i_1/O
                         net (fo=1, routed)           0.000     2.001    MP_ADDER_INST_n_209
    SLICE_X86Y140        FDRE                                         r  rResult_reg[306]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        0.938     2.280    iClk_IBUF_BUFG
    SLICE_X86Y140        FDRE                                         r  rResult_reg[306]/C
                         clock pessimism             -0.517     1.764    
    SLICE_X86Y140        FDRE (Hold_fdre_C_D)         0.121     1.885    rResult_reg[306]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 rB_reg[321]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regB_Q_reg[321]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.310%)  route 0.064ns (25.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        0.688     1.775    iClk_IBUF_BUFG
    SLICE_X101Y138       FDRE                                         r  rB_reg[321]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y138       FDRE (Prop_fdre_C_Q)         0.141     1.916 r  rB_reg[321]/Q
                         net (fo=2, routed)           0.064     1.980    MP_ADDER_INST/regB_Q_reg[511]_0[321]
    SLICE_X100Y138       LUT5 (Prop_lut5_I3_O)        0.045     2.025 r  MP_ADDER_INST/regB_Q[321]_i_1/O
                         net (fo=1, routed)           0.000     2.025    MP_ADDER_INST/muxB_Out[321]
    SLICE_X100Y138       FDRE                                         r  MP_ADDER_INST/regB_Q_reg[321]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        0.962     2.304    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X100Y138       FDRE                                         r  MP_ADDER_INST/regB_Q_reg[321]/C
                         clock pessimism             -0.517     1.788    
    SLICE_X100Y138       FDRE (Hold_fdre_C_D)         0.121     1.909    MP_ADDER_INST/regB_Q_reg[321]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rB_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regB_Q_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        0.685     1.772    iClk_IBUF_BUFG
    SLICE_X95Y136        FDRE                                         r  rB_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y136        FDRE (Prop_fdre_C_Q)         0.141     1.913 r  rB_reg[117]/Q
                         net (fo=2, routed)           0.065     1.978    MP_ADDER_INST/regB_Q_reg[511]_0[117]
    SLICE_X94Y136        LUT5 (Prop_lut5_I3_O)        0.045     2.023 r  MP_ADDER_INST/regB_Q[117]_i_1/O
                         net (fo=1, routed)           0.000     2.023    MP_ADDER_INST/muxB_Out[117]
    SLICE_X94Y136        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        0.958     2.300    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X94Y136        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[117]/C
                         clock pessimism             -0.516     1.785    
    SLICE_X94Y136        FDRE (Hold_fdre_C_D)         0.121     1.906    MP_ADDER_INST/regB_Q_reg[117]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rB_reg[200]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regB_Q_reg[200]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        0.686     1.773    iClk_IBUF_BUFG
    SLICE_X103Y134       FDRE                                         r  rB_reg[200]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y134       FDRE (Prop_fdre_C_Q)         0.141     1.914 r  rB_reg[200]/Q
                         net (fo=2, routed)           0.065     1.979    MP_ADDER_INST/regB_Q_reg[511]_0[200]
    SLICE_X102Y134       LUT5 (Prop_lut5_I3_O)        0.045     2.024 r  MP_ADDER_INST/regB_Q[200]_i_1/O
                         net (fo=1, routed)           0.000     2.024    MP_ADDER_INST/muxB_Out[200]
    SLICE_X102Y134       FDRE                                         r  MP_ADDER_INST/regB_Q_reg[200]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        0.958     2.300    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X102Y134       FDRE                                         r  MP_ADDER_INST/regB_Q_reg[200]/C
                         clock pessimism             -0.515     1.786    
    SLICE_X102Y134       FDRE (Hold_fdre_C_D)         0.121     1.907    MP_ADDER_INST/regB_Q_reg[200]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rB_reg[437]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regB_Q_reg[437]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        0.690     1.777    iClk_IBUF_BUFG
    SLICE_X99Y144        FDRE                                         r  rB_reg[437]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y144        FDRE (Prop_fdre_C_Q)         0.141     1.918 r  rB_reg[437]/Q
                         net (fo=2, routed)           0.065     1.983    MP_ADDER_INST/regB_Q_reg[511]_0[437]
    SLICE_X98Y144        LUT5 (Prop_lut5_I3_O)        0.045     2.028 r  MP_ADDER_INST/regB_Q[437]_i_1/O
                         net (fo=1, routed)           0.000     2.028    MP_ADDER_INST/muxB_Out[437]
    SLICE_X98Y144        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[437]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3201, routed)        0.964     2.306    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X98Y144        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[437]/C
                         clock pessimism             -0.517     1.790    
    SLICE_X98Y144        FDRE (Hold_fdre_C_D)         0.121     1.911    MP_ADDER_INST/regB_Q_reg[437]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X85Y140   FSM_sequential_rFSM_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X85Y133   FSM_sequential_rFSM_reg[0]_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X90Y133   FSM_sequential_rFSM_reg[0]_rep__0/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X85Y133   FSM_sequential_rFSM_reg[0]_rep__1/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X87Y131   FSM_sequential_rFSM_reg[0]_rep__2/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X90Y133   FSM_sequential_rFSM_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X87Y141   FSM_sequential_rFSM_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X89Y138   FSM_sequential_rFSM_reg[2]_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X89Y139   FSM_sequential_rFSM_reg[2]_rep__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y138  MP_ADDER_INST/regB_Q_reg[378]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y135  rB_reg[322]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y138  rB_reg[323]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y137  rB_reg[324]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y135  rB_reg[330]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y138  rB_reg[331]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y135  rB_reg[338]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y138  rB_reg[339]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y138  rB_reg[346]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y138  rB_reg[347]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X85Y140   FSM_sequential_rFSM_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X85Y133   FSM_sequential_rFSM_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X85Y133   FSM_sequential_rFSM_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y133   FSM_sequential_rFSM_reg[0]_rep__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y133   FSM_sequential_rFSM_reg[0]_rep__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X85Y133   FSM_sequential_rFSM_reg[0]_rep__1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X85Y133   FSM_sequential_rFSM_reg[0]_rep__1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X87Y131   FSM_sequential_rFSM_reg[0]_rep__2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X87Y131   FSM_sequential_rFSM_reg[0]_rep__2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y133   FSM_sequential_rFSM_reg[1]/C



