// Seed: 4194153401
module module_0 (
    input id_0,
    input logic id_1
);
  assign id_2 = 1;
  reg id_3 = 1;
  rtran (1, id_4);
  always @(posedge 1'b0) id_3 <= 1;
  logic id_5;
endmodule
