// ============================================================
// LX32 Processor System (Single Cycle) - Golden Model
// ============================================================
// Integration of all core sub-modules:
// - Control Unit, ALU, Branch Unit, LSU, RF and ImmGen.
//
// Design Principles:
//   - Clear signal naming and hierarchical structure.
//   - Single-cycle execution datapath.
//   - Synchronous state updates matching RTL behavior.
// ============================================================

use crate::models::arch::lx32_branch_pkg::branch_op_e;
use crate::models::arch::lx32_isa_pkg::opcode_t;
use crate::models::core::alu::alu_golden_model;
use crate::models::core::branch_unit::branch_unit_golden;
use crate::models::core::control_unit::control_unit_golden;
use crate::models::core::imm_gen::imm_gen_golden;
use crate::models::core::register_file::RegisterFile;

pub struct Lx32System {
    pub pc: u32,
    pub reg_file: RegisterFile,
    pub memory: Vec<u8>,
}

impl Lx32System {
    /// Initialize a new LX32 Golden Model with 4KB of memory
    pub fn new() -> Self {
        Self {
            pc: 0,
            reg_file: RegisterFile::new(),
            memory: vec![0; 4096],
        }
    }

    /// Helper to read a 32-bit word from the internal memory (Little Endian)
    pub fn read_mem(&self, addr: u32) -> u32 {
        let a = addr as usize;
        if a + 3 < self.memory.len() {
            u32::from_le_bytes([
                self.memory[a],
                self.memory[a + 1],
                self.memory[a + 2],
                self.memory[a + 3],
            ])
        } else {
            0 // Return 0 for out-of-bounds access
        }
    }

    /// Executes a single clock cycle of the processor
    ///
    /// Arguments:
    /// * `instr` - The 32-bit instruction fetched from memory
    /// * `mem_rdata` - Data returned from memory (used for Load instructions)
    /// * `rst` - Reset signal
    ///
    /// Returns:
    /// * `(alu_res, rs2_data, mem_write)` - LSU signals to be compared with RTL
    pub fn step(&mut self, instr: u32, mem_rdata: u32, rst: bool) -> (u32, u32, bool) {
        // --- 1. Reset Logic ---
        if rst {
            self.pc = 0;
            self.reg_file.tick(true, 0, 0, false);
            return (0, 0, false);
        }

        // --- 2. Decode Stage ---
        // Extracting fields from the instruction
        let opcode = opcode_t::from_bits((instr & 0x7F) as u8);
        let funct3 = ((instr >> 12) & 0x7) as u8;
        let funct7_5 = ((instr >> 30) & 0x1) != 0;
        let branch_op = branch_op_e::from_bits(funct3);

        // Generating control signals and extending immediate
        let ctrl = control_unit_golden(opcode, funct3, funct7_5);
        let imm_ext = imm_gen_golden(instr);

        // --- 3. Register File Read ---
        let rs1_addr = ((instr >> 15) & 0x1F) as u8;
        let rs2_addr = ((instr >> 20) & 0x1F) as u8;
        let rd_addr = ((instr >> 7) & 0x1F) as u8;

        let rs1_data = self.reg_file.read_rs1(rs1_addr);
        let rs2_data = self.reg_file.read_rs2(rs2_addr);

        // --- 4. Execution Stage ---
        let alu_a = rs1_data;
        let alu_b = if ctrl.alu_src { imm_ext } else { rs2_data };

        // ALU evaluation uses the MUXed alu_b
        let alu_res = alu_golden_model(alu_a, alu_b, ctrl.alu_control);

        // BRANCH evaluation ALWAYS uses rs1_data and rs2_data directly
        // Do not use alu_a/alu_b here to avoid confusion
        let branch_taken = branch_unit_golden(rs1_data, rs2_data, ctrl.branch, branch_op);

        // --- 6. State Update ---
        let next_pc = if ctrl.branch && branch_taken {
            // Ensure imm_ext here is correctly sign-extended and shifted in imm_gen_golden!
            self.pc.wrapping_add(imm_ext)
        } else {
            self.pc.wrapping_add(4)
        };
        self.pc = next_pc;

        // --- 7. Return LSU signals for validation ---
        // (Address, Data to write, Write Enable)
        (alu_res, rs2_data, ctrl.mem_write)
    }
}
