From ec3df7f1ef02ab78657fdc019d325a49fb89b4a7 Mon Sep 17 00:00:00 2001
From: Eyal Reizer <eyalr@ti.com>
Date: Thu, 11 Jun 2015 11:27:49 +0100
Subject: [PATCH 09/10] imx6: decrease wilink8 sdio pins drive strength

The original drive strength value of 90 OHM was too strong causing
detection issues of some modules on the sdio bus.
Reducing the io strength to 50 OHM solves this issue

Signed-off-by: Eyal Reizer <eyalr@ti.com>
---
 arch/arm/boot/dts/imx6qdl-sabresd.dtsi |   12 ++++++------
 arch/arm/boot/dts/imx6sl-evk.dts       |   12 ++++++------
 2 files changed, 12 insertions(+), 12 deletions(-)

diff --git a/arch/arm/boot/dts/imx6qdl-sabresd.dtsi b/arch/arm/boot/dts/imx6qdl-sabresd.dtsi
index b9f60a4..c95f849 100644
--- a/arch/arm/boot/dts/imx6qdl-sabresd.dtsi
+++ b/arch/arm/boot/dts/imx6qdl-sabresd.dtsi
@@ -757,12 +757,12 @@
 
 		pinctrl_usdhc2: usdhc2grp {
 			fsl,pins = <
-				MX6QDL_PAD_SD2_CMD__SD2_CMD		0x17059
-				MX6QDL_PAD_SD2_CLK__SD2_CLK		0x10059
-				MX6QDL_PAD_SD2_DAT0__SD2_DATA0		0x17059
-				MX6QDL_PAD_SD2_DAT1__SD2_DATA1		0x17059
-				MX6QDL_PAD_SD2_DAT2__SD2_DATA2		0x17059
-				MX6QDL_PAD_SD2_DAT3__SD2_DATA3		0x17059
+				MX6QDL_PAD_SD2_CMD__SD2_CMD		0x17069
+				MX6QDL_PAD_SD2_CLK__SD2_CLK		0x10069
+				MX6QDL_PAD_SD2_DAT0__SD2_DATA0		0x17069
+				MX6QDL_PAD_SD2_DAT1__SD2_DATA1		0x17069
+				MX6QDL_PAD_SD2_DAT2__SD2_DATA2		0x17069
+				MX6QDL_PAD_SD2_DAT3__SD2_DATA3		0x17069
 				MX6QDL_PAD_NANDF_D4__SD2_DATA4		0x17059
 				MX6QDL_PAD_NANDF_D5__SD2_DATA5		0x17059
 				MX6QDL_PAD_NANDF_D6__SD2_DATA6		0x17059
diff --git a/arch/arm/boot/dts/imx6sl-evk.dts b/arch/arm/boot/dts/imx6sl-evk.dts
index 5c829c3..0b01cda 100644
--- a/arch/arm/boot/dts/imx6sl-evk.dts
+++ b/arch/arm/boot/dts/imx6sl-evk.dts
@@ -773,12 +773,12 @@
 
 		pinctrl_usdhc3: usdhc3grp {
 			fsl,pins = <
-				MX6SL_PAD_SD3_CMD__SD3_CMD		0x17059
-				MX6SL_PAD_SD3_CLK__SD3_CLK		0x10059
-				MX6SL_PAD_SD3_DAT0__SD3_DATA0		0x17059
-				MX6SL_PAD_SD3_DAT1__SD3_DATA1		0x17059
-				MX6SL_PAD_SD3_DAT2__SD3_DATA2		0x17059
-				MX6SL_PAD_SD3_DAT3__SD3_DATA3		0x17059
+				MX6SL_PAD_SD3_CMD__SD3_CMD		0x17069
+				MX6SL_PAD_SD3_CLK__SD3_CLK		0x10069
+				MX6SL_PAD_SD3_DAT0__SD3_DATA0		0x17069
+				MX6SL_PAD_SD3_DAT1__SD3_DATA1		0x17069
+				MX6SL_PAD_SD3_DAT2__SD3_DATA2		0x17069
+				MX6SL_PAD_SD3_DAT3__SD3_DATA3		0x17069
 				MX6SL_PAD_SD1_DAT2__GPIO5_IO13  0x13059   // reserve two pins from sd1 for wl8 gpio, this is pulled low at reset for WL_EN
 				MX6SL_PAD_SD1_DAT1__GPIO5_IO08  0x13059   // this is for wl_irq which driver will configure as an input with a pull down
 			>;
-- 
1.7.9.5

