

================================================================
== Vivado HLS Report for 'shuffle_96_p'
================================================================
* Date:           Fri Dec 21 19:45:33 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       try_single_function
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.04|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  25345|  25345|  25345|  25345|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  25344|  25344|       132|          -|          -|   192|    no    |
        | + Loop 1.1      |    120|    120|        20|          -|          -|     6|    no    |
        |  ++ Loop 1.1.1  |     18|     18|         3|          -|          -|     6|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / (!exitcond4)
	2  / (exitcond4)
14 --> 
	15  / (!exitcond & !tmp_2018)
	16  / (!exitcond & tmp_2018)
	13  / (exitcond)
15 --> 
	17  / true
16 --> 
	17  / true
17 --> 
	14  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_18 (27)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:1246
:0  br label %.loopexit


 <State 2>: 3.29ns
ST_2: co (29)  [1/1] 0.00ns
.loopexit:0  %co = phi i8 [ 0, %0 ], [ %co_25, %.loopexit.loopexit ]

ST_2: tmp_2018 (30)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1246
.loopexit:1  %tmp_2018 = trunc i8 %co to i1

ST_2: tmp_s (31)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1246
.loopexit:2  %tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %co, i3 0)

ST_2: p_shl_cast (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1246
.loopexit:3  %p_shl_cast = zext i11 %tmp_s to i12

ST_2: tmp_464 (33)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1246
.loopexit:4  %tmp_464 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %co, i1 false)

ST_2: p_shl1_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.loopexit:5  %p_shl1_cast = zext i9 %tmp_464 to i12

ST_2: tmp_465 (35)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:1249
.loopexit:6  %tmp_465 = sub i12 %p_shl_cast, %p_shl1_cast

ST_2: tmp_521_cast (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.loopexit:7  %tmp_521_cast = sext i12 %tmp_465 to i13

ST_2: exitcond5 (37)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:1246
.loopexit:8  %exitcond5 = icmp eq i8 %co, -64

ST_2: empty (38)  [1/1] 0.00ns
.loopexit:9  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 192, i64 192, i64 192)

ST_2: co_25 (39)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1246
.loopexit:10  %co_25 = add i8 1, %co

ST_2: StgValue_30 (40)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1246
.loopexit:11  br i1 %exitcond5, label %5, label %.preheader6.preheader

ST_2: p_lshr_f_cast (42)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6.preheader:0  %p_lshr_f_cast = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %co, i32 1, i32 7)

ST_2: arrayNo (49)  [11/11] 3.29ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6.preheader:7  %arrayNo = urem i7 %p_lshr_f_cast, 24

ST_2: StgValue_33 (171)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1254
:0  ret void


 <State 3>: 3.29ns
ST_3: arrayNo (49)  [10/11] 3.29ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6.preheader:7  %arrayNo = urem i7 %p_lshr_f_cast, 24


 <State 4>: 3.29ns
ST_4: arrayNo (49)  [9/11] 3.29ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6.preheader:7  %arrayNo = urem i7 %p_lshr_f_cast, 24


 <State 5>: 3.29ns
ST_5: arrayNo (49)  [8/11] 3.29ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6.preheader:7  %arrayNo = urem i7 %p_lshr_f_cast, 24


 <State 6>: 3.29ns
ST_6: arrayNo (49)  [7/11] 3.29ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6.preheader:7  %arrayNo = urem i7 %p_lshr_f_cast, 24


 <State 7>: 3.29ns
ST_7: arrayNo (49)  [6/11] 3.29ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6.preheader:7  %arrayNo = urem i7 %p_lshr_f_cast, 24


 <State 8>: 3.29ns
ST_8: arrayNo (49)  [5/11] 3.29ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6.preheader:7  %arrayNo = urem i7 %p_lshr_f_cast, 24


 <State 9>: 3.29ns
ST_9: arrayNo (49)  [4/11] 3.29ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6.preheader:7  %arrayNo = urem i7 %p_lshr_f_cast, 24


 <State 10>: 3.29ns
ST_10: arrayNo (49)  [3/11] 3.29ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6.preheader:7  %arrayNo = urem i7 %p_lshr_f_cast, 24


 <State 11>: 6.77ns
ST_11: arrayNo (49)  [2/11] 3.29ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6.preheader:7  %arrayNo = urem i7 %p_lshr_f_cast, 24

ST_11: zext_cast (51)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6.preheader:9  %zext_cast = zext i7 %p_lshr_f_cast to i16

ST_11: mul (52)  [1/1] 6.77ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6.preheader:10  %mul = mul i16 %zext_cast, 171

ST_11: tmp_2019 (53)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6.preheader:11  %tmp_2019 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %mul, i32 12, i32 15)


 <State 12>: 3.29ns
ST_12: tmp_466 (43)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6.preheader:1  %tmp_466 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %p_lshr_f_cast, i3 0)

ST_12: p_shl4_cast (44)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6.preheader:2  %p_shl4_cast = zext i10 %tmp_466 to i11

ST_12: tmp_467 (45)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6.preheader:3  %tmp_467 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %p_lshr_f_cast, i1 false)

ST_12: p_shl5_cast (46)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6.preheader:4  %p_shl5_cast = zext i8 %tmp_467 to i11

ST_12: tmp_468 (47)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6.preheader:5  %tmp_468 = sub i11 %p_shl4_cast, %p_shl5_cast

ST_12: tmp_526_cast (48)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6.preheader:6  %tmp_526_cast = sext i11 %tmp_468 to i12

ST_12: arrayNo (49)  [1/11] 3.29ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6.preheader:7  %arrayNo = urem i7 %p_lshr_f_cast, 24

ST_12: arrayNo_cast (50)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6.preheader:8  %arrayNo_cast = zext i7 %arrayNo to i9

ST_12: tmp_2020 (54)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6.preheader:12  %tmp_2020 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_2019, i3 0)

ST_12: tmp_469 (55)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6.preheader:13  %tmp_469 = sext i7 %tmp_2020 to i10

ST_12: p_shl2_cast (56)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6.preheader:14  %p_shl2_cast = zext i10 %tmp_469 to i11

ST_12: tmp_2021 (57)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6.preheader:15  %tmp_2021 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_2019, i1 false)

ST_12: tmp_470 (58)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6.preheader:16  %tmp_470 = sext i5 %tmp_2021 to i8

ST_12: p_shl3_cast (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6.preheader:17  %p_shl3_cast = zext i8 %tmp_470 to i11

ST_12: tmp_471 (60)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6.preheader:18  %tmp_471 = sub i11 %p_shl2_cast, %p_shl3_cast

ST_12: tmp_531_cast (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6.preheader:19  %tmp_531_cast = sext i11 %tmp_471 to i12

ST_12: StgValue_62 (62)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:1247
.preheader6.preheader:20  br label %.preheader6


 <State 13>: 4.67ns
ST_13: h (64)  [1/1] 0.00ns
.preheader6:0  %h = phi i3 [ 0, %.preheader6.preheader ], [ %h_25, %.preheader6.loopexit ]

ST_13: h_cast2_cast1 (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6:1  %h_cast2_cast1 = zext i3 %h to i13

ST_13: h_cast2_cast (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6:2  %h_cast2_cast = zext i3 %h to i12

ST_13: tmp_472 (67)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6:3  %tmp_472 = add i12 %h_cast2_cast, %tmp_526_cast

ST_13: tmp_2022 (68)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6:4  %tmp_2022 = trunc i12 %tmp_472 to i10

ST_13: p_shl10_cast (69)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6:5  %p_shl10_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_2022, i3 0)

ST_13: p_shl11_cast (70)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6:6  %p_shl11_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_472, i1 false)

ST_13: tmp_473 (71)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6:7  %tmp_473 = sub i13 %p_shl10_cast, %p_shl11_cast

ST_13: tmp_474 (72)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6:8  %tmp_474 = add i13 %h_cast2_cast1, %tmp_521_cast

ST_13: tmp_2023 (73)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6:9  %tmp_2023 = trunc i13 %tmp_474 to i11

ST_13: p_shl8_cast (74)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6:10  %p_shl8_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_2023, i3 0)

ST_13: p_shl9_cast (75)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6:11  %p_shl9_cast = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %tmp_474, i1 false)

ST_13: tmp_475 (76)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6:12  %tmp_475 = sub i14 %p_shl8_cast, %p_shl9_cast

ST_13: tmp_476 (77)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6:13  %tmp_476 = add i12 %h_cast2_cast, %tmp_531_cast

ST_13: tmp_2024 (78)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6:14  %tmp_2024 = trunc i12 %tmp_476 to i6

ST_13: p_shl6_cast (79)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6:15  %p_shl6_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_2024, i3 0)

ST_13: tmp_2025 (80)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6:16  %tmp_2025 = trunc i12 %tmp_476 to i8

ST_13: p_shl7_cast (81)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6:17  %p_shl7_cast = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_2025, i1 false)

ST_13: tmp_477 (82)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader6:18  %tmp_477 = sub i9 %p_shl6_cast, %p_shl7_cast

ST_13: exitcond4 (83)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1247
.preheader6:19  %exitcond4 = icmp eq i3 %h, -2

ST_13: empty_455 (84)  [1/1] 0.00ns
.preheader6:20  %empty_455 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

ST_13: h_25 (85)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:1247
.preheader6:21  %h_25 = add i3 1, %h

ST_13: StgValue_85 (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1247
.preheader6:22  br i1 %exitcond4, label %.loopexit.loopexit, label %.preheader.preheader

ST_13: StgValue_86 (88)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader.preheader:0  br label %.preheader

ST_13: StgValue_87 (169)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 14>: 5.59ns
ST_14: w (90)  [1/1] 0.00ns
.preheader:0  %w = phi i3 [ %w_35, %4 ], [ 0, %.preheader.preheader ]

ST_14: w_cast1_cast1 (91)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader:1  %w_cast1_cast1 = zext i3 %w to i9

ST_14: w_cast1_cast2 (92)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader:2  %w_cast1_cast2 = zext i3 %w to i14

ST_14: w_cast1_cast (93)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader:3  %w_cast1_cast = zext i3 %w to i13

ST_14: tmp_478 (94)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader:4  %tmp_478 = add i13 %tmp_473, %w_cast1_cast

ST_14: tmp_544_cast (95)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader:5  %tmp_544_cast = zext i13 %tmp_478 to i32

ST_14: left_V_addr (96)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader:6  %left_V_addr = getelementptr [3456 x i8]* %left_V, i32 0, i32 %tmp_544_cast

ST_14: tmp_479 (97)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader:7  %tmp_479 = add i14 %tmp_475, %w_cast1_cast2

ST_14: tmp_545_cast (98)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader:8  %tmp_545_cast = zext i14 %tmp_479 to i32

ST_14: output_V_addr (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader:9  %output_V_addr = getelementptr [6912 x i8]* %output_V, i32 0, i32 %tmp_545_cast

ST_14: tmp_480 (100)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader:10  %tmp_480 = add i9 %tmp_477, %w_cast1_cast1

ST_14: tmp_546_cast (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader:11  %tmp_546_cast = zext i9 %tmp_480 to i32

ST_14: buffer1_1_96_4x4_p_V (102)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader:12  %buffer1_1_96_4x4_p_V = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_24, i32 0, i32 %tmp_546_cast

ST_14: buffer1_1_96_4x4_p_V_358 (103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader:13  %buffer1_1_96_4x4_p_V_358 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_22, i32 0, i32 %tmp_546_cast

ST_14: buffer1_1_96_4x4_p_V_359 (104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader:14  %buffer1_1_96_4x4_p_V_359 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_13, i32 0, i32 %tmp_546_cast

ST_14: buffer1_1_96_4x4_p_V_360 (105)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader:15  %buffer1_1_96_4x4_p_V_360 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_16, i32 0, i32 %tmp_546_cast

ST_14: buffer1_1_96_4x4_p_V_361 (106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader:16  %buffer1_1_96_4x4_p_V_361 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_3, i32 0, i32 %tmp_546_cast

ST_14: buffer1_1_96_4x4_p_V_362 (107)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader:17  %buffer1_1_96_4x4_p_V_362 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_5, i32 0, i32 %tmp_546_cast

ST_14: buffer1_1_96_4x4_p_V_363 (108)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader:18  %buffer1_1_96_4x4_p_V_363 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_23, i32 0, i32 %tmp_546_cast

ST_14: buffer1_1_96_4x4_p_V_364 (109)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader:19  %buffer1_1_96_4x4_p_V_364 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_20, i32 0, i32 %tmp_546_cast

ST_14: buffer1_1_96_4x4_p_V_365 (110)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader:20  %buffer1_1_96_4x4_p_V_365 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_18, i32 0, i32 %tmp_546_cast

ST_14: buffer1_1_96_4x4_p_V_366 (111)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader:21  %buffer1_1_96_4x4_p_V_366 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_21, i32 0, i32 %tmp_546_cast

ST_14: buffer1_1_96_4x4_p_V_367 (112)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader:22  %buffer1_1_96_4x4_p_V_367 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_6, i32 0, i32 %tmp_546_cast

ST_14: buffer1_1_96_4x4_p_V_368 (113)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader:23  %buffer1_1_96_4x4_p_V_368 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_8, i32 0, i32 %tmp_546_cast

ST_14: buffer1_1_96_4x4_p_V_369 (114)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader:24  %buffer1_1_96_4x4_p_V_369 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_15, i32 0, i32 %tmp_546_cast

ST_14: buffer1_1_96_4x4_p_V_370 (115)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader:25  %buffer1_1_96_4x4_p_V_370 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_7, i32 0, i32 %tmp_546_cast

ST_14: buffer1_1_96_4x4_p_V_371 (116)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader:26  %buffer1_1_96_4x4_p_V_371 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_14, i32 0, i32 %tmp_546_cast

ST_14: buffer1_1_96_4x4_p_V_372 (117)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader:27  %buffer1_1_96_4x4_p_V_372 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_4, i32 0, i32 %tmp_546_cast

ST_14: buffer1_1_96_4x4_p_V_373 (118)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader:28  %buffer1_1_96_4x4_p_V_373 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_19, i32 0, i32 %tmp_546_cast

ST_14: buffer1_1_96_4x4_p_V_374 (119)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader:29  %buffer1_1_96_4x4_p_V_374 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_11, i32 0, i32 %tmp_546_cast

ST_14: buffer1_1_96_4x4_p_V_375 (120)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader:30  %buffer1_1_96_4x4_p_V_375 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_2, i32 0, i32 %tmp_546_cast

ST_14: buffer1_1_96_4x4_p_V_376 (121)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader:31  %buffer1_1_96_4x4_p_V_376 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_17, i32 0, i32 %tmp_546_cast

ST_14: buffer1_1_96_4x4_p_V_377 (122)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader:32  %buffer1_1_96_4x4_p_V_377 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_10, i32 0, i32 %tmp_546_cast

ST_14: buffer1_1_96_4x4_p_V_378 (123)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader:33  %buffer1_1_96_4x4_p_V_378 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_12, i32 0, i32 %tmp_546_cast

ST_14: buffer1_1_96_4x4_p_V_379 (124)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader:34  %buffer1_1_96_4x4_p_V_379 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_9, i32 0, i32 %tmp_546_cast

ST_14: buffer1_1_96_4x4_p_V_380 (125)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
.preheader:35  %buffer1_1_96_4x4_p_V_380 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_1, i32 0, i32 %tmp_546_cast

ST_14: exitcond (126)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1248
.preheader:36  %exitcond = icmp eq i3 %w, -2

ST_14: empty_456 (127)  [1/1] 0.00ns
.preheader:37  %empty_456 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

ST_14: w_35 (128)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:1248
.preheader:38  %w_35 = add i3 %w, 1

ST_14: StgValue_127 (129)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1248
.preheader:39  br i1 %exitcond, label %.preheader6.loopexit, label %1

ST_14: StgValue_128 (131)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
:0  br i1 %tmp_2018, label %3, label %2

ST_14: left_V_load (133)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:0  %left_V_load = load i8* %left_V_addr, align 1

ST_14: buffer1_1_96_4x4_p_V_381 (136)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:0  %buffer1_1_96_4x4_p_V_381 = load i8* %buffer1_1_96_4x4_p_V, align 1

ST_14: buffer1_1_96_4x4_p_V_382 (137)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:1  %buffer1_1_96_4x4_p_V_382 = load i8* %buffer1_1_96_4x4_p_V_380, align 1

ST_14: buffer1_1_96_4x4_p_V_383 (138)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:2  %buffer1_1_96_4x4_p_V_383 = load i8* %buffer1_1_96_4x4_p_V_375, align 1

ST_14: buffer1_1_96_4x4_p_V_384 (139)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:3  %buffer1_1_96_4x4_p_V_384 = load i8* %buffer1_1_96_4x4_p_V_361, align 1

ST_14: buffer1_1_96_4x4_p_V_385 (140)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:4  %buffer1_1_96_4x4_p_V_385 = load i8* %buffer1_1_96_4x4_p_V_372, align 1

ST_14: buffer1_1_96_4x4_p_V_386 (141)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:5  %buffer1_1_96_4x4_p_V_386 = load i8* %buffer1_1_96_4x4_p_V_362, align 1

ST_14: buffer1_1_96_4x4_p_V_387 (142)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:6  %buffer1_1_96_4x4_p_V_387 = load i8* %buffer1_1_96_4x4_p_V_367, align 1

ST_14: buffer1_1_96_4x4_p_V_388 (143)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:7  %buffer1_1_96_4x4_p_V_388 = load i8* %buffer1_1_96_4x4_p_V_370, align 1

ST_14: buffer1_1_96_4x4_p_V_389 (144)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:8  %buffer1_1_96_4x4_p_V_389 = load i8* %buffer1_1_96_4x4_p_V_368, align 1

ST_14: buffer1_1_96_4x4_p_V_390 (145)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:9  %buffer1_1_96_4x4_p_V_390 = load i8* %buffer1_1_96_4x4_p_V_379, align 1

ST_14: buffer1_1_96_4x4_p_V_391 (146)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:10  %buffer1_1_96_4x4_p_V_391 = load i8* %buffer1_1_96_4x4_p_V_377, align 1

ST_14: buffer1_1_96_4x4_p_V_392 (147)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:11  %buffer1_1_96_4x4_p_V_392 = load i8* %buffer1_1_96_4x4_p_V_374, align 1

ST_14: buffer1_1_96_4x4_p_V_393 (148)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:12  %buffer1_1_96_4x4_p_V_393 = load i8* %buffer1_1_96_4x4_p_V_378, align 1

ST_14: buffer1_1_96_4x4_p_V_394 (149)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:13  %buffer1_1_96_4x4_p_V_394 = load i8* %buffer1_1_96_4x4_p_V_359, align 1

ST_14: buffer1_1_96_4x4_p_V_395 (150)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:14  %buffer1_1_96_4x4_p_V_395 = load i8* %buffer1_1_96_4x4_p_V_371, align 1

ST_14: buffer1_1_96_4x4_p_V_396 (151)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:15  %buffer1_1_96_4x4_p_V_396 = load i8* %buffer1_1_96_4x4_p_V_369, align 1

ST_14: buffer1_1_96_4x4_p_V_397 (152)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:16  %buffer1_1_96_4x4_p_V_397 = load i8* %buffer1_1_96_4x4_p_V_360, align 1

ST_14: buffer1_1_96_4x4_p_V_398 (153)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:17  %buffer1_1_96_4x4_p_V_398 = load i8* %buffer1_1_96_4x4_p_V_376, align 1

ST_14: buffer1_1_96_4x4_p_V_399 (154)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:18  %buffer1_1_96_4x4_p_V_399 = load i8* %buffer1_1_96_4x4_p_V_365, align 1

ST_14: buffer1_1_96_4x4_p_V_400 (155)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:19  %buffer1_1_96_4x4_p_V_400 = load i8* %buffer1_1_96_4x4_p_V_373, align 1

ST_14: buffer1_1_96_4x4_p_V_401 (156)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:20  %buffer1_1_96_4x4_p_V_401 = load i8* %buffer1_1_96_4x4_p_V_364, align 1

ST_14: buffer1_1_96_4x4_p_V_402 (157)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:21  %buffer1_1_96_4x4_p_V_402 = load i8* %buffer1_1_96_4x4_p_V_366, align 1

ST_14: buffer1_1_96_4x4_p_V_403 (158)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:22  %buffer1_1_96_4x4_p_V_403 = load i8* %buffer1_1_96_4x4_p_V_358, align 1

ST_14: buffer1_1_96_4x4_p_V_404 (159)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:23  %buffer1_1_96_4x4_p_V_404 = load i8* %buffer1_1_96_4x4_p_V_363, align 1

ST_14: StgValue_154 (167)  [1/1] 0.00ns
.preheader6.loopexit:0  br label %.preheader6


 <State 15>: 4.84ns
ST_15: left_V_load (133)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:0  %left_V_load = load i8* %left_V_addr, align 1

ST_15: StgValue_156 (134)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:1249
:1  br label %4


 <State 16>: 8.04ns
ST_16: buffer1_1_96_4x4_p_V_381 (136)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:0  %buffer1_1_96_4x4_p_V_381 = load i8* %buffer1_1_96_4x4_p_V, align 1

ST_16: buffer1_1_96_4x4_p_V_382 (137)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:1  %buffer1_1_96_4x4_p_V_382 = load i8* %buffer1_1_96_4x4_p_V_380, align 1

ST_16: buffer1_1_96_4x4_p_V_383 (138)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:2  %buffer1_1_96_4x4_p_V_383 = load i8* %buffer1_1_96_4x4_p_V_375, align 1

ST_16: buffer1_1_96_4x4_p_V_384 (139)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:3  %buffer1_1_96_4x4_p_V_384 = load i8* %buffer1_1_96_4x4_p_V_361, align 1

ST_16: buffer1_1_96_4x4_p_V_385 (140)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:4  %buffer1_1_96_4x4_p_V_385 = load i8* %buffer1_1_96_4x4_p_V_372, align 1

ST_16: buffer1_1_96_4x4_p_V_386 (141)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:5  %buffer1_1_96_4x4_p_V_386 = load i8* %buffer1_1_96_4x4_p_V_362, align 1

ST_16: buffer1_1_96_4x4_p_V_387 (142)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:6  %buffer1_1_96_4x4_p_V_387 = load i8* %buffer1_1_96_4x4_p_V_367, align 1

ST_16: buffer1_1_96_4x4_p_V_388 (143)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:7  %buffer1_1_96_4x4_p_V_388 = load i8* %buffer1_1_96_4x4_p_V_370, align 1

ST_16: buffer1_1_96_4x4_p_V_389 (144)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:8  %buffer1_1_96_4x4_p_V_389 = load i8* %buffer1_1_96_4x4_p_V_368, align 1

ST_16: buffer1_1_96_4x4_p_V_390 (145)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:9  %buffer1_1_96_4x4_p_V_390 = load i8* %buffer1_1_96_4x4_p_V_379, align 1

ST_16: buffer1_1_96_4x4_p_V_391 (146)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:10  %buffer1_1_96_4x4_p_V_391 = load i8* %buffer1_1_96_4x4_p_V_377, align 1

ST_16: buffer1_1_96_4x4_p_V_392 (147)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:11  %buffer1_1_96_4x4_p_V_392 = load i8* %buffer1_1_96_4x4_p_V_374, align 1

ST_16: buffer1_1_96_4x4_p_V_393 (148)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:12  %buffer1_1_96_4x4_p_V_393 = load i8* %buffer1_1_96_4x4_p_V_378, align 1

ST_16: buffer1_1_96_4x4_p_V_394 (149)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:13  %buffer1_1_96_4x4_p_V_394 = load i8* %buffer1_1_96_4x4_p_V_359, align 1

ST_16: buffer1_1_96_4x4_p_V_395 (150)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:14  %buffer1_1_96_4x4_p_V_395 = load i8* %buffer1_1_96_4x4_p_V_371, align 1

ST_16: buffer1_1_96_4x4_p_V_396 (151)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:15  %buffer1_1_96_4x4_p_V_396 = load i8* %buffer1_1_96_4x4_p_V_369, align 1

ST_16: buffer1_1_96_4x4_p_V_397 (152)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:16  %buffer1_1_96_4x4_p_V_397 = load i8* %buffer1_1_96_4x4_p_V_360, align 1

ST_16: buffer1_1_96_4x4_p_V_398 (153)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:17  %buffer1_1_96_4x4_p_V_398 = load i8* %buffer1_1_96_4x4_p_V_376, align 1

ST_16: buffer1_1_96_4x4_p_V_399 (154)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:18  %buffer1_1_96_4x4_p_V_399 = load i8* %buffer1_1_96_4x4_p_V_365, align 1

ST_16: buffer1_1_96_4x4_p_V_400 (155)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:19  %buffer1_1_96_4x4_p_V_400 = load i8* %buffer1_1_96_4x4_p_V_373, align 1

ST_16: buffer1_1_96_4x4_p_V_401 (156)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:20  %buffer1_1_96_4x4_p_V_401 = load i8* %buffer1_1_96_4x4_p_V_364, align 1

ST_16: buffer1_1_96_4x4_p_V_402 (157)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:21  %buffer1_1_96_4x4_p_V_402 = load i8* %buffer1_1_96_4x4_p_V_366, align 1

ST_16: buffer1_1_96_4x4_p_V_403 (158)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:22  %buffer1_1_96_4x4_p_V_403 = load i8* %buffer1_1_96_4x4_p_V_358, align 1

ST_16: buffer1_1_96_4x4_p_V_404 (159)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1249
:23  %buffer1_1_96_4x4_p_V_404 = load i8* %buffer1_1_96_4x4_p_V_363, align 1

ST_16: tmp (160)  [1/1] 3.20ns  loc: acceleartor_hls_padding/components.cpp:1249
:24  %tmp = call i8 @_ssdm_op_Mux.ap_auto.24i8.i9(i8 %buffer1_1_96_4x4_p_V_381, i8 %buffer1_1_96_4x4_p_V_382, i8 %buffer1_1_96_4x4_p_V_383, i8 %buffer1_1_96_4x4_p_V_384, i8 %buffer1_1_96_4x4_p_V_385, i8 %buffer1_1_96_4x4_p_V_386, i8 %buffer1_1_96_4x4_p_V_387, i8 %buffer1_1_96_4x4_p_V_388, i8 %buffer1_1_96_4x4_p_V_389, i8 %buffer1_1_96_4x4_p_V_390, i8 %buffer1_1_96_4x4_p_V_391, i8 %buffer1_1_96_4x4_p_V_392, i8 %buffer1_1_96_4x4_p_V_393, i8 %buffer1_1_96_4x4_p_V_394, i8 %buffer1_1_96_4x4_p_V_395, i8 %buffer1_1_96_4x4_p_V_396, i8 %buffer1_1_96_4x4_p_V_397, i8 %buffer1_1_96_4x4_p_V_398, i8 %buffer1_1_96_4x4_p_V_399, i8 %buffer1_1_96_4x4_p_V_400, i8 %buffer1_1_96_4x4_p_V_401, i8 %buffer1_1_96_4x4_p_V_402, i8 %buffer1_1_96_4x4_p_V_403, i8 %buffer1_1_96_4x4_p_V_404, i9 %arrayNo_cast)

ST_16: StgValue_182 (161)  [1/1] 1.59ns
:25  br label %4


 <State 17>: 3.25ns
ST_17: storemerge (163)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1249
:0  %storemerge = phi i8 [ %left_V_load, %2 ], [ %tmp, %3 ]

ST_17: StgValue_184 (164)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1250
:1  store i8 %storemerge, i8* %output_V_addr, align 1

ST_17: StgValue_185 (165)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1248
:2  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ left_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_24]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_17]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_18              (br               ) [ 011111111111111111]
co                       (phi              ) [ 001000000000000000]
tmp_2018                 (trunc            ) [ 000111111111111111]
tmp_s                    (bitconcatenate   ) [ 000000000000000000]
p_shl_cast               (zext             ) [ 000000000000000000]
tmp_464                  (bitconcatenate   ) [ 000000000000000000]
p_shl1_cast              (zext             ) [ 000000000000000000]
tmp_465                  (sub              ) [ 000000000000000000]
tmp_521_cast             (sext             ) [ 000111111111111111]
exitcond5                (icmp             ) [ 001111111111111111]
empty                    (speclooptripcount) [ 000000000000000000]
co_25                    (add              ) [ 011111111111111111]
StgValue_30              (br               ) [ 000000000000000000]
p_lshr_f_cast            (partselect       ) [ 000111111111100000]
StgValue_33              (ret              ) [ 000000000000000000]
zext_cast                (zext             ) [ 000000000000000000]
mul                      (mul              ) [ 000000000000000000]
tmp_2019                 (partselect       ) [ 000000000000100000]
tmp_466                  (bitconcatenate   ) [ 000000000000000000]
p_shl4_cast              (zext             ) [ 000000000000000000]
tmp_467                  (bitconcatenate   ) [ 000000000000000000]
p_shl5_cast              (zext             ) [ 000000000000000000]
tmp_468                  (sub              ) [ 000000000000000000]
tmp_526_cast             (sext             ) [ 000000000000011111]
arrayNo                  (urem             ) [ 000000000000000000]
arrayNo_cast             (zext             ) [ 000000000000011111]
tmp_2020                 (bitconcatenate   ) [ 000000000000000000]
tmp_469                  (sext             ) [ 000000000000000000]
p_shl2_cast              (zext             ) [ 000000000000000000]
tmp_2021                 (bitconcatenate   ) [ 000000000000000000]
tmp_470                  (sext             ) [ 000000000000000000]
p_shl3_cast              (zext             ) [ 000000000000000000]
tmp_471                  (sub              ) [ 000000000000000000]
tmp_531_cast             (sext             ) [ 000000000000011111]
StgValue_62              (br               ) [ 001111111111111111]
h                        (phi              ) [ 000000000000010000]
h_cast2_cast1            (zext             ) [ 000000000000000000]
h_cast2_cast             (zext             ) [ 000000000000000000]
tmp_472                  (add              ) [ 000000000000000000]
tmp_2022                 (trunc            ) [ 000000000000000000]
p_shl10_cast             (bitconcatenate   ) [ 000000000000000000]
p_shl11_cast             (bitconcatenate   ) [ 000000000000000000]
tmp_473                  (sub              ) [ 000000000000001111]
tmp_474                  (add              ) [ 000000000000000000]
tmp_2023                 (trunc            ) [ 000000000000000000]
p_shl8_cast              (bitconcatenate   ) [ 000000000000000000]
p_shl9_cast              (bitconcatenate   ) [ 000000000000000000]
tmp_475                  (sub              ) [ 000000000000001111]
tmp_476                  (add              ) [ 000000000000000000]
tmp_2024                 (trunc            ) [ 000000000000000000]
p_shl6_cast              (bitconcatenate   ) [ 000000000000000000]
tmp_2025                 (trunc            ) [ 000000000000000000]
p_shl7_cast              (bitconcatenate   ) [ 000000000000000000]
tmp_477                  (sub              ) [ 000000000000001111]
exitcond4                (icmp             ) [ 001111111111111111]
empty_455                (speclooptripcount) [ 000000000000000000]
h_25                     (add              ) [ 001111111111111111]
StgValue_85              (br               ) [ 000000000000000000]
StgValue_86              (br               ) [ 001111111111111111]
StgValue_87              (br               ) [ 011111111111111111]
w                        (phi              ) [ 000000000000001000]
w_cast1_cast1            (zext             ) [ 000000000000000000]
w_cast1_cast2            (zext             ) [ 000000000000000000]
w_cast1_cast             (zext             ) [ 000000000000000000]
tmp_478                  (add              ) [ 000000000000000000]
tmp_544_cast             (zext             ) [ 000000000000000000]
left_V_addr              (getelementptr    ) [ 000000000000000100]
tmp_479                  (add              ) [ 000000000000000000]
tmp_545_cast             (zext             ) [ 000000000000000000]
output_V_addr            (getelementptr    ) [ 000000000000000111]
tmp_480                  (add              ) [ 000000000000000000]
tmp_546_cast             (zext             ) [ 000000000000000000]
buffer1_1_96_4x4_p_V     (getelementptr    ) [ 000000000000000010]
buffer1_1_96_4x4_p_V_358 (getelementptr    ) [ 000000000000000010]
buffer1_1_96_4x4_p_V_359 (getelementptr    ) [ 000000000000000010]
buffer1_1_96_4x4_p_V_360 (getelementptr    ) [ 000000000000000010]
buffer1_1_96_4x4_p_V_361 (getelementptr    ) [ 000000000000000010]
buffer1_1_96_4x4_p_V_362 (getelementptr    ) [ 000000000000000010]
buffer1_1_96_4x4_p_V_363 (getelementptr    ) [ 000000000000000010]
buffer1_1_96_4x4_p_V_364 (getelementptr    ) [ 000000000000000010]
buffer1_1_96_4x4_p_V_365 (getelementptr    ) [ 000000000000000010]
buffer1_1_96_4x4_p_V_366 (getelementptr    ) [ 000000000000000010]
buffer1_1_96_4x4_p_V_367 (getelementptr    ) [ 000000000000000010]
buffer1_1_96_4x4_p_V_368 (getelementptr    ) [ 000000000000000010]
buffer1_1_96_4x4_p_V_369 (getelementptr    ) [ 000000000000000010]
buffer1_1_96_4x4_p_V_370 (getelementptr    ) [ 000000000000000010]
buffer1_1_96_4x4_p_V_371 (getelementptr    ) [ 000000000000000010]
buffer1_1_96_4x4_p_V_372 (getelementptr    ) [ 000000000000000010]
buffer1_1_96_4x4_p_V_373 (getelementptr    ) [ 000000000000000010]
buffer1_1_96_4x4_p_V_374 (getelementptr    ) [ 000000000000000010]
buffer1_1_96_4x4_p_V_375 (getelementptr    ) [ 000000000000000010]
buffer1_1_96_4x4_p_V_376 (getelementptr    ) [ 000000000000000010]
buffer1_1_96_4x4_p_V_377 (getelementptr    ) [ 000000000000000010]
buffer1_1_96_4x4_p_V_378 (getelementptr    ) [ 000000000000000010]
buffer1_1_96_4x4_p_V_379 (getelementptr    ) [ 000000000000000010]
buffer1_1_96_4x4_p_V_380 (getelementptr    ) [ 000000000000000010]
exitcond                 (icmp             ) [ 001111111111111111]
empty_456                (speclooptripcount) [ 000000000000000000]
w_35                     (add              ) [ 001111111111111111]
StgValue_127             (br               ) [ 000000000000000000]
StgValue_128             (br               ) [ 000000000000000000]
StgValue_154             (br               ) [ 001111111111111111]
left_V_load              (load             ) [ 001111111111111111]
StgValue_156             (br               ) [ 001111111111111111]
buffer1_1_96_4x4_p_V_381 (load             ) [ 000000000000000000]
buffer1_1_96_4x4_p_V_382 (load             ) [ 000000000000000000]
buffer1_1_96_4x4_p_V_383 (load             ) [ 000000000000000000]
buffer1_1_96_4x4_p_V_384 (load             ) [ 000000000000000000]
buffer1_1_96_4x4_p_V_385 (load             ) [ 000000000000000000]
buffer1_1_96_4x4_p_V_386 (load             ) [ 000000000000000000]
buffer1_1_96_4x4_p_V_387 (load             ) [ 000000000000000000]
buffer1_1_96_4x4_p_V_388 (load             ) [ 000000000000000000]
buffer1_1_96_4x4_p_V_389 (load             ) [ 000000000000000000]
buffer1_1_96_4x4_p_V_390 (load             ) [ 000000000000000000]
buffer1_1_96_4x4_p_V_391 (load             ) [ 000000000000000000]
buffer1_1_96_4x4_p_V_392 (load             ) [ 000000000000000000]
buffer1_1_96_4x4_p_V_393 (load             ) [ 000000000000000000]
buffer1_1_96_4x4_p_V_394 (load             ) [ 000000000000000000]
buffer1_1_96_4x4_p_V_395 (load             ) [ 000000000000000000]
buffer1_1_96_4x4_p_V_396 (load             ) [ 000000000000000000]
buffer1_1_96_4x4_p_V_397 (load             ) [ 000000000000000000]
buffer1_1_96_4x4_p_V_398 (load             ) [ 000000000000000000]
buffer1_1_96_4x4_p_V_399 (load             ) [ 000000000000000000]
buffer1_1_96_4x4_p_V_400 (load             ) [ 000000000000000000]
buffer1_1_96_4x4_p_V_401 (load             ) [ 000000000000000000]
buffer1_1_96_4x4_p_V_402 (load             ) [ 000000000000000000]
buffer1_1_96_4x4_p_V_403 (load             ) [ 000000000000000000]
buffer1_1_96_4x4_p_V_404 (load             ) [ 000000000000000000]
tmp                      (mux              ) [ 001111111111111111]
StgValue_182             (br               ) [ 001111111111111111]
storemerge               (phi              ) [ 000000000000000001]
StgValue_184             (store            ) [ 000000000000000000]
StgValue_185             (br               ) [ 001111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="left_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="left_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buffer1_1_96_4x4_p_V_24">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_24"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buffer1_1_96_4x4_p_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buffer1_1_96_4x4_p_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buffer1_1_96_4x4_p_V_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buffer1_1_96_4x4_p_V_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buffer1_1_96_4x4_p_V_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buffer1_1_96_4x4_p_V_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buffer1_1_96_4x4_p_V_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="buffer1_1_96_4x4_p_V_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="buffer1_1_96_4x4_p_V_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="buffer1_1_96_4x4_p_V_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="buffer1_1_96_4x4_p_V_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="buffer1_1_96_4x4_p_V_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="buffer1_1_96_4x4_p_V_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="buffer1_1_96_4x4_p_V_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="buffer1_1_96_4x4_p_V_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="buffer1_1_96_4x4_p_V_16">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="buffer1_1_96_4x4_p_V_17">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_17"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="buffer1_1_96_4x4_p_V_18">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="buffer1_1_96_4x4_p_V_19">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_19"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="buffer1_1_96_4x4_p_V_20">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_20"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="buffer1_1_96_4x4_p_V_21">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_21"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="buffer1_1_96_4x4_p_V_22">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_22"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="buffer1_1_96_4x4_p_V_23">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_23"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i11.i3"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i13.i1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.24i8.i9"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="left_V_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="13" slack="0"/>
<pin id="118" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="left_V_addr/14 "/>
</bind>
</comp>

<comp id="121" class="1004" name="output_V_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="14" slack="0"/>
<pin id="125" dir="1" index="3" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/14 "/>
</bind>
</comp>

<comp id="128" class="1004" name="buffer1_1_96_4x4_p_V_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="9" slack="0"/>
<pin id="132" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V/14 "/>
</bind>
</comp>

<comp id="135" class="1004" name="buffer1_1_96_4x4_p_V_358_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="9" slack="0"/>
<pin id="139" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_358/14 "/>
</bind>
</comp>

<comp id="142" class="1004" name="buffer1_1_96_4x4_p_V_359_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="9" slack="0"/>
<pin id="146" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_359/14 "/>
</bind>
</comp>

<comp id="149" class="1004" name="buffer1_1_96_4x4_p_V_360_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="9" slack="0"/>
<pin id="153" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_360/14 "/>
</bind>
</comp>

<comp id="156" class="1004" name="buffer1_1_96_4x4_p_V_361_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="9" slack="0"/>
<pin id="160" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_361/14 "/>
</bind>
</comp>

<comp id="163" class="1004" name="buffer1_1_96_4x4_p_V_362_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="9" slack="0"/>
<pin id="167" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_362/14 "/>
</bind>
</comp>

<comp id="170" class="1004" name="buffer1_1_96_4x4_p_V_363_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="9" slack="0"/>
<pin id="174" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_363/14 "/>
</bind>
</comp>

<comp id="177" class="1004" name="buffer1_1_96_4x4_p_V_364_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="9" slack="0"/>
<pin id="181" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_364/14 "/>
</bind>
</comp>

<comp id="184" class="1004" name="buffer1_1_96_4x4_p_V_365_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="9" slack="0"/>
<pin id="188" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_365/14 "/>
</bind>
</comp>

<comp id="191" class="1004" name="buffer1_1_96_4x4_p_V_366_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="9" slack="0"/>
<pin id="195" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_366/14 "/>
</bind>
</comp>

<comp id="198" class="1004" name="buffer1_1_96_4x4_p_V_367_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="9" slack="0"/>
<pin id="202" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_367/14 "/>
</bind>
</comp>

<comp id="205" class="1004" name="buffer1_1_96_4x4_p_V_368_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="9" slack="0"/>
<pin id="209" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_368/14 "/>
</bind>
</comp>

<comp id="212" class="1004" name="buffer1_1_96_4x4_p_V_369_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="9" slack="0"/>
<pin id="216" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_369/14 "/>
</bind>
</comp>

<comp id="219" class="1004" name="buffer1_1_96_4x4_p_V_370_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="9" slack="0"/>
<pin id="223" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_370/14 "/>
</bind>
</comp>

<comp id="226" class="1004" name="buffer1_1_96_4x4_p_V_371_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="9" slack="0"/>
<pin id="230" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_371/14 "/>
</bind>
</comp>

<comp id="233" class="1004" name="buffer1_1_96_4x4_p_V_372_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="9" slack="0"/>
<pin id="237" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_372/14 "/>
</bind>
</comp>

<comp id="240" class="1004" name="buffer1_1_96_4x4_p_V_373_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="9" slack="0"/>
<pin id="244" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_373/14 "/>
</bind>
</comp>

<comp id="247" class="1004" name="buffer1_1_96_4x4_p_V_374_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="9" slack="0"/>
<pin id="251" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_374/14 "/>
</bind>
</comp>

<comp id="254" class="1004" name="buffer1_1_96_4x4_p_V_375_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="9" slack="0"/>
<pin id="258" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_375/14 "/>
</bind>
</comp>

<comp id="261" class="1004" name="buffer1_1_96_4x4_p_V_376_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="9" slack="0"/>
<pin id="265" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_376/14 "/>
</bind>
</comp>

<comp id="268" class="1004" name="buffer1_1_96_4x4_p_V_377_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="9" slack="0"/>
<pin id="272" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_377/14 "/>
</bind>
</comp>

<comp id="275" class="1004" name="buffer1_1_96_4x4_p_V_378_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="9" slack="0"/>
<pin id="279" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_378/14 "/>
</bind>
</comp>

<comp id="282" class="1004" name="buffer1_1_96_4x4_p_V_379_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="9" slack="0"/>
<pin id="286" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_379/14 "/>
</bind>
</comp>

<comp id="289" class="1004" name="buffer1_1_96_4x4_p_V_380_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="9" slack="0"/>
<pin id="293" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_380/14 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="12" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="299" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="left_V_load/14 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_access_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="304" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_381/14 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="309" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_382/14 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_access_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="314" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_383/14 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="319" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_384/14 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_access_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="0"/>
<pin id="323" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="324" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_385/14 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_access_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="329" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_386/14 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_access_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="334" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_387/14 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_access_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="339" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_388/14 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_access_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="344" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_389/14 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_access_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="349" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_390/14 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_access_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="0"/>
<pin id="353" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="354" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_391/14 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_access_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="359" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_392/14 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_access_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="364" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_393/14 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_access_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="369" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_394/14 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_access_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="374" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_395/14 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_access_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="379" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_396/14 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_access_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="0"/>
<pin id="383" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="384" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_397/14 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_access_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="0"/>
<pin id="388" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="389" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_398/14 "/>
</bind>
</comp>

<comp id="391" class="1004" name="grp_access_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="0"/>
<pin id="393" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="394" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_399/14 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_access_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="399" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_400/14 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_access_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="0"/>
<pin id="403" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="404" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_401/14 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_access_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="0"/>
<pin id="408" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="409" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_402/14 "/>
</bind>
</comp>

<comp id="411" class="1004" name="grp_access_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="0"/>
<pin id="413" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="414" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_403/14 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_access_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="0"/>
<pin id="418" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="419" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_404/14 "/>
</bind>
</comp>

<comp id="421" class="1004" name="StgValue_184_access_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="13" slack="2"/>
<pin id="423" dir="0" index="1" bw="8" slack="0"/>
<pin id="424" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_184/17 "/>
</bind>
</comp>

<comp id="425" class="1005" name="co_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="1"/>
<pin id="427" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="429" class="1004" name="co_phi_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="1"/>
<pin id="431" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="432" dir="0" index="2" bw="8" slack="0"/>
<pin id="433" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="434" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="436" class="1005" name="h_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="3" slack="1"/>
<pin id="438" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="440" class="1004" name="h_phi_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="1"/>
<pin id="442" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="443" dir="0" index="2" bw="3" slack="0"/>
<pin id="444" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="445" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/13 "/>
</bind>
</comp>

<comp id="447" class="1005" name="w_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="3" slack="1"/>
<pin id="449" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="451" class="1004" name="w_phi_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="3" slack="0"/>
<pin id="453" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="454" dir="0" index="2" bw="1" slack="1"/>
<pin id="455" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="456" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/14 "/>
</bind>
</comp>

<comp id="458" class="1005" name="storemerge_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="460" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="461" class="1004" name="storemerge_phi_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="1"/>
<pin id="463" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="464" dir="0" index="2" bw="8" slack="1"/>
<pin id="465" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="466" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/17 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_2018_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="0"/>
<pin id="470" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2018/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_s_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="11" slack="0"/>
<pin id="474" dir="0" index="1" bw="8" slack="0"/>
<pin id="475" dir="0" index="2" bw="1" slack="0"/>
<pin id="476" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="p_shl_cast_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="11" slack="0"/>
<pin id="482" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_464_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="9" slack="0"/>
<pin id="486" dir="0" index="1" bw="8" slack="0"/>
<pin id="487" dir="0" index="2" bw="1" slack="0"/>
<pin id="488" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_464/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="p_shl1_cast_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="9" slack="0"/>
<pin id="494" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_465_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="11" slack="0"/>
<pin id="498" dir="0" index="1" bw="9" slack="0"/>
<pin id="499" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_465/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_521_cast_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="12" slack="0"/>
<pin id="504" dir="1" index="1" bw="13" slack="11"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_521_cast/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="exitcond5_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="8" slack="0"/>
<pin id="508" dir="0" index="1" bw="7" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="co_25_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="8" slack="0"/>
<pin id="515" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_25/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="p_lshr_f_cast_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="7" slack="0"/>
<pin id="520" dir="0" index="1" bw="8" slack="0"/>
<pin id="521" dir="0" index="2" bw="1" slack="0"/>
<pin id="522" dir="0" index="3" bw="4" slack="0"/>
<pin id="523" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f_cast/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="grp_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="7" slack="0"/>
<pin id="530" dir="0" index="1" bw="6" slack="0"/>
<pin id="531" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="arrayNo/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="zext_cast_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="7" slack="9"/>
<pin id="536" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_cast/11 "/>
</bind>
</comp>

<comp id="537" class="1004" name="mul_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="7" slack="0"/>
<pin id="539" dir="0" index="1" bw="9" slack="0"/>
<pin id="540" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/11 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_2019_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="4" slack="0"/>
<pin id="545" dir="0" index="1" bw="16" slack="0"/>
<pin id="546" dir="0" index="2" bw="5" slack="0"/>
<pin id="547" dir="0" index="3" bw="5" slack="0"/>
<pin id="548" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2019/11 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_466_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="10" slack="0"/>
<pin id="555" dir="0" index="1" bw="7" slack="10"/>
<pin id="556" dir="0" index="2" bw="1" slack="0"/>
<pin id="557" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_466/12 "/>
</bind>
</comp>

<comp id="560" class="1004" name="p_shl4_cast_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="10" slack="0"/>
<pin id="562" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/12 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_467_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="0"/>
<pin id="566" dir="0" index="1" bw="7" slack="10"/>
<pin id="567" dir="0" index="2" bw="1" slack="0"/>
<pin id="568" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_467/12 "/>
</bind>
</comp>

<comp id="571" class="1004" name="p_shl5_cast_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="8" slack="0"/>
<pin id="573" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/12 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_468_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="10" slack="0"/>
<pin id="577" dir="0" index="1" bw="8" slack="0"/>
<pin id="578" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_468/12 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_526_cast_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="11" slack="0"/>
<pin id="583" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_526_cast/12 "/>
</bind>
</comp>

<comp id="585" class="1004" name="arrayNo_cast_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="6" slack="0"/>
<pin id="587" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo_cast/12 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_2020_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="7" slack="0"/>
<pin id="591" dir="0" index="1" bw="4" slack="1"/>
<pin id="592" dir="0" index="2" bw="1" slack="0"/>
<pin id="593" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2020/12 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_469_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="7" slack="0"/>
<pin id="598" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_469/12 "/>
</bind>
</comp>

<comp id="600" class="1004" name="p_shl2_cast_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="7" slack="0"/>
<pin id="602" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/12 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_2021_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="5" slack="0"/>
<pin id="606" dir="0" index="1" bw="4" slack="1"/>
<pin id="607" dir="0" index="2" bw="1" slack="0"/>
<pin id="608" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2021/12 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_470_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="5" slack="0"/>
<pin id="613" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_470/12 "/>
</bind>
</comp>

<comp id="615" class="1004" name="p_shl3_cast_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="5" slack="0"/>
<pin id="617" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/12 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_471_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="10" slack="0"/>
<pin id="621" dir="0" index="1" bw="8" slack="0"/>
<pin id="622" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_471/12 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_531_cast_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="11" slack="0"/>
<pin id="627" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_531_cast/12 "/>
</bind>
</comp>

<comp id="629" class="1004" name="h_cast2_cast1_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="3" slack="0"/>
<pin id="631" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast2_cast1/13 "/>
</bind>
</comp>

<comp id="633" class="1004" name="h_cast2_cast_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="3" slack="0"/>
<pin id="635" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast2_cast/13 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_472_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="3" slack="0"/>
<pin id="639" dir="0" index="1" bw="11" slack="1"/>
<pin id="640" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_472/13 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_2022_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="12" slack="0"/>
<pin id="644" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2022/13 "/>
</bind>
</comp>

<comp id="646" class="1004" name="p_shl10_cast_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="13" slack="0"/>
<pin id="648" dir="0" index="1" bw="10" slack="0"/>
<pin id="649" dir="0" index="2" bw="1" slack="0"/>
<pin id="650" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl10_cast/13 "/>
</bind>
</comp>

<comp id="654" class="1004" name="p_shl11_cast_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="13" slack="0"/>
<pin id="656" dir="0" index="1" bw="12" slack="0"/>
<pin id="657" dir="0" index="2" bw="1" slack="0"/>
<pin id="658" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl11_cast/13 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_473_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="13" slack="0"/>
<pin id="664" dir="0" index="1" bw="13" slack="0"/>
<pin id="665" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_473/13 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_474_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="3" slack="0"/>
<pin id="670" dir="0" index="1" bw="12" slack="11"/>
<pin id="671" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_474/13 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_2023_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="13" slack="0"/>
<pin id="675" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2023/13 "/>
</bind>
</comp>

<comp id="677" class="1004" name="p_shl8_cast_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="14" slack="0"/>
<pin id="679" dir="0" index="1" bw="11" slack="0"/>
<pin id="680" dir="0" index="2" bw="1" slack="0"/>
<pin id="681" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8_cast/13 "/>
</bind>
</comp>

<comp id="685" class="1004" name="p_shl9_cast_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="14" slack="0"/>
<pin id="687" dir="0" index="1" bw="13" slack="0"/>
<pin id="688" dir="0" index="2" bw="1" slack="0"/>
<pin id="689" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9_cast/13 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_475_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="14" slack="0"/>
<pin id="695" dir="0" index="1" bw="14" slack="0"/>
<pin id="696" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_475/13 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_476_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="3" slack="0"/>
<pin id="701" dir="0" index="1" bw="11" slack="1"/>
<pin id="702" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_476/13 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_2024_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="12" slack="0"/>
<pin id="706" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2024/13 "/>
</bind>
</comp>

<comp id="708" class="1004" name="p_shl6_cast_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="9" slack="0"/>
<pin id="710" dir="0" index="1" bw="6" slack="0"/>
<pin id="711" dir="0" index="2" bw="1" slack="0"/>
<pin id="712" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/13 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_2025_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="12" slack="0"/>
<pin id="718" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2025/13 "/>
</bind>
</comp>

<comp id="720" class="1004" name="p_shl7_cast_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="9" slack="0"/>
<pin id="722" dir="0" index="1" bw="8" slack="0"/>
<pin id="723" dir="0" index="2" bw="1" slack="0"/>
<pin id="724" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7_cast/13 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_477_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="9" slack="0"/>
<pin id="730" dir="0" index="1" bw="9" slack="0"/>
<pin id="731" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_477/13 "/>
</bind>
</comp>

<comp id="734" class="1004" name="exitcond4_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="3" slack="0"/>
<pin id="736" dir="0" index="1" bw="2" slack="0"/>
<pin id="737" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/13 "/>
</bind>
</comp>

<comp id="740" class="1004" name="h_25_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="3" slack="0"/>
<pin id="743" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_25/13 "/>
</bind>
</comp>

<comp id="746" class="1004" name="w_cast1_cast1_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="3" slack="0"/>
<pin id="748" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_cast1_cast1/14 "/>
</bind>
</comp>

<comp id="750" class="1004" name="w_cast1_cast2_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="3" slack="0"/>
<pin id="752" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_cast1_cast2/14 "/>
</bind>
</comp>

<comp id="754" class="1004" name="w_cast1_cast_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="3" slack="0"/>
<pin id="756" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_cast1_cast/14 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_478_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="13" slack="1"/>
<pin id="760" dir="0" index="1" bw="3" slack="0"/>
<pin id="761" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_478/14 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_544_cast_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="13" slack="0"/>
<pin id="765" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_544_cast/14 "/>
</bind>
</comp>

<comp id="768" class="1004" name="tmp_479_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="14" slack="1"/>
<pin id="770" dir="0" index="1" bw="3" slack="0"/>
<pin id="771" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_479/14 "/>
</bind>
</comp>

<comp id="773" class="1004" name="tmp_545_cast_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="14" slack="0"/>
<pin id="775" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_545_cast/14 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp_480_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="9" slack="1"/>
<pin id="780" dir="0" index="1" bw="3" slack="0"/>
<pin id="781" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_480/14 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_546_cast_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="9" slack="0"/>
<pin id="785" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_546_cast/14 "/>
</bind>
</comp>

<comp id="811" class="1004" name="exitcond_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="3" slack="0"/>
<pin id="813" dir="0" index="1" bw="2" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/14 "/>
</bind>
</comp>

<comp id="817" class="1004" name="w_35_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="3" slack="0"/>
<pin id="819" dir="0" index="1" bw="1" slack="0"/>
<pin id="820" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_35/14 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="8" slack="0"/>
<pin id="825" dir="0" index="1" bw="8" slack="0"/>
<pin id="826" dir="0" index="2" bw="8" slack="0"/>
<pin id="827" dir="0" index="3" bw="8" slack="0"/>
<pin id="828" dir="0" index="4" bw="8" slack="0"/>
<pin id="829" dir="0" index="5" bw="8" slack="0"/>
<pin id="830" dir="0" index="6" bw="8" slack="0"/>
<pin id="831" dir="0" index="7" bw="8" slack="0"/>
<pin id="832" dir="0" index="8" bw="8" slack="0"/>
<pin id="833" dir="0" index="9" bw="8" slack="0"/>
<pin id="834" dir="0" index="10" bw="8" slack="0"/>
<pin id="835" dir="0" index="11" bw="8" slack="0"/>
<pin id="836" dir="0" index="12" bw="8" slack="0"/>
<pin id="837" dir="0" index="13" bw="8" slack="0"/>
<pin id="838" dir="0" index="14" bw="8" slack="0"/>
<pin id="839" dir="0" index="15" bw="8" slack="0"/>
<pin id="840" dir="0" index="16" bw="8" slack="0"/>
<pin id="841" dir="0" index="17" bw="8" slack="0"/>
<pin id="842" dir="0" index="18" bw="8" slack="0"/>
<pin id="843" dir="0" index="19" bw="8" slack="0"/>
<pin id="844" dir="0" index="20" bw="8" slack="0"/>
<pin id="845" dir="0" index="21" bw="8" slack="0"/>
<pin id="846" dir="0" index="22" bw="8" slack="0"/>
<pin id="847" dir="0" index="23" bw="8" slack="0"/>
<pin id="848" dir="0" index="24" bw="8" slack="0"/>
<pin id="849" dir="0" index="25" bw="6" slack="3"/>
<pin id="850" dir="1" index="26" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/16 "/>
</bind>
</comp>

<comp id="876" class="1005" name="tmp_2018_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="12"/>
<pin id="878" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2018 "/>
</bind>
</comp>

<comp id="880" class="1005" name="tmp_521_cast_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="13" slack="11"/>
<pin id="882" dir="1" index="1" bw="13" slack="11"/>
</pin_list>
<bind>
<opset="tmp_521_cast "/>
</bind>
</comp>

<comp id="888" class="1005" name="co_25_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="8" slack="0"/>
<pin id="890" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="co_25 "/>
</bind>
</comp>

<comp id="893" class="1005" name="p_lshr_f_cast_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="7" slack="1"/>
<pin id="895" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_lshr_f_cast "/>
</bind>
</comp>

<comp id="901" class="1005" name="tmp_2019_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="4" slack="1"/>
<pin id="903" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2019 "/>
</bind>
</comp>

<comp id="907" class="1005" name="tmp_526_cast_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="12" slack="1"/>
<pin id="909" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_526_cast "/>
</bind>
</comp>

<comp id="912" class="1005" name="arrayNo_cast_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="9" slack="3"/>
<pin id="914" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="arrayNo_cast "/>
</bind>
</comp>

<comp id="917" class="1005" name="tmp_531_cast_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="12" slack="1"/>
<pin id="919" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_531_cast "/>
</bind>
</comp>

<comp id="922" class="1005" name="tmp_473_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="13" slack="1"/>
<pin id="924" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_473 "/>
</bind>
</comp>

<comp id="927" class="1005" name="tmp_475_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="14" slack="1"/>
<pin id="929" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_475 "/>
</bind>
</comp>

<comp id="932" class="1005" name="tmp_477_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="9" slack="1"/>
<pin id="934" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_477 "/>
</bind>
</comp>

<comp id="940" class="1005" name="h_25_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="3" slack="0"/>
<pin id="942" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="h_25 "/>
</bind>
</comp>

<comp id="945" class="1005" name="left_V_addr_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="12" slack="1"/>
<pin id="947" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="left_V_addr "/>
</bind>
</comp>

<comp id="950" class="1005" name="output_V_addr_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="13" slack="2"/>
<pin id="952" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="output_V_addr "/>
</bind>
</comp>

<comp id="955" class="1005" name="buffer1_1_96_4x4_p_V_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="8" slack="1"/>
<pin id="957" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V "/>
</bind>
</comp>

<comp id="960" class="1005" name="buffer1_1_96_4x4_p_V_358_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="8" slack="1"/>
<pin id="962" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_358 "/>
</bind>
</comp>

<comp id="965" class="1005" name="buffer1_1_96_4x4_p_V_359_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="8" slack="1"/>
<pin id="967" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_359 "/>
</bind>
</comp>

<comp id="970" class="1005" name="buffer1_1_96_4x4_p_V_360_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="8" slack="1"/>
<pin id="972" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_360 "/>
</bind>
</comp>

<comp id="975" class="1005" name="buffer1_1_96_4x4_p_V_361_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="8" slack="1"/>
<pin id="977" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_361 "/>
</bind>
</comp>

<comp id="980" class="1005" name="buffer1_1_96_4x4_p_V_362_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="8" slack="1"/>
<pin id="982" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_362 "/>
</bind>
</comp>

<comp id="985" class="1005" name="buffer1_1_96_4x4_p_V_363_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="8" slack="1"/>
<pin id="987" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_363 "/>
</bind>
</comp>

<comp id="990" class="1005" name="buffer1_1_96_4x4_p_V_364_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="8" slack="1"/>
<pin id="992" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_364 "/>
</bind>
</comp>

<comp id="995" class="1005" name="buffer1_1_96_4x4_p_V_365_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="8" slack="1"/>
<pin id="997" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_365 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="buffer1_1_96_4x4_p_V_366_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="8" slack="1"/>
<pin id="1002" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_366 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="buffer1_1_96_4x4_p_V_367_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="8" slack="1"/>
<pin id="1007" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_367 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="buffer1_1_96_4x4_p_V_368_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="8" slack="1"/>
<pin id="1012" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_368 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="buffer1_1_96_4x4_p_V_369_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="8" slack="1"/>
<pin id="1017" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_369 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="buffer1_1_96_4x4_p_V_370_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="8" slack="1"/>
<pin id="1022" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_370 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="buffer1_1_96_4x4_p_V_371_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="8" slack="1"/>
<pin id="1027" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_371 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="buffer1_1_96_4x4_p_V_372_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="8" slack="1"/>
<pin id="1032" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_372 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="buffer1_1_96_4x4_p_V_373_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="8" slack="1"/>
<pin id="1037" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_373 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="buffer1_1_96_4x4_p_V_374_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="8" slack="1"/>
<pin id="1042" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_374 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="buffer1_1_96_4x4_p_V_375_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="8" slack="1"/>
<pin id="1047" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_375 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="buffer1_1_96_4x4_p_V_376_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="8" slack="1"/>
<pin id="1052" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_376 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="buffer1_1_96_4x4_p_V_377_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="8" slack="1"/>
<pin id="1057" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_377 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="buffer1_1_96_4x4_p_V_378_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="8" slack="1"/>
<pin id="1062" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_378 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="buffer1_1_96_4x4_p_V_379_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="8" slack="1"/>
<pin id="1067" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_379 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="buffer1_1_96_4x4_p_V_380_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="8" slack="1"/>
<pin id="1072" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_380 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="w_35_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="3" slack="0"/>
<pin id="1080" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="w_35 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="left_V_load_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="8" slack="1"/>
<pin id="1085" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="left_V_load "/>
</bind>
</comp>

<comp id="1088" class="1005" name="tmp_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="8" slack="1"/>
<pin id="1090" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="110" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="110" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="110" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="48" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="110" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="110" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="110" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="110" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="110" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="50" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="110" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="44" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="110" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="40" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="110" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="46" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="110" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="16" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="110" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="110" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="34" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="110" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="18" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="110" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="32" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="110" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="12" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="110" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="42" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="110" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="26" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="110" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="8" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="110" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="38" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="110" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="24" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="110" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="28" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="110" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="22" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="110" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="6" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="110" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="300"><net_src comp="114" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="128" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="289" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="254" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="156" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="233" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="163" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="198" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="219" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="205" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="282" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="268" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="247" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="275" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="142" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="226" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="212" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="149" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="261" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="184" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="240" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="177" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="191" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="135" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="170" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="428"><net_src comp="52" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="435"><net_src comp="425" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="439"><net_src comp="56" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="446"><net_src comp="436" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="450"><net_src comp="56" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="457"><net_src comp="447" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="467"><net_src comp="461" pin="4"/><net_sink comp="421" pin=1"/></net>

<net id="471"><net_src comp="429" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="477"><net_src comp="54" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="429" pin="4"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="56" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="483"><net_src comp="472" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="489"><net_src comp="58" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="429" pin="4"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="60" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="495"><net_src comp="484" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="480" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="492" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="496" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="429" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="62" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="68" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="429" pin="4"/><net_sink comp="512" pin=1"/></net>

<net id="524"><net_src comp="70" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="429" pin="4"/><net_sink comp="518" pin=1"/></net>

<net id="526"><net_src comp="72" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="527"><net_src comp="74" pin="0"/><net_sink comp="518" pin=3"/></net>

<net id="532"><net_src comp="518" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="76" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="541"><net_src comp="534" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="78" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="549"><net_src comp="80" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="537" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="551"><net_src comp="82" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="552"><net_src comp="84" pin="0"/><net_sink comp="543" pin=3"/></net>

<net id="558"><net_src comp="86" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="56" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="563"><net_src comp="553" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="569"><net_src comp="88" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="60" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="574"><net_src comp="564" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="579"><net_src comp="560" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="571" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="584"><net_src comp="575" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="528" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="594"><net_src comp="90" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="56" pin="0"/><net_sink comp="589" pin=2"/></net>

<net id="599"><net_src comp="589" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="596" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="609"><net_src comp="92" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="60" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="614"><net_src comp="604" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="611" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="623"><net_src comp="600" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="615" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="628"><net_src comp="619" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="440" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="440" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="641"><net_src comp="633" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="645"><net_src comp="637" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="651"><net_src comp="94" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="642" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="56" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="659"><net_src comp="96" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="637" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="661"><net_src comp="60" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="666"><net_src comp="646" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="654" pin="3"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="629" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="676"><net_src comp="668" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="682"><net_src comp="98" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="683"><net_src comp="673" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="684"><net_src comp="56" pin="0"/><net_sink comp="677" pin=2"/></net>

<net id="690"><net_src comp="100" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="668" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="692"><net_src comp="60" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="697"><net_src comp="677" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="685" pin="3"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="633" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="707"><net_src comp="699" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="713"><net_src comp="102" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="714"><net_src comp="704" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="715"><net_src comp="56" pin="0"/><net_sink comp="708" pin=2"/></net>

<net id="719"><net_src comp="699" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="725"><net_src comp="58" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="716" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="727"><net_src comp="60" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="732"><net_src comp="708" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="720" pin="3"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="440" pin="4"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="104" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="744"><net_src comp="108" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="440" pin="4"/><net_sink comp="740" pin=1"/></net>

<net id="749"><net_src comp="451" pin="4"/><net_sink comp="746" pin=0"/></net>

<net id="753"><net_src comp="451" pin="4"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="451" pin="4"/><net_sink comp="754" pin=0"/></net>

<net id="762"><net_src comp="754" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="766"><net_src comp="758" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="772"><net_src comp="750" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="776"><net_src comp="768" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="782"><net_src comp="746" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="786"><net_src comp="778" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="788"><net_src comp="783" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="789"><net_src comp="783" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="790"><net_src comp="783" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="791"><net_src comp="783" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="792"><net_src comp="783" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="793"><net_src comp="783" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="794"><net_src comp="783" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="795"><net_src comp="783" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="796"><net_src comp="783" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="797"><net_src comp="783" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="798"><net_src comp="783" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="799"><net_src comp="783" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="800"><net_src comp="783" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="801"><net_src comp="783" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="802"><net_src comp="783" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="803"><net_src comp="783" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="804"><net_src comp="783" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="805"><net_src comp="783" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="806"><net_src comp="783" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="807"><net_src comp="783" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="808"><net_src comp="783" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="809"><net_src comp="783" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="810"><net_src comp="783" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="815"><net_src comp="451" pin="4"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="104" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="451" pin="4"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="108" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="851"><net_src comp="112" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="852"><net_src comp="301" pin="2"/><net_sink comp="823" pin=1"/></net>

<net id="853"><net_src comp="306" pin="2"/><net_sink comp="823" pin=2"/></net>

<net id="854"><net_src comp="311" pin="2"/><net_sink comp="823" pin=3"/></net>

<net id="855"><net_src comp="316" pin="2"/><net_sink comp="823" pin=4"/></net>

<net id="856"><net_src comp="321" pin="2"/><net_sink comp="823" pin=5"/></net>

<net id="857"><net_src comp="326" pin="2"/><net_sink comp="823" pin=6"/></net>

<net id="858"><net_src comp="331" pin="2"/><net_sink comp="823" pin=7"/></net>

<net id="859"><net_src comp="336" pin="2"/><net_sink comp="823" pin=8"/></net>

<net id="860"><net_src comp="341" pin="2"/><net_sink comp="823" pin=9"/></net>

<net id="861"><net_src comp="346" pin="2"/><net_sink comp="823" pin=10"/></net>

<net id="862"><net_src comp="351" pin="2"/><net_sink comp="823" pin=11"/></net>

<net id="863"><net_src comp="356" pin="2"/><net_sink comp="823" pin=12"/></net>

<net id="864"><net_src comp="361" pin="2"/><net_sink comp="823" pin=13"/></net>

<net id="865"><net_src comp="366" pin="2"/><net_sink comp="823" pin=14"/></net>

<net id="866"><net_src comp="371" pin="2"/><net_sink comp="823" pin=15"/></net>

<net id="867"><net_src comp="376" pin="2"/><net_sink comp="823" pin=16"/></net>

<net id="868"><net_src comp="381" pin="2"/><net_sink comp="823" pin=17"/></net>

<net id="869"><net_src comp="386" pin="2"/><net_sink comp="823" pin=18"/></net>

<net id="870"><net_src comp="391" pin="2"/><net_sink comp="823" pin=19"/></net>

<net id="871"><net_src comp="396" pin="2"/><net_sink comp="823" pin=20"/></net>

<net id="872"><net_src comp="401" pin="2"/><net_sink comp="823" pin=21"/></net>

<net id="873"><net_src comp="406" pin="2"/><net_sink comp="823" pin=22"/></net>

<net id="874"><net_src comp="411" pin="2"/><net_sink comp="823" pin=23"/></net>

<net id="875"><net_src comp="416" pin="2"/><net_sink comp="823" pin=24"/></net>

<net id="879"><net_src comp="468" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="883"><net_src comp="502" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="891"><net_src comp="512" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="896"><net_src comp="518" pin="4"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="898"><net_src comp="893" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="899"><net_src comp="893" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="900"><net_src comp="893" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="904"><net_src comp="543" pin="4"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="906"><net_src comp="901" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="910"><net_src comp="581" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="915"><net_src comp="585" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="823" pin=25"/></net>

<net id="920"><net_src comp="625" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="925"><net_src comp="662" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="930"><net_src comp="693" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="935"><net_src comp="728" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="943"><net_src comp="740" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="948"><net_src comp="114" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="953"><net_src comp="121" pin="3"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="958"><net_src comp="128" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="963"><net_src comp="135" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="968"><net_src comp="142" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="973"><net_src comp="149" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="978"><net_src comp="156" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="983"><net_src comp="163" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="988"><net_src comp="170" pin="3"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="993"><net_src comp="177" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="998"><net_src comp="184" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="1003"><net_src comp="191" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="1008"><net_src comp="198" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="1013"><net_src comp="205" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="1018"><net_src comp="212" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="1023"><net_src comp="219" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1028"><net_src comp="226" pin="3"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="1033"><net_src comp="233" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="1038"><net_src comp="240" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1043"><net_src comp="247" pin="3"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="1048"><net_src comp="254" pin="3"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="1053"><net_src comp="261" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="1058"><net_src comp="268" pin="3"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="1063"><net_src comp="275" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="1068"><net_src comp="282" pin="3"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1073"><net_src comp="289" pin="3"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="1081"><net_src comp="817" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="1086"><net_src comp="296" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="1091"><net_src comp="823" pin="26"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="461" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {17 }
 - Input state : 
	Port: shuffle_96_p : left_V | {14 15 }
	Port: shuffle_96_p : buffer1_1_96_4x4_p_V_24 | {14 16 }
	Port: shuffle_96_p : buffer1_1_96_4x4_p_V_1 | {14 16 }
	Port: shuffle_96_p : buffer1_1_96_4x4_p_V_2 | {14 16 }
	Port: shuffle_96_p : buffer1_1_96_4x4_p_V_3 | {14 16 }
	Port: shuffle_96_p : buffer1_1_96_4x4_p_V_4 | {14 16 }
	Port: shuffle_96_p : buffer1_1_96_4x4_p_V_5 | {14 16 }
	Port: shuffle_96_p : buffer1_1_96_4x4_p_V_6 | {14 16 }
	Port: shuffle_96_p : buffer1_1_96_4x4_p_V_7 | {14 16 }
	Port: shuffle_96_p : buffer1_1_96_4x4_p_V_8 | {14 16 }
	Port: shuffle_96_p : buffer1_1_96_4x4_p_V_9 | {14 16 }
	Port: shuffle_96_p : buffer1_1_96_4x4_p_V_10 | {14 16 }
	Port: shuffle_96_p : buffer1_1_96_4x4_p_V_11 | {14 16 }
	Port: shuffle_96_p : buffer1_1_96_4x4_p_V_12 | {14 16 }
	Port: shuffle_96_p : buffer1_1_96_4x4_p_V_13 | {14 16 }
	Port: shuffle_96_p : buffer1_1_96_4x4_p_V_14 | {14 16 }
	Port: shuffle_96_p : buffer1_1_96_4x4_p_V_15 | {14 16 }
	Port: shuffle_96_p : buffer1_1_96_4x4_p_V_16 | {14 16 }
	Port: shuffle_96_p : buffer1_1_96_4x4_p_V_17 | {14 16 }
	Port: shuffle_96_p : buffer1_1_96_4x4_p_V_18 | {14 16 }
	Port: shuffle_96_p : buffer1_1_96_4x4_p_V_19 | {14 16 }
	Port: shuffle_96_p : buffer1_1_96_4x4_p_V_20 | {14 16 }
	Port: shuffle_96_p : buffer1_1_96_4x4_p_V_21 | {14 16 }
	Port: shuffle_96_p : buffer1_1_96_4x4_p_V_22 | {14 16 }
	Port: shuffle_96_p : buffer1_1_96_4x4_p_V_23 | {14 16 }
  - Chain level:
	State 1
	State 2
		tmp_2018 : 1
		tmp_s : 1
		p_shl_cast : 2
		tmp_464 : 1
		p_shl1_cast : 2
		tmp_465 : 3
		tmp_521_cast : 4
		exitcond5 : 1
		co_25 : 1
		StgValue_30 : 2
		p_lshr_f_cast : 1
		arrayNo : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		mul : 1
		tmp_2019 : 2
	State 12
		p_shl4_cast : 1
		p_shl5_cast : 1
		tmp_468 : 2
		tmp_526_cast : 3
		arrayNo_cast : 1
		tmp_469 : 1
		p_shl2_cast : 2
		tmp_470 : 1
		p_shl3_cast : 2
		tmp_471 : 3
		tmp_531_cast : 4
	State 13
		h_cast2_cast1 : 1
		h_cast2_cast : 1
		tmp_472 : 2
		tmp_2022 : 3
		p_shl10_cast : 4
		p_shl11_cast : 3
		tmp_473 : 5
		tmp_474 : 2
		tmp_2023 : 3
		p_shl8_cast : 4
		p_shl9_cast : 3
		tmp_475 : 5
		tmp_476 : 2
		tmp_2024 : 3
		p_shl6_cast : 4
		tmp_2025 : 3
		p_shl7_cast : 4
		tmp_477 : 5
		exitcond4 : 1
		h_25 : 1
		StgValue_85 : 2
	State 14
		w_cast1_cast1 : 1
		w_cast1_cast2 : 1
		w_cast1_cast : 1
		tmp_478 : 2
		tmp_544_cast : 3
		left_V_addr : 4
		tmp_479 : 2
		tmp_545_cast : 3
		output_V_addr : 4
		tmp_480 : 2
		tmp_546_cast : 3
		buffer1_1_96_4x4_p_V : 4
		buffer1_1_96_4x4_p_V_358 : 4
		buffer1_1_96_4x4_p_V_359 : 4
		buffer1_1_96_4x4_p_V_360 : 4
		buffer1_1_96_4x4_p_V_361 : 4
		buffer1_1_96_4x4_p_V_362 : 4
		buffer1_1_96_4x4_p_V_363 : 4
		buffer1_1_96_4x4_p_V_364 : 4
		buffer1_1_96_4x4_p_V_365 : 4
		buffer1_1_96_4x4_p_V_366 : 4
		buffer1_1_96_4x4_p_V_367 : 4
		buffer1_1_96_4x4_p_V_368 : 4
		buffer1_1_96_4x4_p_V_369 : 4
		buffer1_1_96_4x4_p_V_370 : 4
		buffer1_1_96_4x4_p_V_371 : 4
		buffer1_1_96_4x4_p_V_372 : 4
		buffer1_1_96_4x4_p_V_373 : 4
		buffer1_1_96_4x4_p_V_374 : 4
		buffer1_1_96_4x4_p_V_375 : 4
		buffer1_1_96_4x4_p_V_376 : 4
		buffer1_1_96_4x4_p_V_377 : 4
		buffer1_1_96_4x4_p_V_378 : 4
		buffer1_1_96_4x4_p_V_379 : 4
		buffer1_1_96_4x4_p_V_380 : 4
		exitcond : 1
		w_35 : 1
		StgValue_127 : 2
		left_V_load : 5
		buffer1_1_96_4x4_p_V_381 : 5
		buffer1_1_96_4x4_p_V_382 : 5
		buffer1_1_96_4x4_p_V_383 : 5
		buffer1_1_96_4x4_p_V_384 : 5
		buffer1_1_96_4x4_p_V_385 : 5
		buffer1_1_96_4x4_p_V_386 : 5
		buffer1_1_96_4x4_p_V_387 : 5
		buffer1_1_96_4x4_p_V_388 : 5
		buffer1_1_96_4x4_p_V_389 : 5
		buffer1_1_96_4x4_p_V_390 : 5
		buffer1_1_96_4x4_p_V_391 : 5
		buffer1_1_96_4x4_p_V_392 : 5
		buffer1_1_96_4x4_p_V_393 : 5
		buffer1_1_96_4x4_p_V_394 : 5
		buffer1_1_96_4x4_p_V_395 : 5
		buffer1_1_96_4x4_p_V_396 : 5
		buffer1_1_96_4x4_p_V_397 : 5
		buffer1_1_96_4x4_p_V_398 : 5
		buffer1_1_96_4x4_p_V_399 : 5
		buffer1_1_96_4x4_p_V_400 : 5
		buffer1_1_96_4x4_p_V_401 : 5
		buffer1_1_96_4x4_p_V_402 : 5
		buffer1_1_96_4x4_p_V_403 : 5
		buffer1_1_96_4x4_p_V_404 : 5
	State 15
	State 16
		tmp : 1
	State 17
		StgValue_184 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|    mux   |      tmp_fu_823      |    0    |   407   |   113   |
|----------|----------------------|---------|---------|---------|
|          |     co_25_fu_512     |    0    |    29   |    13   |
|          |    tmp_472_fu_637    |    0    |    38   |    16   |
|          |    tmp_474_fu_668    |    0    |    41   |    17   |
|          |    tmp_476_fu_699    |    0    |    38   |    16   |
|    add   |      h_25_fu_740     |    0    |    14   |    9    |
|          |    tmp_478_fu_758    |    0    |    44   |    18   |
|          |    tmp_479_fu_768    |    0    |    47   |    19   |
|          |    tmp_480_fu_778    |    0    |    32   |    14   |
|          |      w_35_fu_817     |    0    |    14   |    9    |
|----------|----------------------|---------|---------|---------|
|          |    tmp_465_fu_496    |    0    |    38   |    16   |
|          |    tmp_468_fu_575    |    0    |    35   |    15   |
|    sub   |    tmp_471_fu_619    |    0    |    35   |    15   |
|          |    tmp_473_fu_662    |    0    |    44   |    18   |
|          |    tmp_475_fu_693    |    0    |    47   |    19   |
|          |    tmp_477_fu_728    |    0    |    32   |    14   |
|----------|----------------------|---------|---------|---------|
|   urem   |      grp_fu_528      |    0    |    94   |    39   |
|----------|----------------------|---------|---------|---------|
|    mul   |      mul_fu_537      |    0    |    0    |    89   |
|----------|----------------------|---------|---------|---------|
|          |   exitcond5_fu_506   |    0    |    0    |    4    |
|   icmp   |   exitcond4_fu_734   |    0    |    0    |    1    |
|          |    exitcond_fu_811   |    0    |    0    |    1    |
|----------|----------------------|---------|---------|---------|
|          |    tmp_2018_fu_468   |    0    |    0    |    0    |
|          |    tmp_2022_fu_642   |    0    |    0    |    0    |
|   trunc  |    tmp_2023_fu_673   |    0    |    0    |    0    |
|          |    tmp_2024_fu_704   |    0    |    0    |    0    |
|          |    tmp_2025_fu_716   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_s_fu_472     |    0    |    0    |    0    |
|          |    tmp_464_fu_484    |    0    |    0    |    0    |
|          |    tmp_466_fu_553    |    0    |    0    |    0    |
|          |    tmp_467_fu_564    |    0    |    0    |    0    |
|          |    tmp_2020_fu_589   |    0    |    0    |    0    |
|bitconcatenate|    tmp_2021_fu_604   |    0    |    0    |    0    |
|          |  p_shl10_cast_fu_646 |    0    |    0    |    0    |
|          |  p_shl11_cast_fu_654 |    0    |    0    |    0    |
|          |  p_shl8_cast_fu_677  |    0    |    0    |    0    |
|          |  p_shl9_cast_fu_685  |    0    |    0    |    0    |
|          |  p_shl6_cast_fu_708  |    0    |    0    |    0    |
|          |  p_shl7_cast_fu_720  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   p_shl_cast_fu_480  |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_492  |    0    |    0    |    0    |
|          |   zext_cast_fu_534   |    0    |    0    |    0    |
|          |  p_shl4_cast_fu_560  |    0    |    0    |    0    |
|          |  p_shl5_cast_fu_571  |    0    |    0    |    0    |
|          |  arrayNo_cast_fu_585 |    0    |    0    |    0    |
|          |  p_shl2_cast_fu_600  |    0    |    0    |    0    |
|   zext   |  p_shl3_cast_fu_615  |    0    |    0    |    0    |
|          | h_cast2_cast1_fu_629 |    0    |    0    |    0    |
|          |  h_cast2_cast_fu_633 |    0    |    0    |    0    |
|          | w_cast1_cast1_fu_746 |    0    |    0    |    0    |
|          | w_cast1_cast2_fu_750 |    0    |    0    |    0    |
|          |  w_cast1_cast_fu_754 |    0    |    0    |    0    |
|          |  tmp_544_cast_fu_763 |    0    |    0    |    0    |
|          |  tmp_545_cast_fu_773 |    0    |    0    |    0    |
|          |  tmp_546_cast_fu_783 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  tmp_521_cast_fu_502 |    0    |    0    |    0    |
|          |  tmp_526_cast_fu_581 |    0    |    0    |    0    |
|   sext   |    tmp_469_fu_596    |    0    |    0    |    0    |
|          |    tmp_470_fu_611    |    0    |    0    |    0    |
|          |  tmp_531_cast_fu_625 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect| p_lshr_f_cast_fu_518 |    0    |    0    |    0    |
|          |    tmp_2019_fu_543   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |   1029  |   475   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|       arrayNo_cast_reg_912      |    9   |
| buffer1_1_96_4x4_p_V_358_reg_960|    8   |
| buffer1_1_96_4x4_p_V_359_reg_965|    8   |
| buffer1_1_96_4x4_p_V_360_reg_970|    8   |
| buffer1_1_96_4x4_p_V_361_reg_975|    8   |
| buffer1_1_96_4x4_p_V_362_reg_980|    8   |
| buffer1_1_96_4x4_p_V_363_reg_985|    8   |
| buffer1_1_96_4x4_p_V_364_reg_990|    8   |
| buffer1_1_96_4x4_p_V_365_reg_995|    8   |
|buffer1_1_96_4x4_p_V_366_reg_1000|    8   |
|buffer1_1_96_4x4_p_V_367_reg_1005|    8   |
|buffer1_1_96_4x4_p_V_368_reg_1010|    8   |
|buffer1_1_96_4x4_p_V_369_reg_1015|    8   |
|buffer1_1_96_4x4_p_V_370_reg_1020|    8   |
|buffer1_1_96_4x4_p_V_371_reg_1025|    8   |
|buffer1_1_96_4x4_p_V_372_reg_1030|    8   |
|buffer1_1_96_4x4_p_V_373_reg_1035|    8   |
|buffer1_1_96_4x4_p_V_374_reg_1040|    8   |
|buffer1_1_96_4x4_p_V_375_reg_1045|    8   |
|buffer1_1_96_4x4_p_V_376_reg_1050|    8   |
|buffer1_1_96_4x4_p_V_377_reg_1055|    8   |
|buffer1_1_96_4x4_p_V_378_reg_1060|    8   |
|buffer1_1_96_4x4_p_V_379_reg_1065|    8   |
|buffer1_1_96_4x4_p_V_380_reg_1070|    8   |
|   buffer1_1_96_4x4_p_V_reg_955  |    8   |
|          co_25_reg_888          |    8   |
|            co_reg_425           |    8   |
|           h_25_reg_940          |    3   |
|            h_reg_436            |    3   |
|       left_V_addr_reg_945       |   12   |
|       left_V_load_reg_1083      |    8   |
|      output_V_addr_reg_950      |   13   |
|      p_lshr_f_cast_reg_893      |    7   |
|        storemerge_reg_458       |    8   |
|         tmp_2018_reg_876        |    1   |
|         tmp_2019_reg_901        |    4   |
|         tmp_473_reg_922         |   13   |
|         tmp_475_reg_927         |   14   |
|         tmp_477_reg_932         |    9   |
|       tmp_521_cast_reg_880      |   13   |
|       tmp_526_cast_reg_907      |   12   |
|       tmp_531_cast_reg_917      |   12   |
|           tmp_reg_1088          |    8   |
|          w_35_reg_1078          |    3   |
|            w_reg_447            |    3   |
+---------------------------------+--------+
|              Total              |   363  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_296 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_301 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_306 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_311 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_316 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_321 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_326 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_331 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_336 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_341 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_346 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_351 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_356 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_361 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_366 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_371 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_376 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_381 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_386 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_391 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_396 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_401 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_406 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_411 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_416 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_528    |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   422  ||  41.288 ||   234   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |  1029  |   475  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   41   |    -   |   234  |
|  Register |    -   |    -   |   363  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   41   |  1392  |   709  |
+-----------+--------+--------+--------+--------+
