#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd2af40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd75dc0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0xd29270 .functor NOT 1, L_0xda0320, C4<0>, C4<0>, C4<0>;
L_0xd42160 .functor XOR 8, L_0xd9feb0, L_0xda0070, C4<00000000>, C4<00000000>;
L_0xd771e0 .functor XOR 8, L_0xd42160, L_0xda01b0, C4<00000000>, C4<00000000>;
v0xd9da90_0 .net *"_ivl_10", 7 0, L_0xda01b0;  1 drivers
v0xd9db90_0 .net *"_ivl_12", 7 0, L_0xd771e0;  1 drivers
v0xd9dc70_0 .net *"_ivl_2", 7 0, L_0xd9fe10;  1 drivers
v0xd9dd30_0 .net *"_ivl_4", 7 0, L_0xd9feb0;  1 drivers
v0xd9de10_0 .net *"_ivl_6", 7 0, L_0xda0070;  1 drivers
v0xd9df40_0 .net *"_ivl_8", 7 0, L_0xd42160;  1 drivers
v0xd9e020_0 .net "areset", 0 0, L_0xd29680;  1 drivers
v0xd9e0c0_0 .var "clk", 0 0;
v0xd9e160_0 .net "predict_history_dut", 6 0, v0xd9ce20_0;  1 drivers
v0xd9e2b0_0 .net "predict_history_ref", 6 0, L_0xd9fc80;  1 drivers
v0xd9e350_0 .net "predict_pc", 6 0, L_0xd9ef10;  1 drivers
v0xd9e3f0_0 .net "predict_taken_dut", 0 0, v0xd9d060_0;  1 drivers
v0xd9e490_0 .net "predict_taken_ref", 0 0, L_0xd9fac0;  1 drivers
v0xd9e530_0 .net "predict_valid", 0 0, v0xd9a200_0;  1 drivers
v0xd9e5d0_0 .var/2u "stats1", 223 0;
v0xd9e670_0 .var/2u "strobe", 0 0;
v0xd9e730_0 .net "tb_match", 0 0, L_0xda0320;  1 drivers
v0xd9e8e0_0 .net "tb_mismatch", 0 0, L_0xd29270;  1 drivers
v0xd9e980_0 .net "train_history", 6 0, L_0xd9f4c0;  1 drivers
v0xd9ea40_0 .net "train_mispredicted", 0 0, L_0xd9f360;  1 drivers
v0xd9eae0_0 .net "train_pc", 6 0, L_0xd9f650;  1 drivers
v0xd9eba0_0 .net "train_taken", 0 0, L_0xd9f140;  1 drivers
v0xd9ec40_0 .net "train_valid", 0 0, v0xd9ab80_0;  1 drivers
v0xd9ece0_0 .net "wavedrom_enable", 0 0, v0xd9ac50_0;  1 drivers
v0xd9ed80_0 .net/2s "wavedrom_hide_after_time", 31 0, v0xd9acf0_0;  1 drivers
v0xd9ee20_0 .net "wavedrom_title", 511 0, v0xd9add0_0;  1 drivers
L_0xd9fe10 .concat [ 7 1 0 0], L_0xd9fc80, L_0xd9fac0;
L_0xd9feb0 .concat [ 7 1 0 0], L_0xd9fc80, L_0xd9fac0;
L_0xda0070 .concat [ 7 1 0 0], v0xd9ce20_0, v0xd9d060_0;
L_0xda01b0 .concat [ 7 1 0 0], L_0xd9fc80, L_0xd9fac0;
L_0xda0320 .cmp/eeq 8, L_0xd9fe10, L_0xd771e0;
S_0xd285f0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0xd75dc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0xd746b0 .param/l "LNT" 0 3 22, C4<01>;
P_0xd746f0 .param/l "LT" 0 3 22, C4<10>;
P_0xd74730 .param/l "SNT" 0 3 22, C4<00>;
P_0xd74770 .param/l "ST" 0 3 22, C4<11>;
P_0xd747b0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0xd29b60 .functor XOR 7, v0xd983a0_0, L_0xd9ef10, C4<0000000>, C4<0000000>;
L_0xd533f0 .functor XOR 7, L_0xd9f4c0, L_0xd9f650, C4<0000000>, C4<0000000>;
v0xd65d20_0 .net *"_ivl_11", 0 0, L_0xd9f9d0;  1 drivers
L_0x7f7fcfb981c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xd65ff0_0 .net *"_ivl_12", 0 0, L_0x7f7fcfb981c8;  1 drivers
L_0x7f7fcfb98210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xd292e0_0 .net *"_ivl_16", 6 0, L_0x7f7fcfb98210;  1 drivers
v0xd29520_0 .net *"_ivl_4", 1 0, L_0xd9f7e0;  1 drivers
v0xd296f0_0 .net *"_ivl_6", 8 0, L_0xd9f8e0;  1 drivers
L_0x7f7fcfb98180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xd29c50_0 .net *"_ivl_9", 1 0, L_0x7f7fcfb98180;  1 drivers
v0xd98080_0 .net "areset", 0 0, L_0xd29680;  alias, 1 drivers
v0xd98140_0 .net "clk", 0 0, v0xd9e0c0_0;  1 drivers
v0xd98200 .array "pht", 0 127, 1 0;
v0xd982c0_0 .net "predict_history", 6 0, L_0xd9fc80;  alias, 1 drivers
v0xd983a0_0 .var "predict_history_r", 6 0;
v0xd98480_0 .net "predict_index", 6 0, L_0xd29b60;  1 drivers
v0xd98560_0 .net "predict_pc", 6 0, L_0xd9ef10;  alias, 1 drivers
v0xd98640_0 .net "predict_taken", 0 0, L_0xd9fac0;  alias, 1 drivers
v0xd98700_0 .net "predict_valid", 0 0, v0xd9a200_0;  alias, 1 drivers
v0xd987c0_0 .net "train_history", 6 0, L_0xd9f4c0;  alias, 1 drivers
v0xd988a0_0 .net "train_index", 6 0, L_0xd533f0;  1 drivers
v0xd98980_0 .net "train_mispredicted", 0 0, L_0xd9f360;  alias, 1 drivers
v0xd98a40_0 .net "train_pc", 6 0, L_0xd9f650;  alias, 1 drivers
v0xd98b20_0 .net "train_taken", 0 0, L_0xd9f140;  alias, 1 drivers
v0xd98be0_0 .net "train_valid", 0 0, v0xd9ab80_0;  alias, 1 drivers
E_0xd38de0 .event posedge, v0xd98080_0, v0xd98140_0;
L_0xd9f7e0 .array/port v0xd98200, L_0xd9f8e0;
L_0xd9f8e0 .concat [ 7 2 0 0], L_0xd29b60, L_0x7f7fcfb98180;
L_0xd9f9d0 .part L_0xd9f7e0, 1, 1;
L_0xd9fac0 .functor MUXZ 1, L_0x7f7fcfb981c8, L_0xd9f9d0, v0xd9a200_0, C4<>;
L_0xd9fc80 .functor MUXZ 7, L_0x7f7fcfb98210, v0xd983a0_0, v0xd9a200_0, C4<>;
S_0xd2e9b0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0xd285f0;
 .timescale -12 -12;
v0xd65900_0 .var/i "i", 31 0;
S_0xd98e00 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0xd75dc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0xd98fb0 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0xd29680 .functor BUFZ 1, v0xd9a2d0_0, C4<0>, C4<0>, C4<0>;
L_0x7f7fcfb980a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xd99a90_0 .net *"_ivl_10", 0 0, L_0x7f7fcfb980a8;  1 drivers
L_0x7f7fcfb980f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xd99b70_0 .net *"_ivl_14", 6 0, L_0x7f7fcfb980f0;  1 drivers
L_0x7f7fcfb98138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xd99c50_0 .net *"_ivl_18", 6 0, L_0x7f7fcfb98138;  1 drivers
L_0x7f7fcfb98018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xd99d10_0 .net *"_ivl_2", 6 0, L_0x7f7fcfb98018;  1 drivers
L_0x7f7fcfb98060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xd99df0_0 .net *"_ivl_6", 0 0, L_0x7f7fcfb98060;  1 drivers
v0xd99f20_0 .net "areset", 0 0, L_0xd29680;  alias, 1 drivers
v0xd99fc0_0 .net "clk", 0 0, v0xd9e0c0_0;  alias, 1 drivers
v0xd9a090_0 .net "predict_pc", 6 0, L_0xd9ef10;  alias, 1 drivers
v0xd9a160_0 .var "predict_pc_r", 6 0;
v0xd9a200_0 .var "predict_valid", 0 0;
v0xd9a2d0_0 .var "reset", 0 0;
v0xd9a370_0 .net "tb_match", 0 0, L_0xda0320;  alias, 1 drivers
v0xd9a430_0 .net "train_history", 6 0, L_0xd9f4c0;  alias, 1 drivers
v0xd9a520_0 .var "train_history_r", 6 0;
v0xd9a5e0_0 .net "train_mispredicted", 0 0, L_0xd9f360;  alias, 1 drivers
v0xd9a6b0_0 .var "train_mispredicted_r", 0 0;
v0xd9a750_0 .net "train_pc", 6 0, L_0xd9f650;  alias, 1 drivers
v0xd9a950_0 .var "train_pc_r", 6 0;
v0xd9aa10_0 .net "train_taken", 0 0, L_0xd9f140;  alias, 1 drivers
v0xd9aae0_0 .var "train_taken_r", 0 0;
v0xd9ab80_0 .var "train_valid", 0 0;
v0xd9ac50_0 .var "wavedrom_enable", 0 0;
v0xd9acf0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0xd9add0_0 .var "wavedrom_title", 511 0;
E_0xd38280/0 .event negedge, v0xd98140_0;
E_0xd38280/1 .event posedge, v0xd98140_0;
E_0xd38280 .event/or E_0xd38280/0, E_0xd38280/1;
L_0xd9ef10 .functor MUXZ 7, L_0x7f7fcfb98018, v0xd9a160_0, v0xd9a200_0, C4<>;
L_0xd9f140 .functor MUXZ 1, L_0x7f7fcfb98060, v0xd9aae0_0, v0xd9ab80_0, C4<>;
L_0xd9f360 .functor MUXZ 1, L_0x7f7fcfb980a8, v0xd9a6b0_0, v0xd9ab80_0, C4<>;
L_0xd9f4c0 .functor MUXZ 7, L_0x7f7fcfb980f0, v0xd9a520_0, v0xd9ab80_0, C4<>;
L_0xd9f650 .functor MUXZ 7, L_0x7f7fcfb98138, v0xd9a950_0, v0xd9ab80_0, C4<>;
S_0xd99070 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0xd98e00;
 .timescale -12 -12;
v0xd992d0_0 .var/2u "arfail", 0 0;
v0xd993b0_0 .var "async", 0 0;
v0xd99470_0 .var/2u "datafail", 0 0;
v0xd99510_0 .var/2u "srfail", 0 0;
E_0xd38030 .event posedge, v0xd98140_0;
E_0xd1b9f0 .event negedge, v0xd98140_0;
TD_tb.stim1.reset_test ;
    %wait E_0xd38030;
    %wait E_0xd38030;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd9a2d0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd38030;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xd1b9f0;
    %load/vec4 v0xd9a370_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xd99470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd9a2d0_0, 0;
    %wait E_0xd38030;
    %load/vec4 v0xd9a370_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xd992d0_0, 0, 1;
    %wait E_0xd38030;
    %load/vec4 v0xd9a370_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xd99510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd9a2d0_0, 0;
    %load/vec4 v0xd99510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xd992d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xd993b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xd99470_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xd993b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xd995d0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0xd98e00;
 .timescale -12 -12;
v0xd997d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xd998b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0xd98e00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xd9b050 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0xd75dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0xd9baa0_0 .net "areset", 0 0, L_0xd29680;  alias, 1 drivers
v0xd9bbb0_0 .net "clk", 0 0, v0xd9e0c0_0;  alias, 1 drivers
v0xd9bcc0_0 .var "global_history", 6 0;
v0xd9bd60 .array "pht", 0 127, 1 0;
v0xd9ce20_0 .var "predict_history", 6 0;
v0xd9cf50_0 .net "predict_pc", 6 0, L_0xd9ef10;  alias, 1 drivers
v0xd9d060_0 .var "predict_taken", 0 0;
v0xd9d120_0 .net "predict_valid", 0 0, v0xd9a200_0;  alias, 1 drivers
v0xd9d210_0 .net "train_history", 6 0, L_0xd9f4c0;  alias, 1 drivers
v0xd9d2d0_0 .net "train_mispredicted", 0 0, L_0xd9f360;  alias, 1 drivers
v0xd9d3c0_0 .net "train_pc", 6 0, L_0xd9f650;  alias, 1 drivers
v0xd9d4d0_0 .net "train_taken", 0 0, L_0xd9f140;  alias, 1 drivers
v0xd9d5c0_0 .net "train_valid", 0 0, v0xd9ab80_0;  alias, 1 drivers
v0xd9bd60_0 .array/port v0xd9bd60, 0;
E_0xd7dc40/0 .event anyedge, v0xd98700_0, v0xd9bcc0_0, v0xd98560_0, v0xd9bd60_0;
v0xd9bd60_1 .array/port v0xd9bd60, 1;
v0xd9bd60_2 .array/port v0xd9bd60, 2;
v0xd9bd60_3 .array/port v0xd9bd60, 3;
v0xd9bd60_4 .array/port v0xd9bd60, 4;
E_0xd7dc40/1 .event anyedge, v0xd9bd60_1, v0xd9bd60_2, v0xd9bd60_3, v0xd9bd60_4;
v0xd9bd60_5 .array/port v0xd9bd60, 5;
v0xd9bd60_6 .array/port v0xd9bd60, 6;
v0xd9bd60_7 .array/port v0xd9bd60, 7;
v0xd9bd60_8 .array/port v0xd9bd60, 8;
E_0xd7dc40/2 .event anyedge, v0xd9bd60_5, v0xd9bd60_6, v0xd9bd60_7, v0xd9bd60_8;
v0xd9bd60_9 .array/port v0xd9bd60, 9;
v0xd9bd60_10 .array/port v0xd9bd60, 10;
v0xd9bd60_11 .array/port v0xd9bd60, 11;
v0xd9bd60_12 .array/port v0xd9bd60, 12;
E_0xd7dc40/3 .event anyedge, v0xd9bd60_9, v0xd9bd60_10, v0xd9bd60_11, v0xd9bd60_12;
v0xd9bd60_13 .array/port v0xd9bd60, 13;
v0xd9bd60_14 .array/port v0xd9bd60, 14;
v0xd9bd60_15 .array/port v0xd9bd60, 15;
v0xd9bd60_16 .array/port v0xd9bd60, 16;
E_0xd7dc40/4 .event anyedge, v0xd9bd60_13, v0xd9bd60_14, v0xd9bd60_15, v0xd9bd60_16;
v0xd9bd60_17 .array/port v0xd9bd60, 17;
v0xd9bd60_18 .array/port v0xd9bd60, 18;
v0xd9bd60_19 .array/port v0xd9bd60, 19;
v0xd9bd60_20 .array/port v0xd9bd60, 20;
E_0xd7dc40/5 .event anyedge, v0xd9bd60_17, v0xd9bd60_18, v0xd9bd60_19, v0xd9bd60_20;
v0xd9bd60_21 .array/port v0xd9bd60, 21;
v0xd9bd60_22 .array/port v0xd9bd60, 22;
v0xd9bd60_23 .array/port v0xd9bd60, 23;
v0xd9bd60_24 .array/port v0xd9bd60, 24;
E_0xd7dc40/6 .event anyedge, v0xd9bd60_21, v0xd9bd60_22, v0xd9bd60_23, v0xd9bd60_24;
v0xd9bd60_25 .array/port v0xd9bd60, 25;
v0xd9bd60_26 .array/port v0xd9bd60, 26;
v0xd9bd60_27 .array/port v0xd9bd60, 27;
v0xd9bd60_28 .array/port v0xd9bd60, 28;
E_0xd7dc40/7 .event anyedge, v0xd9bd60_25, v0xd9bd60_26, v0xd9bd60_27, v0xd9bd60_28;
v0xd9bd60_29 .array/port v0xd9bd60, 29;
v0xd9bd60_30 .array/port v0xd9bd60, 30;
v0xd9bd60_31 .array/port v0xd9bd60, 31;
v0xd9bd60_32 .array/port v0xd9bd60, 32;
E_0xd7dc40/8 .event anyedge, v0xd9bd60_29, v0xd9bd60_30, v0xd9bd60_31, v0xd9bd60_32;
v0xd9bd60_33 .array/port v0xd9bd60, 33;
v0xd9bd60_34 .array/port v0xd9bd60, 34;
v0xd9bd60_35 .array/port v0xd9bd60, 35;
v0xd9bd60_36 .array/port v0xd9bd60, 36;
E_0xd7dc40/9 .event anyedge, v0xd9bd60_33, v0xd9bd60_34, v0xd9bd60_35, v0xd9bd60_36;
v0xd9bd60_37 .array/port v0xd9bd60, 37;
v0xd9bd60_38 .array/port v0xd9bd60, 38;
v0xd9bd60_39 .array/port v0xd9bd60, 39;
v0xd9bd60_40 .array/port v0xd9bd60, 40;
E_0xd7dc40/10 .event anyedge, v0xd9bd60_37, v0xd9bd60_38, v0xd9bd60_39, v0xd9bd60_40;
v0xd9bd60_41 .array/port v0xd9bd60, 41;
v0xd9bd60_42 .array/port v0xd9bd60, 42;
v0xd9bd60_43 .array/port v0xd9bd60, 43;
v0xd9bd60_44 .array/port v0xd9bd60, 44;
E_0xd7dc40/11 .event anyedge, v0xd9bd60_41, v0xd9bd60_42, v0xd9bd60_43, v0xd9bd60_44;
v0xd9bd60_45 .array/port v0xd9bd60, 45;
v0xd9bd60_46 .array/port v0xd9bd60, 46;
v0xd9bd60_47 .array/port v0xd9bd60, 47;
v0xd9bd60_48 .array/port v0xd9bd60, 48;
E_0xd7dc40/12 .event anyedge, v0xd9bd60_45, v0xd9bd60_46, v0xd9bd60_47, v0xd9bd60_48;
v0xd9bd60_49 .array/port v0xd9bd60, 49;
v0xd9bd60_50 .array/port v0xd9bd60, 50;
v0xd9bd60_51 .array/port v0xd9bd60, 51;
v0xd9bd60_52 .array/port v0xd9bd60, 52;
E_0xd7dc40/13 .event anyedge, v0xd9bd60_49, v0xd9bd60_50, v0xd9bd60_51, v0xd9bd60_52;
v0xd9bd60_53 .array/port v0xd9bd60, 53;
v0xd9bd60_54 .array/port v0xd9bd60, 54;
v0xd9bd60_55 .array/port v0xd9bd60, 55;
v0xd9bd60_56 .array/port v0xd9bd60, 56;
E_0xd7dc40/14 .event anyedge, v0xd9bd60_53, v0xd9bd60_54, v0xd9bd60_55, v0xd9bd60_56;
v0xd9bd60_57 .array/port v0xd9bd60, 57;
v0xd9bd60_58 .array/port v0xd9bd60, 58;
v0xd9bd60_59 .array/port v0xd9bd60, 59;
v0xd9bd60_60 .array/port v0xd9bd60, 60;
E_0xd7dc40/15 .event anyedge, v0xd9bd60_57, v0xd9bd60_58, v0xd9bd60_59, v0xd9bd60_60;
v0xd9bd60_61 .array/port v0xd9bd60, 61;
v0xd9bd60_62 .array/port v0xd9bd60, 62;
v0xd9bd60_63 .array/port v0xd9bd60, 63;
v0xd9bd60_64 .array/port v0xd9bd60, 64;
E_0xd7dc40/16 .event anyedge, v0xd9bd60_61, v0xd9bd60_62, v0xd9bd60_63, v0xd9bd60_64;
v0xd9bd60_65 .array/port v0xd9bd60, 65;
v0xd9bd60_66 .array/port v0xd9bd60, 66;
v0xd9bd60_67 .array/port v0xd9bd60, 67;
v0xd9bd60_68 .array/port v0xd9bd60, 68;
E_0xd7dc40/17 .event anyedge, v0xd9bd60_65, v0xd9bd60_66, v0xd9bd60_67, v0xd9bd60_68;
v0xd9bd60_69 .array/port v0xd9bd60, 69;
v0xd9bd60_70 .array/port v0xd9bd60, 70;
v0xd9bd60_71 .array/port v0xd9bd60, 71;
v0xd9bd60_72 .array/port v0xd9bd60, 72;
E_0xd7dc40/18 .event anyedge, v0xd9bd60_69, v0xd9bd60_70, v0xd9bd60_71, v0xd9bd60_72;
v0xd9bd60_73 .array/port v0xd9bd60, 73;
v0xd9bd60_74 .array/port v0xd9bd60, 74;
v0xd9bd60_75 .array/port v0xd9bd60, 75;
v0xd9bd60_76 .array/port v0xd9bd60, 76;
E_0xd7dc40/19 .event anyedge, v0xd9bd60_73, v0xd9bd60_74, v0xd9bd60_75, v0xd9bd60_76;
v0xd9bd60_77 .array/port v0xd9bd60, 77;
v0xd9bd60_78 .array/port v0xd9bd60, 78;
v0xd9bd60_79 .array/port v0xd9bd60, 79;
v0xd9bd60_80 .array/port v0xd9bd60, 80;
E_0xd7dc40/20 .event anyedge, v0xd9bd60_77, v0xd9bd60_78, v0xd9bd60_79, v0xd9bd60_80;
v0xd9bd60_81 .array/port v0xd9bd60, 81;
v0xd9bd60_82 .array/port v0xd9bd60, 82;
v0xd9bd60_83 .array/port v0xd9bd60, 83;
v0xd9bd60_84 .array/port v0xd9bd60, 84;
E_0xd7dc40/21 .event anyedge, v0xd9bd60_81, v0xd9bd60_82, v0xd9bd60_83, v0xd9bd60_84;
v0xd9bd60_85 .array/port v0xd9bd60, 85;
v0xd9bd60_86 .array/port v0xd9bd60, 86;
v0xd9bd60_87 .array/port v0xd9bd60, 87;
v0xd9bd60_88 .array/port v0xd9bd60, 88;
E_0xd7dc40/22 .event anyedge, v0xd9bd60_85, v0xd9bd60_86, v0xd9bd60_87, v0xd9bd60_88;
v0xd9bd60_89 .array/port v0xd9bd60, 89;
v0xd9bd60_90 .array/port v0xd9bd60, 90;
v0xd9bd60_91 .array/port v0xd9bd60, 91;
v0xd9bd60_92 .array/port v0xd9bd60, 92;
E_0xd7dc40/23 .event anyedge, v0xd9bd60_89, v0xd9bd60_90, v0xd9bd60_91, v0xd9bd60_92;
v0xd9bd60_93 .array/port v0xd9bd60, 93;
v0xd9bd60_94 .array/port v0xd9bd60, 94;
v0xd9bd60_95 .array/port v0xd9bd60, 95;
v0xd9bd60_96 .array/port v0xd9bd60, 96;
E_0xd7dc40/24 .event anyedge, v0xd9bd60_93, v0xd9bd60_94, v0xd9bd60_95, v0xd9bd60_96;
v0xd9bd60_97 .array/port v0xd9bd60, 97;
v0xd9bd60_98 .array/port v0xd9bd60, 98;
v0xd9bd60_99 .array/port v0xd9bd60, 99;
v0xd9bd60_100 .array/port v0xd9bd60, 100;
E_0xd7dc40/25 .event anyedge, v0xd9bd60_97, v0xd9bd60_98, v0xd9bd60_99, v0xd9bd60_100;
v0xd9bd60_101 .array/port v0xd9bd60, 101;
v0xd9bd60_102 .array/port v0xd9bd60, 102;
v0xd9bd60_103 .array/port v0xd9bd60, 103;
v0xd9bd60_104 .array/port v0xd9bd60, 104;
E_0xd7dc40/26 .event anyedge, v0xd9bd60_101, v0xd9bd60_102, v0xd9bd60_103, v0xd9bd60_104;
v0xd9bd60_105 .array/port v0xd9bd60, 105;
v0xd9bd60_106 .array/port v0xd9bd60, 106;
v0xd9bd60_107 .array/port v0xd9bd60, 107;
v0xd9bd60_108 .array/port v0xd9bd60, 108;
E_0xd7dc40/27 .event anyedge, v0xd9bd60_105, v0xd9bd60_106, v0xd9bd60_107, v0xd9bd60_108;
v0xd9bd60_109 .array/port v0xd9bd60, 109;
v0xd9bd60_110 .array/port v0xd9bd60, 110;
v0xd9bd60_111 .array/port v0xd9bd60, 111;
v0xd9bd60_112 .array/port v0xd9bd60, 112;
E_0xd7dc40/28 .event anyedge, v0xd9bd60_109, v0xd9bd60_110, v0xd9bd60_111, v0xd9bd60_112;
v0xd9bd60_113 .array/port v0xd9bd60, 113;
v0xd9bd60_114 .array/port v0xd9bd60, 114;
v0xd9bd60_115 .array/port v0xd9bd60, 115;
v0xd9bd60_116 .array/port v0xd9bd60, 116;
E_0xd7dc40/29 .event anyedge, v0xd9bd60_113, v0xd9bd60_114, v0xd9bd60_115, v0xd9bd60_116;
v0xd9bd60_117 .array/port v0xd9bd60, 117;
v0xd9bd60_118 .array/port v0xd9bd60, 118;
v0xd9bd60_119 .array/port v0xd9bd60, 119;
v0xd9bd60_120 .array/port v0xd9bd60, 120;
E_0xd7dc40/30 .event anyedge, v0xd9bd60_117, v0xd9bd60_118, v0xd9bd60_119, v0xd9bd60_120;
v0xd9bd60_121 .array/port v0xd9bd60, 121;
v0xd9bd60_122 .array/port v0xd9bd60, 122;
v0xd9bd60_123 .array/port v0xd9bd60, 123;
v0xd9bd60_124 .array/port v0xd9bd60, 124;
E_0xd7dc40/31 .event anyedge, v0xd9bd60_121, v0xd9bd60_122, v0xd9bd60_123, v0xd9bd60_124;
v0xd9bd60_125 .array/port v0xd9bd60, 125;
v0xd9bd60_126 .array/port v0xd9bd60, 126;
v0xd9bd60_127 .array/port v0xd9bd60, 127;
E_0xd7dc40/32 .event anyedge, v0xd9bd60_125, v0xd9bd60_126, v0xd9bd60_127;
E_0xd7dc40 .event/or E_0xd7dc40/0, E_0xd7dc40/1, E_0xd7dc40/2, E_0xd7dc40/3, E_0xd7dc40/4, E_0xd7dc40/5, E_0xd7dc40/6, E_0xd7dc40/7, E_0xd7dc40/8, E_0xd7dc40/9, E_0xd7dc40/10, E_0xd7dc40/11, E_0xd7dc40/12, E_0xd7dc40/13, E_0xd7dc40/14, E_0xd7dc40/15, E_0xd7dc40/16, E_0xd7dc40/17, E_0xd7dc40/18, E_0xd7dc40/19, E_0xd7dc40/20, E_0xd7dc40/21, E_0xd7dc40/22, E_0xd7dc40/23, E_0xd7dc40/24, E_0xd7dc40/25, E_0xd7dc40/26, E_0xd7dc40/27, E_0xd7dc40/28, E_0xd7dc40/29, E_0xd7dc40/30, E_0xd7dc40/31, E_0xd7dc40/32;
S_0xd9b7a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 37, 4 37 0, S_0xd9b050;
 .timescale 0 0;
v0xd9b9a0_0 .var/2s "i", 31 0;
S_0xd9d870 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0xd75dc0;
 .timescale -12 -12;
E_0xd7df30 .event anyedge, v0xd9e670_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd9e670_0;
    %nor/r;
    %assign/vec4 v0xd9e670_0, 0;
    %wait E_0xd7df30;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd98e00;
T_4 ;
    %wait E_0xd38030;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd9a2d0_0, 0;
    %wait E_0xd38030;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd9a2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd9a200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd9a6b0_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0xd9a520_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xd9a950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd9aae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd9ab80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd9a200_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xd9a160_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd993b0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xd99070;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0xd998b0;
    %join;
    %wait E_0xd38030;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd9a2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd9a200_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xd9a160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd9a200_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xd9a520_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xd9a950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd9aae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd9ab80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd9a6b0_0, 0;
    %wait E_0xd1b9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd9a2d0_0, 0;
    %wait E_0xd38030;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd9ab80_0, 0;
    %wait E_0xd38030;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0xd9a520_0, 0;
    %wait E_0xd38030;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd9ab80_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd38030;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xd9a520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd9aae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd9ab80_0, 0;
    %wait E_0xd38030;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd9ab80_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd38030;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xd998b0;
    %join;
    %wait E_0xd38030;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd9a2d0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xd9a160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd9a200_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xd9a520_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xd9a950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd9aae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd9ab80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd9a6b0_0, 0;
    %wait E_0xd1b9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd9a2d0_0, 0;
    %wait E_0xd38030;
    %wait E_0xd38030;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd9ab80_0, 0;
    %wait E_0xd38030;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd9ab80_0, 0;
    %wait E_0xd38030;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd9ab80_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0xd9a520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd9aae0_0, 0;
    %wait E_0xd38030;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd9ab80_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd38030;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xd9a520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd9aae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd9ab80_0, 0;
    %wait E_0xd38030;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd9ab80_0, 0;
    %wait E_0xd38030;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd9ab80_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0xd9a520_0, 0;
    %wait E_0xd38030;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd9ab80_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd38030;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xd998b0;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd38280;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0xd9ab80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd9aae0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xd9a950_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xd9a160_0, 0;
    %assign/vec4 v0xd9a200_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0xd9a520_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0xd9a6b0_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xd285f0;
T_5 ;
    %wait E_0xd38de0;
    %load/vec4 v0xd98080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0xd2e9b0;
    %jmp t_0;
    .scope S_0xd2e9b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd65900_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0xd65900_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0xd65900_0;
    %store/vec4a v0xd98200, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0xd65900_0;
    %addi 1, 0, 32;
    %store/vec4 v0xd65900_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0xd285f0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xd983a0_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xd98700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0xd983a0_0;
    %load/vec4 v0xd98640_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xd983a0_0, 0;
T_5.5 ;
    %load/vec4 v0xd98be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0xd988a0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xd98200, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0xd98b20_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0xd988a0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xd98200, 4;
    %addi 1, 0, 2;
    %load/vec4 v0xd988a0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd98200, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0xd988a0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xd98200, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0xd98b20_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0xd988a0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xd98200, 4;
    %subi 1, 0, 2;
    %load/vec4 v0xd988a0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd98200, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0xd98980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0xd987c0_0;
    %load/vec4 v0xd98b20_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xd983a0_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xd9b050;
T_6 ;
    %wait E_0xd7dc40;
    %load/vec4 v0xd9d120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0xd9bcc0_0;
    %store/vec4 v0xd9ce20_0, 0, 7;
    %load/vec4 v0xd9cf50_0;
    %load/vec4 v0xd9bcc0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xd9bd60, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0xd9d060_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd9d060_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xd9ce20_0, 0, 7;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xd9b050;
T_7 ;
    %wait E_0xd38de0;
    %load/vec4 v0xd9baa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xd9bcc0_0, 0;
    %fork t_3, S_0xd9b7a0;
    %jmp t_2;
    .scope S_0xd9b7a0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd9b9a0_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0xd9b9a0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0xd9b9a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd9bd60, 0, 4;
T_7.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd9b9a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xd9b9a0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %end;
    .scope S_0xd9b050;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xd9d5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0xd9d4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0xd9d3c0_0;
    %load/vec4 v0xd9d210_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xd9bd60, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0xd9d3c0_0;
    %load/vec4 v0xd9d210_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xd9bd60, 4;
    %addi 1, 0, 2;
    %load/vec4 v0xd9d3c0_0;
    %load/vec4 v0xd9d210_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd9bd60, 0, 4;
T_7.9 ;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0xd9d3c0_0;
    %load/vec4 v0xd9d210_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xd9bd60, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_7.11, 4;
    %load/vec4 v0xd9d3c0_0;
    %load/vec4 v0xd9d210_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xd9bd60, 4;
    %subi 1, 0, 2;
    %load/vec4 v0xd9d3c0_0;
    %load/vec4 v0xd9d210_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd9bd60, 0, 4;
T_7.11 ;
T_7.8 ;
    %load/vec4 v0xd9d2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0xd9d210_0;
    %assign/vec4 v0xd9bcc0_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0xd9bcc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0xd9d4d0_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0xd9bcc0_0, 0;
T_7.14 ;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xd75dc0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd9e0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd9e670_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0xd75dc0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0xd9e0c0_0;
    %inv;
    %store/vec4 v0xd9e0c0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0xd75dc0;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd99fc0_0, v0xd9e8e0_0, v0xd9e0c0_0, v0xd9e020_0, v0xd9e530_0, v0xd9e350_0, v0xd9ec40_0, v0xd9eba0_0, v0xd9ea40_0, v0xd9e980_0, v0xd9eae0_0, v0xd9e490_0, v0xd9e3f0_0, v0xd9e2b0_0, v0xd9e160_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0xd75dc0;
T_11 ;
    %load/vec4 v0xd9e5d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0xd9e5d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd9e5d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0xd9e5d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0xd9e5d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd9e5d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0xd9e5d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd9e5d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd9e5d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd9e5d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0xd75dc0;
T_12 ;
    %wait E_0xd38280;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd9e5d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd9e5d0_0, 4, 32;
    %load/vec4 v0xd9e730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0xd9e5d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd9e5d0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd9e5d0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd9e5d0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0xd9e490_0;
    %load/vec4 v0xd9e490_0;
    %load/vec4 v0xd9e3f0_0;
    %xor;
    %load/vec4 v0xd9e490_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0xd9e5d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd9e5d0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0xd9e5d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd9e5d0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0xd9e2b0_0;
    %load/vec4 v0xd9e2b0_0;
    %load/vec4 v0xd9e160_0;
    %xor;
    %load/vec4 v0xd9e2b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0xd9e5d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd9e5d0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0xd9e5d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd9e5d0_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/gshare/iter0/response10/top_module.sv";
