Partition Merge report for pdp8
Fri Apr 09 17:20:14 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge DSP Block Usage Summary
 10. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Partition Merge Summary                                                          ;
+------------------------------------+---------------------------------------------+
; Partition Merge Status             ; Successful - Fri Apr 09 17:20:14 2021       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; pdp8                                        ;
; Top-level Entity Name              ; pdp8                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,408                                       ;
;     Total combinational functions  ; 1,218                                       ;
;     Dedicated logic registers      ; 695                                         ;
; Total registers                    ; 695                                         ;
; Total pins                         ; 7                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 49,792                                      ;
; Embedded Multiplier 9-bit elements ; 2                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                    ;
+------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+------------------------------------------------------------+---------+
; Name                                                       ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                          ; Details ;
+------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+------------------------------------------------------------+---------+
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|Add0~0 ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|Add0~0 ; N/A     ;
; RsRx                                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; RsRx                                                       ; N/A     ;
; auto_signaltap_0|gnd                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|gnd                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A     ;
; auto_signaltap_0|vcc                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; auto_signaltap_0|vcc                                       ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A     ;
; btnCpuReset                                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; btnCpuReset                                                ; N/A     ;
; btnCpuReset                                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; btnCpuReset                                                ; N/A     ;
; btnl                                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; btnl                                                       ; N/A     ;
; clk                                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; clk                                                        ; N/A     ;
; runSwitch                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; runSwitch                                                  ; N/A     ;
+------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                     ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top   ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Estimated Total logic elements              ; 802   ; 193              ; 414                            ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Total combinational functions               ; 746   ; 177              ; 295                            ; 0                              ;
; Logic element usage by number of LUT inputs ;       ;                  ;                                ;                                ;
;     -- 4 input functions                    ; 396   ; 67               ; 114                            ; 0                              ;
;     -- 3 input functions                    ; 165   ; 71               ; 89                             ; 0                              ;
;     -- <=2 input functions                  ; 185   ; 39               ; 92                             ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Logic elements by mode                      ;       ;                  ;                                ;                                ;
;     -- normal mode                          ; 607   ; 169              ; 231                            ; 0                              ;
;     -- arithmetic mode                      ; 139   ; 8                ; 64                             ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Total registers                             ; 271   ; 118              ; 306                            ; 0                              ;
;     -- Dedicated logic registers            ; 271   ; 118              ; 306                            ; 0                              ;
;     -- I/O registers                        ; 0     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Virtual pins                                ; 0     ; 0                ; 0                              ; 0                              ;
; I/O pins                                    ; 7     ; 0                ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 2     ; 0                ; 0                              ; 0                              ;
; Total memory bits                           ; 49152 ; 0                ; 640                            ; 0                              ;
; Total RAM block bits                        ; 0     ; 0                ; 0                              ; 0                              ;
; JTAG                                        ; 1     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Connections                                 ;       ;                  ;                                ;                                ;
;     -- Input Connections                    ; 133   ; 171              ; 498                            ; 0                              ;
;     -- Registered Input Connections         ; 65    ; 128              ; 336                            ; 0                              ;
;     -- Output Connections                   ; 549   ; 219              ; 34                             ; 0                              ;
;     -- Registered Output Connections        ; 8     ; 219              ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Internal Connections                        ;       ;                  ;                                ;                                ;
;     -- Total Connections                    ; 4175  ; 1193             ; 2046                           ; 0                              ;
;     -- Registered Connections               ; 1559  ; 855              ; 1075                           ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; External Connections                        ;       ;                  ;                                ;                                ;
;     -- Top                                  ; 124   ; 230              ; 328                            ; 0                              ;
;     -- sld_hub:auto_hub                     ; 230   ; 20               ; 140                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 328   ; 140              ; 64                             ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Partition Interface                         ;       ;                  ;                                ;                                ;
;     -- Input Ports                          ; 26    ; 78               ; 80                             ; 0                              ;
;     -- Output Ports                         ; 12    ; 95               ; 21                             ; 0                              ;
;     -- Bidir Ports                          ; 0     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Registered Ports                            ;       ;                  ;                                ;                                ;
;     -- Registered Input Ports               ; 0     ; 3                ; 12                             ; 0                              ;
;     -- Registered Output Ports              ; 0     ; 55               ; 7                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Port Connectivity                           ;       ;                  ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0     ; 1                ; 18                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0     ; 30               ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0     ; 0                ; 14                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0     ; 0                ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0     ; 48               ; 9                              ; 0                              ;
;     -- Output Ports with no Source          ; 0     ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0     ; 53               ; 23                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0     ; 47               ; 9                              ; 0                              ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                      ;
+------------------------------------------------------------------------------------------+-----------+---------------+----------+-------------+
; Name                                                                                     ; Partition ; Type          ; Location ; Status      ;
+------------------------------------------------------------------------------------------+-----------+---------------+----------+-------------+
; RsRx                                                                                     ; Top       ; Input Port    ; n/a      ;             ;
;     -- RsRx                                                                              ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- RsRx~input                                                                        ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                          ;           ;               ;          ;             ;
; RsTx                                                                                     ; Top       ; Output Port   ; n/a      ;             ;
;     -- RsTx                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- RsTx~output                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                          ;           ;               ;          ;             ;
; altera_reserved_tck                                                                      ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tck                                                               ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tck~input                                                         ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                          ;           ;               ;          ;             ;
; altera_reserved_tdi                                                                      ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tdi                                                               ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdi~input                                                         ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                          ;           ;               ;          ;             ;
; altera_reserved_tdo                                                                      ; Top       ; Output Port   ; n/a      ;             ;
;     -- altera_reserved_tdo                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdo~output                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                          ;           ;               ;          ;             ;
; altera_reserved_tms                                                                      ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tms                                                               ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tms~input                                                         ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                          ;           ;               ;          ;             ;
; btnCpuReset                                                                              ; Top       ; Input Port    ; n/a      ;             ;
;     -- btnCpuReset                                                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- btnCpuReset~input                                                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                          ;           ;               ;          ;             ;
; btnl                                                                                     ; Top       ; Input Port    ; n/a      ;             ;
;     -- btnl                                                                              ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- btnl~input                                                                        ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                          ;           ;               ;          ;             ;
; clk                                                                                      ; Top       ; Input Port    ; n/a      ;             ;
;     -- clk                                                                               ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- clk~input                                                                         ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_clr             ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_ena             ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_ir_in_5_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_ir_in_6_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_ir_in_7_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_ir_out_5_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_ir_out_6_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_ir_out_7_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_raw_tck         ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_tdi             ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_tdo             ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_usr1            ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; runLED                                                                                   ; Top       ; Output Port   ; n/a      ;             ;
;     -- runLED                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- runLED~output                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                          ;           ;               ;          ;             ;
; runSwitch                                                                                ; Top       ; Input Port    ; n/a      ;             ;
;     -- runSwitch                                                                         ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- runSwitch~input                                                                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                          ;           ;               ;          ;             ;
+------------------------------------------------------------------------------------------+-----------+---------------+----------+-------------+


+------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                 ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 1,408                    ;
;                                             ;                          ;
; Total combinational functions               ; 1218                     ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 577                      ;
;     -- 3 input functions                    ; 325                      ;
;     -- <=2 input functions                  ; 316                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 1007                     ;
;     -- arithmetic mode                      ; 211                      ;
;                                             ;                          ;
; Total registers                             ; 695                      ;
;     -- Dedicated logic registers            ; 695                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 7                        ;
; Total memory bits                           ; 49792                    ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 2                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 387                      ;
; Total fan-out                               ; 6666                     ;
; Average fan-out                             ; 3.41                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------+
; Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_nnv3:auto_generated|altsyncram_17t2:altsyncram1|ALTSYNCRAM                                                          ; AUTO ; True Dual Port   ; 4096         ; 12           ; 4096         ; 12           ; 49152 ; ../../PDP8_Programs/sieve.hex ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0224:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 5            ; 128          ; 5            ; 640   ; None                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------+


+-----------------------------------------------------+
; Partition Merge DSP Block Usage Summary             ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri Apr 09 17:20:13 2021
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off pdp8 -c pdp8 --merge=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 39 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Info (21057): Implemented 1453 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 3 output pins
    Info (21061): Implemented 1422 logic cells
    Info (21064): Implemented 17 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Partition Merge was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4691 megabytes
    Info: Processing ended: Fri Apr 09 17:20:14 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


