Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: anasema.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "anasema.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "anasema"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : anasema
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Mertcan/mesafeolcer/binaryToDecimal.vhd" in Library work.
Architecture behavioral of Entity binarytodecimal is up to date.
Compiling vhdl file "C:/Users/Mertcan/mesafeolcer/ledDriver.vhd" in Library work.
Architecture behavioral of Entity leddriver is up to date.
Compiling vhdl file "C:/Users/Mertcan/mesafeolcer/binaryTo7segment.vhd" in Library work.
Architecture behavioral of Entity binaryto7segment is up to date.
Compiling vhdl file "C:/Users/Mertcan/mesafeolcer/anaModul.vhd" in Library work.
Entity <anamodul> compiled.
Entity <anamodul> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Mertcan/mesafeolcer/anasema.vhf" in Library work.
Architecture behavioral of Entity anasema is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <anasema> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <binaryToDecimal> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ledDriver> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <binaryTo7segment> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <anaModul> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <anasema> in library <work> (Architecture <behavioral>).
Entity <anasema> analyzed. Unit <anasema> generated.

Analyzing Entity <binaryToDecimal> in library <work> (Architecture <behavioral>).
Entity <binaryToDecimal> analyzed. Unit <binaryToDecimal> generated.

Analyzing Entity <ledDriver> in library <work> (Architecture <behavioral>).
Entity <ledDriver> analyzed. Unit <ledDriver> generated.

Analyzing Entity <binaryTo7segment> in library <work> (Architecture <behavioral>).
Entity <binaryTo7segment> analyzed. Unit <binaryTo7segment> generated.

Analyzing Entity <anaModul> in library <work> (Architecture <behavioral>).
Entity <anaModul> analyzed. Unit <anaModul> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <binaryToDecimal>.
    Related source file is "C:/Users/Mertcan/mesafeolcer/binaryToDecimal.vhd".
    Found 4-bit up counter for signal <birler>.
    Found 10-bit up counter for signal <I>.
    Found 4-bit up counter for signal <onlar>.
    Found 9-bit register for signal <sayi>.
    Found 4-bit register for signal <yaz1>.
    Found 10-bit comparator equal for signal <yaz1$cmp_eq0000> created at line 74.
    Found 4-bit register for signal <yaz2>.
    Found 4-bit register for signal <yaz3>.
    Found 4-bit up counter for signal <yuzler>.
    Summary:
	inferred   4 Counter(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <binaryToDecimal> synthesized.


Synthesizing Unit <ledDriver>.
    Related source file is "C:/Users/Mertcan/mesafeolcer/ledDriver.vhd".
    Found finite state machine <FSM_0> for signal <hangisi>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clkIn                     (rising_edge)        |
    | Power Up State     | 1110                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <dataOut>.
    Found 14-bit register for signal <sayac>.
    Found 14-bit adder for signal <sayac$addsub0000> created at line 50.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ledDriver> synthesized.


Synthesizing Unit <binaryTo7segment>.
    Related source file is "C:/Users/Mertcan/mesafeolcer/binaryTo7segment.vhd".
    Found 16x7-bit ROM for signal <outSegment>.
    Summary:
	inferred   1 ROM(s).
Unit <binaryTo7segment> synthesized.


Synthesizing Unit <anaModul>.
    Related source file is "C:/Users/Mertcan/mesafeolcer/anaModul.vhd".
WARNING:Xst:1780 - Signal <sayac2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mesafe<24:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <adim>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clkIn                     (rising_edge)        |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <ledOut>.
    Found 25-bit register for signal <mesafe>.
    Found 25x2-bit multiplier for signal <mesafe$mult0000> created at line 94.
    Found 25-bit register for signal <sayac>.
    Found 25-bit adder for signal <sayac$share0000>.
    Found 1-bit register for signal <trigYaz>.
    Found 9-bit register for signal <yazilacak>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  68 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
Unit <anaModul> synthesized.


Synthesizing Unit <anasema>.
    Related source file is "C:/Users/Mertcan/mesafeolcer/anasema.vhf".
Unit <anasema> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Multipliers                                          : 1
 25x2-bit multiplier                                   : 1
# Adders/Subtractors                                   : 2
 14-bit adder                                          : 1
 25-bit adder                                          : 1
# Counters                                             : 4
 10-bit up counter                                     : 1
 4-bit up counter                                      : 3
# Registers                                            : 11
 1-bit register                                        : 1
 14-bit register                                       : 1
 25-bit register                                       : 2
 4-bit register                                        : 4
 8-bit register                                        : 1
 9-bit register                                        : 2
# Comparators                                          : 1
 10-bit comparator equal                               : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <XLXI_5/adim/FSM> on signal <adim[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 110
 010   | 010
 011   | 011
 100   | 001
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <XLXI_3/hangisi/FSM> on signal <hangisi[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 1110  | 00
 1011  | 01
 1101  | 10
-------------------
WARNING:Xst:1710 - FF/Latch <ledOut_5> (without init value) has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ledOut_6> (without init value) has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ledOut_7> (without init value) has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <mesafe_9> of sequential type is unconnected in block <XLXI_5>.
WARNING:Xst:2677 - Node <mesafe_10> of sequential type is unconnected in block <XLXI_5>.
WARNING:Xst:2677 - Node <mesafe_11> of sequential type is unconnected in block <XLXI_5>.
WARNING:Xst:2677 - Node <mesafe_12> of sequential type is unconnected in block <XLXI_5>.
WARNING:Xst:2677 - Node <mesafe_13> of sequential type is unconnected in block <XLXI_5>.
WARNING:Xst:2677 - Node <mesafe_14> of sequential type is unconnected in block <XLXI_5>.
WARNING:Xst:2677 - Node <mesafe_15> of sequential type is unconnected in block <XLXI_5>.
WARNING:Xst:2677 - Node <mesafe_16> of sequential type is unconnected in block <XLXI_5>.
WARNING:Xst:2677 - Node <mesafe_17> of sequential type is unconnected in block <XLXI_5>.
WARNING:Xst:2677 - Node <mesafe_18> of sequential type is unconnected in block <XLXI_5>.
WARNING:Xst:2677 - Node <mesafe_19> of sequential type is unconnected in block <XLXI_5>.
WARNING:Xst:2677 - Node <mesafe_20> of sequential type is unconnected in block <XLXI_5>.
WARNING:Xst:2677 - Node <mesafe_21> of sequential type is unconnected in block <XLXI_5>.
WARNING:Xst:2677 - Node <mesafe_22> of sequential type is unconnected in block <XLXI_5>.
WARNING:Xst:2677 - Node <mesafe_23> of sequential type is unconnected in block <XLXI_5>.
WARNING:Xst:2677 - Node <mesafe_24> of sequential type is unconnected in block <XLXI_5>.

Synthesizing (advanced) Unit <anaModul>.
	Found pipelined multiplier on signal <mesafe_mult0000>:
		- 1 pipeline level(s) found in a register on signal <sayac>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_mesafe_mult0000 by adding 2 register level(s).
Unit <anaModul> synthesized (advanced).
WARNING:Xst:2677 - Node <mesafe_9> of sequential type is unconnected in block <anaModul>.
WARNING:Xst:2677 - Node <mesafe_10> of sequential type is unconnected in block <anaModul>.
WARNING:Xst:2677 - Node <mesafe_11> of sequential type is unconnected in block <anaModul>.
WARNING:Xst:2677 - Node <mesafe_12> of sequential type is unconnected in block <anaModul>.
WARNING:Xst:2677 - Node <mesafe_13> of sequential type is unconnected in block <anaModul>.
WARNING:Xst:2677 - Node <mesafe_14> of sequential type is unconnected in block <anaModul>.
WARNING:Xst:2677 - Node <mesafe_15> of sequential type is unconnected in block <anaModul>.
WARNING:Xst:2677 - Node <mesafe_16> of sequential type is unconnected in block <anaModul>.
WARNING:Xst:2677 - Node <mesafe_17> of sequential type is unconnected in block <anaModul>.
WARNING:Xst:2677 - Node <mesafe_18> of sequential type is unconnected in block <anaModul>.
WARNING:Xst:2677 - Node <mesafe_19> of sequential type is unconnected in block <anaModul>.
WARNING:Xst:2677 - Node <mesafe_20> of sequential type is unconnected in block <anaModul>.
WARNING:Xst:2677 - Node <mesafe_21> of sequential type is unconnected in block <anaModul>.
WARNING:Xst:2677 - Node <mesafe_22> of sequential type is unconnected in block <anaModul>.
WARNING:Xst:2677 - Node <mesafe_23> of sequential type is unconnected in block <anaModul>.
WARNING:Xst:2677 - Node <mesafe_24> of sequential type is unconnected in block <anaModul>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Multipliers                                          : 1
 25x2-bit registered multiplier                        : 1
# Adders/Subtractors                                   : 2
 14-bit adder                                          : 1
 25-bit adder                                          : 1
# Counters                                             : 4
 10-bit up counter                                     : 1
 4-bit up counter                                      : 3
# Registers                                            : 91
 Flip-Flops                                            : 91
# Comparators                                          : 1
 10-bit comparator equal                               : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <ledOut_5> (without init value) has a constant value of 0 in block <anaModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ledOut_6> (without init value) has a constant value of 0 in block <anaModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ledOut_7> (without init value) has a constant value of 0 in block <anaModul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Mmult_mesafe_mult0000_2> of sequential type is unconnected in block <anaModul>.
WARNING:Xst:2677 - Node <Mmult_mesafe_mult0000_1> of sequential type is unconnected in block <anaModul>.
WARNING:Xst:2677 - Node <Mmult_mesafe_mult0000_0> of sequential type is unconnected in block <anaModul>.
INFO:Xst:2261 - The FF/Latch <sayac_14> in Unit <anaModul> is equivalent to the following FF/Latch, which will be removed : <Mmult_mesafe_mult0000_10> 
INFO:Xst:2261 - The FF/Latch <sayac_13> in Unit <anaModul> is equivalent to the following FF/Latch, which will be removed : <Mmult_mesafe_mult0000_11> 
INFO:Xst:2261 - The FF/Latch <sayac_12> in Unit <anaModul> is equivalent to the following FF/Latch, which will be removed : <Mmult_mesafe_mult0000_12> 
INFO:Xst:2261 - The FF/Latch <sayac_11> in Unit <anaModul> is equivalent to the following FF/Latch, which will be removed : <Mmult_mesafe_mult0000_13> 
INFO:Xst:2261 - The FF/Latch <sayac_10> in Unit <anaModul> is equivalent to the following FF/Latch, which will be removed : <Mmult_mesafe_mult0000_14> 
INFO:Xst:2261 - The FF/Latch <sayac_21> in Unit <anaModul> is equivalent to the following FF/Latch, which will be removed : <Mmult_mesafe_mult0000_3> 
INFO:Xst:2261 - The FF/Latch <sayac_4> in Unit <anaModul> is equivalent to the following FF/Latch, which will be removed : <Mmult_mesafe_mult0000_20> 
INFO:Xst:2261 - The FF/Latch <sayac_20> in Unit <anaModul> is equivalent to the following FF/Latch, which will be removed : <Mmult_mesafe_mult0000_4> 
INFO:Xst:2261 - The FF/Latch <sayac_9> in Unit <anaModul> is equivalent to the following FF/Latch, which will be removed : <Mmult_mesafe_mult0000_15> 
INFO:Xst:2261 - The FF/Latch <sayac_3> in Unit <anaModul> is equivalent to the following FF/Latch, which will be removed : <Mmult_mesafe_mult0000_21> 
INFO:Xst:2261 - The FF/Latch <sayac_19> in Unit <anaModul> is equivalent to the following FF/Latch, which will be removed : <Mmult_mesafe_mult0000_5> 
INFO:Xst:2261 - The FF/Latch <sayac_8> in Unit <anaModul> is equivalent to the following FF/Latch, which will be removed : <Mmult_mesafe_mult0000_16> 
INFO:Xst:2261 - The FF/Latch <sayac_2> in Unit <anaModul> is equivalent to the following FF/Latch, which will be removed : <Mmult_mesafe_mult0000_22> 
INFO:Xst:2261 - The FF/Latch <sayac_18> in Unit <anaModul> is equivalent to the following FF/Latch, which will be removed : <Mmult_mesafe_mult0000_6> 
INFO:Xst:2261 - The FF/Latch <sayac_7> in Unit <anaModul> is equivalent to the following FF/Latch, which will be removed : <Mmult_mesafe_mult0000_17> 
INFO:Xst:2261 - The FF/Latch <sayac_1> in Unit <anaModul> is equivalent to the following FF/Latch, which will be removed : <Mmult_mesafe_mult0000_23> 
INFO:Xst:2261 - The FF/Latch <sayac_17> in Unit <anaModul> is equivalent to the following FF/Latch, which will be removed : <Mmult_mesafe_mult0000_7> 
INFO:Xst:2261 - The FF/Latch <sayac_6> in Unit <anaModul> is equivalent to the following FF/Latch, which will be removed : <Mmult_mesafe_mult0000_18> 
INFO:Xst:2261 - The FF/Latch <sayac_0> in Unit <anaModul> is equivalent to the following FF/Latch, which will be removed : <Mmult_mesafe_mult0000_24> 
INFO:Xst:2261 - The FF/Latch <sayac_16> in Unit <anaModul> is equivalent to the following FF/Latch, which will be removed : <Mmult_mesafe_mult0000_8> 
INFO:Xst:2261 - The FF/Latch <sayac_5> in Unit <anaModul> is equivalent to the following FF/Latch, which will be removed : <Mmult_mesafe_mult0000_19> 
INFO:Xst:2261 - The FF/Latch <sayac_15> in Unit <anaModul> is equivalent to the following FF/Latch, which will be removed : <Mmult_mesafe_mult0000_9> 

Optimizing unit <anasema> ...

Optimizing unit <binaryToDecimal> ...

Optimizing unit <ledDriver> ...

Optimizing unit <anaModul> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block anasema, actual ratio is 10.

Final Macro Processing ...

Processing Unit <anasema> :
	Found 2-bit shift register for signal <XLXI_5/yazilacak_6>.
	Found 2-bit shift register for signal <XLXI_5/yazilacak_5>.
	Found 2-bit shift register for signal <XLXI_5/yazilacak_4>.
	Found 2-bit shift register for signal <XLXI_5/yazilacak_3>.
	Found 2-bit shift register for signal <XLXI_5/yazilacak_2>.
	Found 2-bit shift register for signal <XLXI_5/yazilacak_1>.
	Found 2-bit shift register for signal <XLXI_5/yazilacak_0>.
Unit <anasema> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 101
 Flip-Flops                                            : 101
# Shift Registers                                      : 7
 2-bit shift register                                  : 7

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : anasema.ngr
Top Level Output File Name         : anasema
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 22

Cell Usage :
# BELS                             : 309
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 46
#      LUT2                        : 37
#      LUT2_L                      : 1
#      LUT3                        : 15
#      LUT3_L                      : 1
#      LUT4                        : 59
#      LUT4_D                      : 3
#      LUT4_L                      : 3
#      MUXCY                       : 72
#      MUXF5                       : 5
#      VCC                         : 1
#      XORCY                       : 58
# FlipFlops/Latches                : 108
#      FD                          : 45
#      FDE                         : 26
#      FDR                         : 28
#      FDRE                        : 8
#      FDS                         : 1
# Shift Registers                  : 7
#      SRL16E                      : 7
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 1
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      101  out of    960    10%  
 Number of Slice Flip Flops:            108  out of   1920     5%  
 Number of 4 input LUTs:                179  out of   1920     9%  
    Number used as logic:               172
    Number used as Shift registers:       7
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of     83    26%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mClk                               | BUFGP                  | 115   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.822ns (Maximum Frequency: 146.589MHz)
   Minimum input arrival time before clock: 6.231ns
   Maximum output required time after clock: 5.640ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mClk'
  Clock period: 6.822ns (frequency: 146.589MHz)
  Total number of paths / destination ports: 3772 / 193
-------------------------------------------------------------------------
Delay:               6.822ns (Levels of Logic = 6)
  Source:            XLXI_5/sayac_21 (FF)
  Destination:       XLXI_5/sayac_22 (FF)
  Source Clock:      mClk rising
  Destination Clock: mClk rising

  Data Path: XLXI_5/sayac_21 to XLXI_5/sayac_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.514   0.690  XLXI_5/sayac_21 (XLXI_5/sayac_21)
     LUT4:I0->O            2   0.612   0.449  XLXI_5/adim_cmp_eq000119 (XLXI_5/adim_cmp_eq000119)
     LUT3:I1->O            1   0.612   0.000  XLXI_5/adim_cmp_eq000161_SW1_F (N51)
     MUXF5:I0->O           1   0.278   0.360  XLXI_5/adim_cmp_eq000161_SW1 (N37)
     LUT4:I3->O            2   0.612   0.383  XLXI_5/sayac_mux0002<0>1_SW0 (N28)
     LUT4_D:I3->O         12   0.612   0.820  XLXI_5/sayac_mux0002<0>1_1 (XLXI_5/sayac_mux0002<0>1)
     LUT4:I3->O            1   0.612   0.000  XLXI_5/sayac_mux0002<8>1 (XLXI_5/sayac_mux0002<8>)
     FD:D                      0.268          XLXI_5/sayac_16
    ----------------------------------------
    Total                      6.822ns (4.120ns logic, 2.702ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mClk'
  Total number of paths / destination ports: 77 / 27
-------------------------------------------------------------------------
Offset:              6.231ns (Levels of Logic = 6)
  Source:            echo (PAD)
  Destination:       XLXI_5/sayac_22 (FF)
  Destination Clock: mClk rising

  Data Path: echo to XLXI_5/sayac_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.106   0.568  echo_IBUF (echo_IBUF)
     LUT3:I2->O            1   0.612   0.000  XLXI_5/adim_cmp_eq000161_SW1_G (N52)
     MUXF5:I1->O           1   0.278   0.360  XLXI_5/adim_cmp_eq000161_SW1 (N37)
     LUT4:I3->O            2   0.612   0.383  XLXI_5/sayac_mux0002<0>1_SW0 (N28)
     LUT4_D:I3->O         12   0.612   0.820  XLXI_5/sayac_mux0002<0>1_1 (XLXI_5/sayac_mux0002<0>1)
     LUT4:I3->O            1   0.612   0.000  XLXI_5/sayac_mux0002<8>1 (XLXI_5/sayac_mux0002<8>)
     FD:D                      0.268          XLXI_5/sayac_16
    ----------------------------------------
    Total                      6.231ns (4.100ns logic, 2.131ns route)
                                       (65.8% logic, 34.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mClk'
  Total number of paths / destination ports: 40 / 16
-------------------------------------------------------------------------
Offset:              5.640ns (Levels of Logic = 2)
  Source:            XLXI_3/hangisi_FSM_FFd1 (FF)
  Destination:       an<1> (PAD)
  Source Clock:      mClk rising

  Data Path: XLXI_3/hangisi_FSM_FFd1 to an<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             13   0.514   0.988  XLXI_3/hangisi_FSM_FFd1 (XLXI_3/hangisi_FSM_FFd1)
     LUT2:I0->O            1   0.612   0.357  XLXI_3/hangisi_or00021 (an_1_OBUF)
     OBUF:I->O                 3.169          an_1_OBUF (an<1>)
    ----------------------------------------
    Total                      5.640ns (4.295ns logic, 1.345ns route)
                                       (76.2% logic, 23.8% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.09 secs
 
--> 

Total memory usage is 255264 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   43 (   0 filtered)
Number of infos    :   24 (   0 filtered)

