QuestaSim qverilog 10.2a Compiler 2013.03 Mar 15 2013
qverilog 5-x2_bitwise_op.sv 
-- Compiling module bitwise_1
-- Compiling module bitwise_2
-- Compiling module bitwise_3
-- Compiling module bitwise_4
-- Compiling module bitwise_5

Top level modules:
	bitwise_1
	bitwise_2
	bitwise_3
	bitwise_4
	bitwise_5
+ C:\questa_sim_10.2a\win32/vsim -lib work bitwise_1 bitwise_2 bitwise_3 bitwise_4 bitwise_5 -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt
# vsim -appendlog -do {run -all; quit -f} -l qverilog.log -lib work -c -vopt bitwise_1 bitwise_2 bitwise_3 bitwise_4 bitwise_5 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# //  Questa Sim
# //  Version 10.2a win32 Mar 15 2013
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.bitwise_1(fast)
# Loading work.bitwise_2(fast)
# Loading work.bitwise_3(fast)
# Loading work.bitwise_4(fast)
# Loading work.bitwise_5(fast)
# run -all 
#  
# bitwise_1: EXPECT: r1 is 10xx
# bitwise_1: ACTUAL: r1 is 10xx
#  
#  
# bitwise_2: EXPECT: r1 is 0000
# bitwise_2: ACTUAL: r1 is 0000
# bitwise_2: EXPECT: r2 is 01xx
# bitwise_2: ACTUAL: r2 is 01xx
#  
#  
# bitwise_3: EXPECT: r1 is 01xx
# bitwise_3: ACTUAL: r1 is 01xx
# bitwise_3: EXPECT: r2 is 1111
# bitwise_3: ACTUAL: r2 is 1111
#  
#  
# bitwise_4: EXPECT: r1 is 01xx
# bitwise_4: ACTUAL: r1 is 01xx
# bitwise_4: EXPECT: r2 is 10xx
# bitwise_4: ACTUAL: r2 is 10xx
#  
#  
# bitwise_5: EXPECT: r1 is 10xx
# bitwise_5: ACTUAL: r1 is 10xx
# bitwise_5: EXPECT: r2 is 01xx
# bitwise_5: ACTUAL: r2 is 01xx
#  
#  quit -f 
