// Seed: 1538338670
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    output id_3,
    input wire id_4,
    output logic id_5
);
  assign id_3 = id_4[1];
  assign id_3 = id_0;
endmodule
