\hypertarget{structSPI__Handle__t}{}\doxysection{SPI\+\_\+\+Handle\+\_\+t Struct Reference}
\label{structSPI__Handle__t}\index{SPI\_Handle\_t@{SPI\_Handle\_t}}


Handle structure for SPI peripheral.  




{\ttfamily \#include $<$stm32f407xx\+\_\+spi\+\_\+driver.\+h$>$}



Collaboration diagram for SPI\+\_\+\+Handle\+\_\+t\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=258pt]{structSPI__Handle__t__coll__graph}
\end{center}
\end{figure}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{structSPI__RegDef__t}{SPI\+\_\+\+Reg\+Def\+\_\+t}} $\ast$ \mbox{\hyperlink{group__SPI__Driver_gaa7db732f0f2920639f3803a2fb5e51bf}{p\+SPIx}}
\item 
\mbox{\hyperlink{structSPI__Config__t}{SPI\+\_\+\+Config\+\_\+t}} \mbox{\hyperlink{group__SPI__Driver_ga5d78782039cd455bfc12f0d7583da108}{SPI\+\_\+\+Config}}
\item 
uint8\+\_\+t $\ast$ \mbox{\hyperlink{group__SPI__Driver_ga51924cca4cfd49a7bf6ca242a7d200fa}{p\+Tx\+Buffer}}
\item 
uint8\+\_\+t $\ast$ \mbox{\hyperlink{group__SPI__Driver_gacf2a8d77252121207be8a623147bba59}{p\+Rx\+Buffer}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__SPI__Driver_ga0d668964103ff1b3bf3a2b624762bd23}{Tx\+Len}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__SPI__Driver_gac1f0408b5f711df4d7a80366c35e3277}{Rx\+Len}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group__SPI__Driver_ga85ca237ca87c6654a734971bdd27516d}{Tx\+State}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group__SPI__Driver_gacbfbbeb3c2a55878f6dffe0388b4b320}{Rx\+State}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Handle structure for SPI peripheral. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
drivers/\+Inc/\mbox{\hyperlink{stm32f407xx__spi__driver_8h}{stm32f407xx\+\_\+spi\+\_\+driver.\+h}}\end{DoxyCompactItemize}
