{
  "processor": "DEC Alpha 21064A",
  "manufacturer": "DEC",
  "year": 1994,
  "schema_version": "1.0",
  "source": "Alpha 21064A Hardware Reference Manual, DEC 1994",
  "base_architecture": "alpha21064",
  "base_timing_reference": "models/other/alpha21064/timing/alpha21064_timing.json",
  "timing_notes": "Die shrink of 21064 (EV45) to 0.5um, running at up to 300 MHz. Same ISA and pipeline structure as 21064. Larger 16KB I-cache and 16KB D-cache. Same cycle counts per instruction, higher throughput via clock speed.",
  "instruction_count": 40,
  "instructions": [
    {"mnemonic": "ADDL", "opcode": "0x40000000", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Add longword"},
    {"mnemonic": "ADDQ", "opcode": "0x40000020", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Add quadword"},
    {"mnemonic": "SUBL", "opcode": "0x40000009", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Subtract longword"},
    {"mnemonic": "SUBQ", "opcode": "0x40000029", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Subtract quadword"},
    {"mnemonic": "AND", "opcode": "0x44000000", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Logical AND"},
    {"mnemonic": "BIS", "opcode": "0x44000020", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Logical OR"},
    {"mnemonic": "XOR", "opcode": "0x44000040", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Logical XOR"},
    {"mnemonic": "SLL", "opcode": "0x48000039", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift left logical"},
    {"mnemonic": "SRL", "opcode": "0x48000034", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift right logical"},
    {"mnemonic": "SRA", "opcode": "0x4800003C", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift right arithmetic"},
    {"mnemonic": "CMPEQ", "opcode": "0x4000002D", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Compare equal"},
    {"mnemonic": "CMPLT", "opcode": "0x4000004D", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Compare less than"},
    {"mnemonic": "LDL", "opcode": "0x28000000", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Load longword, 2 cycles cache hit"},
    {"mnemonic": "LDQ", "opcode": "0x2C000000", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Load quadword"},
    {"mnemonic": "LDA", "opcode": "0x20000000", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Load address"},
    {"mnemonic": "STL", "opcode": "0x2A000000", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Store longword"},
    {"mnemonic": "STQ", "opcode": "0x2E000000", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Store quadword"},
    {"mnemonic": "BR", "opcode": "0xC0000000", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Unconditional branch"},
    {"mnemonic": "BSR", "opcode": "0xD0000000", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "relative", "flags_affected": "Ra=PC", "notes": "Branch to subroutine"},
    {"mnemonic": "BEQ", "opcode": "0xE4000000", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if equal zero"},
    {"mnemonic": "BNE", "opcode": "0xEC000000", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if not equal zero"},
    {"mnemonic": "JMP", "opcode": "0x68000000", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Jump via register"},
    {"mnemonic": "JSR", "opcode": "0x68004000", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "register", "flags_affected": "Ra=PC", "notes": "Jump to subroutine"},
    {"mnemonic": "RET", "opcode": "0x68008000", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Return"},
    {"mnemonic": "MULL", "opcode": "0x4C000000", "bytes": 4, "cycles": 8, "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "Multiply longword, 8 cycles"},
    {"mnemonic": "MULQ", "opcode": "0x4C000020", "bytes": 4, "cycles": 12, "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "Multiply quadword, 12 cycles"},
    {"mnemonic": "ADDS", "opcode": "0x58000000", "bytes": 4, "cycles": 4, "category": "float", "addressing_mode": "register", "flags_affected": "FPCR", "notes": "FP add single"},
    {"mnemonic": "ADDT", "opcode": "0x58000020", "bytes": 4, "cycles": 4, "category": "float", "addressing_mode": "register", "flags_affected": "FPCR", "notes": "FP add double"},
    {"mnemonic": "MULS", "opcode": "0x58000002", "bytes": 4, "cycles": 4, "category": "float", "addressing_mode": "register", "flags_affected": "FPCR", "notes": "FP multiply single"},
    {"mnemonic": "MULT", "opcode": "0x58000022", "bytes": 4, "cycles": 4, "category": "float", "addressing_mode": "register", "flags_affected": "FPCR", "notes": "FP multiply double"},
    {"mnemonic": "DIVS", "opcode": "0x58000003", "bytes": 4, "cycles": 34, "category": "float", "addressing_mode": "register", "flags_affected": "FPCR", "notes": "FP divide single, 34 cycles"},
    {"mnemonic": "DIVT", "opcode": "0x58000023", "bytes": 4, "cycles": 63, "category": "float", "addressing_mode": "register", "flags_affected": "FPCR", "notes": "FP divide double, 63 cycles"},
    {"mnemonic": "LDS", "opcode": "0x22000000", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Load FP single"},
    {"mnemonic": "LDT", "opcode": "0x23000000", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Load FP double"},
    {"mnemonic": "STS", "opcode": "0x26000000", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Store FP single"},
    {"mnemonic": "STT", "opcode": "0x27000000", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Store FP double"},
    {"mnemonic": "TRAPB", "opcode": "0x63FF0000", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Trap barrier"},
    {"mnemonic": "MB", "opcode": "0x60000000", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Memory barrier"},
    {"mnemonic": "CALL_PAL", "opcode": "0x00000000", "bytes": 4, "cycles": 4, "category": "special", "addressing_mode": "immediate", "flags_affected": "varies", "notes": "Privileged architecture library call"},
    {"mnemonic": "RPCC", "opcode": "0x6000C000", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Read process cycle counter"}
  ]
}
