$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 32 # data_in [31:0] $end
  $var wire 6 $ zero_count [5:0] $end
  $var wire 1 % valid_input $end
  $scope module leading_zero_counter $end
   $var wire 32 ' DATA_WIDTH [31:0] $end
   $var wire 32 ( COUNT_WIDTH [31:0] $end
   $var wire 32 # data_in [31:0] $end
   $var wire 6 $ zero_count [5:0] $end
   $var wire 1 % valid_input $end
   $var wire 32 & i [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000000000 #
b100000 $
0%
b00000000000000000000000000000000 &
b00000000000000000000000000100000 '
b00000000000000000000000000000110 (
#1
b00000000000000000000000000000001 #
b011111 $
1%
b11111111111111111111111111111110 &
#2
b10000000000000000000000000000000 #
b000000 $
#3
b00000000000000010000000000000000 #
b001111 $
#4
b01010101010101010101010101010101 #
b000001 $
#5
b10101010101010101010101010101010 #
b000000 $
#6
b11111111111111111111111111111111 #
#7
b00010010001101000101011001111000 #
b000011 $
#8
b00000000000000001111111111111111 #
b010000 $
#9
b11111111111111110000000000000000 #
b000000 $
#10
b01101011100010110100010101100111 #
b000001 $
#11
b00110010011110110010001111000110 #
b000010 $
#12
b01100100001111001001100001101001 #
b000001 $
#13
b01100110001100110100100001110011 #
#14
b01110100101100001101110001010001 #
#15
b00011001010010010101110011111111 #
b000011 $
#16
b00101010111010001001010001001010 #
b000010 $
#17
b01100010010101010101100011101100 #
b000001 $
#18
b00100011100011100001111100101001 #
b000010 $
#19
b01000110111010000111110011001101 #
b000001 $
