ARM GAS  /tmp/ccF0aWDi.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_TIM1_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_TIM1_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_TIM1_Init:
  27              	.LFB130:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /**
   2:Core/Src/tim.c ****   ******************************************************************************
   3:Core/Src/tim.c ****   * @file    tim.c
   4:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/tim.c ****   *          of the TIM instances.
   6:Core/Src/tim.c ****   ******************************************************************************
   7:Core/Src/tim.c ****   * @attention
   8:Core/Src/tim.c ****   *
   9:Core/Src/tim.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/tim.c ****   * All rights reserved.</center></h2>
  11:Core/Src/tim.c ****   *
  12:Core/Src/tim.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/tim.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/tim.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/tim.c ****   *                             www.st.com/SLA0044
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** 
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** DMA_HandleTypeDef hdma_tim1_up;
  30:Core/Src/tim.c **** 
ARM GAS  /tmp/ccF0aWDi.s 			page 2


  31:Core/Src/tim.c **** /* TIM1 init function */
  32:Core/Src/tim.c **** void MX_TIM1_Init(void)
  33:Core/Src/tim.c **** {
  29              		.loc 1 33 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 24
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 87B0     		sub	sp, sp, #28
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 32
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  40              		.loc 1 39 3 view .LVU1
  41              		.loc 1 39 26 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0293     		str	r3, [sp, #8]
  44 0008 0393     		str	r3, [sp, #12]
  45 000a 0493     		str	r3, [sp, #16]
  46 000c 0593     		str	r3, [sp, #20]
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  47              		.loc 1 40 3 is_stmt 1 view .LVU3
  48              		.loc 1 40 27 is_stmt 0 view .LVU4
  49 000e 0093     		str	r3, [sp]
  50 0010 0193     		str	r3, [sp, #4]
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  45:Core/Src/tim.c ****   htim1.Instance = TIM1;
  51              		.loc 1 45 3 is_stmt 1 view .LVU5
  52              		.loc 1 45 18 is_stmt 0 view .LVU6
  53 0012 1448     		ldr	r0, .L9
  54 0014 144A     		ldr	r2, .L9+4
  55 0016 0260     		str	r2, [r0]
  46:Core/Src/tim.c ****   htim1.Init.Prescaler = VGA_TIM1_PRESCALE;
  56              		.loc 1 46 3 is_stmt 1 view .LVU7
  57              		.loc 1 46 24 is_stmt 0 view .LVU8
  58 0018 4360     		str	r3, [r0, #4]
  47:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  59              		.loc 1 47 3 is_stmt 1 view .LVU9
  60              		.loc 1 47 26 is_stmt 0 view .LVU10
  61 001a 8360     		str	r3, [r0, #8]
  48:Core/Src/tim.c ****   htim1.Init.Period = VGA_TIM1_PERIODE;
  62              		.loc 1 48 3 is_stmt 1 view .LVU11
  63              		.loc 1 48 21 is_stmt 0 view .LVU12
  64 001c 0B22     		movs	r2, #11
  65 001e C260     		str	r2, [r0, #12]
  49:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  66              		.loc 1 49 3 is_stmt 1 view .LVU13
ARM GAS  /tmp/ccF0aWDi.s 			page 3


  67              		.loc 1 49 28 is_stmt 0 view .LVU14
  68 0020 0361     		str	r3, [r0, #16]
  50:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  69              		.loc 1 50 3 is_stmt 1 view .LVU15
  70              		.loc 1 50 32 is_stmt 0 view .LVU16
  71 0022 4361     		str	r3, [r0, #20]
  51:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  72              		.loc 1 51 3 is_stmt 1 view .LVU17
  73              		.loc 1 51 32 is_stmt 0 view .LVU18
  74 0024 8361     		str	r3, [r0, #24]
  52:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  75              		.loc 1 52 3 is_stmt 1 view .LVU19
  76              		.loc 1 52 7 is_stmt 0 view .LVU20
  77 0026 FFF7FEFF 		bl	HAL_TIM_Base_Init
  78              	.LVL0:
  79              		.loc 1 52 6 view .LVU21
  80 002a 90B9     		cbnz	r0, .L6
  81              	.L2:
  53:Core/Src/tim.c ****   {
  54:Core/Src/tim.c ****     Error_Handler();
  55:Core/Src/tim.c ****   }
  56:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  82              		.loc 1 56 3 is_stmt 1 view .LVU22
  83              		.loc 1 56 34 is_stmt 0 view .LVU23
  84 002c 4FF48053 		mov	r3, #4096
  85 0030 0293     		str	r3, [sp, #8]
  57:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  86              		.loc 1 57 3 is_stmt 1 view .LVU24
  87              		.loc 1 57 7 is_stmt 0 view .LVU25
  88 0032 02A9     		add	r1, sp, #8
  89 0034 0B48     		ldr	r0, .L9
  90 0036 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  91              	.LVL1:
  92              		.loc 1 57 6 view .LVU26
  93 003a 68B9     		cbnz	r0, .L7
  94              	.L3:
  58:Core/Src/tim.c ****   {
  59:Core/Src/tim.c ****     Error_Handler();
  60:Core/Src/tim.c ****   }
  61:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  95              		.loc 1 61 3 is_stmt 1 view .LVU27
  96              		.loc 1 61 37 is_stmt 0 view .LVU28
  97 003c 0023     		movs	r3, #0
  98 003e 0093     		str	r3, [sp]
  62:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  99              		.loc 1 62 3 is_stmt 1 view .LVU29
 100              		.loc 1 62 33 is_stmt 0 view .LVU30
 101 0040 0193     		str	r3, [sp, #4]
  63:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 102              		.loc 1 63 3 is_stmt 1 view .LVU31
 103              		.loc 1 63 7 is_stmt 0 view .LVU32
 104 0042 6946     		mov	r1, sp
 105 0044 0748     		ldr	r0, .L9
 106 0046 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 107              	.LVL2:
 108              		.loc 1 63 6 view .LVU33
 109 004a 40B9     		cbnz	r0, .L8
ARM GAS  /tmp/ccF0aWDi.s 			page 4


 110              	.L1:
  64:Core/Src/tim.c ****   {
  65:Core/Src/tim.c ****     Error_Handler();
  66:Core/Src/tim.c ****   }
  67:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  68:Core/Src/tim.c **** 
  69:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  70:Core/Src/tim.c **** 
  71:Core/Src/tim.c **** }
 111              		.loc 1 71 1 view .LVU34
 112 004c 07B0     		add	sp, sp, #28
 113              	.LCFI2:
 114              		.cfi_remember_state
 115              		.cfi_def_cfa_offset 4
 116              		@ sp needed
 117 004e 5DF804FB 		ldr	pc, [sp], #4
 118              	.L6:
 119              	.LCFI3:
 120              		.cfi_restore_state
  54:Core/Src/tim.c ****   }
 121              		.loc 1 54 5 is_stmt 1 view .LVU35
 122 0052 FFF7FEFF 		bl	Error_Handler
 123              	.LVL3:
 124 0056 E9E7     		b	.L2
 125              	.L7:
  59:Core/Src/tim.c ****   }
 126              		.loc 1 59 5 view .LVU36
 127 0058 FFF7FEFF 		bl	Error_Handler
 128              	.LVL4:
 129 005c EEE7     		b	.L3
 130              	.L8:
  65:Core/Src/tim.c ****   }
 131              		.loc 1 65 5 view .LVU37
 132 005e FFF7FEFF 		bl	Error_Handler
 133              	.LVL5:
 134              		.loc 1 71 1 is_stmt 0 view .LVU38
 135 0062 F3E7     		b	.L1
 136              	.L10:
 137              		.align	2
 138              	.L9:
 139 0064 00000000 		.word	htim1
 140 0068 00000140 		.word	1073807360
 141              		.cfi_endproc
 142              	.LFE130:
 144              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 145              		.align	1
 146              		.global	HAL_TIM_Base_MspInit
 147              		.syntax unified
 148              		.thumb
 149              		.thumb_func
 150              		.fpu fpv4-sp-d16
 152              	HAL_TIM_Base_MspInit:
 153              	.LVL6:
 154              	.LFB132:
  72:Core/Src/tim.c **** /* TIM2 init function */
  73:Core/Src/tim.c **** void MX_TIM2_Init(void)
  74:Core/Src/tim.c **** {
ARM GAS  /tmp/ccF0aWDi.s 			page 5


  75:Core/Src/tim.c **** 
  76:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  77:Core/Src/tim.c **** 
  78:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  79:Core/Src/tim.c **** 
  80:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  81:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  84:Core/Src/tim.c **** 
  85:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  86:Core/Src/tim.c ****   htim2.Instance = TIM2;
  87:Core/Src/tim.c ****   htim2.Init.Prescaler = VGA_TIM2_HSYNC_PRESCALE;
  88:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  89:Core/Src/tim.c ****   htim2.Init.Period = VGA_TIM2_HSYNC_PERIODE;
  90:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  91:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  92:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
  93:Core/Src/tim.c ****   {
  94:Core/Src/tim.c ****     Error_Handler();
  95:Core/Src/tim.c ****   }
  96:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  97:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  98:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  99:Core/Src/tim.c ****   {
 100:Core/Src/tim.c ****     Error_Handler();
 101:Core/Src/tim.c ****   }
 102:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 103:Core/Src/tim.c ****   sConfigOC.Pulse = VGA_TIM2_HTRIGGER_START - VGA_TIM2_DMA_DELAY;
 104:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 105:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 106:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 107:Core/Src/tim.c ****   {
 108:Core/Src/tim.c ****     Error_Handler();
 109:Core/Src/tim.c ****   }
 110:Core/Src/tim.c ****   sConfigOC.Pulse = VGA_TIM2_HSYNC_IMP;
 111:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 112:Core/Src/tim.c ****   {
 113:Core/Src/tim.c ****     Error_Handler();
 114:Core/Src/tim.c ****   }
 115:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 116:Core/Src/tim.c **** 
 117:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 118:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim2);
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c **** }
 121:Core/Src/tim.c **** 
 122:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 123:Core/Src/tim.c **** {
 155              		.loc 1 123 1 is_stmt 1 view -0
 156              		.cfi_startproc
 157              		@ args = 0, pretend = 0, frame = 8
 158              		@ frame_needed = 0, uses_anonymous_args = 0
 124:Core/Src/tim.c **** 
 125:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 159              		.loc 1 125 3 view .LVU40
 160              		.loc 1 125 20 is_stmt 0 view .LVU41
ARM GAS  /tmp/ccF0aWDi.s 			page 6


 161 0000 0268     		ldr	r2, [r0]
 162              		.loc 1 125 5 view .LVU42
 163 0002 184B     		ldr	r3, .L20
 164 0004 9A42     		cmp	r2, r3
 165 0006 00D0     		beq	.L18
 166 0008 7047     		bx	lr
 167              	.L18:
 123:Core/Src/tim.c **** 
 168              		.loc 1 123 1 view .LVU43
 169 000a 10B5     		push	{r4, lr}
 170              	.LCFI4:
 171              		.cfi_def_cfa_offset 8
 172              		.cfi_offset 4, -8
 173              		.cfi_offset 14, -4
 174 000c 82B0     		sub	sp, sp, #8
 175              	.LCFI5:
 176              		.cfi_def_cfa_offset 16
 177 000e 0446     		mov	r4, r0
 126:Core/Src/tim.c ****   {
 127:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 128:Core/Src/tim.c **** 
 129:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 130:Core/Src/tim.c ****     /* TIM1 clock enable */
 131:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 178              		.loc 1 131 5 is_stmt 1 view .LVU44
 179              	.LBB2:
 180              		.loc 1 131 5 view .LVU45
 181 0010 0023     		movs	r3, #0
 182 0012 0193     		str	r3, [sp, #4]
 183              		.loc 1 131 5 view .LVU46
 184 0014 144A     		ldr	r2, .L20+4
 185 0016 516C     		ldr	r1, [r2, #68]
 186 0018 41F00101 		orr	r1, r1, #1
 187 001c 5164     		str	r1, [r2, #68]
 188              		.loc 1 131 5 view .LVU47
 189 001e 526C     		ldr	r2, [r2, #68]
 190 0020 02F00102 		and	r2, r2, #1
 191 0024 0192     		str	r2, [sp, #4]
 192              		.loc 1 131 5 view .LVU48
 193 0026 019A     		ldr	r2, [sp, #4]
 194              	.LBE2:
 195              		.loc 1 131 5 view .LVU49
 132:Core/Src/tim.c **** 
 133:Core/Src/tim.c ****     /* TIM1 DMA Init */
 134:Core/Src/tim.c ****     /* TIM1_UP Init */
 135:Core/Src/tim.c ****     hdma_tim1_up.Instance = DMA2_Stream5;
 196              		.loc 1 135 5 view .LVU50
 197              		.loc 1 135 27 is_stmt 0 view .LVU51
 198 0028 1048     		ldr	r0, .L20+8
 199              	.LVL7:
 200              		.loc 1 135 27 view .LVU52
 201 002a 114A     		ldr	r2, .L20+12
 202 002c 0260     		str	r2, [r0]
 136:Core/Src/tim.c ****     hdma_tim1_up.Init.Channel = DMA_CHANNEL_6;
 203              		.loc 1 136 5 is_stmt 1 view .LVU53
 204              		.loc 1 136 31 is_stmt 0 view .LVU54
 205 002e 4FF04062 		mov	r2, #201326592
ARM GAS  /tmp/ccF0aWDi.s 			page 7


 206 0032 4260     		str	r2, [r0, #4]
 137:Core/Src/tim.c ****     hdma_tim1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 207              		.loc 1 137 5 is_stmt 1 view .LVU55
 208              		.loc 1 137 33 is_stmt 0 view .LVU56
 209 0034 4022     		movs	r2, #64
 210 0036 8260     		str	r2, [r0, #8]
 138:Core/Src/tim.c ****     hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 211              		.loc 1 138 5 is_stmt 1 view .LVU57
 212              		.loc 1 138 33 is_stmt 0 view .LVU58
 213 0038 C360     		str	r3, [r0, #12]
 139:Core/Src/tim.c ****     hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 214              		.loc 1 139 5 is_stmt 1 view .LVU59
 215              		.loc 1 139 30 is_stmt 0 view .LVU60
 216 003a 4FF48062 		mov	r2, #1024
 217 003e 0261     		str	r2, [r0, #16]
 140:Core/Src/tim.c ****     hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 218              		.loc 1 140 5 is_stmt 1 view .LVU61
 219              		.loc 1 140 43 is_stmt 0 view .LVU62
 220 0040 4361     		str	r3, [r0, #20]
 141:Core/Src/tim.c ****     hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 221              		.loc 1 141 5 is_stmt 1 view .LVU63
 222              		.loc 1 141 40 is_stmt 0 view .LVU64
 223 0042 8361     		str	r3, [r0, #24]
 142:Core/Src/tim.c ****     hdma_tim1_up.Init.Mode = DMA_NORMAL;
 224              		.loc 1 142 5 is_stmt 1 view .LVU65
 225              		.loc 1 142 28 is_stmt 0 view .LVU66
 226 0044 C361     		str	r3, [r0, #28]
 143:Core/Src/tim.c ****     hdma_tim1_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 227              		.loc 1 143 5 is_stmt 1 view .LVU67
 228              		.loc 1 143 32 is_stmt 0 view .LVU68
 229 0046 4FF44032 		mov	r2, #196608
 230 004a 0262     		str	r2, [r0, #32]
 144:Core/Src/tim.c ****     hdma_tim1_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 231              		.loc 1 144 5 is_stmt 1 view .LVU69
 232              		.loc 1 144 32 is_stmt 0 view .LVU70
 233 004c 4362     		str	r3, [r0, #36]
 145:Core/Src/tim.c ****     if (HAL_DMA_Init(&hdma_tim1_up) != HAL_OK)
 234              		.loc 1 145 5 is_stmt 1 view .LVU71
 235              		.loc 1 145 9 is_stmt 0 view .LVU72
 236 004e FFF7FEFF 		bl	HAL_DMA_Init
 237              	.LVL8:
 238              		.loc 1 145 8 view .LVU73
 239 0052 20B9     		cbnz	r0, .L19
 240              	.L13:
 146:Core/Src/tim.c ****     {
 147:Core/Src/tim.c ****       Error_Handler();
 148:Core/Src/tim.c ****     }
 149:Core/Src/tim.c **** 
 150:Core/Src/tim.c ****     __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 241              		.loc 1 150 5 is_stmt 1 view .LVU74
 242              		.loc 1 150 5 view .LVU75
 243 0054 054B     		ldr	r3, .L20+8
 244 0056 2362     		str	r3, [r4, #32]
 245              		.loc 1 150 5 view .LVU76
 246 0058 9C63     		str	r4, [r3, #56]
 247              		.loc 1 150 5 view .LVU77
 151:Core/Src/tim.c **** 
ARM GAS  /tmp/ccF0aWDi.s 			page 8


 152:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 153:Core/Src/tim.c **** 
 154:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 155:Core/Src/tim.c ****   }
 156:Core/Src/tim.c **** }
 248              		.loc 1 156 1 is_stmt 0 view .LVU78
 249 005a 02B0     		add	sp, sp, #8
 250              	.LCFI6:
 251              		.cfi_remember_state
 252              		.cfi_def_cfa_offset 8
 253              		@ sp needed
 254 005c 10BD     		pop	{r4, pc}
 255              	.LVL9:
 256              	.L19:
 257              	.LCFI7:
 258              		.cfi_restore_state
 147:Core/Src/tim.c ****     }
 259              		.loc 1 147 7 is_stmt 1 view .LVU79
 260 005e FFF7FEFF 		bl	Error_Handler
 261              	.LVL10:
 262 0062 F7E7     		b	.L13
 263              	.L21:
 264              		.align	2
 265              	.L20:
 266 0064 00000140 		.word	1073807360
 267 0068 00380240 		.word	1073887232
 268 006c 00000000 		.word	hdma_tim1_up
 269 0070 88640240 		.word	1073898632
 270              		.cfi_endproc
 271              	.LFE132:
 273              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 274              		.align	1
 275              		.global	HAL_TIM_PWM_MspInit
 276              		.syntax unified
 277              		.thumb
 278              		.thumb_func
 279              		.fpu fpv4-sp-d16
 281              	HAL_TIM_PWM_MspInit:
 282              	.LVL11:
 283              	.LFB133:
 157:Core/Src/tim.c **** 
 158:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
 159:Core/Src/tim.c **** {
 284              		.loc 1 159 1 view -0
 285              		.cfi_startproc
 286              		@ args = 0, pretend = 0, frame = 8
 287              		@ frame_needed = 0, uses_anonymous_args = 0
 160:Core/Src/tim.c **** 
 161:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM2)
 288              		.loc 1 161 3 view .LVU81
 289              		.loc 1 161 19 is_stmt 0 view .LVU82
 290 0000 0368     		ldr	r3, [r0]
 291              		.loc 1 161 5 view .LVU83
 292 0002 B3F1804F 		cmp	r3, #1073741824
 293 0006 00D0     		beq	.L28
 294 0008 7047     		bx	lr
 295              	.L28:
ARM GAS  /tmp/ccF0aWDi.s 			page 9


 159:Core/Src/tim.c **** 
 296              		.loc 1 159 1 view .LVU84
 297 000a 00B5     		push	{lr}
 298              	.LCFI8:
 299              		.cfi_def_cfa_offset 4
 300              		.cfi_offset 14, -4
 301 000c 83B0     		sub	sp, sp, #12
 302              	.LCFI9:
 303              		.cfi_def_cfa_offset 16
 162:Core/Src/tim.c ****   {
 163:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 164:Core/Src/tim.c **** 
 165:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 166:Core/Src/tim.c ****     /* TIM2 clock enable */
 167:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 304              		.loc 1 167 5 is_stmt 1 view .LVU85
 305              	.LBB3:
 306              		.loc 1 167 5 view .LVU86
 307 000e 0021     		movs	r1, #0
 308 0010 0191     		str	r1, [sp, #4]
 309              		.loc 1 167 5 view .LVU87
 310 0012 03F50E33 		add	r3, r3, #145408
 311 0016 1A6C     		ldr	r2, [r3, #64]
 312 0018 42F00102 		orr	r2, r2, #1
 313 001c 1A64     		str	r2, [r3, #64]
 314              		.loc 1 167 5 view .LVU88
 315 001e 1B6C     		ldr	r3, [r3, #64]
 316 0020 03F00103 		and	r3, r3, #1
 317 0024 0193     		str	r3, [sp, #4]
 318              		.loc 1 167 5 view .LVU89
 319 0026 019B     		ldr	r3, [sp, #4]
 320              	.LBE3:
 321              		.loc 1 167 5 view .LVU90
 168:Core/Src/tim.c **** 
 169:Core/Src/tim.c ****     /* TIM2 interrupt Init */
 170:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 322              		.loc 1 170 5 view .LVU91
 323 0028 0A46     		mov	r2, r1
 324 002a 1C20     		movs	r0, #28
 325              	.LVL12:
 326              		.loc 1 170 5 is_stmt 0 view .LVU92
 327 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 328              	.LVL13:
 171:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 329              		.loc 1 171 5 is_stmt 1 view .LVU93
 330 0030 1C20     		movs	r0, #28
 331 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 332              	.LVL14:
 172:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 173:Core/Src/tim.c **** 
 174:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 175:Core/Src/tim.c ****   }
 176:Core/Src/tim.c **** }
 333              		.loc 1 176 1 is_stmt 0 view .LVU94
 334 0036 03B0     		add	sp, sp, #12
 335              	.LCFI10:
 336              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccF0aWDi.s 			page 10


 337              		@ sp needed
 338 0038 5DF804FB 		ldr	pc, [sp], #4
 339              		.cfi_endproc
 340              	.LFE133:
 342              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 343              		.align	1
 344              		.global	HAL_TIM_MspPostInit
 345              		.syntax unified
 346              		.thumb
 347              		.thumb_func
 348              		.fpu fpv4-sp-d16
 350              	HAL_TIM_MspPostInit:
 351              	.LVL15:
 352              	.LFB134:
 177:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 178:Core/Src/tim.c **** {
 353              		.loc 1 178 1 is_stmt 1 view -0
 354              		.cfi_startproc
 355              		@ args = 0, pretend = 0, frame = 24
 356              		@ frame_needed = 0, uses_anonymous_args = 0
 357              		.loc 1 178 1 is_stmt 0 view .LVU96
 358 0000 00B5     		push	{lr}
 359              	.LCFI11:
 360              		.cfi_def_cfa_offset 4
 361              		.cfi_offset 14, -4
 362 0002 87B0     		sub	sp, sp, #28
 363              	.LCFI12:
 364              		.cfi_def_cfa_offset 32
 179:Core/Src/tim.c **** 
 180:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 365              		.loc 1 180 3 is_stmt 1 view .LVU97
 366              		.loc 1 180 20 is_stmt 0 view .LVU98
 367 0004 0023     		movs	r3, #0
 368 0006 0193     		str	r3, [sp, #4]
 369 0008 0293     		str	r3, [sp, #8]
 370 000a 0393     		str	r3, [sp, #12]
 371 000c 0493     		str	r3, [sp, #16]
 372 000e 0593     		str	r3, [sp, #20]
 181:Core/Src/tim.c ****   if(timHandle->Instance==TIM2)
 373              		.loc 1 181 3 is_stmt 1 view .LVU99
 374              		.loc 1 181 15 is_stmt 0 view .LVU100
 375 0010 0368     		ldr	r3, [r0]
 376              		.loc 1 181 5 view .LVU101
 377 0012 B3F1804F 		cmp	r3, #1073741824
 378 0016 02D0     		beq	.L32
 379              	.LVL16:
 380              	.L29:
 182:Core/Src/tim.c ****   {
 183:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 184:Core/Src/tim.c **** 
 185:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 186:Core/Src/tim.c **** 
 187:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 188:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 189:Core/Src/tim.c ****     PB11     ------> TIM2_CH4
 190:Core/Src/tim.c ****     */
 191:Core/Src/tim.c ****     GPIO_InitStruct.Pin = VGA_HSYNC_Pin;
ARM GAS  /tmp/ccF0aWDi.s 			page 11


 192:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 193:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 194:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 195:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 196:Core/Src/tim.c ****     HAL_GPIO_Init(VGA_HSYNC_GPIO_Port, &GPIO_InitStruct);
 197:Core/Src/tim.c **** 
 198:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 199:Core/Src/tim.c **** 
 200:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 201:Core/Src/tim.c ****   }
 202:Core/Src/tim.c **** 
 203:Core/Src/tim.c **** }
 381              		.loc 1 203 1 view .LVU102
 382 0018 07B0     		add	sp, sp, #28
 383              	.LCFI13:
 384              		.cfi_remember_state
 385              		.cfi_def_cfa_offset 4
 386              		@ sp needed
 387 001a 5DF804FB 		ldr	pc, [sp], #4
 388              	.LVL17:
 389              	.L32:
 390              	.LCFI14:
 391              		.cfi_restore_state
 187:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 392              		.loc 1 187 5 is_stmt 1 view .LVU103
 393              	.LBB4:
 187:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 394              		.loc 1 187 5 view .LVU104
 395 001e 0021     		movs	r1, #0
 396 0020 0091     		str	r1, [sp]
 187:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 397              		.loc 1 187 5 view .LVU105
 398 0022 03F50E33 		add	r3, r3, #145408
 399 0026 1A6B     		ldr	r2, [r3, #48]
 400 0028 42F00202 		orr	r2, r2, #2
 401 002c 1A63     		str	r2, [r3, #48]
 187:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 402              		.loc 1 187 5 view .LVU106
 403 002e 1B6B     		ldr	r3, [r3, #48]
 404 0030 03F00203 		and	r3, r3, #2
 405 0034 0093     		str	r3, [sp]
 187:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 406              		.loc 1 187 5 view .LVU107
 407 0036 009B     		ldr	r3, [sp]
 408              	.LBE4:
 187:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 409              		.loc 1 187 5 view .LVU108
 191:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 410              		.loc 1 191 5 view .LVU109
 191:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 411              		.loc 1 191 25 is_stmt 0 view .LVU110
 412 0038 4FF40063 		mov	r3, #2048
 413 003c 0193     		str	r3, [sp, #4]
 192:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 414              		.loc 1 192 5 is_stmt 1 view .LVU111
 192:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 415              		.loc 1 192 26 is_stmt 0 view .LVU112
ARM GAS  /tmp/ccF0aWDi.s 			page 12


 416 003e 0223     		movs	r3, #2
 417 0040 0293     		str	r3, [sp, #8]
 193:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 418              		.loc 1 193 5 is_stmt 1 view .LVU113
 193:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 419              		.loc 1 193 26 is_stmt 0 view .LVU114
 420 0042 0391     		str	r1, [sp, #12]
 194:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 421              		.loc 1 194 5 is_stmt 1 view .LVU115
 194:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 422              		.loc 1 194 27 is_stmt 0 view .LVU116
 423 0044 0323     		movs	r3, #3
 424 0046 0493     		str	r3, [sp, #16]
 195:Core/Src/tim.c ****     HAL_GPIO_Init(VGA_HSYNC_GPIO_Port, &GPIO_InitStruct);
 425              		.loc 1 195 5 is_stmt 1 view .LVU117
 195:Core/Src/tim.c ****     HAL_GPIO_Init(VGA_HSYNC_GPIO_Port, &GPIO_InitStruct);
 426              		.loc 1 195 31 is_stmt 0 view .LVU118
 427 0048 0123     		movs	r3, #1
 428 004a 0593     		str	r3, [sp, #20]
 196:Core/Src/tim.c **** 
 429              		.loc 1 196 5 is_stmt 1 view .LVU119
 430 004c 01A9     		add	r1, sp, #4
 431 004e 0248     		ldr	r0, .L33
 432              	.LVL18:
 196:Core/Src/tim.c **** 
 433              		.loc 1 196 5 is_stmt 0 view .LVU120
 434 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 435              	.LVL19:
 436              		.loc 1 203 1 view .LVU121
 437 0054 E0E7     		b	.L29
 438              	.L34:
 439 0056 00BF     		.align	2
 440              	.L33:
 441 0058 00040240 		.word	1073873920
 442              		.cfi_endproc
 443              	.LFE134:
 445              		.section	.text.MX_TIM2_Init,"ax",%progbits
 446              		.align	1
 447              		.global	MX_TIM2_Init
 448              		.syntax unified
 449              		.thumb
 450              		.thumb_func
 451              		.fpu fpv4-sp-d16
 453              	MX_TIM2_Init:
 454              	.LFB131:
  74:Core/Src/tim.c **** 
 455              		.loc 1 74 1 is_stmt 1 view -0
 456              		.cfi_startproc
 457              		@ args = 0, pretend = 0, frame = 40
 458              		@ frame_needed = 0, uses_anonymous_args = 0
 459 0000 00B5     		push	{lr}
 460              	.LCFI15:
 461              		.cfi_def_cfa_offset 4
 462              		.cfi_offset 14, -4
 463 0002 8BB0     		sub	sp, sp, #44
 464              	.LCFI16:
 465              		.cfi_def_cfa_offset 48
ARM GAS  /tmp/ccF0aWDi.s 			page 13


  80:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 466              		.loc 1 80 3 view .LVU123
  80:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 467              		.loc 1 80 27 is_stmt 0 view .LVU124
 468 0004 0023     		movs	r3, #0
 469 0006 0893     		str	r3, [sp, #32]
 470 0008 0993     		str	r3, [sp, #36]
  81:Core/Src/tim.c **** 
 471              		.loc 1 81 3 is_stmt 1 view .LVU125
  81:Core/Src/tim.c **** 
 472              		.loc 1 81 22 is_stmt 0 view .LVU126
 473 000a 0193     		str	r3, [sp, #4]
 474 000c 0293     		str	r3, [sp, #8]
 475 000e 0393     		str	r3, [sp, #12]
 476 0010 0493     		str	r3, [sp, #16]
 477 0012 0593     		str	r3, [sp, #20]
 478 0014 0693     		str	r3, [sp, #24]
 479 0016 0793     		str	r3, [sp, #28]
  86:Core/Src/tim.c ****   htim2.Init.Prescaler = VGA_TIM2_HSYNC_PRESCALE;
 480              		.loc 1 86 3 is_stmt 1 view .LVU127
  86:Core/Src/tim.c ****   htim2.Init.Prescaler = VGA_TIM2_HSYNC_PRESCALE;
 481              		.loc 1 86 18 is_stmt 0 view .LVU128
 482 0018 1F48     		ldr	r0, .L45
 483 001a 4FF08042 		mov	r2, #1073741824
 484 001e 0260     		str	r2, [r0]
  87:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 485              		.loc 1 87 3 is_stmt 1 view .LVU129
  87:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 486              		.loc 1 87 24 is_stmt 0 view .LVU130
 487 0020 4360     		str	r3, [r0, #4]
  88:Core/Src/tim.c ****   htim2.Init.Period = VGA_TIM2_HSYNC_PERIODE;
 488              		.loc 1 88 3 is_stmt 1 view .LVU131
  88:Core/Src/tim.c ****   htim2.Init.Period = VGA_TIM2_HSYNC_PERIODE;
 489              		.loc 1 88 26 is_stmt 0 view .LVU132
 490 0022 8360     		str	r3, [r0, #8]
  89:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 491              		.loc 1 89 3 is_stmt 1 view .LVU133
  89:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 492              		.loc 1 89 21 is_stmt 0 view .LVU134
 493 0024 40F66B22 		movw	r2, #2667
 494 0028 C260     		str	r2, [r0, #12]
  90:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 495              		.loc 1 90 3 is_stmt 1 view .LVU135
  90:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 496              		.loc 1 90 28 is_stmt 0 view .LVU136
 497 002a 0361     		str	r3, [r0, #16]
  91:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 498              		.loc 1 91 3 is_stmt 1 view .LVU137
  91:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 499              		.loc 1 91 32 is_stmt 0 view .LVU138
 500 002c 8361     		str	r3, [r0, #24]
  92:Core/Src/tim.c ****   {
 501              		.loc 1 92 3 is_stmt 1 view .LVU139
  92:Core/Src/tim.c ****   {
 502              		.loc 1 92 7 is_stmt 0 view .LVU140
 503 002e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 504              	.LVL20:
ARM GAS  /tmp/ccF0aWDi.s 			page 14


  92:Core/Src/tim.c ****   {
 505              		.loc 1 92 6 view .LVU141
 506 0032 28BB     		cbnz	r0, .L41
 507              	.L36:
  96:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 508              		.loc 1 96 3 is_stmt 1 view .LVU142
  96:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 509              		.loc 1 96 37 is_stmt 0 view .LVU143
 510 0034 0023     		movs	r3, #0
 511 0036 0893     		str	r3, [sp, #32]
  97:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 512              		.loc 1 97 3 is_stmt 1 view .LVU144
  97:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 513              		.loc 1 97 33 is_stmt 0 view .LVU145
 514 0038 0993     		str	r3, [sp, #36]
  98:Core/Src/tim.c ****   {
 515              		.loc 1 98 3 is_stmt 1 view .LVU146
  98:Core/Src/tim.c ****   {
 516              		.loc 1 98 7 is_stmt 0 view .LVU147
 517 003a 08A9     		add	r1, sp, #32
 518 003c 1648     		ldr	r0, .L45
 519 003e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 520              	.LVL21:
  98:Core/Src/tim.c ****   {
 521              		.loc 1 98 6 view .LVU148
 522 0042 00BB     		cbnz	r0, .L42
 523              	.L37:
 102:Core/Src/tim.c ****   sConfigOC.Pulse = VGA_TIM2_HTRIGGER_START - VGA_TIM2_DMA_DELAY;
 524              		.loc 1 102 3 is_stmt 1 view .LVU149
 102:Core/Src/tim.c ****   sConfigOC.Pulse = VGA_TIM2_HTRIGGER_START - VGA_TIM2_DMA_DELAY;
 525              		.loc 1 102 20 is_stmt 0 view .LVU150
 526 0044 6023     		movs	r3, #96
 527 0046 0193     		str	r3, [sp, #4]
 103:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 528              		.loc 1 103 3 is_stmt 1 view .LVU151
 103:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 529              		.loc 1 103 19 is_stmt 0 view .LVU152
 530 0048 40F2BB13 		movw	r3, #443
 531 004c 0293     		str	r3, [sp, #8]
 104:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 532              		.loc 1 104 3 is_stmt 1 view .LVU153
 104:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 533              		.loc 1 104 24 is_stmt 0 view .LVU154
 534 004e 0223     		movs	r3, #2
 535 0050 0393     		str	r3, [sp, #12]
 105:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 536              		.loc 1 105 3 is_stmt 1 view .LVU155
 105:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 537              		.loc 1 105 24 is_stmt 0 view .LVU156
 538 0052 0023     		movs	r3, #0
 539 0054 0593     		str	r3, [sp, #20]
 106:Core/Src/tim.c ****   {
 540              		.loc 1 106 3 is_stmt 1 view .LVU157
 106:Core/Src/tim.c ****   {
 541              		.loc 1 106 7 is_stmt 0 view .LVU158
 542 0056 0822     		movs	r2, #8
 543 0058 01A9     		add	r1, sp, #4
ARM GAS  /tmp/ccF0aWDi.s 			page 15


 544 005a 0F48     		ldr	r0, .L45
 545 005c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 546              	.LVL22:
 106:Core/Src/tim.c ****   {
 547              		.loc 1 106 6 view .LVU159
 548 0060 A0B9     		cbnz	r0, .L43
 549              	.L38:
 110:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 550              		.loc 1 110 3 is_stmt 1 view .LVU160
 110:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 551              		.loc 1 110 19 is_stmt 0 view .LVU161
 552 0062 4FF4A073 		mov	r3, #320
 553 0066 0293     		str	r3, [sp, #8]
 111:Core/Src/tim.c ****   {
 554              		.loc 1 111 3 is_stmt 1 view .LVU162
 111:Core/Src/tim.c ****   {
 555              		.loc 1 111 7 is_stmt 0 view .LVU163
 556 0068 0C22     		movs	r2, #12
 557 006a 01A9     		add	r1, sp, #4
 558 006c 0A48     		ldr	r0, .L45
 559 006e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 560              	.LVL23:
 111:Core/Src/tim.c ****   {
 561              		.loc 1 111 6 view .LVU164
 562 0072 70B9     		cbnz	r0, .L44
 563              	.L39:
 118:Core/Src/tim.c **** 
 564              		.loc 1 118 3 is_stmt 1 view .LVU165
 565 0074 0848     		ldr	r0, .L45
 566 0076 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 567              	.LVL24:
 120:Core/Src/tim.c **** 
 568              		.loc 1 120 1 is_stmt 0 view .LVU166
 569 007a 0BB0     		add	sp, sp, #44
 570              	.LCFI17:
 571              		.cfi_remember_state
 572              		.cfi_def_cfa_offset 4
 573              		@ sp needed
 574 007c 5DF804FB 		ldr	pc, [sp], #4
 575              	.L41:
 576              	.LCFI18:
 577              		.cfi_restore_state
  94:Core/Src/tim.c ****   }
 578              		.loc 1 94 5 is_stmt 1 view .LVU167
 579 0080 FFF7FEFF 		bl	Error_Handler
 580              	.LVL25:
 581 0084 D6E7     		b	.L36
 582              	.L42:
 100:Core/Src/tim.c ****   }
 583              		.loc 1 100 5 view .LVU168
 584 0086 FFF7FEFF 		bl	Error_Handler
 585              	.LVL26:
 586 008a DBE7     		b	.L37
 587              	.L43:
 108:Core/Src/tim.c ****   }
 588              		.loc 1 108 5 view .LVU169
 589 008c FFF7FEFF 		bl	Error_Handler
ARM GAS  /tmp/ccF0aWDi.s 			page 16


 590              	.LVL27:
 591 0090 E7E7     		b	.L38
 592              	.L44:
 113:Core/Src/tim.c ****   }
 593              		.loc 1 113 5 view .LVU170
 594 0092 FFF7FEFF 		bl	Error_Handler
 595              	.LVL28:
 596 0096 EDE7     		b	.L39
 597              	.L46:
 598              		.align	2
 599              	.L45:
 600 0098 00000000 		.word	htim2
 601              		.cfi_endproc
 602              	.LFE131:
 604              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 605              		.align	1
 606              		.global	HAL_TIM_Base_MspDeInit
 607              		.syntax unified
 608              		.thumb
 609              		.thumb_func
 610              		.fpu fpv4-sp-d16
 612              	HAL_TIM_Base_MspDeInit:
 613              	.LVL29:
 614              	.LFB135:
 204:Core/Src/tim.c **** 
 205:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 206:Core/Src/tim.c **** {
 615              		.loc 1 206 1 view -0
 616              		.cfi_startproc
 617              		@ args = 0, pretend = 0, frame = 0
 618              		@ frame_needed = 0, uses_anonymous_args = 0
 619              		.loc 1 206 1 is_stmt 0 view .LVU172
 620 0000 08B5     		push	{r3, lr}
 621              	.LCFI19:
 622              		.cfi_def_cfa_offset 8
 623              		.cfi_offset 3, -8
 624              		.cfi_offset 14, -4
 207:Core/Src/tim.c **** 
 208:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 625              		.loc 1 208 3 is_stmt 1 view .LVU173
 626              		.loc 1 208 20 is_stmt 0 view .LVU174
 627 0002 0268     		ldr	r2, [r0]
 628              		.loc 1 208 5 view .LVU175
 629 0004 064B     		ldr	r3, .L51
 630 0006 9A42     		cmp	r2, r3
 631 0008 00D0     		beq	.L50
 632              	.LVL30:
 633              	.L47:
 209:Core/Src/tim.c ****   {
 210:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 211:Core/Src/tim.c **** 
 212:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 213:Core/Src/tim.c ****     /* Peripheral clock disable */
 214:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 215:Core/Src/tim.c **** 
 216:Core/Src/tim.c ****     /* TIM1 DMA DeInit */
 217:Core/Src/tim.c ****     HAL_DMA_DeInit(tim_baseHandle->hdma[TIM_DMA_ID_UPDATE]);
ARM GAS  /tmp/ccF0aWDi.s 			page 17


 218:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 219:Core/Src/tim.c **** 
 220:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 221:Core/Src/tim.c ****   }
 222:Core/Src/tim.c **** }
 634              		.loc 1 222 1 view .LVU176
 635 000a 08BD     		pop	{r3, pc}
 636              	.LVL31:
 637              	.L50:
 214:Core/Src/tim.c **** 
 638              		.loc 1 214 5 is_stmt 1 view .LVU177
 639 000c 054A     		ldr	r2, .L51+4
 640 000e 536C     		ldr	r3, [r2, #68]
 641 0010 23F00103 		bic	r3, r3, #1
 642 0014 5364     		str	r3, [r2, #68]
 217:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 643              		.loc 1 217 5 view .LVU178
 644 0016 006A     		ldr	r0, [r0, #32]
 645              	.LVL32:
 217:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 646              		.loc 1 217 5 is_stmt 0 view .LVU179
 647 0018 FFF7FEFF 		bl	HAL_DMA_DeInit
 648              	.LVL33:
 649              		.loc 1 222 1 view .LVU180
 650 001c F5E7     		b	.L47
 651              	.L52:
 652 001e 00BF     		.align	2
 653              	.L51:
 654 0020 00000140 		.word	1073807360
 655 0024 00380240 		.word	1073887232
 656              		.cfi_endproc
 657              	.LFE135:
 659              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 660              		.align	1
 661              		.global	HAL_TIM_PWM_MspDeInit
 662              		.syntax unified
 663              		.thumb
 664              		.thumb_func
 665              		.fpu fpv4-sp-d16
 667              	HAL_TIM_PWM_MspDeInit:
 668              	.LVL34:
 669              	.LFB136:
 223:Core/Src/tim.c **** 
 224:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 225:Core/Src/tim.c **** {
 670              		.loc 1 225 1 is_stmt 1 view -0
 671              		.cfi_startproc
 672              		@ args = 0, pretend = 0, frame = 0
 673              		@ frame_needed = 0, uses_anonymous_args = 0
 674              		.loc 1 225 1 is_stmt 0 view .LVU182
 675 0000 08B5     		push	{r3, lr}
 676              	.LCFI20:
 677              		.cfi_def_cfa_offset 8
 678              		.cfi_offset 3, -8
 679              		.cfi_offset 14, -4
 226:Core/Src/tim.c **** 
 227:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM2)
ARM GAS  /tmp/ccF0aWDi.s 			page 18


 680              		.loc 1 227 3 is_stmt 1 view .LVU183
 681              		.loc 1 227 19 is_stmt 0 view .LVU184
 682 0002 0368     		ldr	r3, [r0]
 683              		.loc 1 227 5 view .LVU185
 684 0004 B3F1804F 		cmp	r3, #1073741824
 685 0008 00D0     		beq	.L56
 686              	.LVL35:
 687              	.L53:
 228:Core/Src/tim.c ****   {
 229:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 230:Core/Src/tim.c **** 
 231:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 232:Core/Src/tim.c ****     /* Peripheral clock disable */
 233:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 234:Core/Src/tim.c **** 
 235:Core/Src/tim.c ****     /* TIM2 interrupt Deinit */
 236:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 237:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 238:Core/Src/tim.c **** 
 239:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 240:Core/Src/tim.c ****   }
 241:Core/Src/tim.c **** }
 688              		.loc 1 241 1 view .LVU186
 689 000a 08BD     		pop	{r3, pc}
 690              	.LVL36:
 691              	.L56:
 233:Core/Src/tim.c **** 
 692              		.loc 1 233 5 is_stmt 1 view .LVU187
 693 000c 044A     		ldr	r2, .L57
 694 000e 136C     		ldr	r3, [r2, #64]
 695 0010 23F00103 		bic	r3, r3, #1
 696 0014 1364     		str	r3, [r2, #64]
 236:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 697              		.loc 1 236 5 view .LVU188
 698 0016 1C20     		movs	r0, #28
 699              	.LVL37:
 236:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 700              		.loc 1 236 5 is_stmt 0 view .LVU189
 701 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 702              	.LVL38:
 703              		.loc 1 241 1 view .LVU190
 704 001c F5E7     		b	.L53
 705              	.L58:
 706 001e 00BF     		.align	2
 707              	.L57:
 708 0020 00380240 		.word	1073887232
 709              		.cfi_endproc
 710              	.LFE136:
 712              		.comm	hdma_tim1_up,96,4
 713              		.comm	htim2,72,4
 714              		.comm	htim1,72,4
 715              		.comm	VGA_RAM1,77040,4
 716              		.comm	VGA,12,4
 717              		.text
 718              	.Letext0:
 719              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 720              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
ARM GAS  /tmp/ccF0aWDi.s 			page 19


 721              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 722              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 723              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 724              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 725              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 726              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 727              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 728              		.file 11 "Core/ub_lib/stm32_ub_vga_screen.h"
 729              		.file 12 "Core/Inc/tim.h"
 730              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 731              		.file 14 "Core/Inc/main.h"
 732              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
ARM GAS  /tmp/ccF0aWDi.s 			page 20


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/ccF0aWDi.s:18     .text.MX_TIM1_Init:0000000000000000 $t
     /tmp/ccF0aWDi.s:26     .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
     /tmp/ccF0aWDi.s:139    .text.MX_TIM1_Init:0000000000000064 $d
                            *COM*:0000000000000048 htim1
     /tmp/ccF0aWDi.s:145    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccF0aWDi.s:152    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccF0aWDi.s:266    .text.HAL_TIM_Base_MspInit:0000000000000064 $d
                            *COM*:0000000000000060 hdma_tim1_up
     /tmp/ccF0aWDi.s:274    .text.HAL_TIM_PWM_MspInit:0000000000000000 $t
     /tmp/ccF0aWDi.s:281    .text.HAL_TIM_PWM_MspInit:0000000000000000 HAL_TIM_PWM_MspInit
     /tmp/ccF0aWDi.s:343    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccF0aWDi.s:350    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccF0aWDi.s:441    .text.HAL_TIM_MspPostInit:0000000000000058 $d
     /tmp/ccF0aWDi.s:446    .text.MX_TIM2_Init:0000000000000000 $t
     /tmp/ccF0aWDi.s:453    .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
     /tmp/ccF0aWDi.s:600    .text.MX_TIM2_Init:0000000000000098 $d
                            *COM*:0000000000000048 htim2
     /tmp/ccF0aWDi.s:605    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccF0aWDi.s:612    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccF0aWDi.s:654    .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d
     /tmp/ccF0aWDi.s:660    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 $t
     /tmp/ccF0aWDi.s:667    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 HAL_TIM_PWM_MspDeInit
     /tmp/ccF0aWDi.s:708    .text.HAL_TIM_PWM_MspDeInit:0000000000000020 $d
                            *COM*:0000000000012cf0 VGA_RAM1
                            *COM*:000000000000000c VGA

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
