
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2004.762 ; gain = 112.992 ; free physical = 1545 ; free virtual = 8297
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ksalone/Loitsut/red-pitaya-notes/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top system_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2407.824 ; gain = 0.000 ; free physical = 1088 ; free virtual = 7842
INFO: [Netlist 29-17] Analyzing 122 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/tmp/playground.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0_board.xdc] for cell 'system_i/pll_0/inst'
Finished Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/tmp/playground.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0_board.xdc] for cell 'system_i/pll_0/inst'
Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/tmp/playground.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0.xdc] for cell 'system_i/pll_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ksalone/Loitsut/red-pitaya-notes/tmp/playground.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/ksalone/Loitsut/red-pitaya-notes/tmp/playground.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3062.082 ; gain = 546.789 ; free physical = 538 ; free virtual = 7285
Finished Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/tmp/playground.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0.xdc] for cell 'system_i/pll_0/inst'
Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/tmp/playground.gen/sources_1/bd/system/ip/system_ps_0_0/system_ps_0_0.xdc] for cell 'system_i/ps_0/inst'
Finished Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/tmp/playground.gen/sources_1/bd/system/ip/system_ps_0_0/system_ps_0_0.xdc] for cell 'system_i/ps_0/inst'
Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/tmp/playground.gen/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0_board.xdc] for cell 'system_i/rst_0/U0'
Finished Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/tmp/playground.gen/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0_board.xdc] for cell 'system_i/rst_0/U0'
Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/tmp/playground.gen/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0.xdc] for cell 'system_i/rst_0/U0'
Finished Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/tmp/playground.gen/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0.xdc] for cell 'system_i/rst_0/U0'
Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/cfg/clocks.xdc]
Finished Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/cfg/clocks.xdc]
Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc]
WARNING: [Vivado 12-584] No ports matched 'daisy_p_o[*]'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_n_o[*]'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_p_i[*]'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_n_i[*]'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_p_o[0]'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_n_o[0]'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_p_o[1]'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_n_o[1]'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:187]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:187]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_p_i[0]'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:189]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:189]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_n_i[0]'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:190]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:190]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_p_i[1]'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:192]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:192]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_n_i[1]'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:193]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:193]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc]
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3286.191 ; gain = 0.000 ; free physical = 514 ; free virtual = 7263
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM32X1D => RAM32X1D (RAMD32(x2)): 16 instances

14 Infos, 12 Warnings, 12 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3286.191 ; gain = 1225.836 ; free physical = 514 ; free virtual = 7263
Command: opt_design -directive ExploreWithRemap
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreWithRemap
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 16 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 3286.191 ; gain = 0.000 ; free physical = 457 ; free virtual = 7214

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 34 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 100cc1980

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3358.863 ; gain = 31.812 ; free physical = 165 ; free virtual = 6915
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 26 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 144601857

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3358.863 ; gain = 31.812 ; free physical = 165 ; free virtual = 6915
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 91 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1281d5d55

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3358.863 ; gain = 31.812 ; free physical = 165 ; free virtual = 6914
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 20 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1281d5d55

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3358.863 ; gain = 31.812 ; free physical = 165 ; free virtual = 6914
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1a63d0216

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3358.863 ; gain = 31.812 ; free physical = 167 ; free virtual = 6916
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
INFO: [Opt 31-1555] control_set_opt supports Versal devices only, and device 7z020 is unsupported

Phase 6 Remap
Phase 6 Remap | Checksum: 180bf4337

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3679.848 ; gain = 352.797 ; free physical = 166 ; free virtual = 6580
INFO: [Opt 31-389] Phase Remap created 48 cells and removed 63 cells
INFO: [Opt 31-1021] In phase Remap, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 121f9d6aa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3679.848 ; gain = 352.797 ; free physical = 166 ; free virtual = 6580
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              26  |                                              1  |
|  Constant propagation         |               0  |              91  |                                              0  |
|  Sweep                        |               8  |              20  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Remap                        |              48  |              63  |                                              1  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3679.848 ; gain = 0.000 ; free physical = 166 ; free virtual = 6580
Ending Logic Optimization Task | Checksum: 1d23d4387

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3679.848 ; gain = 352.797 ; free physical = 166 ; free virtual = 6580

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3679.848 ; gain = 0.000 ; free physical = 166 ; free virtual = 6580
Ending Netlist Obfuscation Task | Checksum: 1d23d4387

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3679.848 ; gain = 0.000 ; free physical = 166 ; free virtual = 6580
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 12 Warnings, 12 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3679.848 ; gain = 393.656 ; free physical = 166 ; free virtual = 6580
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ksalone/Loitsut/red-pitaya-notes/tmp/playground.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3776.797 ; gain = 0.000 ; free physical = 155 ; free virtual = 6554
INFO: [Common 17-1381] The checkpoint '/home/ksalone/Loitsut/red-pitaya-notes/tmp/playground.runs/impl_1/system_wrapper_opt.dcp' has been generated.
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3831.594 ; gain = 0.000 ; free physical = 158 ; free virtual = 6540
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 106d1df9b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3831.594 ; gain = 0.000 ; free physical = 158 ; free virtual = 6540
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3831.594 ; gain = 0.000 ; free physical = 158 ; free virtual = 6540

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 339aeeb7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3831.594 ; gain = 0.000 ; free physical = 157 ; free virtual = 6540

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13d041bea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.9 . Memory (MB): peak = 3846.559 ; gain = 14.965 ; free physical = 155 ; free virtual = 6538

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13d041bea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3846.559 ; gain = 14.965 ; free physical = 155 ; free virtual = 6538
Phase 1 Placer Initialization | Checksum: 13d041bea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 3846.559 ; gain = 14.965 ; free physical = 155 ; free virtual = 6538

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 191745715

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3846.559 ; gain = 14.965 ; free physical = 157 ; free virtual = 6541

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: c47e3fb1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3846.559 ; gain = 14.965 ; free physical = 157 ; free virtual = 6540

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: c47e3fb1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3846.559 ; gain = 14.965 ; free physical = 157 ; free virtual = 6540

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1efb34661

Time (s): cpu = 00:01:07 ; elapsed = 00:00:11 . Memory (MB): peak = 3846.559 ; gain = 14.965 ; free physical = 165 ; free virtual = 6528

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 62 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 29 nets or LUTs. Breaked 0 LUT, combined 29 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3846.559 ; gain = 0.000 ; free physical = 165 ; free virtual = 6528

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             29  |                    29  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             29  |                    29  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 186014b04

Time (s): cpu = 00:01:08 ; elapsed = 00:00:11 . Memory (MB): peak = 3846.559 ; gain = 14.965 ; free physical = 165 ; free virtual = 6528
Phase 2.4 Global Placement Core | Checksum: 16c5dfe28

Time (s): cpu = 00:01:36 ; elapsed = 00:00:16 . Memory (MB): peak = 3846.559 ; gain = 14.965 ; free physical = 167 ; free virtual = 6472
Phase 2 Global Placement | Checksum: 16c5dfe28

Time (s): cpu = 00:01:36 ; elapsed = 00:00:16 . Memory (MB): peak = 3846.559 ; gain = 14.965 ; free physical = 167 ; free virtual = 6472

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12b4e08c5

Time (s): cpu = 00:01:36 ; elapsed = 00:00:16 . Memory (MB): peak = 3846.559 ; gain = 14.965 ; free physical = 167 ; free virtual = 6472

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 166672a7b

Time (s): cpu = 00:01:37 ; elapsed = 00:00:16 . Memory (MB): peak = 3846.559 ; gain = 14.965 ; free physical = 167 ; free virtual = 6472

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bc89bb07

Time (s): cpu = 00:01:37 ; elapsed = 00:00:16 . Memory (MB): peak = 3846.559 ; gain = 14.965 ; free physical = 167 ; free virtual = 6472

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b5992a4f

Time (s): cpu = 00:01:37 ; elapsed = 00:00:16 . Memory (MB): peak = 3846.559 ; gain = 14.965 ; free physical = 167 ; free virtual = 6472

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1ffe77f80

Time (s): cpu = 00:01:38 ; elapsed = 00:00:16 . Memory (MB): peak = 3846.559 ; gain = 14.965 ; free physical = 166 ; free virtual = 6471

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 28c3e50e0

Time (s): cpu = 00:01:39 ; elapsed = 00:00:17 . Memory (MB): peak = 3846.559 ; gain = 14.965 ; free physical = 165 ; free virtual = 6470

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2569076c8

Time (s): cpu = 00:01:39 ; elapsed = 00:00:17 . Memory (MB): peak = 3846.559 ; gain = 14.965 ; free physical = 161 ; free virtual = 6466

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 14cd9d44b

Time (s): cpu = 00:01:39 ; elapsed = 00:00:17 . Memory (MB): peak = 3846.559 ; gain = 14.965 ; free physical = 159 ; free virtual = 6470
Phase 3 Detail Placement | Checksum: 14cd9d44b

Time (s): cpu = 00:01:39 ; elapsed = 00:00:17 . Memory (MB): peak = 3846.559 ; gain = 14.965 ; free physical = 159 ; free virtual = 6470

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13ba38946

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.123 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b3a8ad06

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3846.559 ; gain = 0.000 ; free physical = 171 ; free virtual = 6466
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1b3a8ad06

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3846.559 ; gain = 0.000 ; free physical = 171 ; free virtual = 6466
Phase 4.1.1.1 BUFG Insertion | Checksum: 13ba38946

Time (s): cpu = 00:01:41 ; elapsed = 00:00:17 . Memory (MB): peak = 3846.559 ; gain = 14.965 ; free physical = 171 ; free virtual = 6466

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.563. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1a68fca91

Time (s): cpu = 00:01:41 ; elapsed = 00:00:18 . Memory (MB): peak = 3846.559 ; gain = 14.965 ; free physical = 177 ; free virtual = 6432

Time (s): cpu = 00:01:41 ; elapsed = 00:00:18 . Memory (MB): peak = 3846.559 ; gain = 14.965 ; free physical = 177 ; free virtual = 6432
Phase 4.1 Post Commit Optimization | Checksum: 1a68fca91

Time (s): cpu = 00:01:41 ; elapsed = 00:00:18 . Memory (MB): peak = 3846.559 ; gain = 14.965 ; free physical = 177 ; free virtual = 6432

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a68fca91

Time (s): cpu = 00:01:42 ; elapsed = 00:00:18 . Memory (MB): peak = 3846.559 ; gain = 14.965 ; free physical = 177 ; free virtual = 6432

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a68fca91

Time (s): cpu = 00:01:42 ; elapsed = 00:00:18 . Memory (MB): peak = 3846.559 ; gain = 14.965 ; free physical = 177 ; free virtual = 6432
Phase 4.3 Placer Reporting | Checksum: 1a68fca91

Time (s): cpu = 00:01:42 ; elapsed = 00:00:18 . Memory (MB): peak = 3846.559 ; gain = 14.965 ; free physical = 177 ; free virtual = 6432

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3846.559 ; gain = 0.000 ; free physical = 177 ; free virtual = 6432

Time (s): cpu = 00:01:42 ; elapsed = 00:00:18 . Memory (MB): peak = 3846.559 ; gain = 14.965 ; free physical = 177 ; free virtual = 6432
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 165781bc4

Time (s): cpu = 00:01:42 ; elapsed = 00:00:18 . Memory (MB): peak = 3846.559 ; gain = 14.965 ; free physical = 177 ; free virtual = 6432
Ending Placer Task | Checksum: 136d1d1ff

Time (s): cpu = 00:01:42 ; elapsed = 00:00:18 . Memory (MB): peak = 3846.559 ; gain = 14.965 ; free physical = 177 ; free virtual = 6432
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 12 Warnings, 12 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:44 ; elapsed = 00:00:19 . Memory (MB): peak = 3846.559 ; gain = 69.762 ; free physical = 177 ; free virtual = 6432
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3846.559 ; gain = 0.000 ; free physical = 162 ; free virtual = 6417
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3846.559 ; gain = 0.000 ; free physical = 172 ; free virtual = 6428
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3858.363 ; gain = 8.004 ; free physical = 188 ; free virtual = 6428
INFO: [Common 17-1381] The checkpoint '/home/ksalone/Loitsut/red-pitaya-notes/tmp/playground.runs/impl_1/system_wrapper_placed.dcp' has been generated.
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3866.367 ; gain = 0.000 ; free physical = 170 ; free virtual = 6410
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 12 Warnings, 12 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3873.207 ; gain = 6.840 ; free physical = 161 ; free virtual = 6404
INFO: [Common 17-1381] The checkpoint '/home/ksalone/Loitsut/red-pitaya-notes/tmp/playground.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d78c2642 ConstDB: 0 ShapeSum: 5f45abbd RouteDB: 0
Post Restoration Checksum: NetGraph: 737682c | NumContArr: 3a7ad02c | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 5abc8e05

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3988.953 ; gain = 71.957 ; free physical = 1700 ; free virtual = 7924

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 5abc8e05

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3988.953 ; gain = 71.957 ; free physical = 1700 ; free virtual = 7924

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 5abc8e05

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3988.953 ; gain = 71.957 ; free physical = 1700 ; free virtual = 7924
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 14757c14a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 4007.836 ; gain = 90.840 ; free physical = 1679 ; free virtual = 7896
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.551  | TNS=0.000  | WHS=-0.302 | THS=-23.847|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1632
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1632
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: fe01d978

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 4010.836 ; gain = 93.840 ; free physical = 1677 ; free virtual = 7894

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: fe01d978

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 4010.836 ; gain = 93.840 ; free physical = 1677 ; free virtual = 7894
Phase 3 Initial Routing | Checksum: 11c4df997

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 4095.836 ; gain = 178.840 ; free physical = 1543 ; free virtual = 7768

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 132
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.796  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1cb236ff5

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 4095.836 ; gain = 178.840 ; free physical = 3828 ; free virtual = 10060
Phase 4 Rip-up And Reroute | Checksum: 1cb236ff5

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 4095.836 ; gain = 178.840 ; free physical = 3828 ; free virtual = 10060

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp

Phase 5.1.1.1 Update Timing
Phase 5.1.1.1 Update Timing | Checksum: 1ad7983a7

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 4095.836 ; gain = 178.840 ; free physical = 3828 ; free virtual = 10060
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.810  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1.1 Delay CleanUp | Checksum: 1ad7983a7

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 4095.836 ; gain = 178.840 ; free physical = 3828 ; free virtual = 10060
Phase 5.1 TNS Cleanup | Checksum: 1ad7983a7

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 4095.836 ; gain = 178.840 ; free physical = 3828 ; free virtual = 10060

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ad7983a7

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 4095.836 ; gain = 178.840 ; free physical = 3828 ; free virtual = 10060
Phase 5 Delay and Skew Optimization | Checksum: 1ad7983a7

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 4095.836 ; gain = 178.840 ; free physical = 3828 ; free virtual = 10060

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f9c3ce73

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 4095.836 ; gain = 178.840 ; free physical = 3828 ; free virtual = 10060
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.810  | TNS=0.000  | WHS=0.060  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1be1e9360

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 4095.836 ; gain = 178.840 ; free physical = 3828 ; free virtual = 10060
Phase 6 Post Hold Fix | Checksum: 1be1e9360

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 4095.836 ; gain = 178.840 ; free physical = 3828 ; free virtual = 10060

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.643626 %
  Global Horizontal Routing Utilization  = 0.860125 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2209bd27a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 4095.836 ; gain = 178.840 ; free physical = 3828 ; free virtual = 10060

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2209bd27a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 4095.836 ; gain = 178.840 ; free physical = 3828 ; free virtual = 10060

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2428c7d73

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 4095.836 ; gain = 178.840 ; free physical = 3828 ; free virtual = 10060

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.811  | TNS=0.000  | WHS=0.060  | THS=0.000  |

Phase 10 Post Router Timing | Checksum: 214016f54

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 4095.836 ; gain = 178.840 ; free physical = 3834 ; free virtual = 10059
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 72088fbf

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 4095.836 ; gain = 178.840 ; free physical = 3834 ; free virtual = 10059

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 4095.836 ; gain = 178.840 ; free physical = 3834 ; free virtual = 10059

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 12 Warnings, 12 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 4095.836 ; gain = 222.629 ; free physical = 3834 ; free virtual = 10059
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ksalone/Loitsut/red-pitaya-notes/tmp/playground.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ksalone/Loitsut/red-pitaya-notes/tmp/playground.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
107 Infos, 12 Warnings, 12 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4175.875 ; gain = 0.000 ; free physical = 3836 ; free virtual = 10067
INFO: [Common 17-1381] The checkpoint '/home/ksalone/Loitsut/red-pitaya-notes/tmp/playground.runs/impl_1/system_wrapper_routed.dcp' has been generated.
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.25 . Memory (MB): peak = 4175.875 ; gain = 0.000 ; free physical = 3832 ; free virtual = 10067
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file system_wrapper_timing_summary_postroute_physopted.rpt -pb system_wrapper_timing_summary_postroute_physopted.pb -rpx system_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_postroute_physopted.rpt -pb system_wrapper_bus_skew_postroute_physopted.pb -rpx system_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.18 . Memory (MB): peak = 4175.875 ; gain = 0.000 ; free physical = 3815 ; free virtual = 10055
INFO: [Common 17-1381] The checkpoint '/home/ksalone/Loitsut/red-pitaya-notes/tmp/playground.runs/impl_1/system_wrapper_postroute_physopt.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sun Aug 11 20:28:24 2024...
