{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729085618679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729085618679 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 19:03:38 2024 " "Processing started: Wed Oct 16 19:03:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729085618679 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729085618679 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t1b_cd_fd -c t1b_cd_fd " "Command: quartus_map --read_settings_files=on --write_settings_files=off t1b_cd_fd -c t1b_cd_fd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729085618679 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729085619076 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729085619076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/t1b_cd_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file code/t1b_cd_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 t1b_cd_fd " "Found entity 1: t1b_cd_fd" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/shiva/Downloads/Desktop/e yantra/1b/t1b_cd_fd/code/t1b_cd_fd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729085627163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729085627163 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "t1b_cd_fd " "Elaborating entity \"t1b_cd_fd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729085627195 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 t1b_cd_fd.v(103) " "Verilog HDL assignment warning at t1b_cd_fd.v(103): truncated value with size 32 to match size of target (10)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/shiva/Downloads/Desktop/e yantra/1b/t1b_cd_fd/code/t1b_cd_fd.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729085627195 "|t1b_cd_fd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable_counter t1b_cd_fd.v(110) " "Verilog HDL Always Construct warning at t1b_cd_fd.v(110): variable \"enable_counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/shiva/Downloads/Desktop/e yantra/1b/t1b_cd_fd/code/t1b_cd_fd.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1729085627195 "|t1b_cd_fd"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "enable_counter t1b_cd_fd.v(109) " "Verilog HDL warning at t1b_cd_fd.v(109): assignments to enable_counter create a combinational loop" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/shiva/Downloads/Desktop/e yantra/1b/t1b_cd_fd/code/t1b_cd_fd.v" 109 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1729085627195 "|t1b_cd_fd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 t1b_cd_fd.v(122) " "Verilog HDL assignment warning at t1b_cd_fd.v(122): truncated value with size 32 to match size of target (16)" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/shiva/Downloads/Desktop/e yantra/1b/t1b_cd_fd/code/t1b_cd_fd.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729085627195 "|t1b_cd_fd"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "state_prev\[0\] VCC " "Pin \"state_prev\[0\]\" is stuck at VCC" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/shiva/Downloads/Desktop/e yantra/1b/t1b_cd_fd/code/t1b_cd_fd.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729085627635 "|t1b_cd_fd|state_prev[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_prev\[1\] VCC " "Pin \"state_prev\[1\]\" is stuck at VCC" {  } { { "code/t1b_cd_fd.v" "" { Text "C:/Users/shiva/Downloads/Desktop/e yantra/1b/t1b_cd_fd/code/t1b_cd_fd.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729085627635 "|t1b_cd_fd|state_prev[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1729085627635 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729085627684 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1729085627958 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729085628079 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729085628079 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "277 " "Implemented 277 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729085628127 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729085628127 ""} { "Info" "ICUT_CUT_TM_LCELLS" "193 " "Implemented 193 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729085628127 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729085628127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729085628134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 19:03:48 2024 " "Processing ended: Wed Oct 16 19:03:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729085628134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729085628134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729085628134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729085628134 ""}
