# do HW1.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module CarrySelectAdder16Bit
# 
# Top level modules:
# 	CarrySelectAdder16Bit
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module CarrySelectAdder16Bit_vlg_sample_tst
# -- Compiling module CarrySelectAdder16Bit_vlg_check_tst
# -- Compiling module CarrySelectAdder16Bit_vlg_vec_tst
# 
# Top level modules:
# 	CarrySelectAdder16Bit_vlg_vec_tst
# vsim -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.CarrySelectAdder16Bit_vlg_vec_tst 
# Loading work.CarrySelectAdder16Bit_vlg_vec_tst
# Loading work.CarrySelectAdder16Bit
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading work.CarrySelectAdder16Bit_vlg_sample_tst
# Loading work.CarrySelectAdder16Bit_vlg_check_tst
# Simulation passed !
# ** Note: $finish    : test.vwf.vt(448)
#    Time: 1 us  Iteration: 0  Instance: /CarrySelectAdder16Bit_vlg_vec_tst/tb_out
