--------------------------------------------------------------------------------
Release 10.1.02 Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/10.1/ISE/bin/lin/unwrapped/trce -ise
/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/prakti01_05_pong/prakti01_05_pong.ise
-intstyle ise -v 3 -s 4 -xml entity_pong entity_pong.ncd -o entity_pong.twr
entity_pong.pcf -ucf entity_pong.ucf

Design file:              entity_pong.ncd
Physical constraint file: entity_pong.pcf
Device,package,speed:     xc3sd1800a,fg676,-4 (PRODUCTION 1.32 2008-05-28)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_in = PERIOD TIMEGRP "clk_in" 25.175 MHz HIGH 50%;

 1643 paths analyzed, 141 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  15.214ns.
--------------------------------------------------------------------------------
Slack:                  24.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sgnal_pm/siggen_pos_y_1 (FF)
  Destination:          final_colour.red_0 (FF)
  Requirement:          39.721ns
  Data Path Delay:      15.035ns (Levels of Logic = 8)
  Clock Path Skew:      -0.179ns (0.421 - 0.600)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 39.721ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sgnal_pm/siggen_pos_y_1 to final_colour.red_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y83.XQ      Tcko                  0.591   sgnal_pm/siggen_pos_y<1>
                                                       sgnal_pm/siggen_pos_y_1
    SLICE_X65Y17.G2      net (fanout=56)       4.755   sgnal_pm/siggen_pos_y<1>
    SLICE_X65Y17.Y       Tilo                  0.648   paint_pm/score_pm/num_sub0000<3>
                                                       paint_pm/score_pm/Msub_num_sub0000_Madd_xor<2>11
    SLICE_X65Y9.G4       net (fanout=3)        0.663   paint_pm/score_pm/num_sub0000<2>
    SLICE_X65Y9.F5       Tif5                  0.773   paint_pm/score_pm/Mmux_num_mux0001_12_f5
                                                       paint_pm/score_pm/Mmux_num_mux0001_14
                                                       paint_pm/score_pm/Mmux_num_mux0001_12_f5
    SLICE_X65Y8.FXINB    net (fanout=1)        0.000   paint_pm/score_pm/Mmux_num_mux0001_12_f5
    SLICE_X65Y8.Y        Tif6y                 0.291   paint_pm/score_pm/Mmux_num_mux0001_10_f6
                                                       paint_pm/score_pm/Mmux_num_mux0001_10_f6
    SLICE_X64Y15.G1      net (fanout=1)        0.702   paint_pm/score_pm/Mmux_num_mux0001_10_f6
    SLICE_X64Y15.F5      Tif5                  0.767   paint_pm/score_pm/num_mux0001
                                                       paint_pm/score_pm/Mmux_num_mux0001_7
                                                       paint_pm/score_pm/Mmux_num_mux0001_5_f5
    SLICE_X64Y14.FXINB   net (fanout=1)        0.000   paint_pm/score_pm/Mmux_num_mux0001_5_f5
    SLICE_X64Y14.FX      Tinbfx                0.285   paint_pm/score_pm/Mmux_num_mux0001_4_f5
                                                       paint_pm/score_pm/Mmux_num_mux0001_3_f6
    SLICE_X64Y15.FXINA   net (fanout=1)        0.000   paint_pm/score_pm/Mmux_num_mux0001_3_f6
    SLICE_X64Y15.Y       Tif6y                 0.410   paint_pm/score_pm/num_mux0001
                                                       paint_pm/score_pm/Mmux_num_mux0001_2_f7
    SLICE_X72Y64.F2      net (fanout=1)        2.236   paint_pm/score_pm/num_mux0001
    SLICE_X72Y64.X       Tilo                  0.692   paint_pm/number_colour_blue<0>
                                                       paint_pm/score_pm/number_colour_out_blue<0>274
    SLICE_X74Y72.BX      net (fanout=3)        1.252   paint_pm/number_colour_blue<0>
    SLICE_X74Y72.CLK     Tdick                 0.970   final_colour.red_0
                                                       paint_pm/pxlgen_colour_out_red<0>11_f5
                                                       final_colour.red_0
    -------------------------------------------------  ---------------------------
    Total                                     15.035ns (5.427ns logic, 9.608ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  24.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sgnal_pm/siggen_pos_y_1 (FF)
  Destination:          final_colour.blue_0 (FF)
  Requirement:          39.721ns
  Data Path Delay:      15.046ns (Levels of Logic = 7)
  Clock Path Skew:      -0.167ns (0.433 - 0.600)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 39.721ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sgnal_pm/siggen_pos_y_1 to final_colour.blue_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y83.XQ      Tcko                  0.591   sgnal_pm/siggen_pos_y<1>
                                                       sgnal_pm/siggen_pos_y_1
    SLICE_X65Y17.G2      net (fanout=56)       4.755   sgnal_pm/siggen_pos_y<1>
    SLICE_X65Y17.Y       Tilo                  0.648   paint_pm/score_pm/num_sub0000<3>
                                                       paint_pm/score_pm/Msub_num_sub0000_Madd_xor<2>11
    SLICE_X65Y9.G4       net (fanout=3)        0.663   paint_pm/score_pm/num_sub0000<2>
    SLICE_X65Y9.F5       Tif5                  0.773   paint_pm/score_pm/Mmux_num_mux0001_12_f5
                                                       paint_pm/score_pm/Mmux_num_mux0001_14
                                                       paint_pm/score_pm/Mmux_num_mux0001_12_f5
    SLICE_X65Y8.FXINB    net (fanout=1)        0.000   paint_pm/score_pm/Mmux_num_mux0001_12_f5
    SLICE_X65Y8.Y        Tif6y                 0.291   paint_pm/score_pm/Mmux_num_mux0001_10_f6
                                                       paint_pm/score_pm/Mmux_num_mux0001_10_f6
    SLICE_X64Y15.G1      net (fanout=1)        0.702   paint_pm/score_pm/Mmux_num_mux0001_10_f6
    SLICE_X64Y15.F5      Tif5                  0.767   paint_pm/score_pm/num_mux0001
                                                       paint_pm/score_pm/Mmux_num_mux0001_7
                                                       paint_pm/score_pm/Mmux_num_mux0001_5_f5
    SLICE_X64Y14.FXINB   net (fanout=1)        0.000   paint_pm/score_pm/Mmux_num_mux0001_5_f5
    SLICE_X64Y14.FX      Tinbfx                0.285   paint_pm/score_pm/Mmux_num_mux0001_4_f5
                                                       paint_pm/score_pm/Mmux_num_mux0001_3_f6
    SLICE_X64Y15.FXINA   net (fanout=1)        0.000   paint_pm/score_pm/Mmux_num_mux0001_3_f6
    SLICE_X64Y15.Y       Tif6y                 0.410   paint_pm/score_pm/num_mux0001
                                                       paint_pm/score_pm/Mmux_num_mux0001_2_f7
    SLICE_X72Y64.F2      net (fanout=1)        2.236   paint_pm/score_pm/num_mux0001
    SLICE_X72Y64.X       Tilo                  0.692   paint_pm/number_colour_blue<0>
                                                       paint_pm/score_pm/number_colour_out_blue<0>274
    SLICE_X75Y79.BY      net (fanout=3)        1.445   paint_pm/number_colour_blue<0>
    SLICE_X75Y79.CLK     Tsrck                 0.788   final_colour.blue_0
                                                       final_colour.blue_0
    -------------------------------------------------  ---------------------------
    Total                                     15.046ns (5.245ns logic, 9.801ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  24.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sgnal_pm/siggen_pos_y_1 (FF)
  Destination:          final_colour.green_1 (FF)
  Requirement:          39.721ns
  Data Path Delay:      14.979ns (Levels of Logic = 8)
  Clock Path Skew:      -0.167ns (0.433 - 0.600)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 39.721ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sgnal_pm/siggen_pos_y_1 to final_colour.green_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y83.XQ      Tcko                  0.591   sgnal_pm/siggen_pos_y<1>
                                                       sgnal_pm/siggen_pos_y_1
    SLICE_X65Y17.G2      net (fanout=56)       4.755   sgnal_pm/siggen_pos_y<1>
    SLICE_X65Y17.Y       Tilo                  0.648   paint_pm/score_pm/num_sub0000<3>
                                                       paint_pm/score_pm/Msub_num_sub0000_Madd_xor<2>11
    SLICE_X65Y9.G4       net (fanout=3)        0.663   paint_pm/score_pm/num_sub0000<2>
    SLICE_X65Y9.F5       Tif5                  0.773   paint_pm/score_pm/Mmux_num_mux0001_12_f5
                                                       paint_pm/score_pm/Mmux_num_mux0001_14
                                                       paint_pm/score_pm/Mmux_num_mux0001_12_f5
    SLICE_X65Y8.FXINB    net (fanout=1)        0.000   paint_pm/score_pm/Mmux_num_mux0001_12_f5
    SLICE_X65Y8.Y        Tif6y                 0.291   paint_pm/score_pm/Mmux_num_mux0001_10_f6
                                                       paint_pm/score_pm/Mmux_num_mux0001_10_f6
    SLICE_X64Y15.G1      net (fanout=1)        0.702   paint_pm/score_pm/Mmux_num_mux0001_10_f6
    SLICE_X64Y15.F5      Tif5                  0.767   paint_pm/score_pm/num_mux0001
                                                       paint_pm/score_pm/Mmux_num_mux0001_7
                                                       paint_pm/score_pm/Mmux_num_mux0001_5_f5
    SLICE_X64Y14.FXINB   net (fanout=1)        0.000   paint_pm/score_pm/Mmux_num_mux0001_5_f5
    SLICE_X64Y14.FX      Tinbfx                0.285   paint_pm/score_pm/Mmux_num_mux0001_4_f5
                                                       paint_pm/score_pm/Mmux_num_mux0001_3_f6
    SLICE_X64Y15.FXINA   net (fanout=1)        0.000   paint_pm/score_pm/Mmux_num_mux0001_3_f6
    SLICE_X64Y15.Y       Tif6y                 0.410   paint_pm/score_pm/num_mux0001
                                                       paint_pm/score_pm/Mmux_num_mux0001_2_f7
    SLICE_X72Y64.F2      net (fanout=1)        2.236   paint_pm/score_pm/num_mux0001
    SLICE_X72Y64.X       Tilo                  0.692   paint_pm/number_colour_blue<0>
                                                       paint_pm/score_pm/number_colour_out_blue<0>274
    SLICE_X74Y79.G3      net (fanout=3)        1.349   paint_pm/number_colour_blue<0>
    SLICE_X74Y79.CLK     Tgck                  0.817   final_colour.green_1
                                                       paint_pm/pxlgen_colour_out_green<1>11
                                                       final_colour.green_1
    -------------------------------------------------  ---------------------------
    Total                                     14.979ns (5.274ns logic, 9.705ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |   15.214|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 1643 paths, 0 nets, and 722 connections

Design statistics:
   Minimum period:  15.214ns{1}   (Maximum frequency:  65.729MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jul  8 14:52:12 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



