#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Jan 16 07:45:03 2021
# Process ID: 14872
# Current directory: C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.runs/synth_1
# Command line: vivado.exe -log Minisys_1A_CPU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Minisys_1A_CPU.tcl
# Log file: C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.runs/synth_1/Minisys_1A_CPU.vds
# Journal file: C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Minisys_1A_CPU.tcl -notrace
Command: synth_design -top Minisys_1A_CPU -part xc7a100tfgg484-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
c:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/insram0/insram0.xci
c:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/insram3/insram3.xci
c:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/dataram0/dataram0.xci
c:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/dataram1/dataram1.xci
c:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/dataram2/dataram2.xci
c:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/dataram3/dataram3.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7696 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 407.340 ; gain = 103.316
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Minisys_1A_CPU' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v:23]
INFO: [Synth 8-638] synthesizing module 'fetch_instruction' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/fetch_instruction.v:23]
INFO: [Synth 8-638] synthesizing module 'pc_mux' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_mux.v:23]
WARNING: [Synth 8-567] referenced signal 'PC_CP0' should be on the sensitivity list [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_mux.v:60]
INFO: [Synth 8-256] done synthesizing module 'pc_mux' (1#1) [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_mux.v:23]
INFO: [Synth 8-638] synthesizing module 'pc_add' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_add.v:23]
INFO: [Synth 8-256] done synthesizing module 'pc_add' (2#1) [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_add.v:23]
INFO: [Synth 8-256] done synthesizing module 'fetch_instruction' (3#1) [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/fetch_instruction.v:23]
INFO: [Synth 8-638] synthesizing module 'instruction_memory' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-638] synthesizing module 'insram0' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.runs/synth_1/.Xil/Vivado-14872-DESKTOP-HB7J7JB/realtime/insram0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'insram0' (4#1) [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.runs/synth_1/.Xil/Vivado-14872-DESKTOP-HB7J7JB/realtime/insram0_stub.v:6]
WARNING: [Synth 8-350] instance 'insram0' of module 'insram0' requires 5 connections, but only 3 given [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/instruction_memory.v:33]
INFO: [Synth 8-638] synthesizing module 'insram1' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.runs/synth_1/.Xil/Vivado-14872-DESKTOP-HB7J7JB/realtime/insram1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'insram1' (5#1) [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.runs/synth_1/.Xil/Vivado-14872-DESKTOP-HB7J7JB/realtime/insram1_stub.v:6]
WARNING: [Synth 8-350] instance 'insram1' of module 'insram1' requires 5 connections, but only 3 given [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/instruction_memory.v:37]
INFO: [Synth 8-638] synthesizing module 'insram2' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.runs/synth_1/.Xil/Vivado-14872-DESKTOP-HB7J7JB/realtime/insram2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'insram2' (6#1) [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.runs/synth_1/.Xil/Vivado-14872-DESKTOP-HB7J7JB/realtime/insram2_stub.v:6]
WARNING: [Synth 8-350] instance 'insram2' of module 'insram2' requires 5 connections, but only 3 given [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/instruction_memory.v:41]
INFO: [Synth 8-638] synthesizing module 'insram3' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.runs/synth_1/.Xil/Vivado-14872-DESKTOP-HB7J7JB/realtime/insram3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'insram3' (7#1) [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.runs/synth_1/.Xil/Vivado-14872-DESKTOP-HB7J7JB/realtime/insram3_stub.v:6]
WARNING: [Synth 8-350] instance 'insram3' of module 'insram3' requires 5 connections, but only 3 given [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/instruction_memory.v:45]
INFO: [Synth 8-256] done synthesizing module 'instruction_memory' (8#1) [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-638] synthesizing module 'if_id' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/if_id.v:23]
INFO: [Synth 8-256] done synthesizing module 'if_id' (9#1) [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/if_id.v:23]
INFO: [Synth 8-638] synthesizing module 'decode_instruction' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode_instruction.v:23]
INFO: [Synth 8-638] synthesizing module 'decode' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode.v:23]
INFO: [Synth 8-256] done synthesizing module 'decode' (10#1) [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode.v:23]
INFO: [Synth 8-638] synthesizing module 'extend' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/extend.v:22]
INFO: [Synth 8-256] done synthesizing module 'extend' (11#1) [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/extend.v:22]
INFO: [Synth 8-638] synthesizing module 'registers' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/registers.v:23]
INFO: [Synth 8-256] done synthesizing module 'registers' (12#1) [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/registers.v:23]
INFO: [Synth 8-638] synthesizing module 'HILOreg' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/HILOreg.v:23]
INFO: [Synth 8-4471] merging register 'HI_out_reg[31:0]' into 'HI_reg[31:0]' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/HILOreg.v:59]
INFO: [Synth 8-4471] merging register 'LO_out_reg[31:0]' into 'LO_reg[31:0]' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/HILOreg.v:60]
WARNING: [Synth 8-6014] Unused sequential element HI_out_reg was removed.  [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/HILOreg.v:59]
WARNING: [Synth 8-6014] Unused sequential element LO_out_reg was removed.  [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/HILOreg.v:60]
INFO: [Synth 8-256] done synthesizing module 'HILOreg' (13#1) [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/HILOreg.v:23]
INFO: [Synth 8-256] done synthesizing module 'decode_instruction' (14#1) [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode_instruction.v:23]
INFO: [Synth 8-638] synthesizing module 'id_ex' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/id_ex.v:23]
INFO: [Synth 8-256] done synthesizing module 'id_ex' (15#1) [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/id_ex.v:23]
INFO: [Synth 8-638] synthesizing module 'execute_instruction' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/execute_instruction.v:23]
INFO: [Synth 8-638] synthesizing module 'calculate_PC' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/calculate_PC.v:23]
INFO: [Synth 8-256] done synthesizing module 'calculate_PC' (16#1) [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/calculate_PC.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v:22]
WARNING: [Synth 8-6014] Unused sequential element Temp_reg was removed.  [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v:169]
INFO: [Synth 8-256] done synthesizing module 'ALU' (17#1) [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-256] done synthesizing module 'execute_instruction' (18#1) [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/execute_instruction.v:23]
INFO: [Synth 8-638] synthesizing module 'ex_mem' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ex_mem.v:22]
INFO: [Synth 8-256] done synthesizing module 'ex_mem' (19#1) [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ex_mem.v:22]
INFO: [Synth 8-638] synthesizing module 'Mem_or_IO' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Mem_or_IO.v:23]
INFO: [Synth 8-638] synthesizing module 'pipedevices' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pipedevices.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pipedevices.v:114]
WARNING: [Synth 8-567] referenced signal 'dataout_seg' should be on the sensitivity list [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pipedevices.v:106]
WARNING: [Synth 8-567] referenced signal 'dataout_keyboard' should be on the sensitivity list [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pipedevices.v:106]
WARNING: [Synth 8-567] referenced signal 'dataout_timer' should be on the sensitivity list [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pipedevices.v:106]
WARNING: [Synth 8-567] referenced signal 'dataout_dog' should be on the sensitivity list [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pipedevices.v:106]
WARNING: [Synth 8-567] referenced signal 'dataout_leds' should be on the sensitivity list [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pipedevices.v:106]
WARNING: [Synth 8-567] referenced signal 'dataout_switches' should be on the sensitivity list [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pipedevices.v:106]
INFO: [Synth 8-638] synthesizing module 'Led' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/LED.v:22]
WARNING: [Synth 8-5788] Register led_high_reg in module Led is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/LED.v:46]
INFO: [Synth 8-256] done synthesizing module 'Led' (20#1) [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/LED.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'Wdata' does not match port width (16) of module 'Led' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pipedevices.v:132]
WARNING: [Synth 8-689] width (8) of port connection 'leds' does not match port width (16) of module 'Led' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pipedevices.v:132]
WARNING: [Synth 8-350] instance 'led' of module 'Led' requires 8 connections, but only 7 given [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pipedevices.v:132]
WARNING: [Synth 8-3848] Net leds in module/entity pipedevices does not have driver. [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pipedevices.v:28]
INFO: [Synth 8-256] done synthesizing module 'pipedevices' (21#1) [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pipedevices.v:23]
INFO: [Synth 8-256] done synthesizing module 'Mem_or_IO' (22#1) [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Mem_or_IO.v:23]
INFO: [Synth 8-638] synthesizing module 'access_datamemory' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/access_datamemory.v:23]
INFO: [Synth 8-638] synthesizing module 'pre_data_memory' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pre_data_memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'pre_data_memory' (23#1) [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pre_data_memory.v:23]
INFO: [Synth 8-638] synthesizing module 'data_memory' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-638] synthesizing module 'dataram0' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.runs/synth_1/.Xil/Vivado-14872-DESKTOP-HB7J7JB/realtime/dataram0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dataram0' (24#1) [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.runs/synth_1/.Xil/Vivado-14872-DESKTOP-HB7J7JB/realtime/dataram0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'dataram1' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.runs/synth_1/.Xil/Vivado-14872-DESKTOP-HB7J7JB/realtime/dataram1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dataram1' (25#1) [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.runs/synth_1/.Xil/Vivado-14872-DESKTOP-HB7J7JB/realtime/dataram1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'dataram2' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.runs/synth_1/.Xil/Vivado-14872-DESKTOP-HB7J7JB/realtime/dataram2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dataram2' (26#1) [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.runs/synth_1/.Xil/Vivado-14872-DESKTOP-HB7J7JB/realtime/dataram2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'dataram3' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.runs/synth_1/.Xil/Vivado-14872-DESKTOP-HB7J7JB/realtime/dataram3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dataram3' (27#1) [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.runs/synth_1/.Xil/Vivado-14872-DESKTOP-HB7J7JB/realtime/dataram3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'data_memory' (28#1) [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-638] synthesizing module 'post_data_memory' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/post_data_memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'post_data_memory' (29#1) [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/post_data_memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'access_datamemory' (30#1) [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/access_datamemory.v:23]
INFO: [Synth 8-638] synthesizing module 'CP0' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/CP0.v:23]
INFO: [Synth 8-4471] merging register 'CP0_regs_reg[14][31:0]' into 'EPC_reg[31:0]' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/CP0.v:95]
WARNING: [Synth 8-6014] Unused sequential element CP0_regs_reg[14] was removed.  [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/CP0.v:95]
INFO: [Synth 8-4471] merging register 'clear_reg' into 'PC_CP0_en_out_reg' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/CP0.v:90]
WARNING: [Synth 8-6014] Unused sequential element clear_reg was removed.  [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/CP0.v:90]
INFO: [Synth 8-256] done synthesizing module 'CP0' (31#1) [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/CP0.v:23]
INFO: [Synth 8-638] synthesizing module 'mem_wb' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/mem_wb.v:23]
INFO: [Synth 8-256] done synthesizing module 'mem_wb' (32#1) [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/mem_wb.v:23]
WARNING: [Synth 8-3848] Net External_interrupt_10 in module/entity Minisys_1A_CPU does not have driver. [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v:328]
INFO: [Synth 8-256] done synthesizing module 'Minisys_1A_CPU' (33#1) [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v:23]
WARNING: [Synth 8-3917] design Minisys_1A_CPU has port External_interrupt_10_out[5] driven by constant 1
WARNING: [Synth 8-3917] design Minisys_1A_CPU has port External_interrupt_10_out[4] driven by constant 1
WARNING: [Synth 8-3917] design Minisys_1A_CPU has port External_interrupt_10_out[3] driven by constant 1
WARNING: [Synth 8-3917] design Minisys_1A_CPU has port External_interrupt_10_out[2] driven by constant 1
WARNING: [Synth 8-3917] design Minisys_1A_CPU has port External_interrupt_10_out[1] driven by constant 1
WARNING: [Synth 8-3917] design Minisys_1A_CPU has port External_interrupt_10_out[0] driven by constant 1
WARNING: [Synth 8-3331] design mem_wb has unconnected port reset
WARNING: [Synth 8-3331] design CP0 has unconnected port Sel_in[2]
WARNING: [Synth 8-3331] design CP0 has unconnected port Sel_in[1]
WARNING: [Synth 8-3331] design CP0 has unconnected port Sel_in[0]
WARNING: [Synth 8-3331] design post_data_memory has unconnected port Address[31]
WARNING: [Synth 8-3331] design post_data_memory has unconnected port Address[30]
WARNING: [Synth 8-3331] design post_data_memory has unconnected port Address[29]
WARNING: [Synth 8-3331] design post_data_memory has unconnected port Address[28]
WARNING: [Synth 8-3331] design post_data_memory has unconnected port Address[27]
WARNING: [Synth 8-3331] design post_data_memory has unconnected port Address[26]
WARNING: [Synth 8-3331] design post_data_memory has unconnected port Address[25]
WARNING: [Synth 8-3331] design post_data_memory has unconnected port Address[24]
WARNING: [Synth 8-3331] design post_data_memory has unconnected port Address[23]
WARNING: [Synth 8-3331] design post_data_memory has unconnected port Address[22]
WARNING: [Synth 8-3331] design post_data_memory has unconnected port Address[21]
WARNING: [Synth 8-3331] design post_data_memory has unconnected port Address[20]
WARNING: [Synth 8-3331] design post_data_memory has unconnected port Address[19]
WARNING: [Synth 8-3331] design post_data_memory has unconnected port Address[18]
WARNING: [Synth 8-3331] design post_data_memory has unconnected port Address[17]
WARNING: [Synth 8-3331] design post_data_memory has unconnected port Address[16]
WARNING: [Synth 8-3331] design post_data_memory has unconnected port Address[15]
WARNING: [Synth 8-3331] design post_data_memory has unconnected port Address[14]
WARNING: [Synth 8-3331] design post_data_memory has unconnected port Address[13]
WARNING: [Synth 8-3331] design post_data_memory has unconnected port Address[12]
WARNING: [Synth 8-3331] design post_data_memory has unconnected port Address[11]
WARNING: [Synth 8-3331] design post_data_memory has unconnected port Address[10]
WARNING: [Synth 8-3331] design post_data_memory has unconnected port Address[9]
WARNING: [Synth 8-3331] design post_data_memory has unconnected port Address[8]
WARNING: [Synth 8-3331] design post_data_memory has unconnected port Address[7]
WARNING: [Synth 8-3331] design post_data_memory has unconnected port Address[6]
WARNING: [Synth 8-3331] design post_data_memory has unconnected port Address[5]
WARNING: [Synth 8-3331] design post_data_memory has unconnected port Address[4]
WARNING: [Synth 8-3331] design post_data_memory has unconnected port Address[3]
WARNING: [Synth 8-3331] design post_data_memory has unconnected port Address[2]
WARNING: [Synth 8-3331] design data_memory has unconnected port reset
WARNING: [Synth 8-3331] design data_memory has unconnected port Address[31]
WARNING: [Synth 8-3331] design data_memory has unconnected port Address[30]
WARNING: [Synth 8-3331] design data_memory has unconnected port Address[29]
WARNING: [Synth 8-3331] design data_memory has unconnected port Address[28]
WARNING: [Synth 8-3331] design data_memory has unconnected port Address[27]
WARNING: [Synth 8-3331] design data_memory has unconnected port Address[26]
WARNING: [Synth 8-3331] design data_memory has unconnected port Address[25]
WARNING: [Synth 8-3331] design data_memory has unconnected port Address[24]
WARNING: [Synth 8-3331] design data_memory has unconnected port Address[23]
WARNING: [Synth 8-3331] design data_memory has unconnected port Address[22]
WARNING: [Synth 8-3331] design data_memory has unconnected port Address[21]
WARNING: [Synth 8-3331] design data_memory has unconnected port Address[20]
WARNING: [Synth 8-3331] design data_memory has unconnected port Address[19]
WARNING: [Synth 8-3331] design data_memory has unconnected port Address[18]
WARNING: [Synth 8-3331] design data_memory has unconnected port Address[17]
WARNING: [Synth 8-3331] design data_memory has unconnected port Address[16]
WARNING: [Synth 8-3331] design data_memory has unconnected port Address[1]
WARNING: [Synth 8-3331] design data_memory has unconnected port Address[0]
WARNING: [Synth 8-3331] design pre_data_memory has unconnected port Address[9]
WARNING: [Synth 8-3331] design pre_data_memory has unconnected port Address[8]
WARNING: [Synth 8-3331] design pre_data_memory has unconnected port Address[7]
WARNING: [Synth 8-3331] design pre_data_memory has unconnected port Address[6]
WARNING: [Synth 8-3331] design pre_data_memory has unconnected port Address[5]
WARNING: [Synth 8-3331] design pre_data_memory has unconnected port Address[4]
WARNING: [Synth 8-3331] design pre_data_memory has unconnected port Address[3]
WARNING: [Synth 8-3331] design pre_data_memory has unconnected port Address[2]
WARNING: [Synth 8-3331] design pipedevices has unconnected port leds[15]
WARNING: [Synth 8-3331] design pipedevices has unconnected port leds[14]
WARNING: [Synth 8-3331] design pipedevices has unconnected port leds[13]
WARNING: [Synth 8-3331] design pipedevices has unconnected port leds[12]
WARNING: [Synth 8-3331] design pipedevices has unconnected port leds[11]
WARNING: [Synth 8-3331] design pipedevices has unconnected port leds[10]
WARNING: [Synth 8-3331] design pipedevices has unconnected port leds[9]
WARNING: [Synth 8-3331] design pipedevices has unconnected port leds[8]
WARNING: [Synth 8-3331] design pipedevices has unconnected port leds[7]
WARNING: [Synth 8-3331] design pipedevices has unconnected port leds[6]
WARNING: [Synth 8-3331] design pipedevices has unconnected port leds[5]
WARNING: [Synth 8-3331] design pipedevices has unconnected port leds[4]
WARNING: [Synth 8-3331] design pipedevices has unconnected port leds[3]
WARNING: [Synth 8-3331] design pipedevices has unconnected port leds[2]
WARNING: [Synth 8-3331] design pipedevices has unconnected port leds[1]
WARNING: [Synth 8-3331] design pipedevices has unconnected port leds[0]
WARNING: [Synth 8-3331] design pipedevices has unconnected port addr[31]
WARNING: [Synth 8-3331] design pipedevices has unconnected port addr[30]
WARNING: [Synth 8-3331] design pipedevices has unconnected port addr[29]
WARNING: [Synth 8-3331] design pipedevices has unconnected port addr[28]
WARNING: [Synth 8-3331] design pipedevices has unconnected port addr[27]
WARNING: [Synth 8-3331] design pipedevices has unconnected port addr[26]
WARNING: [Synth 8-3331] design pipedevices has unconnected port addr[25]
WARNING: [Synth 8-3331] design pipedevices has unconnected port addr[24]
WARNING: [Synth 8-3331] design pipedevices has unconnected port addr[23]
WARNING: [Synth 8-3331] design pipedevices has unconnected port addr[22]
WARNING: [Synth 8-3331] design pipedevices has unconnected port addr[21]
WARNING: [Synth 8-3331] design pipedevices has unconnected port addr[20]
WARNING: [Synth 8-3331] design pipedevices has unconnected port addr[19]
WARNING: [Synth 8-3331] design pipedevices has unconnected port addr[18]
WARNING: [Synth 8-3331] design pipedevices has unconnected port addr[17]
WARNING: [Synth 8-3331] design pipedevices has unconnected port addr[16]
WARNING: [Synth 8-3331] design pipedevices has unconnected port addr[15]
WARNING: [Synth 8-3331] design pipedevices has unconnected port addr[14]
WARNING: [Synth 8-3331] design pipedevices has unconnected port addr[13]
WARNING: [Synth 8-3331] design pipedevices has unconnected port addr[12]
WARNING: [Synth 8-3331] design pipedevices has unconnected port addr[11]
WARNING: [Synth 8-3331] design pipedevices has unconnected port addr[10]
WARNING: [Synth 8-3331] design pipedevices has unconnected port addr[9]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 501.727 ; gain = 197.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin U9:External_interrupt[5] to constant 0 [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v:1110]
WARNING: [Synth 8-3295] tying undriven pin U9:External_interrupt[4] to constant 0 [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v:1110]
WARNING: [Synth 8-3295] tying undriven pin U9:External_interrupt[3] to constant 0 [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v:1110]
WARNING: [Synth 8-3295] tying undriven pin U9:External_interrupt[2] to constant 0 [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v:1110]
WARNING: [Synth 8-3295] tying undriven pin U9:External_interrupt[1] to constant 0 [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v:1110]
WARNING: [Synth 8-3295] tying undriven pin U9:External_interrupt[0] to constant 0 [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v:1110]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 501.727 ; gain = 197.703
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.runs/synth_1/.Xil/Vivado-14872-DESKTOP-HB7J7JB/dcp8/insram0_in_context.xdc] for cell 'U1/insram0'
Finished Parsing XDC File [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.runs/synth_1/.Xil/Vivado-14872-DESKTOP-HB7J7JB/dcp8/insram0_in_context.xdc] for cell 'U1/insram0'
Parsing XDC File [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.runs/synth_1/.Xil/Vivado-14872-DESKTOP-HB7J7JB/dcp9/insram1_in_context.xdc] for cell 'U1/insram1'
Finished Parsing XDC File [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.runs/synth_1/.Xil/Vivado-14872-DESKTOP-HB7J7JB/dcp9/insram1_in_context.xdc] for cell 'U1/insram1'
Parsing XDC File [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.runs/synth_1/.Xil/Vivado-14872-DESKTOP-HB7J7JB/dcp10/insram2_in_context.xdc] for cell 'U1/insram2'
Finished Parsing XDC File [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.runs/synth_1/.Xil/Vivado-14872-DESKTOP-HB7J7JB/dcp10/insram2_in_context.xdc] for cell 'U1/insram2'
Parsing XDC File [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.runs/synth_1/.Xil/Vivado-14872-DESKTOP-HB7J7JB/dcp11/insram3_in_context.xdc] for cell 'U1/insram3'
Finished Parsing XDC File [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.runs/synth_1/.Xil/Vivado-14872-DESKTOP-HB7J7JB/dcp11/insram3_in_context.xdc] for cell 'U1/insram3'
Parsing XDC File [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.runs/synth_1/.Xil/Vivado-14872-DESKTOP-HB7J7JB/dcp12/dataram0_in_context.xdc] for cell 'U7/U1/dataram0'
Finished Parsing XDC File [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.runs/synth_1/.Xil/Vivado-14872-DESKTOP-HB7J7JB/dcp12/dataram0_in_context.xdc] for cell 'U7/U1/dataram0'
Parsing XDC File [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.runs/synth_1/.Xil/Vivado-14872-DESKTOP-HB7J7JB/dcp13/dataram1_in_context.xdc] for cell 'U7/U1/dataram1'
Finished Parsing XDC File [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.runs/synth_1/.Xil/Vivado-14872-DESKTOP-HB7J7JB/dcp13/dataram1_in_context.xdc] for cell 'U7/U1/dataram1'
Parsing XDC File [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.runs/synth_1/.Xil/Vivado-14872-DESKTOP-HB7J7JB/dcp14/dataram2_in_context.xdc] for cell 'U7/U1/dataram2'
Finished Parsing XDC File [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.runs/synth_1/.Xil/Vivado-14872-DESKTOP-HB7J7JB/dcp14/dataram2_in_context.xdc] for cell 'U7/U1/dataram2'
Parsing XDC File [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.runs/synth_1/.Xil/Vivado-14872-DESKTOP-HB7J7JB/dcp15/dataram3_in_context.xdc] for cell 'U7/U1/dataram3'
Finished Parsing XDC File [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.runs/synth_1/.Xil/Vivado-14872-DESKTOP-HB7J7JB/dcp15/dataram3_in_context.xdc] for cell 'U7/U1/dataram3'
Parsing XDC File [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/constrs_1/new/TEST.xdc]
CRITICAL WARNING: [Common 17-165] Too many positional options when parsing '_4_out', please type 'get_ports -help' for usage info. [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/constrs_1/new/TEST.xdc:66]
Finished Parsing XDC File [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/constrs_1/new/TEST.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/constrs_1/new/TEST.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Minisys_1A_CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Minisys_1A_CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 868.793 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 876.051 ; gain = 572.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 876.051 ; gain = 572.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U1/insram0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U1/insram1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U1/insram2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U1/insram3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U7/U1/dataram0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U7/U1/dataram1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U7/U1/dataram2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U7/U1/dataram3. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 876.051 ; gain = 572.027
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Jmp_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jal_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Beq_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Bne_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Bgtz_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Blez_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Lui_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Slt_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Slt_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Write_read_data_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "Eret_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Read_data_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Read_data_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Read_data_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "LO" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "ER" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v:114]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v:114]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v:114]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v:114]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v:114]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
INFO: [Synth 8-5544] ROM "leds" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led_high" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_write_en_0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_write_en_0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_write_en_0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_write_en_0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Mem_write_en_final" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Mem_write_en_1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_write_en_2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Write_data_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Write_data_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CP0_regs_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "PC_CP0_en_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Access_error_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RT_data_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CP0_regs_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CP0_regs_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "PC_CP0_en_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Access_error_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RT_data_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Interrupt_respond" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Interrupt_respond" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Interrupt_respond" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Interrupt_respond" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Interrupt_respond" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CP0_regs" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CP0_regs" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CP0_regs" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'PC_out_reg' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_mux.v:64]
WARNING: [Synth 8-327] inferring latch for variable 'data_out_reg' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pipedevices.v:115]
WARNING: [Synth 8-327] inferring latch for variable 'cs_bus_reg' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pipedevices.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Write_data_out_reg' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pre_data_memory.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_write_en_0_reg' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pre_data_memory.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_write_en_1_reg' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pre_data_memory.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_write_en_2_reg' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pre_data_memory.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_write_en_3_reg' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pre_data_memory.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'Read_data_out_reg' [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/post_data_memory.v:45]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 876.051 ; gain = 572.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |registers__GB0          |           1|     36427|
|2     |registers__GB1          |           1|     11052|
|3     |registers__GB2          |           1|     13881|
|4     |registers__GB3          |           1|     15988|
|5     |registers__GB4          |           1|     19362|
|6     |decode_instruction__GC0 |           1|       990|
|7     |ALU__GB0                |           1|     18110|
|8     |ALU__GB1                |           1|      4969|
|9     |calculate_PC            |           1|       169|
|10    |Minisys_1A_CPU__GC0     |           1|     14891|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 28    
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 73    
+---Multipliers : 
	                31x31  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1062  
	   3 Input     32 Bit        Muxes := 74    
	   4 Input     32 Bit        Muxes := 4     
	   8 Input     32 Bit        Muxes := 1     
	  20 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 20    
	   3 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 88    
	   3 Input      1 Bit        Muxes := 40    
	  13 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module registers 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 901   
	   3 Input     32 Bit        Muxes := 64    
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module decode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module extend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module HILOreg 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module calculate_PC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Multipliers : 
	                31x31  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   3 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 3     
	  13 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module pc_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module pc_add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module if_id 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module id_ex 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 28    
Module ex_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	               20 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module Led 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module pipedevices 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module pre_data_memory 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 30    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module post_data_memory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module CP0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 125   
	  20 Input     32 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 20    
	  20 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 29    
Module mem_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "U0/Eret_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element A was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v:114]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v:114]
DSP Report: Generating DSP multu_result, operation Mode is: C+A2*B2.
DSP Report: register B is absorbed into DSP multu_result.
DSP Report: register A is absorbed into DSP multu_result.
DSP Report: operator multu_result is absorbed into DSP multu_result.
DSP Report: operator multu_result is absorbed into DSP multu_result.
WARNING: [Synth 8-3917] design Minisys_1A_CPU has port External_interrupt_10_out[5] driven by constant 1
WARNING: [Synth 8-3917] design Minisys_1A_CPU has port External_interrupt_10_out[4] driven by constant 1
WARNING: [Synth 8-3917] design Minisys_1A_CPU has port External_interrupt_10_out[3] driven by constant 1
WARNING: [Synth 8-3917] design Minisys_1A_CPU has port External_interrupt_10_out[2] driven by constant 1
WARNING: [Synth 8-3917] design Minisys_1A_CPU has port External_interrupt_10_out[1] driven by constant 1
WARNING: [Synth 8-3917] design Minisys_1A_CPU has port External_interrupt_10_out[0] driven by constant 1
INFO: [Synth 8-3886] merging instance 'U3i_5/Code_out_reg[0]' (FD_1) to 'U3i_5/Imme_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'U3i_5/Code_out_reg[1]' (FD_1) to 'U3i_5/Imme_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'U3i_5/Code_out_reg[2]' (FD_1) to 'U3i_5/Imme_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'U3i_5/Code_out_reg[3]' (FD_1) to 'U3i_5/Imme_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'U3i_5/Code_out_reg[4]' (FD_1) to 'U3i_5/Imme_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'U3i_5/Code_out_reg[5]' (FD_1) to 'U3i_5/RD_address_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'U3i_5/Code_out_reg[6]' (FD_1) to 'U3i_5/RD_address_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'U3i_5/Code_out_reg[7]' (FD_1) to 'U3i_5/RD_address_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'U3i_5/Code_out_reg[8]' (FD_1) to 'U3i_5/RD_address_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'U3i_5/Code_out_reg[9]' (FD_1) to 'U3i_5/RD_address_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'U3i_5/Code_out_reg[10]' (FD_1) to 'U3i_5/RT_address_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'U3i_5/Code_out_reg[11]' (FD_1) to 'U3i_5/RT_address_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'U3i_5/Code_out_reg[12]' (FD_1) to 'U3i_5/RT_address_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'U3i_5/Code_out_reg[13]' (FD_1) to 'U3i_5/RT_address_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'U3i_5/Code_out_reg[14]' (FD_1) to 'U3i_5/RT_address_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'U3i_5/Sel_out_reg[0]' (FD_1) to 'U3i_5/Imme_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'U3i_5/Sel_out_reg[1]' (FD_1) to 'U3i_5/Imme_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'U3i_5/Sel_out_reg[2]' (FD_1) to 'U3i_5/Imme_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'U3i_5/RD_address_out_reg[0]' (FD_1) to 'U3i_5/Imme_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'U3i_5/RD_address_out_reg[1]' (FD_1) to 'U3i_5/Imme_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'U3i_5/RD_address_out_reg[2]' (FD_1) to 'U3i_5/Imme_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'U3i_5/RD_address_out_reg[3]' (FD_1) to 'U3i_5/Imme_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'U3i_5/RD_address_out_reg[4]' (FD_1) to 'U3i_5/Imme_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'U3i_5/Imme_out_reg[6]' (FD_1) to 'U3i_5/Shamt_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'U3i_5/Imme_out_reg[7]' (FD_1) to 'U3i_5/Shamt_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'U3i_5/Imme_out_reg[8]' (FD_1) to 'U3i_5/Shamt_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'U3i_5/Imme_out_reg[9]' (FD_1) to 'U3i_5/Shamt_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'U3i_5/Imme_out_reg[10]' (FD_1) to 'U3i_5/Shamt_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'U3i_5/U1/Extended_out_reg[28]' (FD_1) to 'U3i_5/U1/Extended_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'U3i_5/U1/Extended_out_reg[29]' (FD_1) to 'U3i_5/U1/Extended_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'U3i_5/U1/Extended_out_reg[30]' (FD_1) to 'U3i_5/U1/Extended_out_reg[31]'
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v:114]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v:114]
INFO: [Synth 8-5545] ROM "ER" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v:112]
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v:114]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v:114]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v:114]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v:114]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v:114]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v:114]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v:114]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v:114]
DSP Report: Generating DSP multu_result, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP multu_result.
DSP Report: register A is absorbed into DSP multu_result.
DSP Report: operator multu_result is absorbed into DSP multu_result.
DSP Report: operator multu_result is absorbed into DSP multu_result.
DSP Report: Generating DSP multu_result, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP multu_result.
DSP Report: register A is absorbed into DSP multu_result.
DSP Report: operator multu_result is absorbed into DSP multu_result.
DSP Report: operator multu_result is absorbed into DSP multu_result.
DSP Report: Generating DSP multu_result, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP multu_result.
DSP Report: register A is absorbed into DSP multu_result.
DSP Report: operator multu_result is absorbed into DSP multu_result.
DSP Report: operator multu_result is absorbed into DSP multu_result.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result0, operation Mode is: A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: Generating DSP mult_result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
DSP Report: operator mult_result0 is absorbed into DSP mult_result0.
WARNING: [Synth 8-6014] Unused sequential element devices/led/led_high_reg was removed.  [C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/LED.v:46]
INFO: [Synth 8-5544] ROM "U0/Write_data_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "U0/Write_data_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "U0/Mem_write_en_final" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Interrupt_respond" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U9/\Interrupt_respond_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U9/\Interrupt_respond_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U9/\Interrupt_respond_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U9/\Interrupt_respond_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U9/\Interrupt_respond_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U9/\Interrupt_respond_reg[5] )
INFO: [Synth 8-3886] merging instance 'U10/devices/led/leds_reg[15]' (FDCE) to 'U10/devices/led/leds_reg[0]'
INFO: [Synth 8-3886] merging instance 'U10/devices/led/leds_reg[14]' (FDCE) to 'U10/devices/led/leds_reg[0]'
INFO: [Synth 8-3886] merging instance 'U10/devices/led/leds_reg[13]' (FDCE) to 'U10/devices/led/leds_reg[0]'
INFO: [Synth 8-3886] merging instance 'U10/devices/led/leds_reg[12]' (FDCE) to 'U10/devices/led/leds_reg[0]'
INFO: [Synth 8-3886] merging instance 'U10/devices/led/leds_reg[11]' (FDCE) to 'U10/devices/led/leds_reg[0]'
INFO: [Synth 8-3886] merging instance 'U10/devices/led/leds_reg[10]' (FDCE) to 'U10/devices/led/leds_reg[0]'
INFO: [Synth 8-3886] merging instance 'U10/devices/led/leds_reg[9]' (FDCE) to 'U10/devices/led/leds_reg[0]'
INFO: [Synth 8-3886] merging instance 'U10/devices/led/leds_reg[8]' (FDCE) to 'U10/devices/led/leds_reg[0]'
INFO: [Synth 8-3886] merging instance 'U10/devices/led/leds_reg[0]' (FDCE) to 'U10/devices/led/leds_reg[7]'
INFO: [Synth 8-3886] merging instance 'U10/devices/led/leds_reg[1]' (FDCE) to 'U10/devices/led/leds_reg[7]'
INFO: [Synth 8-3886] merging instance 'U10/devices/led/leds_reg[2]' (FDCE) to 'U10/devices/led/leds_reg[7]'
INFO: [Synth 8-3886] merging instance 'U10/devices/led/leds_reg[3]' (FDCE) to 'U10/devices/led/leds_reg[7]'
INFO: [Synth 8-3886] merging instance 'U10/devices/led/leds_reg[4]' (FDCE) to 'U10/devices/led/leds_reg[7]'
INFO: [Synth 8-3886] merging instance 'U10/devices/led/leds_reg[5]' (FDCE) to 'U10/devices/led/leds_reg[7]'
INFO: [Synth 8-3886] merging instance 'U10/devices/led/leds_reg[6]' (FDCE) to 'U10/devices/led/leds_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U10/devices/led/leds_reg[7] )
INFO: [Synth 8-3886] merging instance 'U10/devices/data_out_reg[16]' (LD) to 'U10/devices/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'U10/devices/data_out_reg[17]' (LD) to 'U10/devices/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'U10/devices/data_out_reg[18]' (LD) to 'U10/devices/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'U10/devices/data_out_reg[19]' (LD) to 'U10/devices/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'U10/devices/data_out_reg[20]' (LD) to 'U10/devices/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'U10/devices/data_out_reg[21]' (LD) to 'U10/devices/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'U10/devices/data_out_reg[22]' (LD) to 'U10/devices/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'U10/devices/data_out_reg[23]' (LD) to 'U10/devices/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'U10/devices/data_out_reg[24]' (LD) to 'U10/devices/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'U10/devices/data_out_reg[25]' (LD) to 'U10/devices/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'U10/devices/data_out_reg[26]' (LD) to 'U10/devices/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'U10/devices/data_out_reg[27]' (LD) to 'U10/devices/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'U10/devices/data_out_reg[28]' (LD) to 'U10/devices/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'U10/devices/data_out_reg[29]' (LD) to 'U10/devices/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'U10/devices/data_out_reg[30]' (LD) to 'U10/devices/data_out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U10/devices/data_out_reg[31] )
WARNING: [Synth 8-3332] Sequential element (Interrupt_respond_reg[5]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (Interrupt_respond_reg[4]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (Interrupt_respond_reg[3]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (Interrupt_respond_reg[2]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (Interrupt_respond_reg[1]) is unused and will be removed from module CP0.
WARNING: [Synth 8-3332] Sequential element (Interrupt_respond_reg[0]) is unused and will be removed from module CP0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:02:31 . Memory (MB): peak = 876.051 ; gain = 572.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+---------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Minisys_1A_CPU | C+A2*B2          | 16     | 16     | 30     | -      | 30     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|ALU__GB0       | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ALU__GB0       | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ALU__GB0       | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 47     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ALU__GB0       | A*B              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU__GB0       | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU__GB0       | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU__GB0       | (PCIN>>17)+A*B   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |registers__GB0          |           1|     16965|
|2     |registers__GB1          |           1|      1861|
|3     |registers__GB2          |           1|      3265|
|4     |registers__GB3          |           1|      5289|
|5     |registers__GB4          |           1|      6568|
|6     |decode_instruction__GC0 |           1|       525|
|7     |ALU__GB0                |           1|     10969|
|8     |ALU__GB1                |           1|      2956|
|9     |calculate_PC            |           1|       141|
|10    |Minisys_1A_CPU__GC0     |           1|      5766|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:52 ; elapsed = 00:02:53 . Memory (MB): peak = 1027.672 ; gain = 723.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_8/U4/Code_out_reg[0]' (FDE) to 'i_8/U4/Shamt_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_8/U4/Code_out_reg[1]' (FDE) to 'i_8/U4/Shamt_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_8/U4/Code_out_reg[2]' (FDE) to 'i_8/U4/Shamt_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_8/U4/Code_out_reg[3]' (FDE) to 'i_8/U4/Shamt_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_8/U4/Code_out_reg[4]' (FDE) to 'i_8/U4/Shamt_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_8/U4/Code_out_reg[5]' (FDE) to 'i_8/U4/Imme_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_8/U4/Code_out_reg[6]' (FDE) to 'i_8/U4/Imme_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_8/U4/Code_out_reg[7]' (FDE) to 'i_8/U4/Imme_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_8/U4/Code_out_reg[8]' (FDE) to 'i_8/U4/Imme_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_8/U4/Code_out_reg[9]' (FDE) to 'i_8/U4/Imme_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_8/U4/Code_out_reg[10]' (FDE) to 'i_8/U4/RT_address_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_8/U4/Code_out_reg[11]' (FDE) to 'i_8/U4/RT_address_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_8/U4/Code_out_reg[12]' (FDE) to 'i_8/U4/RT_address_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_8/U4/Code_out_reg[13]' (FDE) to 'i_8/U4/RT_address_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_8/U4/Code_out_reg[14]' (FDE) to 'i_8/U4/RT_address_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_8/U4/Sel_out_reg[0]' (FDE) to 'i_8/U4/Imme_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_8/U4/Sel_out_reg[1]' (FDE) to 'i_8/U4/Imme_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_8/U4/Sel_out_reg[2]' (FDE) to 'i_8/U4/Imme_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_8/U4/RD_address_out_reg[0]' (FDE) to 'i_8/U4/Imme_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_8/U4/RD_address_out_reg[1]' (FDE) to 'i_8/U4/Imme_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_8/U4/RD_address_out_reg[2]' (FDE) to 'i_8/U4/Imme_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_8/U4/RD_address_out_reg[3]' (FDE) to 'i_8/U4/Imme_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_8/U4/RD_address_out_reg[4]' (FDE) to 'i_8/U4/Imme_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_8/U4/Imme_out_reg[6]' (FDE) to 'i_8/U4/Shamt_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_8/U4/Imme_out_reg[7]' (FDE) to 'i_8/U4/Shamt_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_8/U4/Imme_out_reg[8]' (FDE) to 'i_8/U4/Shamt_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_8/U4/Imme_out_reg[9]' (FDE) to 'i_8/U4/Shamt_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_8/U4/Imme_out_reg[10]' (FDE) to 'i_8/U4/Shamt_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_8/U4/Extend_imme_out_reg[28]' (FDE) to 'i_8/U4/Extend_imme_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_8/U4/Extend_imme_out_reg[29]' (FDE) to 'i_8/U4/Extend_imme_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_8/U4/Extend_imme_out_reg[30]' (FDE) to 'i_8/U4/Extend_imme_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_8/U6/Code_out_reg[5]' (FD) to 'i_8/U6/RD_address_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_8/U6/Code_out_reg[6]' (FD) to 'i_8/U6/RD_address_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_8/U6/Code_out_reg[7]' (FD) to 'i_8/U6/RD_address_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_8/U6/Code_out_reg[8]' (FD) to 'i_8/U6/RD_address_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_8/U6/Code_out_reg[9]' (FD) to 'i_8/U6/RD_address_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_8/U6/Code_out_reg[10]' (FD) to 'i_8/U6/RT_address_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_8/U6/Code_out_reg[11]' (FD) to 'i_8/U6/RT_address_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_8/U6/Code_out_reg[12]' (FD) to 'i_8/U6/RT_address_out_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:02:56 . Memory (MB): peak = 1032.770 ; gain = 728.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |registers__GB0          |           1|     16965|
|2     |registers__GB1          |           1|      1861|
|3     |registers__GB2          |           1|      3248|
|4     |registers__GB3          |           1|      5281|
|5     |registers__GB4          |           1|      6568|
|6     |decode_instruction__GC0 |           1|       525|
|7     |ALU__GB0                |           1|     10967|
|8     |ALU__GB1                |           1|      2956|
|9     |calculate_PC            |           1|       141|
|10    |Minisys_1A_CPU__GC0     |           1|      5725|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:10 ; elapsed = 00:03:30 . Memory (MB): peak = 1086.480 ; gain = 782.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |registers__GB0 |           1|      5353|
|2     |ALU__GB0       |           1|      5829|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U1/insram0  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U1/insram0  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U1/insram0  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U1/insram0  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U1/insram0  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U1/insram0  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U1/insram0  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U1/insram0  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U1/insram0  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U1/insram1  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U1/insram1  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U1/insram1  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U1/insram1  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U1/insram1  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U1/insram1  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U1/insram1  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U1/insram1  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U1/insram1  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U1/insram2  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U1/insram2  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U1/insram2  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U1/insram2  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U1/insram2  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U1/insram2  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U1/insram2  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U1/insram2  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U1/insram2  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U1/insram3  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U1/insram3  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U1/insram3  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U1/insram3  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U1/insram3  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U1/insram3  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U1/insram3  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U1/insram3  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U1/insram3  has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:17 ; elapsed = 00:03:37 . Memory (MB): peak = 1086.480 ; gain = 782.457
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:17 ; elapsed = 00:03:38 . Memory (MB): peak = 1086.480 ; gain = 782.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:19 ; elapsed = 00:03:39 . Memory (MB): peak = 1086.480 ; gain = 782.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:19 ; elapsed = 00:03:39 . Memory (MB): peak = 1086.480 ; gain = 782.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:20 ; elapsed = 00:03:41 . Memory (MB): peak = 1086.480 ; gain = 782.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:21 ; elapsed = 00:03:41 . Memory (MB): peak = 1086.480 ; gain = 782.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |insram0       |         1|
|2     |insram1       |         1|
|3     |insram2       |         1|
|4     |insram3       |         1|
|5     |dataram0      |         1|
|6     |dataram1      |         1|
|7     |dataram2      |         1|
|8     |dataram3      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |dataram0  |     1|
|2     |dataram1  |     1|
|3     |dataram2  |     1|
|4     |dataram3  |     1|
|5     |insram0   |     1|
|6     |insram1   |     1|
|7     |insram2   |     1|
|8     |insram3   |     1|
|9     |BUFG      |     2|
|10    |CARRY4    |  1238|
|11    |DSP48E1   |     3|
|12    |DSP48E1_1 |     4|
|13    |DSP48E1_2 |     1|
|14    |LUT1      |   499|
|15    |LUT2      |   683|
|16    |LUT3      |  4249|
|17    |LUT4      |  1067|
|18    |LUT5      |  2552|
|19    |LUT6      |  6487|
|20    |MUXF7     |   351|
|21    |MUXF8     |    14|
|22    |FDRE      |  3693|
|23    |FDSE      |    10|
|24    |LD        |    96|
|25    |LDC       |     4|
|26    |IBUF      |     2|
|27    |OBUF      |  1865|
|28    |OBUFT     |    16|
+------+----------+------+

Report Instance Areas: 
+------+---------+--------------------+------+
|      |Instance |Module              |Cells |
+------+---------+--------------------+------+
|1     |top      |                    | 22900|
|2     |  U0     |fetch_instruction   |    73|
|3     |    U0   |pc_mux              |    32|
|4     |    U1   |pc_add              |    41|
|5     |  U1     |instruction_memory  |    32|
|6     |  U2     |if_id               |   448|
|7     |  U3     |decode_instruction  |  1215|
|8     |    U1   |extend              |    29|
|9     |    U2   |registers           |  1101|
|10    |    U3   |HILOreg             |    64|
|11    |  U4     |id_ex               |   893|
|12    |  U5     |execute_instruction |   366|
|13    |    U0   |calculate_PC        |    71|
|14    |    U1   |ALU                 |   295|
|15    |  U6     |ex_mem              |   910|
|16    |  U7     |access_datamemory   |   132|
|17    |    U0   |pre_data_memory     |    36|
|18    |    U1   |data_memory         |    48|
|19    |    U2   |post_data_memory    |    48|
|20    |  U8     |mem_wb              | 15268|
|21    |  U9     |CP0                 |  1559|
+------+---------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:21 ; elapsed = 00:03:41 . Memory (MB): peak = 1086.480 ; gain = 782.457
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 36 critical warnings and 119 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:53 ; elapsed = 00:03:31 . Memory (MB): peak = 1086.480 ; gain = 408.133
Synthesis Optimization Complete : Time (s): cpu = 00:02:21 ; elapsed = 00:03:50 . Memory (MB): peak = 1086.480 ; gain = 782.457
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1713 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 36 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 100 instances were transformed.
  LD => LDCE: 64 instances
  LD => LDCE (inverted pins: G): 32 instances
  LDC => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
301 Infos, 181 Warnings, 37 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:29 ; elapsed = 00:04:04 . Memory (MB): peak = 1086.480 ; gain = 793.930
INFO: [Common 17-1381] The checkpoint 'C:/MIPSfpga/Minisys_1A_CPU/Minisys_1A_CPU/Minisys_1A_CPU.runs/synth_1/Minisys_1A_CPU.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1086.480 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Minisys_1A_CPU_utilization_synth.rpt -pb Minisys_1A_CPU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.253 . Memory (MB): peak = 1086.480 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jan 16 07:49:38 2021...
