set_max_delay 10 -rise -rise_from [get_clocks {core_clk}] -rise_through and1 -fall_through [get_ports clk1] -to adder1 -rise_to [get_ports {clk0}] -fall_to clk* -ignore_clock_latency -probe -reset_path
