{
  "arith": [
    {
      "components": [
        {
          "name": "addf_node",
          "path": "experimental/data/vhdl/arithmetic/addf.vhd"
        },
        {
          "name": "addi_node",
          "path": "experimental/data/vhdl/arithmetic/addi.vhd"
        },
        {
          "name": "andi_node",
          "path": "experimental/data/vhdl/arithmetic/andi.vhd"
        },
        {
          "name": "divf_node",
          "path": "experimental/data/vhdl/arithmetic/divf.vhd"
        },
        {
          "name": "divsi_node",
          "path": "experimental/data/vhdl/arithmetic/divsi.vhd"
        },
        {
          "name": "divui_node",
          "path": "experimental/data/vhdl/arithmetic/divui.vhd"
        },
        {
          "name": "maxf_node",
          "path": "experimental/data/vhdl/arithmetic/maxf.vhd"
        },
        {
          "name": "minf_node",
          "path": "experimental/data/vhdl/arithmetic/minf.vhd"
        },
        {
          "name": "mulf_node",
          "path": "experimental/data/vhdl/arithmetic/mulf.vhd"
        },
        {
          "name": "muli_node",
          "path": "experimental/data/vhdl/arithmetic/muli.vhd"
        },
        {
          "name": "ori_node",
          "path": "experimental/data/vhdl/arithmetic/ori.vhd"
        },
        {
          "name": "shli_node",
          "path": "experimental/data/vhdl/arithmetic/shli.vhd"
        },
        {
          "name": "shrsi_node",
          "path": "experimental/data/vhdl/arithmetic/shrsi.vhd"
        },
        {
          "name": "shrui_node",
          "path": "experimental/data/vhdl/arithmetic/shrui.vhd"
        },
        {
          "name": "subf_node",
          "path": "experimental/data/vhdl/arithmetic/subf.vhd"
        },
        {
          "name": "subi_node",
          "path": "experimental/data/vhdl/arithmetic/subi.vhd"
        },
        {
          "name": "xori_node",
          "path": "experimental/data/vhdl/arithmetic/xori.vhd"
        }
      ],
      "concretization_method": "GENERIC",
      "generators": [],
      "generics": [
        {
          "name": "BITWIDTH",
          "type": "integer"
        }
      ],
      "ports": {
        "in": [
          {
            "name": "lhs",
            "type": "dataflow",
            "bitwidth": "BITWIDTH"
          },
          {
            "name": "rhs",
            "type": "dataflow",
            "bitwidth": "BITWIDTH"
          }
        ],
        "out": [
          {
            "name": "result",
            "type": "dataflow",
            "bitwidth": "BITWIDTH"
          }
        ]
      }
    },

    {
      "components": [
        {
          "name": "cmpf_node",
          "path": "./build/bin/exp-cmpf"
        },
        {
          "name": "cmpi_node",
          "path": "./build/bin/exp-cmpi"
        }
      ],
      "concretization_method": "GENERATOR",
      "generators": ["PREDICATE"],
      "generics": [
        {
          "name": "BITWIDTH",
          "type": "integer"
        }
      ],
      "ports": {
        "in": [
          {
            "name": "lhs",
            "type": "dataflow",
            "bitwidth": "BITWIDTH"
          },
          {
            "name": "rhs",
            "type": "dataflow",
            "bitwidth": "BITWIDTH"
          }
        ],
        "out": [
          {
            "name": "result",
            "type": "dataflow"
          }
        ]
      }
    },

    {
      "components": [
        {
          "name": "extsi_node",
          "path": "experimental/data/vhdl/arithmetic/extsi.vhd"
        },
        {
          "name": "extui_node",
          "path": "experimental/data/vhdl/arithmetic/extui.vhd"
        },
        {
          "name": "trunci_node",
          "path": "experimental/data/vhdl/arithmetic/trunci.vhd"
        }
      ],
      "concretization_method": "GENERIC",
      "generators": [],
      "generics": [
        {
          "name": "INPUT_BITWIDTH",
          "type": "integer"
        },
        {
          "name": "OUTPUT_BITWIDTH",
          "type": "integer"
        }
      ],
      "ports": {
        "in": [
          {
            "name": "ins",
            "type": "dataflow",
            "bitwidth": "INPUT_BITWIDTH"
          }
        ],
        "out": [
          {
            "name": "outs",
            "type": "dataflow",
            "bitwidth": "OUTPUT_BITWIDTH"
          }
        ]
      }
    },

    {
      "components": [
        {
          "name": "negf_node",
          "path": "experimental/data/vhdl/arithmetic/negf.vhd"
        }
      ],
      "concretization_method": "GENERIC",
      "generators": [],
      "generics": [
        {
          "name": "BITWIDTH",
          "type": "integer"
        }
      ],
      "ports": {
        "in": [
          {
            "name": "ins",
            "type": "dataflow",
            "bitwidth": "BITWIDTH"
          }
        ],
        "out": [
          {
            "name": "outs",
            "type": "dataflow",
            "bitwidth": "BITWIDTH"
          }
        ]
      }
    },

    {
      "components": [
        {
          "name": "select_node",
          "path": "experimental/data/vhdl/arithmetic/select.vhd"
        }
      ],
      "concretization_method": "GENERIC",
      "generators": [],
      "generics": [
        {
          "name": "BITWIDTH",
          "type": "integer"
        }
      ],
      "ports": {
        "in": [
          {
            "name": "condition",
            "type": "dataflow"
          },
          {
            "name": "true_value",
            "type": "dataflow",
            "bitwidth": "BITWIDTH"
          },
          {
            "name": "false_value",
            "type": "dataflow",
            "bitwidth": "BITWIDTH"
          }
        ],
        "out": [
          {
            "name": "result",
            "type": "dataflow",
            "bitwidth": "BITWIDTH"
          }
        ]
      }
    }
  ],

  "handshake": [
    {
      "components": [
        {
          "name": "br_node",
          "path": "experimental/data/vhdl/handshake/br.vhd"
        },
        {
          "name": "d_return_node",
          "path": "experimental/data/vhdl/handshake/return.vhd"
        },
        {
          "name": "start_node",
          "path": "experimental/data/vhdl/handshake/start_node.vhd"
        }
      ],
      "concretization_method": "GENERIC",
      "generators": [],
      "generics": [
        {
          "name": "BITWIDTH",
          "type": "integer"
        }
      ],
      "ports": {
        "in": [
          {
            "name": "ins",
            "type": "dataflow",
            "bitwidth": "BITWIDTH"
          }
        ],
        "out": [
          {
            "name": "outs",
            "type": "dataflow",
            "bitwidth": "BITWIDTH"
          }
        ]
      }
    },

    {
      "components": [
        {
          "name": "buffer_node",
          "path": "./build/bin/exp-buffer"
        }
      ],
      "concretization_method": "GENERATOR",
      "generators": ["BUFFER_TYPE"],
      "generics": [
        {
          "name": "BITWIDTH",
          "type": "integer"
        }
      ],
      "ports": {
        "in": [
          {
            "name": "ins",
            "type": "dataflow",
            "bitwidth": "BITWIDTH"
          }
        ],
        "out": [
          {
            "name": "outs",
            "type": "dataflow",
            "bitwidth": "BITWIDTH"
          }
        ]
      }
    },

    {
      "components": [
        {
          "name": "cond_br_node",
          "path": "experimental/data/vhdl/handshake/cond_br.vhd"
        }
      ],
      "concretization_method": "GENERIC",
      "generators": [],
      "generics": [
        {
          "name": "BITWIDTH",
          "type": "integer"
        }
      ],
      "ports": {
        "in": [
          {
            "name": "condition",
            "type": "dataflow"
          },
          {
            "name": "data",
            "type": "dataflow",
            "bitwidth": "BITWIDTH"
          }
        ],
        "out": [
          {
            "name": "true_result",
            "type": "dataflow",
            "bitwidth": "BITWIDTH"
          },
          {
            "name": "false_result",
            "type": "dataflow",
            "bitwidth": "BITWIDTH"
          }
        ]
      }
    },

    {
      "components": [
        {
          "name": "constant_node",
          "path": "./build/bin/exp-constant"
        }
      ],
      "concretization_method": "GENERATOR",
      "generators": ["CONST_VALUE"],
      "generics": [
        {
          "name": "BITWIDTH",
          "type": "integer"
        }
      ],
      "ports": {
        "in": [
          {
            "name": "ctrl",
            "type": "control",
            "bitwidth": "BITWIDTH"
          }
        ],
        "out": [
          {
            "name": "result",
            "type": "dataflow",
            "bitwidth": "BITWIDTH"
          }
        ]
      }
    },

    {
      "components": [
        {
          "name": "control_merge_node",
          "path": "experimental/data/vhdl/handshake/control_merge.vhd"
        }
      ],
      "concretization_method": "GENERIC",
      "generators": [],
      "generics": [
        {
          "name": "INPUTS",
          "type": "integer"
        },
        {
          "name": "BITWIDTH",
          "type": "integer"
        },
        {
          "name": "COND_BITWIDTH",
          "type": "integer"
        }
      ],
      "ports": {
        "in": [
          {
            "name": "ins",
            "type": "dataflow",
            "size": "INPUTS",
            "bitwidth": "BITWIDTH"
          }
        ],
        "out": [
          {
            "name": "outs",
            "type": "dataflow",
            "bitwidth": "BITWIDTH"
          },
          {
            "name": "condition",
            "type": "dataflow",
            "bitwidth": "COND_BITWIDTH"
          }
        ]
      }
    },

    {
      "components": [
        {
          "name": "d_load_node",
          "path": "experimental/data/vhdl/handshake/d_load.vhd"
        }
      ],
      "concretization_method": "GENERIC",
      "generators": [],
      "generics": [
        {
          "name": "DATA_BITWIDTH",
          "type": "integer"
        },
        {
          "name": "ADDR_BITWIDTH",
          "type": "integer"
        }
      ],
      "ports": {
        "in": [
          {
            "name": "addrIn",
            "type": "dataflow",
            "bitwidth": "ADDR_BITWIDTH"
          },
          {
            "name": "dataFromMem",
            "type": "dataflow",
            "bitwidth": "DATA_BITWIDTH"
          }
        ],
        "out": [
          {
            "name": "addrOut",
            "type": "dataflow",
            "bitwidth": "ADDR_BITWIDTH"
          },
          {
            "name": "dataOut",
            "type": "dataflow",
            "bitwidth": "DATA_BITWIDTH"
          }
        ]
      }
    },

    {
      "components": [
        {
          "name": "d_store_node",
          "path": "experimental/data/vhdl/handshake/d_store.vhd"
        }
      ],
      "concretization_method": "GENERIC",
      "generators": [],
      "generics": [
        {
          "name": "DATA_BITWIDTH",
          "type": "integer"
        },
        {
          "name": "ADDR_BITWIDTH",
          "type": "integer"
        }
      ],
      "ports": {
        "in": [
          {
            "name": "addrIn",
            "type": "dataflow",
            "bitwidth": "ADDR_BITWIDTH"
          },
          {
            "name": "dataIn",
            "type": "dataflow",
            "bitwidth": "DATA_BITWIDTH"
          }
        ],
        "out": [
          {
            "name": "addrOut",
            "type": "dataflow",
            "bitwidth": "ADDR_BITWIDTH"
          },
          {
            "name": "dataToMem",
            "type": "dataflow",
            "bitwidth": "DATA_BITWIDTH"
          }
        ]
      }
    },

    {
      "components": [
        {
          "name": "end_node",
          "path": "experimental/data/vhdl/handshake/end_node.vhd"
        }
      ],
      "concretization_method": "GENERIC",
      "generators": [],
      "generics": [
        {
          "name": "MEM_INPUTS",
          "type": "integer"
        },
        {
          "name": "BITWIDTH",
          "type": "integer"
        }
      ],
      "ports": {
        "in": [
          {
            "name": "ins",
            "type": "dataflow",
            "bitwidth": "BITWIDTH"
          },
          {
            "name": "mems_done",
            "type": "control",
            "size": "MEM_INPUTS",
            "bitwidth": "BITWIDTH"
          }
        ],
        "out": [
          {
            "name": "outs",
            "type": "dataflow",
            "bitwidth": "BITWIDTH"
          }
        ]
      }
    },

    {
      "components": [
        {
          "name": "fork_node",
          "path": "experimental/data/vhdl/handshake/fork.vhd"
        },
        {
          "name": "lazy_fork_node",
          "path": "experimental/data/vhdl/handshake/lazy_fork.vhd"
        }
      ],
      "concretization_method": "GENERIC",
      "generators": [],
      "generics": [
        {
          "name": "OUTPUTS",
          "type": "integer"
        },
        {
          "name": "BITWIDTH",
          "type": "integer"
        }
      ],
      "ports": {
        "in": [
          {
            "name": "ins",
            "type": "dataflow",
            "bitwidth": "BITWIDTH"
          }
        ],
        "out": [
          {
            "name": "outs",
            "type": "dataflow",
            "size": "OUTPUTS",
            "bitwidth": "BITWIDTH"
          }
        ]
      }
    },

    {
      "components": [
        {
          "name": "join_node",
          "path": "experimental/data/vhdl/handshake/join.vhd"
        }
      ],
      "concretization_method": "GENERIC",
      "generators": [],
      "generics": [
        {
          "name": "BITWIDTH",
          "type": "integer"
        }
      ],
      "ports": {
        "in": [
          {
            "name": "ins",
            "type": "control",
            "size": "SIZE",
            "bitwidth": "BITWIDTH"
          }
        ],
        "out": [
          {
            "name": "outs",
            "type": "control",
            "bitwidth": "BITWIDTH"
          }
        ]
      }
    },

    {
      "components": [
        {
          "name": "mem_controller_node",
          "path": "experimental/data/vhdl/handshake/mem_controller.vhd"
        }
      ],
      "concretization_method": "GENERIC",
      "generators": [],
      "generics": [
        {
          "name": "DATA_BITWIDTH",
          "type": "natural"
        },
        {
          "name": "ADDR_BITWIDTH",
          "type": "natural"
        },
        {
          "name": "LOAD_COUNT",
          "type": "natural"
        },
        {
          "name": "STORE_COUNT",
          "type": "natural"
        },
        {
          "name": "CTRL_COUNT",
          "type": "natural"
        }
      ],
      "ports": {
        "in": [
          {
            "name": "inLoadData",
            "type": "data",
            "bitwidth": "32"
          },
          {
            "name": "ctrl",
            "type": "dataflow",
            "size": "CTRL_COUNT",
            "bitwidth": "32"
          },
          {
            "name": "ldAddr",
            "type": "dataflow",
            "size": "LOAD_COUNT",
            "bitwidth": "ADDR_BITWIDTH"
          },
          {
            "name": "stAddr",
            "type": "dataflow",
            "size": "STORE_COUNT",
            "bitwidth": "ADDR_BITWIDTH"
          },
          {
            "name": "stData",
            "type": "dataflow",
            "size": "STORE_COUNT",
            "bitwidth": "DATA_BITWIDTH"
          }
        ],
        "out": [
          {
            "name": "ldData",
            "type": "dataflow",
            "size": "LOAD_COUNT",
            "bitwidth": "DATA_BITWIDTH"
          },
          {
            "name": "done",
            "type": "control"
          },
          {
            "name": "loadEnable",
            "type": "data"
          },
          {
            "name": "loadAddrOut",
            "type": "data",
            "bitwidth": "32"
          },
          {
            "name": "storeEnable",
            "type": "data"
          },
          {
            "name": "storeAddrOut",
            "type": "data",
            "bitwidth": "32"
          },
          {
            "name": "storeDataOut",
            "type": "data",
            "bitwidth": "32"
          }
        ]
      }
    },

    {
      "components": [
        {
          "name": "merge_node",
          "path": "experimental/data/vhdl/handshake/merge.vhd"
        }
      ],
      "concretization_method": "GENERIC",
      "generators": [],
      "generics": [
        {
          "name": "INPUTS",
          "type": "integer"
        },
        {
          "name": "BITWIDTH",
          "type": "integer"
        }
      ],
      "ports": {
        "in": [
          {
            "name": "ins",
            "type": "dataflow",
            "size": "INPUTS",
            "bitwidth": "BITWIDTH"
          }
        ],
        "out": [
          {
            "name": "outs",
            "type": "dataflow",
            "bitwidth": "BITWIDTH"
          }
        ]
      }
    },

    {
      "components": [
        {
          "name": "mux_node",
          "path": "experimental/data/vhdl/handshake/mux.vhd"
        }
      ],
      "concretization_method": "GENERIC",
      "generators": [],
      "generics": [
        {
          "name": "NUM_INPUTS",
          "type": "integer"
        },
        {
          "name": "BITWIDTH",
          "type": "integer"
        },
        {
          "name": "COND_BITWIDTH",
          "type": "integer"
        }
      ],
      "ports": {
        "in": [
          {
            "name": "select_ind",
            "type": "dataflow",
            "bitwidth": "COND_BITWIDTH"
          },
          {
            "name": "ins",
            "type": "dataflow",
            "size": "NUM_INPUTS",
            "bitwidth": "BITWIDTH"
          }
        ],
        "out": [
          {
            "name": "outs",
            "type": "dataflow",
            "bitwidth": "BITWIDTH"
          }
        ]
      }
    },

    {
      "components": [
        {
          "name": "sink_node",
          "path": "experimental/data/vhdl/handshake/sink.vhd"
        }
      ],
      "concretization_method": "GENERIC",
      "generators": [],
      "generics": [
        {
          "name": "BITWIDTH",
          "type": "integer"
        }
      ],
      "ports": {
        "in": [
          {
            "name": "ins",
            "type": "dataflow",
            "bitwidth": "BITWIDTH"
          }
        ],
        "out": []
      }
    },

    {
      "components": [
        {
          "name": "source_node",
          "path": "experimental/data/vhdl/handshake/source.vhd"
        }
      ],
      "concretization_method": "GENERIC",
      "generators": [],
      "generics": [
        {
          "name": "BITWIDTH",
          "type": "integer"
        }
      ],
      "ports": {
        "in": [],
        "out": [
          {
            "name": "outs",
            "type": "control",
            "bitwidth": "BITWIDTH"
          }
        ]
      }
    }
  ]
}
