// Seed: 3210160175
module module_0 (
    input tri0 id_0,
    input wor id_1,
    output wire id_2,
    input supply1 id_3,
    input tri1 id_4,
    input uwire id_5,
    input tri id_6
);
  tri0 id_8 = 1'b0 && 1 || 1;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output wand id_2,
    output logic id_3,
    input supply1 id_4,
    input supply1 id_5,
    input logic id_6,
    input tri id_7,
    input wor id_8,
    input tri1 id_9,
    input tri id_10,
    output wand id_11,
    output supply1 id_12
);
  always @(negedge 1) begin : LABEL_0$display
    ;
    if (1) begin : LABEL_0
      id_11 = 1;
    end
  end
  wire id_14;
  always @(negedge (id_8)) id_3 <= id_6;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_12,
      id_9,
      id_5,
      id_9,
      id_4
  );
endmodule
