$comment
	File created using the following command:
		vcd file binarycounter.msim.vcd -direction
$end
$date
	Mon Oct 17 12:35:15 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module binarycounter_vlg_vec_tst $end
$var reg 1 ! Clear $end
$var reg 1 " Clock $end
$var reg 1 # Set $end
$var wire 1 $ y0 $end
$var wire 1 % y1 $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 - ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 . ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 / ~QUARTUS_CREATED_ADC2~~eoc $end
$var wire 1 0 y0~output_o $end
$var wire 1 1 y1~output_o $end
$var wire 1 2 Clear~input_o $end
$var wire 1 3 Set~input_o $end
$var wire 1 4 inst|9~1_combout $end
$var wire 1 5 Clock~input_o $end
$var wire 1 6 Clock~inputclkctrl_outclk $end
$var wire 1 7 inst|9~3_combout $end
$var wire 1 8 inst|9~0_combout $end
$var wire 1 9 inst|9~0clkctrl_outclk $end
$var wire 1 : inst|9~_emulated_q $end
$var wire 1 ; inst|9~2_combout $end
$var wire 1 < inst|10~1_combout $end
$var wire 1 = inst|10~_emulated_q $end
$var wire 1 > inst|10~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
0%
0&
1'
x(
1)
1*
1+
0,
z-
z.
z/
00
01
02
13
04
05
06
17
18
19
0:
0;
0<
0=
0>
$end
#50000
1!
1"
15
12
16
08
09
#100000
0"
05
06
#150000
1"
15
16
1:
1;
10
1$
1<
07
#200000
0"
05
06
#250000
1"
15
16
1=
0:
1>
0;
00
11
1%
0$
17
#300000
0"
05
06
#350000
1"
15
16
1:
1;
10
1$
0<
07
#400000
0"
05
06
#450000
1"
15
16
0=
0:
0>
0;
00
01
0%
0$
17
#500000
0"
05
06
#550000
1"
15
16
1:
1;
10
1$
1<
07
#600000
0"
05
06
#650000
1"
15
16
1=
0:
1>
0;
00
11
1%
0$
17
#700000
0"
05
06
#750000
1"
15
16
1:
1;
10
1$
0<
07
#800000
0"
05
06
#850000
1"
15
16
0=
0:
0>
0;
00
01
0%
0$
17
#900000
0"
05
06
#950000
1"
15
16
1:
1;
10
1$
1<
07
#1000000
