Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jan  7 00:19:54 2022
| Host         : zun running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file XADCdemo_timing_summary_routed.rpt -pb XADCdemo_timing_summary_routed.pb -rpx XADCdemo_timing_summary_routed.rpx -warn_on_violation
| Design       : XADCdemo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (2)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: segment1/XLXI_47/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.621        0.000                      0                  327        0.173        0.000                      0                  327        4.500        0.000                       0                   162  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.621        0.000                      0                  327        0.173        0.000                      0                  327        4.500        0.000                       0                   162  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.621ns  (required time - arrival time)
  Source:                 b2d_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 4.421ns (69.745%)  route 1.918ns (30.255%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.536     5.057    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y73         FDRE                                         r  b2d_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  b2d_din_reg[4]/Q
                         net (fo=1, routed)           0.924     6.437    m_b2d/din[4]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[4]_P[16])
                                                      3.841    10.278 r  m_b2d/data1/P[16]
                         net (fo=1, routed)           0.993    11.272    m_b2d/data1_n_89
    SLICE_X11Y74         LUT3 (Prop_lut3_I2_O)        0.124    11.396 r  m_b2d/data[0]_i_1/O
                         net (fo=1, routed)           0.000    11.396    m_b2d/data[0]_i_1_n_0
    SLICE_X11Y74         FDRE                                         r  m_b2d/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.424    14.765    m_b2d/clk
    SLICE_X11Y74         FDRE                                         r  m_b2d/data_reg[0]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X11Y74         FDRE (Setup_fdre_C_D)        0.029    15.017    m_b2d/data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -11.396    
  -------------------------------------------------------------------
                         slack                                  3.621    

Slack (MET) :             3.622ns  (required time - arrival time)
  Source:                 b2d_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 4.421ns (69.677%)  route 1.924ns (30.323%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.536     5.057    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y73         FDRE                                         r  b2d_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  b2d_din_reg[4]/Q
                         net (fo=1, routed)           0.924     6.437    m_b2d/din[4]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[4]_P[22])
                                                      3.841    10.278 r  m_b2d/data1/P[22]
                         net (fo=1, routed)           1.000    11.278    m_b2d/data1_n_83
    SLICE_X11Y71         LUT3 (Prop_lut3_I2_O)        0.124    11.402 r  m_b2d/data[6]_i_1/O
                         net (fo=1, routed)           0.000    11.402    m_b2d/data[6]_i_1_n_0
    SLICE_X11Y71         FDRE                                         r  m_b2d/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.429    14.770    m_b2d/clk
    SLICE_X11Y71         FDRE                                         r  m_b2d/data_reg[6]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X11Y71         FDRE (Setup_fdre_C_D)        0.031    15.024    m_b2d/data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -11.402    
  -------------------------------------------------------------------
                         slack                                  3.622    

Slack (MET) :             3.622ns  (required time - arrival time)
  Source:                 b2d_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.340ns  (logic 4.421ns (69.734%)  route 1.919ns (30.266%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.536     5.057    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y73         FDRE                                         r  b2d_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  b2d_din_reg[4]/Q
                         net (fo=1, routed)           0.924     6.437    m_b2d/din[4]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[4]_P[18])
                                                      3.841    10.278 r  m_b2d/data1/P[18]
                         net (fo=1, routed)           0.994    11.273    m_b2d/data1_n_87
    SLICE_X11Y74         LUT3 (Prop_lut3_I2_O)        0.124    11.397 r  m_b2d/data[2]_i_1/O
                         net (fo=1, routed)           0.000    11.397    m_b2d/data[2]_i_1_n_0
    SLICE_X11Y74         FDRE                                         r  m_b2d/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.424    14.765    m_b2d/clk
    SLICE_X11Y74         FDRE                                         r  m_b2d/data_reg[2]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X11Y74         FDRE (Setup_fdre_C_D)        0.031    15.019    m_b2d/data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -11.397    
  -------------------------------------------------------------------
                         slack                                  3.622    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 b2d_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.369ns  (logic 4.451ns (69.888%)  route 1.918ns (30.112%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.536     5.057    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y73         FDRE                                         r  b2d_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  b2d_din_reg[4]/Q
                         net (fo=1, routed)           0.924     6.437    m_b2d/din[4]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[4]_P[25])
                                                      3.841    10.278 r  m_b2d/data1/P[25]
                         net (fo=1, routed)           0.993    11.272    m_b2d/data1_n_80
    SLICE_X11Y71         LUT2 (Prop_lut2_I1_O)        0.154    11.426 r  m_b2d/data[9]_i_1/O
                         net (fo=1, routed)           0.000    11.426    m_b2d/data[9]_i_1_n_0
    SLICE_X11Y71         FDRE                                         r  m_b2d/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.429    14.770    m_b2d/clk
    SLICE_X11Y71         FDRE                                         r  m_b2d/data_reg[9]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X11Y71         FDRE (Setup_fdre_C_D)        0.075    15.068    m_b2d/data_reg[9]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -11.426    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.798ns  (required time - arrival time)
  Source:                 b2d_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.213ns  (logic 4.449ns (71.608%)  route 1.764ns (28.392%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.536     5.057    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y73         FDRE                                         r  b2d_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  b2d_din_reg[4]/Q
                         net (fo=1, routed)           0.924     6.437    m_b2d/din[4]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[4]_P[23])
                                                      3.841    10.278 r  m_b2d/data1/P[23]
                         net (fo=1, routed)           0.840    11.118    m_b2d/data1_n_82
    SLICE_X11Y71         LUT2 (Prop_lut2_I1_O)        0.152    11.270 r  m_b2d/data[7]_i_1/O
                         net (fo=1, routed)           0.000    11.270    m_b2d/data[7]_i_1_n_0
    SLICE_X11Y71         FDRE                                         r  m_b2d/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.429    14.770    m_b2d/clk
    SLICE_X11Y71         FDRE                                         r  m_b2d/data_reg[7]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X11Y71         FDRE (Setup_fdre_C_D)        0.075    15.068    m_b2d/data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -11.270    
  -------------------------------------------------------------------
                         slack                                  3.798    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 b2d_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.104ns  (logic 4.421ns (72.431%)  route 1.683ns (27.569%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.536     5.057    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y73         FDRE                                         r  b2d_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  b2d_din_reg[4]/Q
                         net (fo=1, routed)           0.924     6.437    m_b2d/din[4]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[4]_P[24])
                                                      3.841    10.278 r  m_b2d/data1/P[24]
                         net (fo=1, routed)           0.758    11.037    m_b2d/data1_n_81
    SLICE_X11Y71         LUT2 (Prop_lut2_I0_O)        0.124    11.161 r  m_b2d/data[8]_i_1/O
                         net (fo=1, routed)           0.000    11.161    m_b2d/data[8]_i_1_n_0
    SLICE_X11Y71         FDRE                                         r  m_b2d/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.429    14.770    m_b2d/clk
    SLICE_X11Y71         FDRE                                         r  m_b2d/data_reg[8]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X11Y71         FDRE (Setup_fdre_C_D)        0.031    15.024    m_b2d/data_reg[8]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -11.161    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.865ns  (required time - arrival time)
  Source:                 b2d_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.146ns  (logic 4.447ns (72.356%)  route 1.699ns (27.644%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.536     5.057    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y73         FDRE                                         r  b2d_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  b2d_din_reg[4]/Q
                         net (fo=1, routed)           0.924     6.437    m_b2d/din[4]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[4]_P[21])
                                                      3.841    10.278 r  m_b2d/data1/P[21]
                         net (fo=1, routed)           0.775    11.053    m_b2d/data1_n_84
    SLICE_X11Y71         LUT3 (Prop_lut3_I2_O)        0.150    11.203 r  m_b2d/data[5]_i_1/O
                         net (fo=1, routed)           0.000    11.203    m_b2d/data[5]_i_1_n_0
    SLICE_X11Y71         FDRE                                         r  m_b2d/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.429    14.770    m_b2d/clk
    SLICE_X11Y71         FDRE                                         r  m_b2d/data_reg[5]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X11Y71         FDRE (Setup_fdre_C_D)        0.075    15.068    m_b2d/data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -11.203    
  -------------------------------------------------------------------
                         slack                                  3.865    

Slack (MET) :             3.874ns  (required time - arrival time)
  Source:                 b2d_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.132ns  (logic 4.447ns (72.524%)  route 1.685ns (27.476%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.536     5.057    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y73         FDRE                                         r  b2d_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  b2d_din_reg[4]/Q
                         net (fo=1, routed)           0.924     6.437    m_b2d/din[4]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[4]_P[17])
                                                      3.841    10.278 r  m_b2d/data1/P[17]
                         net (fo=1, routed)           0.760    11.039    m_b2d/data1_n_88
    SLICE_X11Y74         LUT3 (Prop_lut3_I2_O)        0.150    11.189 r  m_b2d/data[1]_i_1/O
                         net (fo=1, routed)           0.000    11.189    m_b2d/data[1]_i_1_n_0
    SLICE_X11Y74         FDRE                                         r  m_b2d/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.424    14.765    m_b2d/clk
    SLICE_X11Y74         FDRE                                         r  m_b2d/data_reg[1]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X11Y74         FDRE (Setup_fdre_C_D)        0.075    15.063    m_b2d/data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -11.189    
  -------------------------------------------------------------------
                         slack                                  3.874    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 b2d_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.131ns  (logic 4.447ns (72.536%)  route 1.684ns (27.464%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.536     5.057    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y73         FDRE                                         r  b2d_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  b2d_din_reg[4]/Q
                         net (fo=1, routed)           0.924     6.437    m_b2d/din[4]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[4]_P[19])
                                                      3.841    10.278 r  m_b2d/data1/P[19]
                         net (fo=1, routed)           0.759    11.038    m_b2d/data1_n_86
    SLICE_X11Y74         LUT3 (Prop_lut3_I2_O)        0.150    11.188 r  m_b2d/data[3]_i_1/O
                         net (fo=1, routed)           0.000    11.188    m_b2d/data[3]_i_1_n_0
    SLICE_X11Y74         FDRE                                         r  m_b2d/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.424    14.765    m_b2d/clk
    SLICE_X11Y74         FDRE                                         r  m_b2d/data_reg[3]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X11Y74         FDRE (Setup_fdre_C_D)        0.075    15.063    m_b2d/data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -11.188    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             4.030ns  (required time - arrival time)
  Source:                 b2d_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 4.421ns (74.493%)  route 1.514ns (25.507%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.536     5.057    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y73         FDRE                                         r  b2d_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  b2d_din_reg[4]/Q
                         net (fo=1, routed)           0.924     6.437    m_b2d/din[4]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[4]_P[20])
                                                      3.841    10.278 r  m_b2d/data1/P[20]
                         net (fo=1, routed)           0.589    10.868    m_b2d/data1_n_85
    SLICE_X11Y71         LUT3 (Prop_lut3_I2_O)        0.124    10.992 r  m_b2d/data[4]_i_1/O
                         net (fo=1, routed)           0.000    10.992    m_b2d/data[4]_i_1_n_0
    SLICE_X11Y71         FDRE                                         r  m_b2d/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.429    14.770    m_b2d/clk
    SLICE_X11Y71         FDRE                                         r  m_b2d/data_reg[4]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X11Y71         FDRE (Setup_fdre_C_D)        0.029    15.022    m_b2d/data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -10.992    
  -------------------------------------------------------------------
                         slack                                  4.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 m_b2d/byte_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.518%)  route 0.121ns (39.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.551     1.434    m_b2d/clk
    SLICE_X13Y75         FDRE                                         r  m_b2d/byte_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  m_b2d/byte_count_reg[0]/Q
                         net (fo=4, routed)           0.121     1.697    m_b2d/byte_count_reg_n_0_[0]
    SLICE_X14Y75         LUT6 (Prop_lut6_I0_O)        0.045     1.742 r  m_b2d/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.742    m_b2d/state[0]_i_1_n_0
    SLICE_X14Y75         FDRE                                         r  m_b2d/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.817     1.945    m_b2d/clk
    SLICE_X14Y75         FDRE                                         r  m_b2d/state_reg[0]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X14Y75         FDRE (Hold_fdre_C_D)         0.121     1.568    m_b2d/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2d_start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.590%)  route 0.134ns (41.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.551     1.434    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y74         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y74         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  state_reg[0]/Q
                         net (fo=8, routed)           0.134     1.709    state[0]
    SLICE_X14Y74         LUT5 (Prop_lut5_I3_O)        0.048     1.757 r  b2d_start_i_1/O
                         net (fo=1, routed)           0.000     1.757    b2d_start_i_1_n_0
    SLICE_X14Y74         FDRE                                         r  b2d_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.817     1.945    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y74         FDRE                                         r  b2d_start_reg/C
                         clock pessimism             -0.498     1.447    
    SLICE_X14Y74         FDRE (Hold_fdre_C_D)         0.133     1.580    b2d_start_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 m_b2d/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.551     1.434    m_b2d/clk
    SLICE_X10Y74         FDRE                                         r  m_b2d/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  m_b2d/div_reg[2]/Q
                         net (fo=1, routed)           0.083     1.681    m_b2d/div[2]
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.045     1.726 r  m_b2d/data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.726    m_b2d/data[2]_i_1_n_0
    SLICE_X11Y74         FDRE                                         r  m_b2d/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.817     1.945    m_b2d/clk
    SLICE_X11Y74         FDRE                                         r  m_b2d/data_reg[2]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X11Y74         FDRE (Hold_fdre_C_D)         0.092     1.539    m_b2d/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 m_b2d/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.162%)  route 0.113ns (40.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.554     1.437    m_b2d/clk
    SLICE_X14Y71         FDRE                                         r  m_b2d/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  m_b2d/dout_reg[7]/Q
                         net (fo=2, routed)           0.113     1.714    b2d_dout[7]
    SLICE_X13Y71         FDRE                                         r  sseg_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.822     1.949    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y71         FDRE                                         r  sseg_data_reg[7]/C
                         clock pessimism             -0.498     1.451    
    SLICE_X13Y71         FDRE (Hold_fdre_C_D)         0.071     1.522    sseg_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 m_b2d/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/mod_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.551     1.434    m_b2d/clk
    SLICE_X11Y74         FDRE                                         r  m_b2d/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  m_b2d/data_reg[0]/Q
                         net (fo=1, routed)           0.143     1.718    m_b2d/data[0]
    SLICE_X11Y72         FDRE                                         r  m_b2d/mod_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.820     1.948    m_b2d/clk
    SLICE_X11Y72         FDRE                                         r  m_b2d/mod_reg[0]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X11Y72         FDRE (Hold_fdre_C_D)         0.072     1.522    m_b2d/mod_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 m_b2d/data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.114%)  route 0.151ns (44.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.554     1.437    m_b2d/clk
    SLICE_X11Y71         FDRE                                         r  m_b2d/data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  m_b2d/data_reg[8]/Q
                         net (fo=7, routed)           0.151     1.730    m_b2d/data[8]
    SLICE_X10Y72         LUT3 (Prop_lut3_I2_O)        0.045     1.775 r  m_b2d/div[6]_i_2/O
                         net (fo=1, routed)           0.000     1.775    m_b2d/div[6]_i_2_n_0
    SLICE_X10Y72         FDRE                                         r  m_b2d/div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.820     1.948    m_b2d/clk
    SLICE_X10Y72         FDRE                                         r  m_b2d/div_reg[6]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X10Y72         FDRE (Hold_fdre_C_D)         0.120     1.570    m_b2d/div_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 m_b2d/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.128ns (64.596%)  route 0.070ns (35.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.555     1.438    m_b2d/clk
    SLICE_X13Y70         FDRE                                         r  m_b2d/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.128     1.566 r  m_b2d/dout_reg[4]/Q
                         net (fo=2, routed)           0.070     1.636    m_b2d/dout[4]
    SLICE_X13Y70         FDRE                                         r  m_b2d/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.822     1.950    m_b2d/clk
    SLICE_X13Y70         FDRE                                         r  m_b2d/dout_reg[0]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X13Y70         FDRE (Hold_fdre_C_D)        -0.008     1.430    m_b2d/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 m_b2d/mod_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.554%)  route 0.169ns (54.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.552     1.435    m_b2d/clk
    SLICE_X11Y73         FDRE                                         r  m_b2d/mod_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  m_b2d/mod_reg[2]/Q
                         net (fo=1, routed)           0.169     1.745    m_b2d/mod_reg_n_0_[2]
    SLICE_X13Y73         FDRE                                         r  m_b2d/dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.818     1.946    m_b2d/clk
    SLICE_X13Y73         FDRE                                         r  m_b2d/dout_reg[14]/C
                         clock pessimism             -0.478     1.468    
    SLICE_X13Y73         FDRE (Hold_fdre_C_D)         0.070     1.538    m_b2d/dout_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 m_b2d/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.555     1.438    m_b2d/clk
    SLICE_X13Y70         FDRE                                         r  m_b2d/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  m_b2d/dout_reg[0]/Q
                         net (fo=1, routed)           0.153     1.732    b2d_dout[0]
    SLICE_X15Y70         FDRE                                         r  sseg_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.822     1.950    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y70         FDRE                                         r  sseg_data_reg[0]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X15Y70         FDRE (Hold_fdre_C_D)         0.070     1.522    sseg_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 m_b2d/dout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_b2d/dout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.940%)  route 0.166ns (54.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.552     1.435    m_b2d/clk
    SLICE_X13Y73         FDRE                                         r  m_b2d/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  m_b2d/dout_reg[14]/Q
                         net (fo=2, routed)           0.166     1.742    m_b2d/dout[14]
    SLICE_X14Y72         FDRE                                         r  m_b2d/dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.820     1.948    m_b2d/clk
    SLICE_X14Y72         FDRE                                         r  m_b2d/dout_reg[10]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X14Y72         FDRE (Hold_fdre_C_D)         0.075     1.525    m_b2d/dout_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      XLXI_7/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y75   Address_in_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y75   Address_in_reg[3]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X11Y74   m_b2d/data_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X11Y74   m_b2d/data_reg[1]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X11Y74   m_b2d/data_reg[2]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X11Y74   m_b2d/data_reg[3]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X11Y71   m_b2d/data_reg[4]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X11Y71   m_b2d/data_reg[5]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y69   segment1/XLXI_47/clk_div_reg/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y69   led_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y69   segment1/XLXI_47/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y69   segment1/XLXI_47/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y69   segment1/XLXI_47/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y69   segment1/XLXI_47/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y69   segment1/XLXI_47/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y70   segment1/XLXI_47/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y70   segment1/XLXI_47/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y70   segment1/XLXI_47/count_reg[7]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y75   Address_in_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y75   Address_in_reg[3]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X11Y74   m_b2d/data_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X11Y74   m_b2d/data_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X11Y74   m_b2d/data_reg[2]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X11Y74   m_b2d/data_reg[3]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X11Y71   m_b2d/data_reg[4]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X11Y71   m_b2d/data_reg[5]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X11Y71   m_b2d/data_reg[6]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X11Y71   m_b2d/data_reg[7]/C



