/*******************************************************************************
 *
 * 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * Symbol table file for the BCMI_QTC_XGXS.
 * This symbol table is used by the Broadcom debug shell.
 */


#include <phymod/chip/bcmi_qtce16_xgxs_defs.h>
#include <phymod/phymod_symbols.h>

/* No symbols will be compiled unless this is defined. */
#if PHYMOD_CONFIG_INCLUDE_CHIP_SYMBOLS == 1
/*******************************************************************************
 *
 * If PHYMOD_CONFIG_INCLUDE_FIELD_INFO is 1, then symbol information
 * necessary to encode and decode the individual fields of a register or memory
 * will be available.
 *
 * Without it, only the register and memory names will be symbolically available
 * and their values will be displayed as raw data only. 
 *
 * Field information can be compiled out in the interest of saving code space.
 */
#if PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS

static uint32_t BCMI_QTC_XGXS_ACC_ADDR_DATAr_fields[] =
{
    /* MDIO_ADDR_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(673, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_ACC_CTLr_fields[] =
{
    /* MDIO_DEVAD:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(677, 4, 0),
    /* MDIO_FUNCTION:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(685, 15, 14)
};
static uint32_t BCMI_QTC_XGXS_AMS_RX_RX_CTL0r_fields[] =
{
    /* SUM_PSEUDO_DIFF:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1111, 0, 0),
    /* RX_CM_SEL:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(999, 1, 1),
    /* SIGDET_PWRDN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1079, 2, 2),
    /* SIGDET_BYPASS:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1074, 3, 3),
    /* RCM_SUM:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(931, 4, 4),
    /* VGA_CM_SEL:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1392, 5, 5),
    /* AMS_SPARE_0_2:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(27, 8, 6),
    /* EN_RXCK_TESTPORT:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(487, 9, 9),
    /* EN_RXCK_TEST:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(486, 11, 10),
    /* TERM_CM_ENA:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1155, 12, 12),
    /* TERM_CMULT_ENA:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1153, 13, 13),
    /* TERM_LOWZGND:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1156, 14, 14),
    /* TERM_LOWZVDD:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1157, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_AMS_RX_RX_CTL1r_fields[] =
{
    /* VGA_OUT_IDLE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1402, 0, 0),
    /* VGA_EN_HGAIN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1394, 1, 1),
    /* CURR_CTLE:2:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(324, 4, 2),
    /* CURR_PI:5:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(329, 7, 5),
    /* AMS_SPARE_1_0:8:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(28, 10, 8),
    /* CURR_DFE_2:11:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(326, 13, 11)
};
static uint32_t BCMI_QTC_XGXS_AMS_RX_RX_CTL2r_fields[] =
{
    /* CURR_DFE_1:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(325, 2, 0),
    /* CURR_DFE_SUMMER:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(327, 5, 3),
    /* CURR_VGA:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(333, 8, 6),
    /* EN_DFE_TAP_FB:9:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(473, 13, 9),
    /* AMS_SPARE_2_0:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(29, 15, 14)
};
static uint32_t BCMI_QTC_XGXS_AMS_RX_RX_CTL3r_fields[] =
{
    /* EN_VCCTRL:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(492, 0, 0),
    /* EN_CLK33:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(468, 1, 1),
    /* EN_CLK16:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(467, 2, 2),
    /* EN_20B_DEMUX:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(463, 3, 3),
    /* RX_DFE_OS2X_MODE:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1000, 4, 4),
    /* OS2X_MODE_EVEN_ODD:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(775, 5, 5),
    /* CURR_VDDR_AFE:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(332, 8, 6),
    /* CURR_SIGDET:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(331, 11, 9),
    /* I4DEADZONE:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(535, 12, 12),
    /* SELI1P25DFE:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1046, 13, 13),
    /* LL_EN:14:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(594, 14, 14)
};
static uint32_t BCMI_QTC_XGXS_AMS_RX_RX_CTL4r_fields[] =
{
    /* RECCLKDIV:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(932, 4, 0),
    /* DIV3O4O5:5:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(423, 6, 5),
    /* EN_RECCLKDIV:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(484, 7, 7),
    /* AMS_SPARE_4_0:8:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(31, 10, 8),
    /* OC_2X:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(773, 11, 11),
    /* VGA_PON:12:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1407, 15, 12)
};
static uint32_t BCMI_QTC_XGXS_AMS_RX_RX_CTL5r_fields[] =
{
    /* RX_PON:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1035, 3, 0),
    /* CURR_IN_OFFSET:4:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(328, 6, 4),
    /* CTLE_GAIN_CTRL:7:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(323, 10, 7),
    /* EN_DFECLK:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(472, 11, 11),
    /* DCC1_PHASE_FLIP:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(339, 12, 12),
    /* PI_PD:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(843, 13, 13),
    /* SLCR_CALIB_RANGE_SEL:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1095, 14, 14),
    /* DCC2_PHASE_FLIP:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(340, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_AMS_RX_RX_CTL6r_fields[] =
{
    /* M1_SIGN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(662, 0, 0),
    /* HIZ_1:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(514, 1, 1),
    /* EN_SIGDET_CALIB:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(489, 2, 2),
    /* SUM_GAIN_CTRL:3:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1110, 6, 3),
    /* SIGDET_CALIBRATION_SELECT:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1075, 7, 7),
    /* SIGDET_OFFSET_CORRECTION_POS:8:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1078, 12, 8)
};
static uint32_t BCMI_QTC_XGXS_AMS_RX_RX_CTL7r_fields[] =
{
    /* SIGDET_OFFSET_CORRECTION_NEG:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1077, 4, 0),
    /* SIGDET_THRESHOLD:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1080, 9, 5),
    /* AMS_SPARE_7_0:10:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(33, 13, 10)
};
static uint32_t BCMI_QTC_XGXS_AMS_RX_RX_INTr_fields[] =
{
    /* VGAPON_SEL:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1388, 0, 0),
    /* RXPON_SEL:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(992, 1, 1)
};
static uint32_t BCMI_QTC_XGXS_AMS_RX_RX_STSr_fields[] =
{
    /* RXPON_MUX:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(991, 3, 0),
    /* VGAPON_MUX:4:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1387, 7, 4)
};
static uint32_t BCMI_QTC_XGXS_AMS_TX_TX_CTL0r_fields[] =
{
    /* TX_PWRDN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1335, 0, 0),
    /* TICKSEL:1:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1165, 2, 1),
    /* TX_PON:3:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1333, 6, 3),
    /* ENABLE_OS_2:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(452, 7, 7),
    /* LL_SELPATH_TX:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(598, 8, 8),
    /* LL_POLARITY_FLIP:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(597, 9, 9),
    /* LL_FIFO_ZERO_OUT:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(596, 10, 10),
    /* LL_FIFO_CTRL:11:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(595, 13, 11),
    /* TX_FIFO_RESETB:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1269, 14, 14),
    /* LOWLATENCY_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(640, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_AMS_TX_TX_CTL1r_fields[] =
{
    /* ENABLE_OS_4:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(453, 0, 0),
    /* EN_HIGH_CURRENT:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(476, 1, 1),
    /* RXDTCT_TH_SEL:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(988, 3, 2),
    /* CNTRL_RXDETECT_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(297, 4, 4),
    /* TESTSEL:5:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1160, 6, 5),
    /* TESTCLK_ENA:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1159, 7, 7),
    /* EN_WCLK16:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(493, 8, 8),
    /* EN_WCLK20:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(494, 9, 9),
    /* EN_WCLK33:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(495, 10, 10),
    /* EN_SLOW:11:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(490, 14, 11)
};
static uint32_t BCMI_QTC_XGXS_AMS_TX_TX_CTL2r_fields[] =
{
    /* EN_HPF:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(477, 3, 0),
    /* DCC_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(341, 4, 4),
    /* IBIAS_OPAMP_CNTL:5:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(536, 7, 5),
    /* IBIAS_PI_CNTL:8:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(538, 10, 8),
    /* IBIAS_PIBUF_CNTL:11:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(537, 13, 11),
    /* FIFO_PHSDETECT_MODE:14:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(504, 14, 14)
};
static uint32_t BCMI_QTC_XGXS_AMS_TX_TX_CTL3r_fields[] =
{
    /* AMS_SPARE_3_0:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(30, 1, 0),
    /* REFCALSHUNT:2:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(937, 5, 2),
    /* REFCALP:6:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(935, 9, 6),
    /* REFCALM:10:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(933, 13, 10)
};
static uint32_t BCMI_QTC_XGXS_AMS_TX_TX_CTL4r_fields[] =
{
    /* SHNTPRE_POST1PRE:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1073, 5, 0),
    /* SHNTPOST1_POST1PRE:6:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1071, 11, 6),
    /* SHNTPOST2_POST2:12:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1072, 15, 12)
};
static uint32_t BCMI_QTC_XGXS_AMS_TX_TX_CTL5r_fields[] =
{
    /* SHNTMAIN_POST1PRE:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1068, 5, 0),
    /* SHNTMAIN_POST2:6:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1069, 9, 6),
    /* EN_POST2:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(481, 10, 10),
    /* EN_POST1:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(480, 11, 11),
    /* EN_PRE:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(482, 12, 12),
    /* POST2TO1:13:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(901, 13, 13)
};
static uint32_t BCMI_QTC_XGXS_AMS_TX_TX_CTL6r_fields[] =
{
    /* EN_SHUNTMODE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(488, 0, 0),
    /* PD_PHASEDET:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(832, 1, 1),
    /* AMS_SPARE_6_0:2:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(32, 5, 2),
    /* DIS_CAL:6:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(422, 10, 6),
    /* SHNTPOST1_POST1:11:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1070, 15, 11)
};
static uint32_t BCMI_QTC_XGXS_AMS_TX_TX_CTL7r_fields[] =
{
    /* SHNTMAIN_POST1:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1067, 4, 0),
    /* REFCALMCS:5:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(934, 8, 5),
    /* REFCALPCS:9:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(936, 12, 9)
};
static uint32_t BCMI_QTC_XGXS_AMS_TX_TX_CTL8r_fields[] =
{
    /* SHNTEN_MAIN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1066, 0, 0),
    /* AMS_SPARE_8_0:1:8 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(34, 8, 1)
};
static uint32_t BCMI_QTC_XGXS_AMS_TX_TX_INTr_fields[] =
{
    /* TXPON_SEL:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1252, 1, 1),
    /* AUTO_LL_SELPATH_TX_DIS:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(109, 2, 2),
    /* SEL_TXMASTER:3:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1048, 3, 3)
};
static uint32_t BCMI_QTC_XGXS_AMS_TX_TX_STSr_fields[] =
{
    /* TXPON_MUX:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1251, 3, 0),
    /* RESCAL:4:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(957, 7, 4)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_ABI_SP0_CTLSr_fields[] =
{
    /* AN_GOOD_TRAP:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(50, 2, 2),
    /* AN_GOOD_CHECK_TRAP:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(49, 3, 3),
    /* LINKFAILTIMER_DIS:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(570, 4, 4),
    /* LINKFAILTIMERQUAL_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(569, 5, 5),
    /* AN_FAIL_COUNT_LIMIT:6:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(48, 9, 6),
    /* OUI_CONTROL:10:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(783, 15, 10)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_ABI_SP0_ENSr_fields[] =
{
    /* CL37_AN_RESTART:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(184, 0, 0),
    /* SGMII_TO_CL37_AUTO_ENABLE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1057, 1, 1),
    /* CL37_BAM_TO_SGMII_AUTO_ENABLE:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(188, 2, 2),
    /* CL37_ENABLE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(189, 3, 3),
    /* CL37_SGMII_ENABLE:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(196, 4, 4),
    /* CL37_BAM_ENABLE:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(187, 5, 5),
    /* DISABLE_REMOTE_FAULT_REPORTING:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(419, 6, 6),
    /* QSGMII_EN:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(929, 7, 7),
    /* USXGMII_EN:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1365, 8, 8),
    /* EEE_CLOCK_CAPABILITY_ECHO:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(441, 9, 9),
    /* EEE_CAPABILITY_ECHO:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(439, 10, 10),
    /* SPEED_ECHO:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1103, 11, 11),
    /* DUPLEX_MODE_ECHO:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(434, 12, 12),
    /* LINK_STATUS_ECHO:13:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(573, 13, 13)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_ABI_SP0_LOC_DEV_CL37_BAM_ABILr_fields[] =
{
    /* OVER1G_PAGE_COUNT:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(787, 1, 0),
    /* OVER1G_ABILITY:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(786, 2, 2),
    /* CL37_BAM_CODE:3:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(186, 11, 3)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_ABI_SP0_LOC_DEV_CL37_BASE_ABILr_fields[] =
{
    /* SGMII_SPEED:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1055, 2, 0),
    /* SGMII_FULL_DUPLEX:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1051, 3, 3),
    /* CL37_FULL_DUPLEX:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(191, 4, 4),
    /* CL37_HALF_DUPLEX:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(192, 5, 5),
    /* CL37_PAUSE:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(194, 7, 6),
    /* CL37_NEXT_PAGE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(193, 8, 8),
    /* SGMII_MASTER_MODE:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1052, 9, 9),
    /* LINK_STATUS:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(572, 10, 10),
    /* CL37_AN_RESTART_RESET_DISABLE:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(185, 11, 11),
    /* CL37_SW_RESTART_RESET_DISABLE:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(197, 12, 12),
    /* CL37_AN_DISABLE_RESET_DISABLE:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(183, 13, 13),
    /* EEE_CLOCK_STOP_CAPABILITY:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(442, 14, 14),
    /* EEE_CAPABILITY:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(438, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_ABI_SP0_LOC_DEV_OVER1G_ABIL0r_fields[] =
{
    /* BAM_2P5GBASE_X:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(110, 0, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_ABI_SP1_CTLSr_fields[] =
{
    /* AN_GOOD_TRAP:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(50, 2, 2),
    /* AN_GOOD_CHECK_TRAP:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(49, 3, 3),
    /* LINKFAILTIMER_DIS:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(570, 4, 4),
    /* LINKFAILTIMERQUAL_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(569, 5, 5),
    /* AN_FAIL_COUNT_LIMIT:6:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(48, 9, 6),
    /* OUI_CONTROL:10:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(783, 15, 10)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_ABI_SP1_ENSr_fields[] =
{
    /* CL37_AN_RESTART:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(184, 0, 0),
    /* SGMII_TO_CL37_AUTO_ENABLE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1057, 1, 1),
    /* CL37_BAM_TO_SGMII_AUTO_ENABLE:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(188, 2, 2),
    /* CL37_ENABLE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(189, 3, 3),
    /* CL37_SGMII_ENABLE:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(196, 4, 4),
    /* CL37_BAM_ENABLE:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(187, 5, 5),
    /* DISABLE_REMOTE_FAULT_REPORTING:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(419, 6, 6),
    /* QSGMII_EN:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(929, 7, 7),
    /* USXGMII_EN:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1365, 8, 8),
    /* EEE_CLOCK_CAPABILITY_ECHO:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(441, 9, 9),
    /* EEE_CAPABILITY_ECHO:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(439, 10, 10),
    /* SPEED_ECHO:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1103, 11, 11),
    /* DUPLEX_MODE_ECHO:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(434, 12, 12),
    /* LINK_STATUS_ECHO:13:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(573, 13, 13)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_ABI_SP1_LOC_DEV_CL37_BAM_ABILr_fields[] =
{
    /* OVER1G_PAGE_COUNT:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(787, 1, 0),
    /* OVER1G_ABILITY:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(786, 2, 2),
    /* CL37_BAM_CODE:3:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(186, 11, 3)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_ABI_SP1_LOC_DEV_CL37_BASE_ABILr_fields[] =
{
    /* SGMII_SPEED:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1055, 2, 0),
    /* SGMII_FULL_DUPLEX:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1051, 3, 3),
    /* CL37_FULL_DUPLEX:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(191, 4, 4),
    /* CL37_HALF_DUPLEX:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(192, 5, 5),
    /* CL37_PAUSE:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(194, 7, 6),
    /* CL37_NEXT_PAGE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(193, 8, 8),
    /* SGMII_MASTER_MODE:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1052, 9, 9),
    /* LINK_STATUS:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(572, 10, 10),
    /* CL37_AN_RESTART_RESET_DISABLE:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(185, 11, 11),
    /* CL37_SW_RESTART_RESET_DISABLE:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(197, 12, 12),
    /* CL37_AN_DISABLE_RESET_DISABLE:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(183, 13, 13),
    /* EEE_CLOCK_STOP_CAPABILITY:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(442, 14, 14),
    /* EEE_CAPABILITY:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(438, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_ABI_SP1_LOC_DEV_OVER1G_ABIL0r_fields[] =
{
    /* BAM_2P5GBASE_X:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(110, 0, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_ABI_SP2_CTLSr_fields[] =
{
    /* AN_GOOD_TRAP:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(50, 2, 2),
    /* AN_GOOD_CHECK_TRAP:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(49, 3, 3),
    /* LINKFAILTIMER_DIS:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(570, 4, 4),
    /* LINKFAILTIMERQUAL_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(569, 5, 5),
    /* AN_FAIL_COUNT_LIMIT:6:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(48, 9, 6),
    /* OUI_CONTROL:10:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(783, 15, 10)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_ABI_SP2_ENSr_fields[] =
{
    /* CL37_AN_RESTART:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(184, 0, 0),
    /* SGMII_TO_CL37_AUTO_ENABLE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1057, 1, 1),
    /* CL37_BAM_TO_SGMII_AUTO_ENABLE:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(188, 2, 2),
    /* CL37_ENABLE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(189, 3, 3),
    /* CL37_SGMII_ENABLE:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(196, 4, 4),
    /* CL37_BAM_ENABLE:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(187, 5, 5),
    /* DISABLE_REMOTE_FAULT_REPORTING:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(419, 6, 6),
    /* QSGMII_EN:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(929, 7, 7),
    /* USXGMII_EN:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1365, 8, 8),
    /* EEE_CLOCK_CAPABILITY_ECHO:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(441, 9, 9),
    /* EEE_CAPABILITY_ECHO:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(439, 10, 10),
    /* SPEED_ECHO:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1103, 11, 11),
    /* DUPLEX_MODE_ECHO:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(434, 12, 12),
    /* LINK_STATUS_ECHO:13:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(573, 13, 13)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_ABI_SP2_LOC_DEV_CL37_BAM_ABILr_fields[] =
{
    /* OVER1G_PAGE_COUNT:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(787, 1, 0),
    /* OVER1G_ABILITY:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(786, 2, 2),
    /* CL37_BAM_CODE:3:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(186, 11, 3)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_ABI_SP2_LOC_DEV_CL37_BASE_ABILr_fields[] =
{
    /* SGMII_SPEED:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1055, 2, 0),
    /* SGMII_FULL_DUPLEX:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1051, 3, 3),
    /* CL37_FULL_DUPLEX:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(191, 4, 4),
    /* CL37_HALF_DUPLEX:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(192, 5, 5),
    /* CL37_PAUSE:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(194, 7, 6),
    /* CL37_NEXT_PAGE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(193, 8, 8),
    /* SGMII_MASTER_MODE:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1052, 9, 9),
    /* LINK_STATUS:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(572, 10, 10),
    /* CL37_AN_RESTART_RESET_DISABLE:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(185, 11, 11),
    /* CL37_SW_RESTART_RESET_DISABLE:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(197, 12, 12),
    /* CL37_AN_DISABLE_RESET_DISABLE:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(183, 13, 13),
    /* EEE_CLOCK_STOP_CAPABILITY:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(442, 14, 14),
    /* EEE_CAPABILITY:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(438, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_ABI_SP2_LOC_DEV_OVER1G_ABIL0r_fields[] =
{
    /* BAM_2P5GBASE_X:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(110, 0, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_ABI_SP3_CTLSr_fields[] =
{
    /* AN_GOOD_TRAP:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(50, 2, 2),
    /* AN_GOOD_CHECK_TRAP:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(49, 3, 3),
    /* LINKFAILTIMER_DIS:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(570, 4, 4),
    /* LINKFAILTIMERQUAL_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(569, 5, 5),
    /* AN_FAIL_COUNT_LIMIT:6:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(48, 9, 6),
    /* OUI_CONTROL:10:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(783, 15, 10)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_ABI_SP3_ENSr_fields[] =
{
    /* CL37_AN_RESTART:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(184, 0, 0),
    /* SGMII_TO_CL37_AUTO_ENABLE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1057, 1, 1),
    /* CL37_BAM_TO_SGMII_AUTO_ENABLE:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(188, 2, 2),
    /* CL37_ENABLE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(189, 3, 3),
    /* CL37_SGMII_ENABLE:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(196, 4, 4),
    /* CL37_BAM_ENABLE:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(187, 5, 5),
    /* DISABLE_REMOTE_FAULT_REPORTING:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(419, 6, 6),
    /* QSGMII_EN:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(929, 7, 7),
    /* USXGMII_EN:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1365, 8, 8),
    /* EEE_CLOCK_CAPABILITY_ECHO:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(441, 9, 9),
    /* EEE_CAPABILITY_ECHO:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(439, 10, 10),
    /* SPEED_ECHO:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1103, 11, 11),
    /* DUPLEX_MODE_ECHO:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(434, 12, 12),
    /* LINK_STATUS_ECHO:13:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(573, 13, 13)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_ABI_SP3_LOC_DEV_CL37_BAM_ABILr_fields[] =
{
    /* OVER1G_PAGE_COUNT:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(787, 1, 0),
    /* OVER1G_ABILITY:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(786, 2, 2),
    /* CL37_BAM_CODE:3:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(186, 11, 3)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_ABI_SP3_LOC_DEV_CL37_BASE_ABILr_fields[] =
{
    /* SGMII_SPEED:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1055, 2, 0),
    /* SGMII_FULL_DUPLEX:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1051, 3, 3),
    /* CL37_FULL_DUPLEX:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(191, 4, 4),
    /* CL37_HALF_DUPLEX:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(192, 5, 5),
    /* CL37_PAUSE:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(194, 7, 6),
    /* CL37_NEXT_PAGE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(193, 8, 8),
    /* SGMII_MASTER_MODE:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1052, 9, 9),
    /* LINK_STATUS:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(572, 10, 10),
    /* CL37_AN_RESTART_RESET_DISABLE:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(185, 11, 11),
    /* CL37_SW_RESTART_RESET_DISABLE:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(197, 12, 12),
    /* CL37_AN_DISABLE_RESET_DISABLE:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(183, 13, 13),
    /* EEE_CLOCK_STOP_CAPABILITY:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(442, 14, 14),
    /* EEE_CAPABILITY:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(438, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_ABI_SP3_LOC_DEV_OVER1G_ABIL0r_fields[] =
{
    /* BAM_2P5GBASE_X:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(110, 0, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP0_LP_BASE_PAGE1r_fields[] =
{
    /* LP_BASE_PAGE1_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(645, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP0_LP_BASE_PAGE2r_fields[] =
{
    /* LP_BASE_PAGE2_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(646, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP0_LP_BASE_PAGE3r_fields[] =
{
    /* LP_BASE_PAGE3_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(647, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP0_LP_MP1024_UP1r_fields[] =
{
    /* LP_MP1024_UP1_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(648, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP0_LP_MP1024_UP2r_fields[] =
{
    /* LP_MP1024_UP2_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(649, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP0_LP_MP1024_UP3r_fields[] =
{
    /* LP_MP1024_UP3_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(650, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP0_LP_MP1024_UP4r_fields[] =
{
    /* LP_MP1024_UP4_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(651, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP0_LP_MP5_UP1r_fields[] =
{
    /* LP_MP5_UP1_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(652, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP0_LP_MP5_UP2r_fields[] =
{
    /* LP_MP5_UP2_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(653, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP0_LP_MP5_UP3r_fields[] =
{
    /* LP_MP5_UP3_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(654, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP0_LP_MP5_UP4r_fields[] =
{
    /* LP_MP5_UP4_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(655, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP1_LP_BASE_PAGE1r_fields[] =
{
    /* LP_BASE_PAGE1_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(645, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP1_LP_BASE_PAGE2r_fields[] =
{
    /* LP_BASE_PAGE2_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(646, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP1_LP_BASE_PAGE3r_fields[] =
{
    /* LP_BASE_PAGE3_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(647, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP1_LP_MP1024_UP1r_fields[] =
{
    /* LP_MP1024_UP1_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(648, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP1_LP_MP1024_UP2r_fields[] =
{
    /* LP_MP1024_UP2_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(649, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP1_LP_MP1024_UP3r_fields[] =
{
    /* LP_MP1024_UP3_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(650, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP1_LP_MP1024_UP4r_fields[] =
{
    /* LP_MP1024_UP4_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(651, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP1_LP_MP5_UP1r_fields[] =
{
    /* LP_MP5_UP1_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(652, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP1_LP_MP5_UP2r_fields[] =
{
    /* LP_MP5_UP2_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(653, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP1_LP_MP5_UP3r_fields[] =
{
    /* LP_MP5_UP3_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(654, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP1_LP_MP5_UP4r_fields[] =
{
    /* LP_MP5_UP4_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(655, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP2_LP_BASE_PAGE1r_fields[] =
{
    /* LP_BASE_PAGE1_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(645, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP2_LP_BASE_PAGE2r_fields[] =
{
    /* LP_BASE_PAGE2_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(646, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP2_LP_BASE_PAGE3r_fields[] =
{
    /* LP_BASE_PAGE3_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(647, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP2_LP_MP1024_UP1r_fields[] =
{
    /* LP_MP1024_UP1_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(648, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP2_LP_MP1024_UP2r_fields[] =
{
    /* LP_MP1024_UP2_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(649, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP2_LP_MP1024_UP3r_fields[] =
{
    /* LP_MP1024_UP3_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(650, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP2_LP_MP1024_UP4r_fields[] =
{
    /* LP_MP1024_UP4_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(651, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP2_LP_MP5_UP1r_fields[] =
{
    /* LP_MP5_UP1_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(652, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP2_LP_MP5_UP2r_fields[] =
{
    /* LP_MP5_UP2_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(653, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP2_LP_MP5_UP3r_fields[] =
{
    /* LP_MP5_UP3_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(654, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP2_LP_MP5_UP4r_fields[] =
{
    /* LP_MP5_UP4_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(655, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP3_LP_BASE_PAGE1r_fields[] =
{
    /* LP_BASE_PAGE1_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(645, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP3_LP_BASE_PAGE2r_fields[] =
{
    /* LP_BASE_PAGE2_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(646, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP3_LP_BASE_PAGE3r_fields[] =
{
    /* LP_BASE_PAGE3_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(647, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP3_LP_MP1024_UP1r_fields[] =
{
    /* LP_MP1024_UP1_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(648, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP3_LP_MP1024_UP2r_fields[] =
{
    /* LP_MP1024_UP2_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(649, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP3_LP_MP1024_UP3r_fields[] =
{
    /* LP_MP1024_UP3_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(650, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP3_LP_MP1024_UP4r_fields[] =
{
    /* LP_MP1024_UP4_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(651, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP3_LP_MP5_UP1r_fields[] =
{
    /* LP_MP5_UP1_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(652, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP3_LP_MP5_UP2r_fields[] =
{
    /* LP_MP5_UP2_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(653, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP3_LP_MP5_UP3r_fields[] =
{
    /* LP_MP5_UP3_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(654, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_LP_SP3_LP_MP5_UP4r_fields[] =
{
    /* LP_MP5_UP4_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(655, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP0_AN_ABIL_RESOLUTION_STSr_fields[] =
{
    /* AN_HCD_SWITCH_TO_CL37:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(57, 0, 0),
    /* AN_HCD_HIGIG2:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(54, 1, 1),
    /* AN_HCD_CL72:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(51, 2, 2),
    /* AN_HCD_FEC:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(53, 3, 3),
    /* AN_HCD_SPEED:4:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(56, 11, 4),
    /* AN_HCD_PAUSE:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(55, 13, 12),
    /* AN_HCD_DUPLEX:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(52, 14, 14),
    /* AN_ST_RESOLUTION_ERR:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(92, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP0_AN_MISC_STSr_fields[] =
{
    /* PD_HCD_KX4_OR_KX:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(830, 0, 0),
    /* PD_IN_PROGRESS:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(831, 1, 1),
    /* AN_FAIL_COUNT:2:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(47, 5, 2),
    /* AN_ACTIVE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(44, 6, 6),
    /* PD_COMPLETED:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(829, 7, 7),
    /* REMOTE_FAULT_IN_BASE_PAGE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(952, 8, 8),
    /* AN_RETRY_COUNT:9:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(63, 14, 9),
    /* AN_COMPLETE:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(45, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP0_AN_PAGE_DECR_STSr_fields[] =
{
    /* AN_RX_ST_STATE:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(75, 1, 0),
    /* AN_RX_ST_RUDI_INVALID:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(74, 2, 2),
    /* AN_RX_ST_RUDI_CONFIG:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(72, 3, 3),
    /* AN_RX_ST_RUDI_IDLE:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(73, 4, 4),
    /* AN_RX_ST_PAGE:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(66, 5, 5),
    /* AN_RX_ST_MV_PAIR:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(65, 6, 6),
    /* AN_RX_ST_CLK_TRANS_MISS:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(64, 7, 7),
    /* AN_RX_ST_PAGE_TOO_LONG:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(67, 8, 8),
    /* AN_RX_ST_PAGE_TOO_SHORT:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(68, 9, 9),
    /* AN_RX_ST_PULSE_TOO_LONG:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(69, 10, 10),
    /* AN_RX_ST_PULSE_TOO_SHORT:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(71, 11, 11),
    /* AN_RX_ST_PULSE_TOO_MODERATE:12:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(70, 12, 12)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP0_AN_PAGE_EXCHANGEER_STSr_fields[] =
{
    /* AN_ST_CONFIG_RESTART:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(84, 0, 0),
    /* AN_ST_IDLE_DETECT:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(89, 1, 1),
    /* AN_ST_DISABLE_LINK:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(86, 2, 2),
    /* AN_ST_ERROR_STATE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(87, 3, 3),
    /* AN_ST_AN_ENABLE:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(78, 4, 4),
    /* AN_ST_ABILITY_DETECT:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(76, 5, 5),
    /* AN_ST_ACK_DETECT:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(77, 6, 6),
    /* AN_ST_COMPLETE_ACK:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(82, 7, 7),
    /* AN_ST_CONSISTENCY_MISMATCH:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(85, 8, 8),
    /* AN_ST_CONFIG_NONZERO:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(83, 9, 9),
    /* AN_ST_RESTART:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(93, 10, 10),
    /* AN_ST_AN_GOOD_CHECK:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(79, 11, 11),
    /* AN_ST_LINK_OK:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(90, 12, 12),
    /* AN_ST_NEXT_PAGE_WAIT:13:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(91, 13, 13)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP0_AN_PAGE_SEQUENCER_STSr_fields[] =
{
    /* AN_ST_CL73_COMPLETE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(81, 0, 0),
    /* AN_ST_CL37_COMPLETE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(80, 1, 1),
    /* AN_ST_RX_NP_TOGGLE_ERR:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(101, 2, 2),
    /* AN_ST_RX_INVALID_SEQ:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(95, 3, 3),
    /* AN_ST_RX_UP_OUI_MATCH:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(104, 4, 4),
    /* AN_ST_RX_UP_OUI_MISMATCH:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(105, 5, 5),
    /* AN_ST_RX_UP_3:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(103, 6, 6),
    /* AN_ST_RX_MP_MISMATCH:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(96, 7, 7),
    /* AN_ST_RX_MP_OVER1G:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(99, 8, 8),
    /* AN_ST_RX_MP_OUI:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(98, 9, 9),
    /* AN_ST_RX_MP_NULL:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(97, 10, 10),
    /* AN_ST_RX_NP:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(100, 11, 11),
    /* AN_ST_RX_BP:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(94, 12, 12),
    /* AN_ST_RX_SGMII_MISMATCH:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(102, 13, 13),
    /* AN_ST_HP_MODE:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(88, 14, 14),
    /* AN_ST_SGMII_MODE:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(106, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP0_AN_SEQ_UNEXPECTED_PAGEr_fields[] =
{
    /* SEQ_UNEXPECTED_PAGE:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1049, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP0_LD_CTLr_fields[] =
{
    /* SW_HCD:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1117, 0, 0),
    /* SW_AN:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1116, 1, 1)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP0_LD_PAGE0r_fields[] =
{
    /* LD_PAGE_0_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(566, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP0_LD_PAGE1r_fields[] =
{
    /* LD_PAGE_1_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(567, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP0_LD_PAGE2r_fields[] =
{
    /* LD_PAGE_2_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(568, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP0_LP_PAGE0r_fields[] =
{
    /* LP_PAGE_0_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(656, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP0_LP_PAGE1r_fields[] =
{
    /* LP_PAGE_1_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(657, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP0_LP_PAGE2r_fields[] =
{
    /* LP_PAGE_2_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(658, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP0_SW_CTL_STSr_fields[] =
{
    /* TLA_LN_SEQUENCER_FSM_STATUS1:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1173, 7, 0),
    /* PD_CL37_COMPLETED:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(828, 8, 8),
    /* LP_STATUS_VALID:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(659, 13, 13),
    /* LD_CONTROL_VALID:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(565, 14, 14),
    /* AN_COMPLETED_SW:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(46, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP0_TLA_SEQUENCER_STSr_fields[] =
{
    /* TLA_LN_SEQUENCER_FSM_STATUS:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1172, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP1_AN_ABIL_RESOLUTION_STSr_fields[] =
{
    /* AN_HCD_SWITCH_TO_CL37:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(57, 0, 0),
    /* AN_HCD_HIGIG2:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(54, 1, 1),
    /* AN_HCD_CL72:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(51, 2, 2),
    /* AN_HCD_FEC:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(53, 3, 3),
    /* AN_HCD_SPEED:4:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(56, 11, 4),
    /* AN_HCD_PAUSE:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(55, 13, 12),
    /* AN_HCD_DUPLEX:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(52, 14, 14),
    /* AN_ST_RESOLUTION_ERR:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(92, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP1_AN_MISC_STSr_fields[] =
{
    /* PD_HCD_KX4_OR_KX:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(830, 0, 0),
    /* PD_IN_PROGRESS:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(831, 1, 1),
    /* AN_FAIL_COUNT:2:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(47, 5, 2),
    /* AN_ACTIVE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(44, 6, 6),
    /* PD_COMPLETED:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(829, 7, 7),
    /* REMOTE_FAULT_IN_BASE_PAGE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(952, 8, 8),
    /* AN_RETRY_COUNT:9:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(63, 14, 9),
    /* AN_COMPLETE:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(45, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP1_AN_PAGE_DECR_STSr_fields[] =
{
    /* AN_RX_ST_STATE:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(75, 1, 0),
    /* AN_RX_ST_RUDI_INVALID:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(74, 2, 2),
    /* AN_RX_ST_RUDI_CONFIG:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(72, 3, 3),
    /* AN_RX_ST_RUDI_IDLE:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(73, 4, 4),
    /* AN_RX_ST_PAGE:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(66, 5, 5),
    /* AN_RX_ST_MV_PAIR:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(65, 6, 6),
    /* AN_RX_ST_CLK_TRANS_MISS:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(64, 7, 7),
    /* AN_RX_ST_PAGE_TOO_LONG:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(67, 8, 8),
    /* AN_RX_ST_PAGE_TOO_SHORT:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(68, 9, 9),
    /* AN_RX_ST_PULSE_TOO_LONG:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(69, 10, 10),
    /* AN_RX_ST_PULSE_TOO_SHORT:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(71, 11, 11),
    /* AN_RX_ST_PULSE_TOO_MODERATE:12:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(70, 12, 12)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP1_AN_PAGE_EXCHANGEER_STSr_fields[] =
{
    /* AN_ST_CONFIG_RESTART:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(84, 0, 0),
    /* AN_ST_IDLE_DETECT:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(89, 1, 1),
    /* AN_ST_DISABLE_LINK:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(86, 2, 2),
    /* AN_ST_ERROR_STATE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(87, 3, 3),
    /* AN_ST_AN_ENABLE:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(78, 4, 4),
    /* AN_ST_ABILITY_DETECT:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(76, 5, 5),
    /* AN_ST_ACK_DETECT:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(77, 6, 6),
    /* AN_ST_COMPLETE_ACK:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(82, 7, 7),
    /* AN_ST_CONSISTENCY_MISMATCH:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(85, 8, 8),
    /* AN_ST_CONFIG_NONZERO:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(83, 9, 9),
    /* AN_ST_RESTART:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(93, 10, 10),
    /* AN_ST_AN_GOOD_CHECK:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(79, 11, 11),
    /* AN_ST_LINK_OK:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(90, 12, 12),
    /* AN_ST_NEXT_PAGE_WAIT:13:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(91, 13, 13)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP1_AN_PAGE_SEQUENCER_STSr_fields[] =
{
    /* AN_ST_CL73_COMPLETE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(81, 0, 0),
    /* AN_ST_CL37_COMPLETE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(80, 1, 1),
    /* AN_ST_RX_NP_TOGGLE_ERR:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(101, 2, 2),
    /* AN_ST_RX_INVALID_SEQ:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(95, 3, 3),
    /* AN_ST_RX_UP_OUI_MATCH:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(104, 4, 4),
    /* AN_ST_RX_UP_OUI_MISMATCH:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(105, 5, 5),
    /* AN_ST_RX_UP_3:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(103, 6, 6),
    /* AN_ST_RX_MP_MISMATCH:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(96, 7, 7),
    /* AN_ST_RX_MP_OVER1G:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(99, 8, 8),
    /* AN_ST_RX_MP_OUI:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(98, 9, 9),
    /* AN_ST_RX_MP_NULL:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(97, 10, 10),
    /* AN_ST_RX_NP:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(100, 11, 11),
    /* AN_ST_RX_BP:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(94, 12, 12),
    /* AN_ST_RX_SGMII_MISMATCH:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(102, 13, 13),
    /* AN_ST_HP_MODE:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(88, 14, 14),
    /* AN_ST_SGMII_MODE:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(106, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP1_AN_SEQ_UNEXPECTED_PAGEr_fields[] =
{
    /* SEQ_UNEXPECTED_PAGE:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1049, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP1_LD_CTLr_fields[] =
{
    /* SW_HCD:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1117, 0, 0),
    /* SW_AN:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1116, 1, 1)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP1_LD_PAGE0r_fields[] =
{
    /* LD_PAGE_0_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(566, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP1_LD_PAGE1r_fields[] =
{
    /* LD_PAGE_1_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(567, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP1_LD_PAGE2r_fields[] =
{
    /* LD_PAGE_2_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(568, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP1_LP_PAGE0r_fields[] =
{
    /* LP_PAGE_0_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(656, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP1_LP_PAGE1r_fields[] =
{
    /* LP_PAGE_1_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(657, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP1_LP_PAGE2r_fields[] =
{
    /* LP_PAGE_2_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(658, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP1_SW_CTL_STSr_fields[] =
{
    /* TLA_LN_SEQUENCER_FSM_STATUS1:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1173, 7, 0),
    /* PD_CL37_COMPLETED:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(828, 8, 8),
    /* LP_STATUS_VALID:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(659, 13, 13),
    /* LD_CONTROL_VALID:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(565, 14, 14),
    /* AN_COMPLETED_SW:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(46, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP1_TLA_SEQUENCER_STSr_fields[] =
{
    /* TLA_LN_SEQUENCER_FSM_STATUS:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1172, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP2_AN_ABIL_RESOLUTION_STSr_fields[] =
{
    /* AN_HCD_SWITCH_TO_CL37:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(57, 0, 0),
    /* AN_HCD_HIGIG2:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(54, 1, 1),
    /* AN_HCD_CL72:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(51, 2, 2),
    /* AN_HCD_FEC:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(53, 3, 3),
    /* AN_HCD_SPEED:4:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(56, 11, 4),
    /* AN_HCD_PAUSE:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(55, 13, 12),
    /* AN_HCD_DUPLEX:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(52, 14, 14),
    /* AN_ST_RESOLUTION_ERR:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(92, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP2_AN_MISC_STSr_fields[] =
{
    /* PD_HCD_KX4_OR_KX:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(830, 0, 0),
    /* PD_IN_PROGRESS:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(831, 1, 1),
    /* AN_FAIL_COUNT:2:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(47, 5, 2),
    /* AN_ACTIVE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(44, 6, 6),
    /* PD_COMPLETED:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(829, 7, 7),
    /* REMOTE_FAULT_IN_BASE_PAGE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(952, 8, 8),
    /* AN_RETRY_COUNT:9:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(63, 14, 9),
    /* AN_COMPLETE:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(45, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP2_AN_PAGE_DECR_STSr_fields[] =
{
    /* AN_RX_ST_STATE:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(75, 1, 0),
    /* AN_RX_ST_RUDI_INVALID:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(74, 2, 2),
    /* AN_RX_ST_RUDI_CONFIG:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(72, 3, 3),
    /* AN_RX_ST_RUDI_IDLE:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(73, 4, 4),
    /* AN_RX_ST_PAGE:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(66, 5, 5),
    /* AN_RX_ST_MV_PAIR:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(65, 6, 6),
    /* AN_RX_ST_CLK_TRANS_MISS:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(64, 7, 7),
    /* AN_RX_ST_PAGE_TOO_LONG:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(67, 8, 8),
    /* AN_RX_ST_PAGE_TOO_SHORT:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(68, 9, 9),
    /* AN_RX_ST_PULSE_TOO_LONG:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(69, 10, 10),
    /* AN_RX_ST_PULSE_TOO_SHORT:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(71, 11, 11),
    /* AN_RX_ST_PULSE_TOO_MODERATE:12:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(70, 12, 12)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP2_AN_PAGE_EXCHANGEER_STSr_fields[] =
{
    /* AN_ST_CONFIG_RESTART:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(84, 0, 0),
    /* AN_ST_IDLE_DETECT:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(89, 1, 1),
    /* AN_ST_DISABLE_LINK:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(86, 2, 2),
    /* AN_ST_ERROR_STATE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(87, 3, 3),
    /* AN_ST_AN_ENABLE:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(78, 4, 4),
    /* AN_ST_ABILITY_DETECT:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(76, 5, 5),
    /* AN_ST_ACK_DETECT:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(77, 6, 6),
    /* AN_ST_COMPLETE_ACK:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(82, 7, 7),
    /* AN_ST_CONSISTENCY_MISMATCH:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(85, 8, 8),
    /* AN_ST_CONFIG_NONZERO:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(83, 9, 9),
    /* AN_ST_RESTART:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(93, 10, 10),
    /* AN_ST_AN_GOOD_CHECK:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(79, 11, 11),
    /* AN_ST_LINK_OK:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(90, 12, 12),
    /* AN_ST_NEXT_PAGE_WAIT:13:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(91, 13, 13)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP2_AN_PAGE_SEQUENCER_STSr_fields[] =
{
    /* AN_ST_CL73_COMPLETE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(81, 0, 0),
    /* AN_ST_CL37_COMPLETE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(80, 1, 1),
    /* AN_ST_RX_NP_TOGGLE_ERR:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(101, 2, 2),
    /* AN_ST_RX_INVALID_SEQ:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(95, 3, 3),
    /* AN_ST_RX_UP_OUI_MATCH:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(104, 4, 4),
    /* AN_ST_RX_UP_OUI_MISMATCH:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(105, 5, 5),
    /* AN_ST_RX_UP_3:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(103, 6, 6),
    /* AN_ST_RX_MP_MISMATCH:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(96, 7, 7),
    /* AN_ST_RX_MP_OVER1G:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(99, 8, 8),
    /* AN_ST_RX_MP_OUI:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(98, 9, 9),
    /* AN_ST_RX_MP_NULL:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(97, 10, 10),
    /* AN_ST_RX_NP:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(100, 11, 11),
    /* AN_ST_RX_BP:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(94, 12, 12),
    /* AN_ST_RX_SGMII_MISMATCH:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(102, 13, 13),
    /* AN_ST_HP_MODE:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(88, 14, 14),
    /* AN_ST_SGMII_MODE:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(106, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP2_AN_SEQ_UNEXPECTED_PAGEr_fields[] =
{
    /* SEQ_UNEXPECTED_PAGE:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1049, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP2_LD_CTLr_fields[] =
{
    /* SW_HCD:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1117, 0, 0),
    /* SW_AN:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1116, 1, 1)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP2_LD_PAGE0r_fields[] =
{
    /* LD_PAGE_0_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(566, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP2_LD_PAGE1r_fields[] =
{
    /* LD_PAGE_1_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(567, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP2_LD_PAGE2r_fields[] =
{
    /* LD_PAGE_2_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(568, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP2_LP_PAGE0r_fields[] =
{
    /* LP_PAGE_0_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(656, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP2_LP_PAGE1r_fields[] =
{
    /* LP_PAGE_1_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(657, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP2_LP_PAGE2r_fields[] =
{
    /* LP_PAGE_2_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(658, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP2_SW_CTL_STSr_fields[] =
{
    /* TLA_LN_SEQUENCER_FSM_STATUS1:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1173, 7, 0),
    /* PD_CL37_COMPLETED:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(828, 8, 8),
    /* LP_STATUS_VALID:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(659, 13, 13),
    /* LD_CONTROL_VALID:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(565, 14, 14),
    /* AN_COMPLETED_SW:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(46, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP2_TLA_SEQUENCER_STSr_fields[] =
{
    /* TLA_LN_SEQUENCER_FSM_STATUS:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1172, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP3_AN_ABIL_RESOLUTION_STSr_fields[] =
{
    /* AN_HCD_SWITCH_TO_CL37:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(57, 0, 0),
    /* AN_HCD_HIGIG2:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(54, 1, 1),
    /* AN_HCD_CL72:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(51, 2, 2),
    /* AN_HCD_FEC:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(53, 3, 3),
    /* AN_HCD_SPEED:4:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(56, 11, 4),
    /* AN_HCD_PAUSE:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(55, 13, 12),
    /* AN_HCD_DUPLEX:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(52, 14, 14),
    /* AN_ST_RESOLUTION_ERR:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(92, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP3_AN_MISC_STSr_fields[] =
{
    /* PD_HCD_KX4_OR_KX:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(830, 0, 0),
    /* PD_IN_PROGRESS:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(831, 1, 1),
    /* AN_FAIL_COUNT:2:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(47, 5, 2),
    /* AN_ACTIVE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(44, 6, 6),
    /* PD_COMPLETED:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(829, 7, 7),
    /* REMOTE_FAULT_IN_BASE_PAGE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(952, 8, 8),
    /* AN_RETRY_COUNT:9:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(63, 14, 9),
    /* AN_COMPLETE:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(45, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP3_AN_PAGE_DECR_STSr_fields[] =
{
    /* AN_RX_ST_STATE:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(75, 1, 0),
    /* AN_RX_ST_RUDI_INVALID:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(74, 2, 2),
    /* AN_RX_ST_RUDI_CONFIG:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(72, 3, 3),
    /* AN_RX_ST_RUDI_IDLE:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(73, 4, 4),
    /* AN_RX_ST_PAGE:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(66, 5, 5),
    /* AN_RX_ST_MV_PAIR:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(65, 6, 6),
    /* AN_RX_ST_CLK_TRANS_MISS:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(64, 7, 7),
    /* AN_RX_ST_PAGE_TOO_LONG:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(67, 8, 8),
    /* AN_RX_ST_PAGE_TOO_SHORT:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(68, 9, 9),
    /* AN_RX_ST_PULSE_TOO_LONG:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(69, 10, 10),
    /* AN_RX_ST_PULSE_TOO_SHORT:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(71, 11, 11),
    /* AN_RX_ST_PULSE_TOO_MODERATE:12:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(70, 12, 12)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP3_AN_PAGE_EXCHANGEER_STSr_fields[] =
{
    /* AN_ST_CONFIG_RESTART:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(84, 0, 0),
    /* AN_ST_IDLE_DETECT:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(89, 1, 1),
    /* AN_ST_DISABLE_LINK:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(86, 2, 2),
    /* AN_ST_ERROR_STATE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(87, 3, 3),
    /* AN_ST_AN_ENABLE:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(78, 4, 4),
    /* AN_ST_ABILITY_DETECT:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(76, 5, 5),
    /* AN_ST_ACK_DETECT:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(77, 6, 6),
    /* AN_ST_COMPLETE_ACK:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(82, 7, 7),
    /* AN_ST_CONSISTENCY_MISMATCH:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(85, 8, 8),
    /* AN_ST_CONFIG_NONZERO:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(83, 9, 9),
    /* AN_ST_RESTART:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(93, 10, 10),
    /* AN_ST_AN_GOOD_CHECK:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(79, 11, 11),
    /* AN_ST_LINK_OK:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(90, 12, 12),
    /* AN_ST_NEXT_PAGE_WAIT:13:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(91, 13, 13)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP3_AN_PAGE_SEQUENCER_STSr_fields[] =
{
    /* AN_ST_CL73_COMPLETE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(81, 0, 0),
    /* AN_ST_CL37_COMPLETE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(80, 1, 1),
    /* AN_ST_RX_NP_TOGGLE_ERR:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(101, 2, 2),
    /* AN_ST_RX_INVALID_SEQ:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(95, 3, 3),
    /* AN_ST_RX_UP_OUI_MATCH:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(104, 4, 4),
    /* AN_ST_RX_UP_OUI_MISMATCH:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(105, 5, 5),
    /* AN_ST_RX_UP_3:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(103, 6, 6),
    /* AN_ST_RX_MP_MISMATCH:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(96, 7, 7),
    /* AN_ST_RX_MP_OVER1G:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(99, 8, 8),
    /* AN_ST_RX_MP_OUI:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(98, 9, 9),
    /* AN_ST_RX_MP_NULL:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(97, 10, 10),
    /* AN_ST_RX_NP:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(100, 11, 11),
    /* AN_ST_RX_BP:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(94, 12, 12),
    /* AN_ST_RX_SGMII_MISMATCH:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(102, 13, 13),
    /* AN_ST_HP_MODE:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(88, 14, 14),
    /* AN_ST_SGMII_MODE:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(106, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP3_AN_SEQ_UNEXPECTED_PAGEr_fields[] =
{
    /* SEQ_UNEXPECTED_PAGE:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1049, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP3_LD_CTLr_fields[] =
{
    /* SW_HCD:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1117, 0, 0),
    /* SW_AN:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1116, 1, 1)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP3_LD_PAGE0r_fields[] =
{
    /* LD_PAGE_0_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(566, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP3_LD_PAGE1r_fields[] =
{
    /* LD_PAGE_1_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(567, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP3_LD_PAGE2r_fields[] =
{
    /* LD_PAGE_2_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(568, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP3_LP_PAGE0r_fields[] =
{
    /* LP_PAGE_0_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(656, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP3_LP_PAGE1r_fields[] =
{
    /* LP_PAGE_1_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(657, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP3_LP_PAGE2r_fields[] =
{
    /* LP_PAGE_2_PAGE_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(658, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP3_SW_CTL_STSr_fields[] =
{
    /* TLA_LN_SEQUENCER_FSM_STATUS1:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1173, 7, 0),
    /* PD_CL37_COMPLETED:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(828, 8, 8),
    /* LP_STATUS_VALID:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(659, 13, 13),
    /* LD_CONTROL_VALID:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(565, 14, 14),
    /* AN_COMPLETED_SW:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(46, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_AN_X4_SW_SP3_TLA_SEQUENCER_STSr_fields[] =
{
    /* TLA_LN_SEQUENCER_FSM_STATUS:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1172, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_BAM_SPD_PRI_5_0r_fields[] =
{
    /* AN_PRIORITY_1000M:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(58, 1, 0),
    /* AN_PRIORITY_100M:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(59, 3, 2),
    /* AN_PRIORITY_10M:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(60, 5, 4),
    /* AN_PRIORITY_2P5GX1:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(62, 9, 8),
    /* AN_PRIORITY_1GKX:10:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(61, 11, 10)
};
static uint32_t BCMI_QTC_XGXS_BARREL_SHIFTER_STr_fields[] =
{
    /* SHIFT_AMMOUNT:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1058, 7, 0)
};
static uint32_t BCMI_QTC_XGXS_BERCNT0r_fields[] =
{
    /* BER_COUNT_SP0:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(117, 7, 0),
    /* BER_COUNT_SP1:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(118, 15, 8)
};
static uint32_t BCMI_QTC_XGXS_BERCNT1r_fields[] =
{
    /* BER_COUNT_SP2:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(119, 7, 0),
    /* BER_COUNT_SP3:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(120, 15, 8)
};
static uint32_t BCMI_QTC_XGXS_BLK_ADDRr_fields[] =
{
    /* MDIO_BLK_ADDR:4:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(675, 14, 4)
};
static uint32_t BCMI_QTC_XGXS_CL36TX_CTLr_fields[] =
{
    /* CL36TX_LPI_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(171, 1, 1),
    /* CL36TX_CATCH_ALL_8B10B_DIS:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(170, 2, 2),
    /* QSGMII_EN:3:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(929, 3, 3)
};
static uint32_t BCMI_QTC_XGXS_CL36_FSM_STSr_fields[] =
{
    /* CL36_TXSM_STATE:0:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(180, 3, 0)
};
static uint32_t BCMI_QTC_XGXS_CL36_RXr_fields[] =
{
    /* QSGMII_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(929, 0, 0),
    /* DISABLE_CARRIER_EXTEND:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(417, 1, 1),
    /* CL36_FORCE_COMMA_ALIGN_ENABLE:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(173, 2, 2),
    /* CL36_BER_EN:3:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(172, 3, 3)
};
static uint32_t BCMI_QTC_XGXS_CL36_RXSM_BINARY_STSr_fields[] =
{
    /* CL36_RXSM_STATE_SPN:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(177, 4, 0)
};
static uint32_t BCMI_QTC_XGXS_CL36_RXSM_ONEHOT_STS0r_fields[] =
{
    /* CL36_RXSM_ONEHOT_LATCHED_LO_STATUS:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(176, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_CL36_RXSM_ONEHOT_STS1r_fields[] =
{
    /* CL36_RXSM_ONEHOT_LATCHED_HI_STATUS:0:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(175, 3, 0)
};
static uint32_t BCMI_QTC_XGXS_CL37_ACKr_fields[] =
{
    /* CL37_ACK_TIMER_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(182, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_CL37_ERRr_fields[] =
{
    /* CL37_ERROR_TIMER_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(190, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_CL37_RESTARTr_fields[] =
{
    /* CL37_RESTART_TIMER_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(195, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_CL37_SYNC_STS_FILTER_TMRr_fields[] =
{
    /* CL37_SYNC_STATUS_FILTER_TIMER_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(198, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_CL72_RXCL72IR_BASE_R_LP_COEFF_UPDr_fields[] =
{
    /* CL72_IEEE_LP_COEFF_UPDATE:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(248, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_CL72_RXCL72IR_BASE_R_LP_STS_REPr_fields[] =
{
    /* CL72_IEEE_LP_STATUS_REPORT:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(249, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_CL72_RXCL72UR_CTL0r_fields[] =
{
    /* CL72_RX_TRAINING_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(274, 0, 0),
    /* CL72_TR_COARSE_LOCK:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(282, 1, 1),
    /* CL72_RX_SIGNAL_OK:2:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(273, 2, 2)
};
static uint32_t BCMI_QTC_XGXS_CL72_RXCL72UR_CTL1r_fields[] =
{
    /* CL72_GOOD_MARKER_CNT:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(244, 1, 0),
    /* CL72_BAD_MARKER_CNT:4:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(236, 6, 4)
};
static uint32_t BCMI_QTC_XGXS_CL72_RXCL72UR_CTL2r_fields[] =
{
    /* CL72_CTRL_FRAME_DLY:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(239, 3, 0),
    /* CL72_DME_CELL_BOUNDARY_CHK:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(241, 4, 4),
    /* CL72_STRICT_DME_CHK:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(275, 5, 5),
    /* CL72_STRICT_MARKER_CHK:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(276, 6, 6),
    /* CL72_PPM_OFFSET_EN:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(267, 7, 7),
    /* CL72_RX_DP_LN_CLK_EN:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(272, 8, 8),
    /* CL72_FRAME_CONSISTENCY_CHK_EN:9:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(242, 9, 9)
};
static uint32_t BCMI_QTC_XGXS_CL72_RXCL72UR_STS0r_fields[] =
{
    /* CL72_FRAME_LOCK:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(243, 0, 0),
    /* CL72_REMOTE_RX_READY:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(271, 1, 1)
};
static uint32_t BCMI_QTC_XGXS_CL72_RXCL72UR_UC_INTR_CTL0r_fields[] =
{
    /* CL72_MICRO_UPDATE_CHG_INT_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(263, 0, 0),
    /* CL72_MICRO_STATUS_CHG_INT_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(259, 1, 1),
    /* CL72_MICRO_FRAME_LOCK_INT_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(257, 2, 2),
    /* CL72_MICRO_UPDATE_REQ_INT_FRC:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(265, 8, 8),
    /* CL72_MICRO_UPDATE_REQ_INT_FRC_VAL:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(266, 9, 9),
    /* CL72_MICRO_STATUS_RESP_INT_FRC:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(261, 10, 10),
    /* CL72_MICRO_STATUS_RESP_INT_FRC_VAL:11:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(262, 11, 11)
};
static uint32_t BCMI_QTC_XGXS_CL72_RXCL72UR_UC_STS0r_fields[] =
{
    /* CL72_MICRO_UPDATE_CHG_LSTATUS:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(264, 0, 0)
};
static uint32_t BCMI_QTC_XGXS_CL72_RXCL72UR_UC_STS1r_fields[] =
{
    /* CL72_MICRO_STATUS_CHG_LSTATUS:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(260, 0, 0),
    /* CL72_MICRO_FRAME_LOCK_LSTATUS:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(258, 1, 1)
};
static uint32_t BCMI_QTC_XGXS_CL72_TXCL72IT_BASE_R_LD_COEFF_UPDr_fields[] =
{
    /* CL72_IEEE_LD_COEFF_UPDATE:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(246, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_CL72_TXCL72IT_BASE_R_LD_STS_REPr_fields[] =
{
    /* CL72_IEEE_LD_STATUS_REPORT:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(247, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_CL72_TXCL72IT_BASE_R_PMD_CTLr_fields[] =
{
    /* CL72_IEEE_RESTART_TRAINING:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(251, 0, 0),
    /* CL72_IEEE_TRAINING_ENABLE:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(252, 1, 1)
};
static uint32_t BCMI_QTC_XGXS_CL72_TXCL72IT_BASE_R_PMD_STSr_fields[] =
{
    /* CL72_IEEE_RECEIVER_STATUS:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(250, 0, 0),
    /* CL72_IEEE_FRAME_LOCK:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(245, 1, 1),
    /* CL72_IEEE_TRAINING_STATUS:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(254, 2, 2),
    /* CL72_IEEE_TRAINING_FAILURE:3:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(253, 3, 3)
};
static uint32_t BCMI_QTC_XGXS_CL72_TXCL72UT_CTL0r_fields[] =
{
    /* CL72_SW_RX_TRAINED:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(279, 0, 0),
    /* CL72_SW_FRAME_LOCK:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(277, 1, 1),
    /* CL72_SW_REMOTE_RX_READY:2:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(278, 2, 2)
};
static uint32_t BCMI_QTC_XGXS_CL72_TXCL72UT_CTL1r_fields[] =
{
    /* CL72_BRK_RING_OSC:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(237, 0, 0),
    /* CL72_DIS_MAX_WAIT_TIMER:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(240, 1, 1),
    /* CL72_TX_DP_LN_CLK_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(286, 2, 2)
};
static uint32_t BCMI_QTC_XGXS_CL72_TXCL72UT_CTL2r_fields[] =
{
    /* CL72_TXFIR_PRE:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(285, 3, 0),
    /* CL72_TXFIR_POST:8:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(284, 12, 8)
};
static uint32_t BCMI_QTC_XGXS_CL72_TXCL72UT_CTL3r_fields[] =
{
    /* CL72_TXFIR_MAIN:0:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(283, 5, 0)
};
static uint32_t BCMI_QTC_XGXS_CL72_TXCL72UT_CTL4r_fields[] =
{
    /* CL72_PRBS_SEED_VAL:0:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(270, 10, 0),
    /* CL72_CL93PRBS_POLY_SEL:11:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(238, 12, 11),
    /* CL72_PRBS_MODE_SEL:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(268, 13, 13),
    /* CL72_PRBS_SEED_SEL:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(269, 15, 14)
};
static uint32_t BCMI_QTC_XGXS_CL72_TXCL72UT_LD_XMT_STS_PAGEr_fields[] =
{
    /* CL72_LD_XMT_STATUS_PAGE:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(255, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_CL72_TXCL72UT_STS0r_fields[] =
{
    /* CL72_LOCAL_RX_READY:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(256, 0, 0),
    /* CL72_TRAINING_FSM_SIGNAL_DETECT:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(281, 1, 1)
};
static uint32_t BCMI_QTC_XGXS_CL72_TXCL72UT_XMT_UPD_PAGEr_fields[] =
{
    /* CL72_XMT_UPDATE_PAGE:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(287, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_CORE_DP_RST_ST_STSr_fields[] =
{
    /* CORE_DP_RESET_STATE:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(311, 2, 0),
    /* TX_LANE_RESET_RELEASED_INDEX:3:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1279, 7, 3),
    /* LANE_RESET_RELEASED_INDEX:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(562, 12, 8),
    /* LANE_RESET_RELEASED:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(561, 14, 14),
    /* TX_LANE_RESET_RELEASED:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1278, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_CORE_RST_OCC_CTLr_fields[] =
{
    /* CORE_REG_RESET_OCCURRED:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(315, 0, 0)
};
static uint32_t BCMI_QTC_XGXS_CRCERRCNTr_fields[] =
{
    /* CRCERRCNT:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(320, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_DSC_CDR_CTL0r_fields[] =
{
    /* CDR_PHASE_SAT_CTRL:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(164, 0, 0),
    /* BR_PD_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(130, 1, 1),
    /* CDR_FREQ_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(152, 2, 2),
    /* CDR_INTEG_REG_CLR:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(158, 4, 4),
    /* CDR_PHASE_ERR_FRZ:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(163, 5, 5),
    /* CDR_INTEG_SAT_SEL:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(159, 6, 6),
    /* CDR_FREQ_OVERRIDE_EN:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(153, 7, 7),
    /* CDR_LM_THR_SEL:8:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(161, 10, 8)
};
static uint32_t BCMI_QTC_XGXS_DSC_CDR_CTL1r_fields[] =
{
    /* DFE_VGA_UNFREEZE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(409, 0, 0),
    /* CDR_FREQ_OVERRIDE_VAL:1:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(154, 15, 1)
};
static uint32_t BCMI_QTC_XGXS_DSC_CDR_CTL2r_fields[] =
{
    /* CDR_ZERO_POLARITY:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(167, 0, 0),
    /* PHASE_ERR_OFFSET_MULT_2:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(840, 1, 1),
    /* PATTERN_SEL:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(800, 7, 4),
    /* OSX2P_PHERR_GAIN:8:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(780, 9, 8)
};
static uint32_t BCMI_QTC_XGXS_DSC_CDR_STS_INTEGr_fields[] =
{
    /* CDR_INTEG_REG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(157, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_DSC_CDR_STS_PHASE_ERRr_fields[] =
{
    /* CDR_PHASE_ERR:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(162, 4, 0)
};
static uint32_t BCMI_QTC_XGXS_DSC_DC_SLCR_OFFS_CTLr_fields[] =
{
    /* DC_OFFSET_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(344, 0, 0),
    /* HW_DC_OFFSET_HYS_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(525, 1, 1),
    /* HW_DC_OFFSET_ERR_GAIN:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(523, 3, 2),
    /* DC_OFFSET_INV:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(345, 4, 4),
    /* DC_OFFSET_PATTERN_INV_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(348, 5, 5),
    /* HW_DC_OFFSET_GRAD_INV:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(524, 6, 6),
    /* DC_OFFSET_PATTERN:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(346, 11, 8),
    /* DC_OFFSET_PATTERN_BIT_EN:12:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(347, 15, 12)
};
static uint32_t BCMI_QTC_XGXS_DSC_DFE_1_CTLr_fields[] =
{
    /* DFE_1_ACC_CLR:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(351, 0, 0),
    /* DFE_1_CMN_ONLY:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(353, 1, 1),
    /* DFE_1_INV_P1:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(360, 8, 8),
    /* DFE_1_INV_M1:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(359, 9, 9),
    /* DFE_1_ERR_GAIN:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(356, 11, 10),
    /* DFE_1_GRADIENT_INVERT:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(358, 12, 12),
    /* DFE_1_ERR_SEL:13:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(357, 14, 13),
    /* DFE_1_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(355, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_DSC_DFE_1_STSr_fields[] =
{
    /* DFE_1_CMN:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(352, 5, 0),
    /* DFE_1_O:8:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(361, 10, 8),
    /* DFE_1_E:11:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(354, 13, 11),
    /* DFE_1_WANTS_NEGATIVE:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(362, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_DSC_DFE_2_CTLr_fields[] =
{
    /* DFE_2_ACC_CLR:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(363, 0, 0),
    /* DFE_2_CMN_ONLY:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(365, 1, 1),
    /* DFE_2_INV_P1:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(372, 8, 8),
    /* DFE_2_INV_M1:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(371, 9, 9),
    /* DFE_2_ERR_GAIN:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(368, 11, 10),
    /* DFE_2_GRADIENT_INVERT:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(370, 12, 12),
    /* DFE_2_ERR_SEL:13:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(369, 14, 13),
    /* DFE_2_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(367, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_DSC_DFE_2_STSr_fields[] =
{
    /* DFE_2_CMN:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(364, 4, 0),
    /* DFE_2_SO:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(375, 5, 5),
    /* DFE_2_SE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(374, 6, 6),
    /* DFE_2_O:8:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(373, 10, 8),
    /* DFE_2_E:11:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(366, 13, 11)
};
static uint32_t BCMI_QTC_XGXS_DSC_DFE_3_4_5_STSr_fields[] =
{
    /* DFE_3_CMN:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(377, 5, 0),
    /* DFE_4_CMN:6:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(385, 10, 6),
    /* DFE_5_CMN:11:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(393, 15, 11)
};
static uint32_t BCMI_QTC_XGXS_DSC_DFE_3_CTLr_fields[] =
{
    /* DFE_3_ACC_CLR:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(376, 0, 0),
    /* DFE_3_INV_P1:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(383, 8, 8),
    /* DFE_3_INV_M1:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(382, 9, 9),
    /* DFE_3_ERR_GAIN:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(379, 11, 10),
    /* DFE_3_GRADIENT_INVERT:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(381, 12, 12),
    /* DFE_3_ERR_SEL:13:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(380, 14, 13),
    /* DFE_3_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(378, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_DSC_DFE_4_CTLr_fields[] =
{
    /* DFE_4_ACC_CLR:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(384, 0, 0),
    /* DFE_4_INV_P1:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(391, 8, 8),
    /* DFE_4_INV_M1:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(390, 9, 9),
    /* DFE_4_ERR_GAIN:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(387, 11, 10),
    /* DFE_4_GRADIENT_INVERT:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(389, 12, 12),
    /* DFE_4_ERR_SEL:13:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(388, 14, 13),
    /* DFE_4_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(386, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_DSC_DFE_5_CTLr_fields[] =
{
    /* DFE_5_ACC_CLR:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(392, 0, 0),
    /* DFE_5_INV_P1:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(399, 8, 8),
    /* DFE_5_INV_M1:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(398, 9, 9),
    /* DFE_5_ERR_GAIN:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(395, 11, 10),
    /* DFE_5_GRADIENT_INVERT:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(397, 12, 12),
    /* DFE_5_ERR_SEL:13:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(396, 14, 13),
    /* DFE_5_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(394, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_DSC_DFE_COMMON_CTLr_fields[] =
{
    /* DFE_LEAKY_LMS_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(404, 0, 0),
    /* DFE_LEAKY_LMS_UPD_DUR:1:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(405, 4, 1),
    /* DFE_HW_EYE_CLOSURE_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(403, 5, 5),
    /* DFE_EYE_CLOSURE_ERR_SEL:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(402, 7, 6),
    /* DFE_UPDATE_GAIN:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(408, 13, 13),
    /* DFE_ALLOW_SIMULT:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(401, 14, 14),
    /* DFE_ACC_HYS_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(400, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_DSC_DFE_PAT_CTLr_fields[] =
{
    /* DFE_PATTERN:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(406, 5, 0),
    /* DFE_PATTERN_BIT_EN:8:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(407, 13, 8)
};
static uint32_t BCMI_QTC_XGXS_DSC_E_CTLr_fields[] =
{
    /* PD_CH_P1:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(827, 0, 0),
    /* OFFSET_PD:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(774, 1, 1),
    /* EN_HGAIN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(475, 2, 2),
    /* P1_THRESH_SEL:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(797, 3, 3),
    /* M1_THRESH_ZERO:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(664, 4, 4),
    /* M1_THRESH_SEL:5:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(663, 6, 5),
    /* PF_HIZ:7:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(837, 7, 7)
};
static uint32_t BCMI_QTC_XGXS_DSC_E_PF2_LOWP_CTLr_fields[] =
{
    /* PF2_LOWP_CTRL:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(833, 2, 0)
};
static uint32_t BCMI_QTC_XGXS_DSC_E_PF_CTLr_fields[] =
{
    /* PF_CTRL:0:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(836, 3, 0)
};
static uint32_t BCMI_QTC_XGXS_DSC_F_DATA_EVEN_OFFSr_fields[] =
{
    /* DATA_OFFSET_EVN_BIN:0:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(334, 5, 0)
};
static uint32_t BCMI_QTC_XGXS_DSC_F_DATA_ODD_OFFSr_fields[] =
{
    /* DATA_OFFSET_ODD_BIN:0:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(335, 5, 0)
};
static uint32_t BCMI_QTC_XGXS_DSC_F_DC_OFFSr_fields[] =
{
    /* DC_OFFSET_BIN:0:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(343, 6, 0)
};
static uint32_t BCMI_QTC_XGXS_DSC_F_M1_EVEN_OFFSr_fields[] =
{
    /* M1_OFFSET_EVN_BIN:0:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(660, 5, 0)
};
static uint32_t BCMI_QTC_XGXS_DSC_F_M1_ODD_OFFSr_fields[] =
{
    /* M1_OFFSET_ODD_BIN:0:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(661, 5, 0)
};
static uint32_t BCMI_QTC_XGXS_DSC_F_P1_EVEN_OFFSr_fields[] =
{
    /* P1_OFFSET_EVN_BIN:0:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(794, 5, 0)
};
static uint32_t BCMI_QTC_XGXS_DSC_F_P1_ODD_OFFSr_fields[] =
{
    /* P1_OFFSET_ODD_BIN:0:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(795, 5, 0)
};
static uint32_t BCMI_QTC_XGXS_DSC_HWTUNE_OVR_OVRRr_fields[] =
{
    /* HWTUNE_OVR_WRITE_VAL:0:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(522, 8, 0),
    /* HWTUNE_OVR_WRITE_SEL:9:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(521, 13, 9),
    /* HWTUNE_OVR_WRITE_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(520, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_DSC_P1_FRAC_OFFS_CTLr_fields[] =
{
    /* P1_OFFSET:0:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(792, 6, 0),
    /* P1_OFFSET_EN:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(793, 7, 7),
    /* P1_OFF_3LEVELQ_EN:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(796, 8, 8),
    /* P1_HWTUNE_MAX:10:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(790, 15, 10)
};
static uint32_t BCMI_QTC_XGXS_DSC_RX_PI_CNT_BIN_Dr_fields[] =
{
    /* CNT_BIN_D_DREG:0:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(298, 6, 0),
    /* CNT_BIN_P1_DREG:8:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(302, 14, 8)
};
static uint32_t BCMI_QTC_XGXS_DSC_RX_PI_CNT_BIN_Mr_fields[] =
{
    /* CNT_BIN_M1_MREG:0:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(300, 6, 0),
    /* CNT_BIN_D_MREG:8:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(299, 14, 8)
};
static uint32_t BCMI_QTC_XGXS_DSC_RX_PI_CNT_BIN_Pr_fields[] =
{
    /* CNT_BIN_P1_PREG:0:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(303, 6, 0),
    /* CNT_BIN_M1_PREG:8:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(301, 14, 8)
};
static uint32_t BCMI_QTC_XGXS_DSC_RX_PI_CTLr_fields[] =
{
    /* RX_PI_PHASE_STEP_CNT:0:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1030, 6, 0),
    /* RX_PI_MANUAL_STROBE:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1029, 9, 9),
    /* RX_PI_PHASE_STEP_DIR:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1031, 10, 10),
    /* RX_PI_MANUAL_MODE:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1027, 11, 11),
    /* RX_PI_SLICERS_EN:12:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1032, 14, 12),
    /* RX_PI_MANUAL_RESET:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1028, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_DSC_RX_PI_DIFF_BINr_fields[] =
{
    /* CNT_D_MINUS_M1:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(304, 7, 0),
    /* CNT_D_MINUS_P1:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(305, 15, 8)
};
static uint32_t BCMI_QTC_XGXS_DSC_SCRATCHr_fields[] =
{
    /* UC_DSC_SCRATCH:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1355, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_DSC_SLCR_OFFS_CTLr_fields[] =
{
    /* HW_SLICER_OFFSET_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(526, 0, 0),
    /* HW_SLICER_OFFSET_HYS_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(529, 1, 1),
    /* HW_SLICER_OFFSET_ERR_GAIN:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(527, 3, 2),
    /* HW_SLICER_OFFSET_INV_DATA:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(530, 4, 4),
    /* HW_SLICER_OFFSET_INV_M1:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(531, 5, 5),
    /* HW_SLICER_OFFSET_INV_P1:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(532, 6, 6),
    /* HW_SLICER_OFFSET_GRAD_INV:7:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(528, 7, 7)
};
static uint32_t BCMI_QTC_XGXS_DSC_SM_CTL0r_fields[] =
{
    /* EEE_MODE_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(447, 1, 1),
    /* EEE_QUIET_RX_AFE_PWRDWN_VAL:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(451, 2, 2),
    /* IGNORE_RX_MODE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(541, 3, 3),
    /* CL72_TIMER_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(280, 4, 4),
    /* UC_TUNE_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1364, 5, 5),
    /* HW_TUNE_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(533, 6, 6),
    /* UC_TRNSUM_EN:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1363, 7, 7),
    /* EEE_MEASURE_EN:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(446, 8, 8),
    /* SLICER_CAL_DONE_CLEAR:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1098, 9, 9),
    /* SLICER_CAL_BYPASS:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1096, 10, 10),
    /* UC_ACK_DSC_EEE_DONE:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1345, 11, 11),
    /* UC_ACK_DSC_RESTART:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1346, 13, 13),
    /* UC_ACK_DSC_CONFIG:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1344, 14, 14),
    /* SET_MEAS_INCOMPLETE:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1050, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_DSC_SM_CTL1r_fields[] =
{
    /* RX_DSC_LOCK_FRC:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1004, 0, 0),
    /* RX_DSC_LOCK_FRC_VAL:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1005, 1, 1),
    /* DSC_CLR_FRC:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(425, 2, 2),
    /* DSC_CLR_FRC_VAL:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(426, 3, 3),
    /* TRNSUM_FRZ_FRC:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1187, 4, 4),
    /* TRNSUM_FRZ_FRC_VAL:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1188, 5, 5),
    /* TIMER_DONE_FRC:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1170, 6, 6),
    /* TIMER_DONE_FRC_VAL:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1171, 7, 7),
    /* FREQ_UPD_EN_FRC:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(508, 8, 8),
    /* FREQ_UPD_EN_FRC_VAL:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(509, 9, 9),
    /* CDR_FRZ_FRC:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(155, 10, 10),
    /* CDR_FRZ_FRC_VAL:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(156, 11, 11),
    /* TRNSUM_CLR_FRC:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1174, 12, 12),
    /* TRNSUM_CLR_FRC_VAL:13:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1175, 13, 13)
};
static uint32_t BCMI_QTC_XGXS_DSC_SM_CTL2r_fields[] =
{
    /* EEE_LFSR_CNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(444, 12, 0)
};
static uint32_t BCMI_QTC_XGXS_DSC_SM_CTL3r_fields[] =
{
    /* MEASURE_LFSR_CNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(688, 12, 0)
};
static uint32_t BCMI_QTC_XGXS_DSC_SM_CTL4r_fields[] =
{
    /* ACQ_CDR_TIMEOUT:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1, 4, 0),
    /* CDR_SETTLE_TIMEOUT:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(166, 9, 5),
    /* HW_TUNE_TIMEOUT:10:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(534, 14, 10)
};
static uint32_t BCMI_QTC_XGXS_DSC_SM_CTL5r_fields[] =
{
    /* MEASURE_TIMEOUT:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(689, 4, 0),
    /* EEE_ACQ_CDR_TIMEOUT:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(436, 9, 5),
    /* EEE_CDR_SETTLE_TIMEOUT:10:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(440, 14, 10)
};
static uint32_t BCMI_QTC_XGXS_DSC_SM_CTL6r_fields[] =
{
    /* EEE_HW_TUNE_TIMEOUT:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(443, 4, 0),
    /* SLICER_CAL_TIMEOUT:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1099, 9, 5),
    /* EEE_ANA_PWR_TIMEOUT:10:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(437, 14, 10)
};
static uint32_t BCMI_QTC_XGXS_DSC_SM_CTL7r_fields[] =
{
    /* CDR_BWSEL_INTEG_ACQCDR:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(146, 3, 0),
    /* CDR_BWSEL_INTEG_EEE_ACQCDR:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(147, 7, 4),
    /* CDR_BWSEL_INTEG_NORM:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(148, 11, 8),
    /* CDR_BWSEL_PROP_ACQCDR:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(149, 13, 12),
    /* CDR_BWSEL_PROP_NORM:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(151, 15, 14)
};
static uint32_t BCMI_QTC_XGXS_DSC_SM_CTL8r_fields[] =
{
    /* PHASE_ERR_OFFSET:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(838, 3, 0),
    /* EEE_PHASE_ERR_OFFSET:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(448, 7, 4),
    /* PHASE_ERR_OFFSET_EN:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(839, 9, 8),
    /* EEE_PHASE_ERR_OFFSET_EN:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(449, 11, 10),
    /* CDR_BWSEL_PROP_EEE_ACQCDR:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(150, 15, 14)
};
static uint32_t BCMI_QTC_XGXS_DSC_SM_CTL9r_fields[] =
{
    /* RX_RESTART_PMD:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1037, 0, 0),
    /* RX_RESTART_PMD_HOLD:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1038, 1, 1),
    /* DCOFF_CAL_TIMEOUT:10:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(342, 14, 10)
};
static uint32_t BCMI_QTC_XGXS_DSC_SM_STS_DSC_LOCKr_fields[] =
{
    /* RX_DSC_LOCK:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1003, 0, 0),
    /* MEAS_INCOMPLETE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(690, 1, 1),
    /* SLICER_CAL_DONE:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1097, 2, 2),
    /* EEE_MEASURE_CNT:7:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(445, 15, 7)
};
static uint32_t BCMI_QTC_XGXS_DSC_SM_STS_DSC_STr_fields[] =
{
    /* DSC_SM_GP_UC_REQ:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(427, 5, 0),
    /* CDR_LM_OUTOFLOCK:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(160, 6, 6),
    /* DSC_SM_READY_FOR_CMD:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(428, 7, 7),
    /* DSC_SM_SCRATCH:8:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(429, 10, 8),
    /* DSC_STATE:11:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(430, 15, 11)
};
static uint32_t BCMI_QTC_XGXS_DSC_SM_STS_DSC_ST_EEE_ONE_HOTr_fields[] =
{
    /* DSC_STATE_EEE_ONE_HOT:0:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(431, 6, 0)
};
static uint32_t BCMI_QTC_XGXS_DSC_SM_STS_DSC_ST_ONE_HOTr_fields[] =
{
    /* DSC_STATE_ONE_HOT:0:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(432, 11, 0)
};
static uint32_t BCMI_QTC_XGXS_DSC_SM_STS_RESTARTr_fields[] =
{
    /* RESTART_PI_EXT_MODE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(959, 0, 0),
    /* RESTART_SIGDET:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(961, 1, 1),
    /* RESTART_PMD_RESTART:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(960, 2, 2),
    /* EEE_QUIET_FROM_EEE_STATES:3:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(450, 3, 3)
};
static uint32_t BCMI_QTC_XGXS_DSC_TRNSUM_CTL1r_fields[] =
{
    /* TRNSUM_TAP_RANGE_SEL:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1202, 3, 2),
    /* CDR_QPHASE_MULT_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(165, 4, 4),
    /* TRNSUM_EYE_CLOSURE_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1183, 5, 5),
    /* TRNSUM_GAIN:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1189, 7, 6),
    /* TRNSUM_EDGE_PATTERN_EN:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1178, 8, 8),
    /* TRNSUM_PATTERN_FULL_CHECK_OFF:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1197, 9, 9),
    /* TRNSUM_INV_PATTERN_EN:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1191, 10, 10),
    /* TRNSUM_RANDOM_TAPSEL_DISABLE:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1200, 11, 11),
    /* TRNSUM_ERR_SEL:12:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1181, 14, 12),
    /* TRNSUM_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1179, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_DSC_TRNSUM_CTL2r_fields[] =
{
    /* TRNSUM_PATTERN_BIT_EN:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1196, 7, 0),
    /* TRNSUM_PATTERN:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1195, 15, 8)
};
static uint32_t BCMI_QTC_XGXS_DSC_TRNSUM_CTL3r_fields[] =
{
    /* TRNSUM_TAP_SIGN:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1203, 7, 0),
    /* TRNSUM_TAP_EN:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1201, 15, 8)
};
static uint32_t BCMI_QTC_XGXS_DSC_TRNSUM_CTL4r_fields[] =
{
    /* TRNSUM_UNSIGNED_CORR:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1204, 0, 0),
    /* TRNSUM_UNSIGNED_FLIP:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1205, 1, 1),
    /* TDR_BIT_SEL:2:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1148, 6, 2),
    /* TDR_TRNSUM_EN:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1151, 7, 7),
    /* TDR_CYCLE_SEL:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1150, 11, 8),
    /* TDR_CYCLE_BIN:12:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1149, 15, 12)
};
static uint32_t BCMI_QTC_XGXS_DSC_TRNSUM_CTL5r_fields[] =
{
    /* TRNSUM_CLR_SC:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1176, 0, 0),
    /* TRNSUM_DISABLE_SM_CLEAR:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1177, 1, 1),
    /* TRNSUM_PATTERN_MATCH_SEL:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1198, 3, 2),
    /* TRNSUM_EYE_CLOSE_PREV_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1182, 4, 4),
    /* TRNSUM_PRBS_SEL:5:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1199, 6, 5),
    /* SWAP_LMS_M1:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1115, 10, 10),
    /* SWAP_LMS_DATA:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1114, 11, 11),
    /* TRNSUM_EYE_CLOSURE_ERR_SEL:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1184, 13, 12),
    /* EDGE_COUNT_REFLESS_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(435, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_DSC_TRNSUM_STS1r_fields[] =
{
    /* TRNSUM_E_HIGH:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1185, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_DSC_TRNSUM_STS2r_fields[] =
{
    /* TRNSUM_E_LOW:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1186, 7, 0)
};
static uint32_t BCMI_QTC_XGXS_DSC_TRNSUM_STS3r_fields[] =
{
    /* TRNSUM_O_HIGH:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1193, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_DSC_TRNSUM_STS4r_fields[] =
{
    /* TRNSUM_O_LOW:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1194, 7, 0)
};
static uint32_t BCMI_QTC_XGXS_DSC_TRNSUM_STS5r_fields[] =
{
    /* TRNSUM_HIGH:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1190, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_DSC_TRNSUM_STS6r_fields[] =
{
    /* TRNSUM_LOW:0:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1192, 9, 0)
};
static uint32_t BCMI_QTC_XGXS_DSC_UC_CTLr_fields[] =
{
    /* UC_DSC_GP_UC_REQ:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1353, 5, 0),
    /* UC_DSC_ERROR_FOUND:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1352, 6, 6),
    /* UC_DSC_READY_FOR_CMD:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1354, 7, 7),
    /* UC_DSC_SUPP_INFO:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1356, 15, 8)
};
static uint32_t BCMI_QTC_XGXS_DSC_VGA_CTLr_fields[] =
{
    /* VGA_P1_ACC_CLR:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1403, 0, 0),
    /* VGA_ACC_HYS_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1389, 1, 1),
    /* VGA_UPDATE_STYLE:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1409, 3, 2),
    /* VGA_AFFECTED_BY_DFE1:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1390, 4, 4),
    /* VGA_UPDATE_GAIN:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1408, 7, 6),
    /* VGA_INV_P1:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1399, 8, 8),
    /* VGA_INV_M1:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1398, 9, 9),
    /* VGA_ERR_GAIN:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1395, 11, 10),
    /* VGA_P1_GRADIENT_INVERT:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1404, 12, 12),
    /* VGA_ERR_SEL:13:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1396, 14, 13),
    /* VGA_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1393, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_DSC_VGA_P1EYEDIAG_STSr_fields[] =
{
    /* VGA_BIN:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1391, 5, 0),
    /* VGA_WANTS_TO_GO_LOW:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1410, 6, 6),
    /* P1_EYEDIAG_BIN:8:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(788, 13, 8),
    /* P1_WANTS_TO_GO_LOW:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(799, 14, 14),
    /* P1_WANTS_TO_GO_HIGH:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(798, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_DSC_VGA_P1_MISC_CTLr_fields[] =
{
    /* VGA_HWTUNE_MIN:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1397, 5, 0),
    /* VGA_OP_SHORT_OFFCAL:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1401, 6, 6),
    /* VGA_OP_SHORT_NORM:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1400, 7, 7),
    /* P1_HWTUNE_MIN:10:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(791, 15, 10)
};
static uint32_t BCMI_QTC_XGXS_DSC_VGA_PAT_EYEDIAG_CTLr_fields[] =
{
    /* VGA_PATTERN:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1405, 3, 0),
    /* VGA_PATTERN_BIT_EN:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1406, 7, 4),
    /* P1_EYEDIAG_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(789, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_DSC_VGA_TAP_BINr_fields[] =
{
    /* VGA1_CTRL_BIN:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1384, 3, 0),
    /* VGA2_CTRL_BIN:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1385, 7, 4),
    /* VGA3_CTRL_BIN:8:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1386, 11, 8)
};
static uint32_t BCMI_QTC_XGXS_ERRMASKr_fields[] =
{
    /* ERROR_MASK:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(497, 7, 0)
};
static uint32_t BCMI_QTC_XGXS_ERR_GENr_fields[] =
{
    /* ERRGEN_EN:0:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(496, 3, 0)
};
static uint32_t BCMI_QTC_XGXS_GBOX_STSr_fields[] =
{
    /* GBOX_UNDERRUN_ERR:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(511, 0, 0),
    /* GBOX_OVERFLOW_ERR:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(510, 1, 1)
};
static uint32_t BCMI_QTC_XGXS_IGNORE_LNK_TMR_TYPEr_fields[] =
{
    /* IGNORE_LINK_TIMER_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(539, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_LNK_FAIL_INHBT_TMR_NOT_CL72_TYPEr_fields[] =
{
    /* LINK_FAIL_INHIBIT_TIMER_NCL72_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(571, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_LNK_UP_TYPEr_fields[] =
{
    /* LINK_UP_TIMER_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(586, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_LN_ADDR0r_fields[] =
{
    /* RX_LANE_ADDR_0:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1007, 4, 0),
    /* TX_LANE_ADDR_0:8:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1271, 12, 8)
};
static uint32_t BCMI_QTC_XGXS_LN_ADDR1r_fields[] =
{
    /* RX_LANE_ADDR_1:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1008, 4, 0),
    /* TX_LANE_ADDR_1:8:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1272, 12, 8)
};
static uint32_t BCMI_QTC_XGXS_LN_ADDR2r_fields[] =
{
    /* RX_LANE_ADDR_2:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1009, 4, 0),
    /* TX_LANE_ADDR_2:8:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1273, 12, 8)
};
static uint32_t BCMI_QTC_XGXS_LN_ADDR3r_fields[] =
{
    /* RX_LANE_ADDR_3:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1010, 4, 0),
    /* TX_LANE_ADDR_3:8:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1274, 12, 8)
};
static uint32_t BCMI_QTC_XGXS_MAIN_DEVINPKG5r_fields[] =
{
    /* CLAUSE22:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(288, 0, 0),
    /* PMA_PMD:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(875, 1, 1),
    /* WIS:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1411, 2, 2),
    /* PCS_XS:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(826, 3, 3),
    /* PHY_XS:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(841, 4, 4),
    /* DTE_XS:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(433, 5, 5),
    /* TC:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1147, 6, 6),
    /* AN:7:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(43, 7, 7)
};
static uint32_t BCMI_QTC_XGXS_MAIN_LN_SWPr_fields[] =
{
    /* LOG0_TO_PHY_TX_LNSWAP_SEL:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(627, 1, 0),
    /* LOG1_TO_PHY_TX_LNSWAP_SEL:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(629, 3, 2),
    /* LOG2_TO_PHY_TX_LNSWAP_SEL:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(631, 5, 4),
    /* LOG3_TO_PHY_TX_LNSWAP_SEL:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(633, 7, 6),
    /* LOG0_TO_PHY_RX_LNSWAP_SEL:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(626, 9, 8),
    /* LOG1_TO_PHY_RX_LNSWAP_SEL:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(628, 11, 10),
    /* LOG2_TO_PHY_RX_LNSWAP_SEL:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(630, 13, 12),
    /* LOG3_TO_PHY_RX_LNSWAP_SEL:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(632, 15, 14)
};
static uint32_t BCMI_QTC_XGXS_MAIN_LPBK_CTLr_fields[] =
{
    /* LOCAL_PCS_LOOPBACK_ENABLE:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(623, 3, 0),
    /* REMOTE_PCS_LOOPBACK_ENABLE:8:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(954, 11, 8)
};
static uint32_t BCMI_QTC_XGXS_MAIN_MDIO_BCSTr_fields[] =
{
    /* MULTIPRTS_EN:7:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(771, 10, 7),
    /* PRTAD_BCST:11:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(926, 15, 11)
};
static uint32_t BCMI_QTC_XGXS_MAIN_SERDESIDr_fields[] =
{
    /* MODEL_NUMBER:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(768, 5, 0),
    /* TECH_PROC:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1152, 8, 6),
    /* BONDING:9:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(129, 10, 9),
    /* REV_NUMBER:11:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(976, 13, 11),
    /* REV_LETTER:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(975, 15, 14)
};
static uint32_t BCMI_QTC_XGXS_MAIN_SETUPr_fields[] =
{
    /* MASTER_PORT_NUM:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(672, 1, 0),
    /* PLL_RESET_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(869, 2, 2),
    /* SINGLE_PORT_MODE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1094, 3, 3),
    /* MAC_TO_PCS_LANE_MAP_SEL_SGMII:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(667, 4, 4),
    /* PRESERVE_PREAMBLE:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(925, 5, 5),
    /* MAP_LF_TO_LINK_STATUS:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(668, 6, 6),
    /* MAP_RF_TO_LINK_STATUS:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(669, 7, 7),
    /* CL37_10G_VCO:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(181, 8, 8),
    /* DISABLE_XGMII_TO_GMII_ERR_HANDLING:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(420, 9, 9),
    /* REFCLK_SEL:13:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(942, 15, 13)
};
static uint32_t BCMI_QTC_XGXS_MAIN_SHIM_FF_THRr_fields[] =
{
    /* SHIM_FF_THRESHOLD_10M:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1061, 3, 0),
    /* SHIM_FF_THRESHOLD_100M:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1060, 7, 4),
    /* SHIM_FF_THRESHOLD_1G:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1062, 11, 8),
    /* SHIM_FF_THRESHOLD_2P5G:12:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1063, 15, 12)
};
static uint32_t BCMI_QTC_XGXS_MAIN_SYNCE_CTLr_fields[] =
{
    /* SYNCE_MODE0_PHY_LN0:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1126, 1, 0),
    /* SYNCE_MODE1_PHY_LN0:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1130, 3, 2),
    /* SYNCE_MODE0_PHY_LN1:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1127, 5, 4),
    /* SYNCE_MODE1_PHY_LN1:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1131, 7, 6),
    /* SYNCE_MODE0_PHY_LN2:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1128, 9, 8),
    /* SYNCE_MODE1_PHY_LN2:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1132, 11, 10),
    /* SYNCE_MODE0_PHY_LN3:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1129, 13, 12),
    /* SYNCE_MODE1_PHY_LN3:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1133, 15, 14)
};
static uint32_t BCMI_QTC_XGXS_MAIN_SYNCE_DIVISOR0_PHY_LN0r_fields[] =
{
    /* SYNCE_DIVISOR0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1122, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_MAIN_SYNCE_DIVISOR1_PHY_LN1r_fields[] =
{
    /* SYNCE_DIVISOR1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1123, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_MAIN_SYNCE_DIVISOR2_PHY_LN2r_fields[] =
{
    /* SYNCE_DIVISOR2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1124, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_MAIN_SYNCE_DIVISOR3_PHY_LN3r_fields[] =
{
    /* SYNCE_DIVISOR3:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1125, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_MAIN_TICK_CTL0r_fields[] =
{
    /* TICK_DENOMINATOR:2:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1166, 11, 2),
    /* TICK_NUMERATOR_LOWER:12:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1167, 15, 12)
};
static uint32_t BCMI_QTC_XGXS_MAIN_TICK_CTL1r_fields[] =
{
    /* TICK_NUMERATOR_UPPER:0:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1168, 14, 0),
    /* TICK_OVERRIDE:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1169, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_MAIN_UNIMAC_SHIM_CLKr_fields[] =
{
    /* SHIM_TX_CLK_GATE_DISABLE:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1065, 3, 0),
    /* SHIM_RX_CLK_GATE_DISABLE:4:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1064, 7, 4)
};
static uint32_t BCMI_QTC_XGXS_MASKDATAr_fields[] =
{
    /* MASKDATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(670, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_MDIO_AERr_fields[] =
{
    /* MDIO_AER:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(674, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_MDIO_BCST_PORT_ADDRr_fields[] =
{
    /* MDIO_BRCST_PORT_ADDR:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(676, 4, 0),
    /* MDIO_DRV_COMCLK:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(684, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_MDIO_MMD_SELr_fields[] =
{
    /* MDIO_DEV_CL22_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(679, 0, 0),
    /* MDIO_DEV_PMD_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(683, 2, 2),
    /* MDIO_DEV_AN_EN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(678, 3, 3),
    /* MDIO_DEV_PHY_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(682, 4, 4),
    /* MDIO_DEV_DTE_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(680, 5, 5),
    /* MDIO_DEV_PCS_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(681, 6, 6),
    /* MDIO_MULTI_MMDS_EN:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(686, 14, 14),
    /* MDIO_MULTI_PRTS_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(687, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_MISCr_fields[] =
{
    /* ENABLE_TX_LANE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(454, 0, 0),
    /* RSTB_TX_LANE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(984, 1, 1),
    /* TX_FIFO_WATERMARK:2:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1270, 7, 2)
};
static uint32_t BCMI_QTC_XGXS_OUI_LWRr_fields[] =
{
    /* OUI_LOWER_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(784, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_OUI_UPRr_fields[] =
{
    /* OUI_UPPER_DATA:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(785, 7, 0)
};
static uint32_t BCMI_QTC_XGXS_PATGEN_SEQ0r_fields[] =
{
    /* PATT_GEN_SEQ_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(802, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PATGEN_SEQ1r_fields[] =
{
    /* PATT_GEN_SEQ_1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(803, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PATGEN_SEQ2r_fields[] =
{
    /* PATT_GEN_SEQ_2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(809, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PATGEN_SEQ3r_fields[] =
{
    /* PATT_GEN_SEQ_3:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(810, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PATGEN_SEQ4r_fields[] =
{
    /* PATT_GEN_SEQ_4:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(811, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PATGEN_SEQ5r_fields[] =
{
    /* PATT_GEN_SEQ_5:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(812, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PATGEN_SEQ6r_fields[] =
{
    /* PATT_GEN_SEQ_6:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(813, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PATGEN_SEQ7r_fields[] =
{
    /* PATT_GEN_SEQ_7:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(814, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PATGEN_SEQ8r_fields[] =
{
    /* PATT_GEN_SEQ_8:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(815, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PATGEN_SEQ9r_fields[] =
{
    /* PATT_GEN_SEQ_9:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(816, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PATGEN_SEQ_10r_fields[] =
{
    /* PATT_GEN_SEQ_10:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(804, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PATGEN_SEQ_11r_fields[] =
{
    /* PATT_GEN_SEQ_11:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(805, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PATGEN_SEQ_12r_fields[] =
{
    /* PATT_GEN_SEQ_12:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(806, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PATGEN_SEQ_13r_fields[] =
{
    /* PATT_GEN_SEQ_13:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(807, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PATGEN_SEQ_14r_fields[] =
{
    /* PATT_GEN_SEQ_14:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(808, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PAYLOADBYTESr_fields[] =
{
    /* BYTE0:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(131, 7, 0),
    /* BYTE1:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(132, 15, 8)
};
static uint32_t BCMI_QTC_XGXS_PCS_CTLr_fields[] =
{
    /* DISPARITY_ERR_NOT_CAUSE_LOSS_SYNC:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(421, 0, 0),
    /* RUNNING_DISPARITY_ERR_MSK:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(987, 1, 1),
    /* LPI_ENABLE:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(642, 2, 2),
    /* CL36BYTEDELETEMODE:3:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(168, 4, 3),
    /* CL36_RXSM_DEBUG_SP_SEL:5:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(174, 6, 5),
    /* SYNC_ACQ_STATUS_DEBUG_SP_SEL:7:8 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1134, 8, 7)
};
static uint32_t BCMI_QTC_XGXS_PCS_LATCH_STSr_fields[] =
{
    /* SYNC_STATUS_LL_SP0:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1139, 0, 0),
    /* SYNC_STATUS_LH_SP0:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1135, 1, 1),
    /* LINK_STATUS_LL_SP0:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(578, 2, 2),
    /* LINK_STATUS_LH_SP0:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(574, 3, 3),
    /* SYNC_STATUS_LL_SP1:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1140, 4, 4),
    /* SYNC_STATUS_LH_SP1:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1136, 5, 5),
    /* LINK_STATUS_LL_SP1:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(579, 6, 6),
    /* LINK_STATUS_LH_SP1:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(575, 7, 7),
    /* SYNC_STATUS_LL_SP2:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1141, 8, 8),
    /* SYNC_STATUS_LH_SP2:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1137, 9, 9),
    /* LINK_STATUS_LL_SP2:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(580, 10, 10),
    /* LINK_STATUS_LH_SP2:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(576, 11, 11),
    /* SYNC_STATUS_LL_SP3:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1142, 12, 12),
    /* SYNC_STATUS_LH_SP3:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1138, 13, 13),
    /* LINK_STATUS_LL_SP3:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(581, 14, 14),
    /* LINK_STATUS_LH_SP3:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(577, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_PCS_LIVE_STSr_fields[] =
{
    /* SYNC_STATUS_SP0:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1143, 0, 0),
    /* LINK_STATUS_SP0:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(582, 1, 1),
    /* SYNC_STATUS_SP1:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1144, 2, 2),
    /* LINK_STATUS_SP1:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(583, 3, 3),
    /* SYNC_STATUS_SP2:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1145, 4, 4),
    /* LINK_STATUS_SP2:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(584, 5, 5),
    /* SYNC_STATUS_SP3:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1146, 6, 6),
    /* LINK_STATUS_SP3:7:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(585, 7, 7)
};
static uint32_t BCMI_QTC_XGXS_PHYID2r_fields[] =
{
    /* REGID1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(949, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PHYID3r_fields[] =
{
    /* REGID2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(950, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PKTGENCTL1r_fields[] =
{
    /* TX_PORT_SEL:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1334, 3, 0),
    /* RX_PORT_SEL:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1036, 7, 4),
    /* LPI_EN:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(641, 8, 8),
    /* CLR_CRCCNT:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(293, 9, 9),
    /* RX_BUS_TYPE:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(994, 10, 10),
    /* RX_PKT_CHECK_EN:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1033, 11, 11),
    /* NUMBER_PKT:12:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(772, 15, 12)
};
static uint32_t BCMI_QTC_XGXS_PKTGENCTL2r_fields[] =
{
    /* IPG_SIZE:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(542, 4, 0),
    /* PKT_SIZE:5:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(845, 10, 5),
    /* PAYLOAD_TYPE:11:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(819, 13, 11),
    /* TX_BUS_TYPE:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1253, 14, 14),
    /* PKTGEN_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(844, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_PKT_CTRS_X4_SP0_RXPKTCNT_Lr_fields[] =
{
    /* RXPKTCNT_L:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(989, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PKT_CTRS_X4_SP0_RXPKTCNT_Ur_fields[] =
{
    /* RXPKTCNT_U:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(990, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PKT_CTRS_X4_SP0_TXPKTCNT_Lr_fields[] =
{
    /* TXPKTCNT_L:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1249, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PKT_CTRS_X4_SP0_TXPKTCNT_Ur_fields[] =
{
    /* TXPKTCNT_U:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1250, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PKT_CTRS_X4_SP1_RXPKTCNT_Lr_fields[] =
{
    /* RXPKTCNT_L:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(989, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PKT_CTRS_X4_SP1_RXPKTCNT_Ur_fields[] =
{
    /* RXPKTCNT_U:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(990, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PKT_CTRS_X4_SP1_TXPKTCNT_Lr_fields[] =
{
    /* TXPKTCNT_L:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1249, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PKT_CTRS_X4_SP1_TXPKTCNT_Ur_fields[] =
{
    /* TXPKTCNT_U:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1250, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PKT_CTRS_X4_SP2_RXPKTCNT_Lr_fields[] =
{
    /* RXPKTCNT_L:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(989, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PKT_CTRS_X4_SP2_RXPKTCNT_Ur_fields[] =
{
    /* RXPKTCNT_U:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(990, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PKT_CTRS_X4_SP2_TXPKTCNT_Lr_fields[] =
{
    /* TXPKTCNT_L:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1249, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PKT_CTRS_X4_SP2_TXPKTCNT_Ur_fields[] =
{
    /* TXPKTCNT_U:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1250, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PKT_CTRS_X4_SP3_RXPKTCNT_Lr_fields[] =
{
    /* RXPKTCNT_L:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(989, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PKT_CTRS_X4_SP3_RXPKTCNT_Ur_fields[] =
{
    /* RXPKTCNT_U:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(990, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PKT_CTRS_X4_SP3_TXPKTCNT_Lr_fields[] =
{
    /* TXPKTCNT_L:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1249, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PKT_CTRS_X4_SP3_TXPKTCNT_Ur_fields[] =
{
    /* TXPKTCNT_U:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1250, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PLL_CALCTL0r_fields[] =
{
    /* CALIB_STEP_TIME:0:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(136, 12, 0),
    /* CAL_TH:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(143, 15, 14)
};
static uint32_t BCMI_QTC_XGXS_PLL_CALCTL1r_fields[] =
{
    /* FREQDET_TIME:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(505, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PLL_CALCTL2r_fields[] =
{
    /* CALIB_CAP_CHARGE_TIME:0:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(134, 11, 0)
};
static uint32_t BCMI_QTC_XGXS_PLL_CALCTL3r_fields[] =
{
    /* FREQDET_WIN:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(507, 7, 0),
    /* FREQDET_TIME_MSB:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(506, 9, 9),
    /* DEBUG_CLR:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(349, 10, 10),
    /* ACCEL_EN:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(0, 11, 11),
    /* EXT_STATE:12:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(503, 15, 12)
};
static uint32_t BCMI_QTC_XGXS_PLL_CALCTL4r_fields[] =
{
    /* EXT_RANGE:0:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(500, 6, 0),
    /* EN_CALIB_N:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(466, 8, 8),
    /* CALIB_START:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(135, 9, 9),
    /* CAP_DELAY:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(145, 10, 10),
    /* CAL_PAUSE_REL:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(141, 11, 11),
    /* CAL_PAUSE_EN:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(140, 12, 12),
    /* PLL_FORCE_CAP_PASS:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(853, 13, 13),
    /* PLL_FORCE_CAP_PASS_EN:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(854, 14, 14),
    /* HALFSTEP_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(512, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_PLL_CALCTL5r_fields[] =
{
    /* PLLFORCE_FDONE_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(848, 0, 0),
    /* PLLFORCE_FDONE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(847, 1, 1),
    /* PLL_LOCK_FRC:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(857, 2, 2),
    /* PLL_LOCK_FRC_VAL:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(858, 3, 3),
    /* LKDT_BYP:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(591, 4, 4),
    /* AUTOCAL_CNT:5:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(107, 7, 5),
    /* AUTOCAL_EN:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(108, 8, 8),
    /* VCO_RST_EN:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1381, 12, 12),
    /* LKDT_PAUSE_REL:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(593, 13, 13),
    /* LKDT_PAUSE_EN:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(592, 14, 14),
    /* PLL_SEQ_START:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(870, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_PLL_CALCTL6r_fields[] =
{
    /* PLLPON_SEL:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(850, 1, 1),
    /* VCOPON_SEL:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1373, 3, 3),
    /* VCOBUFPON_SEL:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1367, 5, 5),
    /* VCORANGE_SEL:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1374, 6, 6),
    /* BAND_IQBUF_SEL:7:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(113, 7, 7)
};
static uint32_t BCMI_QTC_XGXS_PLL_CALSTS0r_fields[] =
{
    /* PLL_RANGE:0:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(868, 6, 0),
    /* PLL_LOCK_BAR_STKY:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(856, 8, 8),
    /* PLL_LOCK:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(855, 9, 9),
    /* CAL_VALID:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(144, 10, 10),
    /* CAL_STATE:11:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(142, 14, 11),
    /* PLL_FAIL_STKY:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(852, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_PLL_CALSTS1r_fields[] =
{
    /* CALREF_COUNTER:0:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(137, 12, 0),
    /* LKDTVCO_COUNTER_MSB:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(590, 14, 14),
    /* LKDTREF_COUNTER_MSB:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(588, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_PLL_CALSTS2r_fields[] =
{
    /* CALVCO_COUNTER:0:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(139, 12, 0),
    /* BAND_IQBUF_MUX:13:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(112, 15, 13)
};
static uint32_t BCMI_QTC_XGXS_PLL_CALSTS3r_fields[] =
{
    /* LKDTREF_COUNTER:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(587, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PLL_CALSTS4r_fields[] =
{
    /* LKDTVCO_COUNTER:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(589, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PLL_CALSTS5r_fields[] =
{
    /* CALSTATE_ONEHOT:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(138, 9, 0),
    /* VCOBUFPON_MUX:10:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1366, 13, 10)
};
static uint32_t BCMI_QTC_XGXS_PLL_CALSTS6r_fields[] =
{
    /* PLLPON_MUX:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(849, 3, 0),
    /* VCOPON_MUX:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1372, 7, 4),
    /* VCO_RANGE_MUX:8:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1380, 14, 8),
    /* PLL_PWRDN_OR:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(867, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_PLL_CTL0r_fields[] =
{
    /* PLL_SPARE_0_0:0:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(872, 6, 0),
    /* LC_REFCLK_ADJ_1_0:7:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(563, 8, 7),
    /* RPAR:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(982, 11, 9),
    /* PLL_SPARE_0_1:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(873, 12, 12),
    /* TERM_CM_EN:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1154, 13, 13),
    /* CPAR:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(317, 15, 14)
};
static uint32_t BCMI_QTC_XGXS_PLL_CTL1r_fields[] =
{
    /* CURR_SEL:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(330, 3, 0),
    /* PLL_SPARE_1_0:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(874, 4, 4),
    /* EN_8P5G_VCO:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(465, 5, 5),
    /* VCO_RANGE:6:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1379, 12, 6),
    /* ENB_8T:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(457, 13, 13),
    /* ENB_10T:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(455, 14, 14),
    /* EN_HCUR_VCO:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(474, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_PLL_CTL2r_fields[] =
{
    /* VCO_PON:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1378, 3, 0),
    /* EN_8P5G:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(464, 4, 4),
    /* CALIB_ADJ:5:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(133, 7, 5),
    /* EN_CMOS_REFCLK_CH_HIZ:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(470, 8, 8),
    /* PLL_CLKVCO_CAL_INVERT:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(851, 9, 9),
    /* VCOBUF_PON:10:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1368, 13, 10),
    /* EN_I4IQBUF:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(478, 15, 14)
};
static uint32_t BCMI_QTC_XGXS_PLL_CTL3r_fields[] =
{
    /* BAND_IQBUF_CTR:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(111, 2, 0),
    /* ENB_16T:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(456, 3, 3),
    /* EN_TEST_FRAC_CLK:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(491, 4, 4),
    /* EN_CML_REFOUT_OVERWR:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(469, 5, 5),
    /* EN_CMOS_REFOUT_OVERWR:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(471, 6, 6),
    /* EN_RCLK_REFOUT:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(483, 7, 7),
    /* PLLCLKSEL:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(846, 8, 8),
    /* REF_CML_PD:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(947, 9, 9),
    /* REF_CMOS_HZ:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(948, 10, 10),
    /* REF_CML_CURX2:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(946, 11, 11),
    /* CP_BIAS:12:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(318, 14, 12),
    /* EN_MMD_HALFRATE:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(479, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_PLL_CTL4r_fields[] =
{
    /* LC_REFCLK_ADJ_3_2:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(564, 1, 0),
    /* CP_OPAMP_BIAS:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(319, 3, 2),
    /* CMOS_TPORT_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(296, 4, 4),
    /* BIAS_VDD_SEL:5:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(125, 6, 5),
    /* VCO_HKVCO:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1376, 7, 7),
    /* BIAS_EN:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(123, 8, 8),
    /* VCO_TEST_CLK_EN:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1383, 9, 9),
    /* TEST_AMP:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1161, 11, 10),
    /* TEST_SEL:12:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1162, 14, 12)
};
static uint32_t BCMI_QTC_XGXS_PLL_CTL5r_fields[] =
{
    /* REFOUT_DIV_SEL:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(945, 2, 0),
    /* TEST_VC:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1164, 3, 3),
    /* TEST_SEL_OVERWRITE:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1163, 4, 4),
    /* TERM_SEL:5:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1158, 6, 5),
    /* PLL_PWRDN:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(866, 7, 7),
    /* EN_REFOUT_DIV:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(485, 8, 8),
    /* PWDB_EXTR_D2C:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(927, 9, 9),
    /* REFDIV_TEST_SEL:10:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(944, 12, 10)
};
static uint32_t BCMI_QTC_XGXS_PLL_CTL6r_fields[] =
{
    /* PLL_PON:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(865, 3, 0),
    /* VCO_GM_BOOST:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1375, 5, 4),
    /* VCO_I_BOOST:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1377, 7, 6),
    /* PFD_OFFSET_ENLARGE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(835, 8, 8),
    /* PLL_SPARE6_1:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(871, 9, 9),
    /* PFD_OFFSET:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(834, 11, 10),
    /* I_NDIV_FRAC_L:12:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(545, 15, 12)
};
static uint32_t BCMI_QTC_XGXS_PLL_CTL7r_fields[] =
{
    /* I_NDIV_FRAC_H:0:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(544, 13, 0)
};
static uint32_t BCMI_QTC_XGXS_PLL_CTL8r_fields[] =
{
    /* I_NDIV_INT:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(546, 9, 0),
    /* CML_REFCLK_BIAS:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(295, 11, 10),
    /* VCOFB_DIV:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1371, 13, 12),
    /* I_PLL_SDM_PWRDNB:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(548, 14, 14),
    /* I_NDIV_DITHER_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(543, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_PLL_CTL9r_fields[] =
{
    /* MMD_RESETB:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(767, 0, 0),
    /* I_PLL_FRAC_MODE:1:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(547, 2, 1),
    /* SEL_FP3CAP:3:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1047, 6, 3),
    /* VCO_SUPPLY_ADJ:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1382, 7, 7),
    /* BIAS_DIV_CTRL:8:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(122, 10, 8),
    /* BIAS_IQ_CTRL:11:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(124, 13, 11),
    /* CML_REFCLK_ADJ:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(294, 15, 14)
};
static uint32_t BCMI_QTC_XGXS_PLL_CTL_10r_fields[] =
{
    /* REFCLK_IN_BIAS:0:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 5, 0)
};
static uint32_t BCMI_QTC_XGXS_PLL_INTr_fields[] =
{
    /* REFCLK_DIV4_FRC_VAL:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(939, 0, 0),
    /* REFCLK_DIV2_FRC_VAL:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(938, 1, 1),
    /* REFCLK_DIV_FRC:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(940, 2, 2),
    /* REFCLK_TERM_FRC:3:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(943, 3, 3)
};
static uint32_t BCMI_QTC_XGXS_PLL_STSr_fields[] =
{
    /* AFE_REV_ID:0:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(2, 3, 0)
};
static uint32_t BCMI_QTC_XGXS_PMA_CTLr_fields[] =
{
    /* RSTB_LANE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(983, 0, 0),
    /* RX_GBOX_AFRST_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1006, 1, 1),
    /* OS_MODE:3:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(781, 6, 3)
};
static uint32_t BCMI_QTC_XGXS_PMD_CORE_MODE_STSr_fields[] =
{
    /* PMD_CORE_MODE:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(877, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PMD_X1_CTLr_fields[] =
{
    /* CORE_DP_H_RSTB:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(309, 0, 0),
    /* POR_H_RSTB:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(900, 1, 1),
    /* PRAM_ABILITY:8:8 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(902, 8, 8)
};
static uint32_t BCMI_QTC_XGXS_PMD_X1_LATCH_STSr_fields[] =
{
    /* PLL_LOCK_LL:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(860, 0, 0),
    /* PLL_LOCK_LH:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(859, 1, 1)
};
static uint32_t BCMI_QTC_XGXS_PMD_X1_MODEr_fields[] =
{
    /* CORE_MODE:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(313, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PMD_X1_OVRRr_fields[] =
{
    /* PLL_LOCK_OVRD:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(861, 0, 0),
    /* CORE_MODE_OEN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(314, 1, 1),
    /* CORE_DP_H_RSTB_OEN:2:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(310, 2, 2)
};
static uint32_t BCMI_QTC_XGXS_PMD_X1_STSr_fields[] =
{
    /* PLL_LOCK_STS:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(862, 0, 0)
};
static uint32_t BCMI_QTC_XGXS_PMD_X4_CTLr_fields[] =
{
    /* LN_RX_DP_H_RSTB:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(600, 0, 0),
    /* LN_RX_H_RSTB:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(604, 1, 1),
    /* LN_TX_H_PWRDN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(614, 2, 2),
    /* LN_RX_H_PWRDN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(603, 3, 3),
    /* TX_OSR_MODE:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1291, 7, 4),
    /* TX_DISABLE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1258, 8, 8),
    /* RX_OSR_MODE:9:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1022, 12, 9),
    /* RX_DME_EN:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1001, 13, 13),
    /* LN_TX_DP_H_RSTB:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(611, 14, 14),
    /* LN_TX_H_RSTB:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(615, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_PMD_X4_EEE_CTLr_fields[] =
{
    /* TX_MODE:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1287, 1, 0),
    /* RX_MODE:2:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1019, 2, 2)
};
static uint32_t BCMI_QTC_XGXS_PMD_X4_EEE_STSr_fields[] =
{
    /* ENERGY_DETECT:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(458, 0, 0)
};
static uint32_t BCMI_QTC_XGXS_PMD_X4_LATCH_STSr_fields[] =
{
    /* RX_LOCK_LL:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1016, 0, 0),
    /* RX_LOCK_LH:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1015, 1, 1),
    /* SIGNAL_DETECT_LL:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1088, 2, 2),
    /* SIGNAL_DETECT_LH:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1087, 3, 3),
    /* RX_CLK_VLD_LL:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(996, 4, 4),
    /* RX_CLK_VLD_LH:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(995, 5, 5),
    /* TX_CLK_VLD_LL:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1255, 6, 6),
    /* TX_CLK_VLD_LH:7:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1254, 7, 7)
};
static uint32_t BCMI_QTC_XGXS_PMD_X4_MODEr_fields[] =
{
    /* LANE_MODE:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(558, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_PMD_X4_OVRRr_fields[] =
{
    /* RX_LOCK_OVRD:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1017, 0, 0),
    /* SIGNAL_DETECT_OVRD:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1089, 1, 1),
    /* RX_CLK_VLD_OVRD:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(997, 2, 2),
    /* LANE_MODE_OEN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(559, 3, 3),
    /* RX_OSR_MODE_OEN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1025, 4, 4),
    /* RX_DME_EN_OEN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1002, 5, 5),
    /* TX_DISABLE_OEN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1259, 6, 6),
    /* LN_RX_DP_H_RSTB_OEN:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(601, 7, 7),
    /* TX_CLK_VLD_OVRD:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1256, 8, 8),
    /* TX_OSR_MODE_OEN:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1294, 9, 9),
    /* LN_TX_DP_H_RSTB_OEN:10:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(612, 10, 10)
};
static uint32_t BCMI_QTC_XGXS_PMD_X4_STSr_fields[] =
{
    /* RX_LOCK_STS:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1018, 0, 0),
    /* SIGNAL_DETECT_STS:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1092, 1, 1),
    /* RX_CLK_VLD_STS:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(998, 2, 2),
    /* TX_CLK_VLD_STS:3:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1257, 3, 3)
};
static uint32_t BCMI_QTC_XGXS_REVID0r_fields[] =
{
    /* REVID_MODEL:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(969, 5, 0),
    /* REVID_PROCESS:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(972, 8, 6),
    /* REVID_BONDING:9:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(963, 10, 9),
    /* REVID_REV_NUMBER:11:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(974, 13, 11),
    /* REVID_REV_LETTER:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(973, 15, 14)
};
static uint32_t BCMI_QTC_XGXS_REVID1r_fields[] =
{
    /* REVID_EEE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(965, 0, 0),
    /* REVID_LLP:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(966, 1, 1),
    /* REVID_PIR:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(971, 2, 2),
    /* REVID_CL72:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(964, 3, 3),
    /* REVID_MICRO:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(968, 4, 4),
    /* REVID_MDIO:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(967, 5, 5),
    /* REVID_MULTIPLICITY:12:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(970, 15, 12)
};
static uint32_t BCMI_QTC_XGXS_REVID2r_fields[] =
{
    /* REVID2:0:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(962, 3, 0)
};
static uint32_t BCMI_QTC_XGXS_RST_CTL_CORE_DPr_fields[] =
{
    /* PMD_CORE_DP_H_RSTB_PKILL:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(876, 1, 1),
    /* SUP_RST_SEQ_FRC_VAL:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1113, 3, 3),
    /* SUP_RST_SEQ_FRC:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1112, 4, 4),
    /* PMD_MDIO_TRANS_PKILL:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(889, 5, 5),
    /* VCOCLK16_S_COMCLK_SEL:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1370, 7, 7),
    /* VCOCLK16_S_COMCLK_FRC_ON:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1369, 8, 8),
    /* PMD_VCOCLK16_VLD_FRC:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(898, 9, 9),
    /* PMD_VCOCLK16_VLD_FRC_VAL:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(899, 10, 10),
    /* DISABLE_ACK_TIMEOUT:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(416, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_RST_CTL_PMDr_fields[] =
{
    /* CORE_S_RSTB:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(316, 0, 0)
};
static uint32_t BCMI_QTC_XGXS_RST_SEQ_TMR_CTLr_fields[] =
{
    /* RST_SEQ_TIMER:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(986, 2, 0),
    /* PWRDN_SEQ_TIMER:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(928, 11, 9),
    /* RST_SEQ_DIS_FLT_MODE:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(985, 15, 14)
};
static uint32_t BCMI_QTC_XGXS_RXCOM_AFE_RST_PWRDN_OSR_MODE_PIN_STSr_fields[] =
{
    /* RX_OSR_MODE_PIN:0:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1026, 3, 0)
};
static uint32_t BCMI_QTC_XGXS_RXCOM_LN_CLK_RST_N_PWRDWN_CTLr_fields[] =
{
    /* RX_LN_DP_S_RSTB:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1013, 0, 0)
};
static uint32_t BCMI_QTC_XGXS_RXCOM_LN_DP_RST_ST_STSr_fields[] =
{
    /* RX_LANE_DP_RESET_STATE:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1011, 2, 0)
};
static uint32_t BCMI_QTC_XGXS_RXCOM_LN_RST_N_PWRDN_PIN_KILL_CTLr_fields[] =
{
    /* PMD_LN_RX_H_RSTB_PKILL:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(883, 0, 0),
    /* PMD_LN_RX_DP_H_RSTB_PKILL:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(881, 1, 1)
};
static uint32_t BCMI_QTC_XGXS_RXCOM_LN_RST_OCC_CTLr_fields[] =
{
    /* RX_LANE_REG_RESET_OCCURRED:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1012, 0, 0)
};
static uint32_t BCMI_QTC_XGXS_RXCOM_LN_S_RSTB_CTLr_fields[] =
{
    /* RX_LN_S_RSTB:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1014, 0, 0)
};
static uint32_t BCMI_QTC_XGXS_RXCOM_MCST_MASK_CTLr_fields[] =
{
    /* RX_MULTICAST_MASK_CONTROL:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1020, 0, 0)
};
static uint32_t BCMI_QTC_XGXS_RXCOM_OSR_MODE_CTLr_fields[] =
{
    /* RX_OSR_MODE_FRC_VAL:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1024, 3, 0),
    /* RX_OSR_MODE_FRC:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1023, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_RXCOM_OSR_MODE_STS_MC_MASKr_fields[] =
{
    /* RX_OSR_MODE:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1022, 3, 0),
    /* RX_MULTICAST_MASK_CONTROL_STATUS:4:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1021, 4, 4)
};
static uint32_t BCMI_QTC_XGXS_RXCOM_UC_ACK_LN_CTLr_fields[] =
{
    /* RX_UC_ACK_LANE_CFG_DONE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1039, 0, 0),
    /* RX_UC_ACK_LANE_DP_RESET:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1040, 1, 1)
};
static uint32_t BCMI_QTC_XGXS_RXTXCOM_AFE_RST_PWRDN_OSR_MODE_PIN_STSr_fields[] =
{
    /* OSR_MODE_PIN:0:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(779, 3, 0)
};
static uint32_t BCMI_QTC_XGXS_RXTXCOM_LN_CLK_RST_N_PWRDWN_CTLr_fields[] =
{
    /* LN_DP_S_RSTB:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(599, 0, 0)
};
static uint32_t BCMI_QTC_XGXS_RXTXCOM_LN_DP_RST_ST_STSr_fields[] =
{
    /* LANE_DP_RESET_STATE:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(557, 2, 0)
};
static uint32_t BCMI_QTC_XGXS_RXTXCOM_LN_RST_N_PWRDN_PIN_KILL_CTLr_fields[] =
{
    /* PMD_LN_H_RSTB_PKILL:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(880, 0, 0),
    /* PMD_LN_DP_H_RSTB_PKILL:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(879, 1, 1)
};
static uint32_t BCMI_QTC_XGXS_RXTXCOM_LN_RST_OCC_CTLr_fields[] =
{
    /* LANE_REG_RESET_OCCURRED:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(560, 0, 0)
};
static uint32_t BCMI_QTC_XGXS_RXTXCOM_LN_S_RSTB_CTLr_fields[] =
{
    /* LN_S_RSTB:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(610, 0, 0)
};
static uint32_t BCMI_QTC_XGXS_RXTXCOM_MCST_MASK_CTLr_fields[] =
{
    /* MULTICAST_MASK_CONTROL:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(769, 0, 0)
};
static uint32_t BCMI_QTC_XGXS_RXTXCOM_OSR_MODE_CTLr_fields[] =
{
    /* OSR_MODE_FRC_VAL:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(778, 3, 0),
    /* OSR_MODE_FRC:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(777, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_RXTXCOM_OSR_MODE_STS_MC_MASKr_fields[] =
{
    /* OSR_MODE:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(776, 3, 0),
    /* MULTICAST_MASK_CONTROL_STATUS:4:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(770, 4, 4)
};
static uint32_t BCMI_QTC_XGXS_RXTXCOM_UC_ACK_LN_CTLr_fields[] =
{
    /* UC_ACK_LANE_CFG_DONE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1347, 0, 0),
    /* UC_ACK_LANE_DP_RESET:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1348, 1, 1)
};
static uint32_t BCMI_QTC_XGXS_RX_AFE_RST_PWRDN_OSR_MODE_PIN_STSr_fields[] =
{
    /* AFE_RX_PWRDN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3, 0, 0),
    /* AFE_RX_RESET:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(6, 1, 1)
};
static uint32_t BCMI_QTC_XGXS_RX_CLK_N_RST_DBG_CTLr_fields[] =
{
    /* LN_RX_S_CLKGATE_FRC_ON:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(605, 0, 0),
    /* LN_RX_S_COMCLK_SEL:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(607, 1, 1),
    /* LN_RX_S_COMCLK_FRC_ON:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(606, 2, 2),
    /* PMD_RX_CLK_VLD_FRC:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(890, 3, 3),
    /* PMD_RX_CLK_VLD_FRC_VAL:4:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(891, 4, 4)
};
static uint32_t BCMI_QTC_XGXS_RX_LN_AFE_RST_PWRDWN_CTL_CTLr_fields[] =
{
    /* AFE_RX_PWRDN_FRC:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4, 0, 0),
    /* AFE_RX_PWRDN_FRC_VAL:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(5, 1, 1),
    /* AFE_RX_RESET_FRC:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(7, 2, 2),
    /* AFE_RX_RESET_FRC_VAL:3:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(8, 3, 3)
};
static uint32_t BCMI_QTC_XGXS_RX_LN_CLK_RST_N_PWRDWN_CTLr_fields[] =
{
    /* LN_RX_S_PWRDN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(608, 0, 0),
    /* AFE_SIGDET_PWRDN:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(11, 1, 1)
};
static uint32_t BCMI_QTC_XGXS_RX_LN_DBG_RST_CTLr_fields[] =
{
    /* LN_RX_S_RSTB:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(609, 0, 0),
    /* LN_RX_DP_S_RSTB:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(602, 1, 1),
    /* SIGDET_DP_RSTB_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1076, 2, 2)
};
static uint32_t BCMI_QTC_XGXS_RX_LN_RST_N_PWRDN_PIN_KILL_CTLr_fields[] =
{
    /* PMD_LN_RX_H_PWRDN_PKILL:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(882, 0, 0)
};
static uint32_t BCMI_QTC_XGXS_RX_PMD_LN_MODE_STSr_fields[] =
{
    /* PMD_LANE_MODE:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(878, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_RX_X4_CL49_CTL0_DEC_CTL0r_fields[] =
{
    /* CL49_RX_RF_ENABLE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(217, 0, 0),
    /* CL49_RX_LF_ENABLE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(216, 1, 1),
    /* LPI_ENABLE:2:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(642, 2, 2)
};
static uint32_t BCMI_QTC_XGXS_RX_X4_CL49_CTL0_PCS_CTL0r_fields[] =
{
    /* DISABLE_CL49_BERMON:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(418, 0, 0),
    /* BER_WINDOW_512:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(121, 1, 1),
    /* CL49_BER_LIMIT:2:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(203, 7, 2),
    /* DESCRAMBLERMODE:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(350, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_RX_X4_CL49_STS0_AM_LOCK_STSr_fields[] =
{
    /* AM_LOCK_CURRENT_STATE:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(37, 3, 0),
    /* AM_LOCK_HISTORY_STATE:4:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(38, 13, 4),
    /* AM_SEQUENCE_ERR:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(41, 14, 14),
    /* AM_SPACING_ERR:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(42, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_RX_X4_CL49_STS0_BARREL_SHIFTER_STr_fields[] =
{
    /* SHIFT_AMOUNT:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1059, 7, 0)
};
static uint32_t BCMI_QTC_XGXS_RX_X4_CL49_STS0_BERCNTr_fields[] =
{
    /* BER_COUNT:0:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(116, 5, 0)
};
static uint32_t BCMI_QTC_XGXS_RX_X4_CL49_STS0_BERMON_STSr_fields[] =
{
    /* BERMON_CURRENT_STATE:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(114, 4, 0),
    /* BERMON_HISTORY_STATE:5:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(115, 9, 5)
};
static uint32_t BCMI_QTC_XGXS_RX_X4_CL49_STS0_DEC_ERRED_BLKS_SP01r_fields[] =
{
    /* CL49IEEE_ERRORED_BLOCKS_SP0:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(199, 7, 0),
    /* CL49IEEE_ERRORED_BLOCKS_SP1:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(200, 15, 8)
};
static uint32_t BCMI_QTC_XGXS_RX_X4_CL49_STS0_DEC_ERRED_BLKS_SP23r_fields[] =
{
    /* CL49IEEE_ERRORED_BLOCKS_SP2:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(201, 7, 0),
    /* CL49IEEE_ERRORED_BLOCKS_SP3:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(202, 15, 8)
};
static uint32_t BCMI_QTC_XGXS_RX_X4_CL49_STS0_DEC_STS_SP0r_fields[] =
{
    /* CL49_RXSM_CURRENT_STATE_SP0:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(208, 2, 0),
    /* CL49_RXSM_HISTORY_STATE_SP0:3:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(212, 10, 3),
    /* CL49_R_TYPE_CODED_SP0:12:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(218, 15, 12)
};
static uint32_t BCMI_QTC_XGXS_RX_X4_CL49_STS0_DEC_STS_SP1r_fields[] =
{
    /* CL49_RXSM_CURRENT_STATE_SP1:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(209, 2, 0),
    /* CL49_RXSM_HISTORY_STATE_SP1:3:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(213, 10, 3),
    /* CL49_R_TYPE_CODED_SP1:12:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(219, 15, 12)
};
static uint32_t BCMI_QTC_XGXS_RX_X4_CL49_STS0_DEC_STS_SP2r_fields[] =
{
    /* CL49_RXSM_CURRENT_STATE_SP2:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(210, 2, 0),
    /* CL49_RXSM_HISTORY_STATE_SP2:3:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(214, 10, 3),
    /* CL49_R_TYPE_CODED_SP2:12:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(220, 15, 12)
};
static uint32_t BCMI_QTC_XGXS_RX_X4_CL49_STS0_DEC_STS_SP3r_fields[] =
{
    /* CL49_RXSM_CURRENT_STATE_SP3:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(211, 2, 0),
    /* CL49_RXSM_HISTORY_STATE_SP3:3:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(215, 10, 3),
    /* CL49_R_TYPE_CODED_SP3:12:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(221, 15, 12)
};
static uint32_t BCMI_QTC_XGXS_RX_X4_CL49_STS0_PCS_LATCH_STS0r_fields[] =
{
    /* HI_BER_LL:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(517, 0, 0),
    /* HI_BER_LH:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(516, 1, 1),
    /* AM_LOCK_LL:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(40, 2, 2),
    /* AM_LOCK_LH:3:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(39, 3, 3)
};
static uint32_t BCMI_QTC_XGXS_RX_X4_CL49_STS0_PCS_LATCH_STS1r_fields[] =
{
    /* RESERVED_ORDERED_SET_LH:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(958, 3, 0),
    /* LPI_RECEIVED_LH:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(644, 7, 4),
    /* REMOTE_FAULT_LH:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(953, 11, 8),
    /* LOCAL_FAULT_LH:12:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(622, 15, 12)
};
static uint32_t BCMI_QTC_XGXS_RX_X4_CL49_STS0_PCS_LIVE_STSr_fields[] =
{
    /* HI_BER:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(515, 0, 0),
    /* AM_LOCK:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(36, 1, 1),
    /* LPI_RECEIVED:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(643, 7, 4),
    /* REMOTE_FAULT:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(951, 11, 8),
    /* LOCAL_FAULT:12:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(621, 15, 12)
};
static uint32_t BCMI_QTC_XGXS_RX_X4_CL49_STS0_SYNC_FSM_STSr_fields[] =
{
    /* LOCK_CURRENT_STATE:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(624, 1, 0),
    /* LOCK_HISTORY_STATE:2:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(625, 4, 2),
    /* BLOCK_LOCK:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(126, 13, 13),
    /* BLOCK_LOCK_LL:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(128, 14, 14),
    /* BLOCK_LOCK_LH:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(127, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_SC_X1_PIPE_RST_CNTr_fields[] =
{
    /* PIPELINE_RESET_COUNT:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(842, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X1_PLL_LOCK_TMRr_fields[] =
{
    /* PLL_LOCK_TIMER_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(864, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X1_PMD_LOCK_TMRr_fields[] =
{
    /* PMD_LOCK_TIMER_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(888, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X1_SPD_OVRR0_0r_fields[] =
{
    /* OS_MODE:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(781, 3, 0),
    /* CL36BYTEDELETEMODE:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(168, 5, 4),
    /* QSGMII_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(929, 6, 6)
};
static uint32_t BCMI_QTC_XGXS_SC_X1_SPD_OVRR0_1r_fields[] =
{
    /* CLOCKCNT0:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(289, 13, 0),
    /* SGMII_SPD_SWITCH:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1053, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_SC_X1_SPD_OVRR0_2r_fields[] =
{
    /* CLOCKCNT1:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(291, 7, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X1_SPD_OVRR0_3r_fields[] =
{
    /* LOOPCNT1:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(636, 5, 0),
    /* LOOPCNT0:6:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(634, 13, 6)
};
static uint32_t BCMI_QTC_XGXS_SC_X1_SPD_OVRR0_4r_fields[] =
{
    /* MAC_CREDITGENCNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(665, 12, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X1_SPD_OVRR0_5r_fields[] =
{
    /* PCS_CLOCKCNT0:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(820, 13, 0),
    /* PCS_CREDITENABLE:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(822, 14, 14),
    /* REPLICATION_CNT:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(955, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_SC_X1_SPD_OVRR0_6r_fields[] =
{
    /* PCS_CREDITGENCNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(824, 12, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X1_SPD_OVRR0_SPDr_fields[] =
{
    /* SPEED:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1102, 7, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X1_SPD_OVRR1_0r_fields[] =
{
    /* OS_MODE:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(781, 3, 0),
    /* CL36BYTEDELETEMODE:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(168, 5, 4),
    /* QSGMII_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(929, 6, 6)
};
static uint32_t BCMI_QTC_XGXS_SC_X1_SPD_OVRR1_1r_fields[] =
{
    /* CLOCKCNT0:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(289, 13, 0),
    /* SGMII_SPD_SWITCH:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1053, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_SC_X1_SPD_OVRR1_2r_fields[] =
{
    /* CLOCKCNT1:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(291, 7, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X1_SPD_OVRR1_3r_fields[] =
{
    /* LOOPCNT1:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(636, 5, 0),
    /* LOOPCNT0:6:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(634, 13, 6)
};
static uint32_t BCMI_QTC_XGXS_SC_X1_SPD_OVRR1_4r_fields[] =
{
    /* MAC_CREDITGENCNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(665, 12, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X1_SPD_OVRR1_5r_fields[] =
{
    /* PCS_CLOCKCNT0:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(820, 13, 0),
    /* PCS_CREDITENABLE:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(822, 14, 14),
    /* REPLICATION_CNT:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(955, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_SC_X1_SPD_OVRR1_6r_fields[] =
{
    /* PCS_CREDITGENCNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(824, 12, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X1_SPD_OVRR1_SPDr_fields[] =
{
    /* SPEED:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1102, 7, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X1_SPD_OVRR2_0r_fields[] =
{
    /* OS_MODE:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(781, 3, 0),
    /* CL36BYTEDELETEMODE:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(168, 5, 4),
    /* QSGMII_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(929, 6, 6)
};
static uint32_t BCMI_QTC_XGXS_SC_X1_SPD_OVRR2_1r_fields[] =
{
    /* CLOCKCNT0:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(289, 13, 0),
    /* SGMII_SPD_SWITCH:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1053, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_SC_X1_SPD_OVRR2_2r_fields[] =
{
    /* CLOCKCNT1:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(291, 7, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X1_SPD_OVRR2_3r_fields[] =
{
    /* LOOPCNT1:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(636, 5, 0),
    /* LOOPCNT0:6:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(634, 13, 6)
};
static uint32_t BCMI_QTC_XGXS_SC_X1_SPD_OVRR2_4r_fields[] =
{
    /* MAC_CREDITGENCNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(665, 12, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X1_SPD_OVRR2_5r_fields[] =
{
    /* PCS_CLOCKCNT0:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(820, 13, 0),
    /* PCS_CREDITENABLE:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(822, 14, 14),
    /* REPLICATION_CNT:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(955, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_SC_X1_SPD_OVRR2_6r_fields[] =
{
    /* PCS_CREDITGENCNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(824, 12, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X1_SPD_OVRR2_SPDr_fields[] =
{
    /* SPEED:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1102, 7, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X1_SPD_OVRR3_0r_fields[] =
{
    /* OS_MODE:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(781, 3, 0),
    /* CL36BYTEDELETEMODE:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(168, 5, 4),
    /* QSGMII_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(929, 6, 6)
};
static uint32_t BCMI_QTC_XGXS_SC_X1_SPD_OVRR3_1r_fields[] =
{
    /* CLOCKCNT0:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(289, 13, 0),
    /* SGMII_SPD_SWITCH:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1053, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_SC_X1_SPD_OVRR3_2r_fields[] =
{
    /* CLOCKCNT1:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(291, 7, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X1_SPD_OVRR3_3r_fields[] =
{
    /* LOOPCNT1:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(636, 5, 0),
    /* LOOPCNT0:6:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(634, 13, 6)
};
static uint32_t BCMI_QTC_XGXS_SC_X1_SPD_OVRR3_4r_fields[] =
{
    /* MAC_CREDITGENCNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(665, 12, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X1_SPD_OVRR3_5r_fields[] =
{
    /* PCS_CLOCKCNT0:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(820, 13, 0),
    /* PCS_CREDITENABLE:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(822, 14, 14),
    /* REPLICATION_CNT:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(955, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_SC_X1_SPD_OVRR3_6r_fields[] =
{
    /* PCS_CREDITGENCNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(824, 12, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X1_SPD_OVRR3_SPDr_fields[] =
{
    /* SPEED:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1102, 7, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X1_TX_RST_CNTr_fields[] =
{
    /* TX_RESET_COUNT:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1339, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_BYPASSr_fields[] =
{
    /* SC_BYPASS:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1042, 0, 0),
    /* SC_IGNORE_TX_DATA_VLD:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1044, 1, 1)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_CTLr_fields[] =
{
    /* SW_SPEED:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1118, 7, 0),
    /* SW_SPEED_CHANGE:8:8 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1119, 8, 8)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_DBGr_fields[] =
{
    /* SC_FSM_STATUS:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1043, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_ERRr_fields[] =
{
    /* PLL_LOCK_TIMED_OUT:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(863, 0, 0),
    /* PMD_LOCK_TIMED_OUT:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(887, 1, 1)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_FI_SP0_RSLVD0r_fields[] =
{
    /* OS_MODE:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(781, 3, 0),
    /* CL36BYTEDELETEMODE:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(168, 5, 4),
    /* QSGMII_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(929, 6, 6)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_FI_SP0_RSLVD1r_fields[] =
{
    /* CLOCKCNT0:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(289, 13, 0),
    /* SGMII_SPD_SWITCH:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1053, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_FI_SP0_RSLVD2r_fields[] =
{
    /* CLOCKCNT1:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(291, 7, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_FI_SP0_RSLVD3r_fields[] =
{
    /* LOOPCNT1:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(636, 5, 0),
    /* LOOPCNT0:6:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(634, 13, 6)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_FI_SP0_RSLVD4r_fields[] =
{
    /* MAC_CREDITGENCNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(665, 12, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_FI_SP0_RSLVD5r_fields[] =
{
    /* PCS_CLOCKCNT0:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(820, 13, 0),
    /* PCS_CREDITENABLE:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(822, 14, 14),
    /* REPLICATION_CNT:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(955, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_FI_SP0_RSLVD6r_fields[] =
{
    /* PCS_CREDITGENCNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(824, 12, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_FI_SP0_RSLVD_SPDr_fields[] =
{
    /* SPEED:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1102, 7, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_FI_SP1_RSLVD0r_fields[] =
{
    /* OS_MODE:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(781, 3, 0),
    /* CL36BYTEDELETEMODE:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(168, 5, 4),
    /* QSGMII_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(929, 6, 6)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_FI_SP1_RSLVD1r_fields[] =
{
    /* CLOCKCNT0:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(289, 13, 0),
    /* SGMII_SPD_SWITCH:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1053, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_FI_SP1_RSLVD2r_fields[] =
{
    /* CLOCKCNT1:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(291, 7, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_FI_SP1_RSLVD3r_fields[] =
{
    /* LOOPCNT1:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(636, 5, 0),
    /* LOOPCNT0:6:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(634, 13, 6)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_FI_SP1_RSLVD4r_fields[] =
{
    /* MAC_CREDITGENCNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(665, 12, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_FI_SP1_RSLVD5r_fields[] =
{
    /* PCS_CLOCKCNT0:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(820, 13, 0),
    /* PCS_CREDITENABLE:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(822, 14, 14),
    /* REPLICATION_CNT:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(955, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_FI_SP1_RSLVD6r_fields[] =
{
    /* PCS_CREDITGENCNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(824, 12, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_FI_SP1_RSLVD_SPDr_fields[] =
{
    /* SPEED:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1102, 7, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_FI_SP2_RSLVD0r_fields[] =
{
    /* OS_MODE:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(781, 3, 0),
    /* CL36BYTEDELETEMODE:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(168, 5, 4),
    /* QSGMII_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(929, 6, 6)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_FI_SP2_RSLVD1r_fields[] =
{
    /* CLOCKCNT0:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(289, 13, 0),
    /* SGMII_SPD_SWITCH:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1053, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_FI_SP2_RSLVD2r_fields[] =
{
    /* CLOCKCNT1:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(291, 7, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_FI_SP2_RSLVD3r_fields[] =
{
    /* LOOPCNT1:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(636, 5, 0),
    /* LOOPCNT0:6:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(634, 13, 6)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_FI_SP2_RSLVD4r_fields[] =
{
    /* MAC_CREDITGENCNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(665, 12, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_FI_SP2_RSLVD5r_fields[] =
{
    /* PCS_CLOCKCNT0:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(820, 13, 0),
    /* PCS_CREDITENABLE:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(822, 14, 14),
    /* REPLICATION_CNT:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(955, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_FI_SP2_RSLVD6r_fields[] =
{
    /* PCS_CREDITGENCNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(824, 12, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_FI_SP2_RSLVD_SPDr_fields[] =
{
    /* SPEED:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1102, 7, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_FI_SP3_RSLVD0r_fields[] =
{
    /* OS_MODE:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(781, 3, 0),
    /* CL36BYTEDELETEMODE:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(168, 5, 4),
    /* QSGMII_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(929, 6, 6)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_FI_SP3_RSLVD1r_fields[] =
{
    /* CLOCKCNT0:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(289, 13, 0),
    /* SGMII_SPD_SWITCH:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1053, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_FI_SP3_RSLVD2r_fields[] =
{
    /* CLOCKCNT1:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(291, 7, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_FI_SP3_RSLVD3r_fields[] =
{
    /* LOOPCNT1:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(636, 5, 0),
    /* LOOPCNT0:6:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(634, 13, 6)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_FI_SP3_RSLVD4r_fields[] =
{
    /* MAC_CREDITGENCNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(665, 12, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_FI_SP3_RSLVD5r_fields[] =
{
    /* PCS_CLOCKCNT0:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(820, 13, 0),
    /* PCS_CREDITENABLE:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(822, 14, 14),
    /* REPLICATION_CNT:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(955, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_FI_SP3_RSLVD6r_fields[] =
{
    /* PCS_CREDITGENCNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(824, 12, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_FI_SP3_RSLVD_SPDr_fields[] =
{
    /* SPEED:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1102, 7, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_FLD_OVRR_EN0_TYPEr_fields[] =
{
    /* PCS_CREDITGENCNT_OEN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(825, 0, 0),
    /* PCS_CLOCKCNT0_OEN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(821, 1, 1),
    /* PCS_CREDITENABLE_OEN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(823, 2, 2),
    /* REPLICATION_CNT_OEN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(956, 3, 3),
    /* MAC_CREDITGENCNT_OEN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(666, 4, 4),
    /* LOOPCNT1_OEN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(637, 5, 5),
    /* LOOPCNT0_OEN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(635, 6, 6),
    /* CLOCKCNT1_OEN:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(292, 7, 7),
    /* CLOCKCNT0_OEN:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(290, 8, 8),
    /* CREDITENABLE_OEN:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(322, 9, 9),
    /* SGMII_SPD_SWITCH_OEN:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1054, 10, 10),
    /* OS_MODE_OEN:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(782, 11, 11),
    /* CL36BYTEDELETEMODE_OEN:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(169, 12, 12),
    /* QSGMII_EN_OEN:13:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(930, 13, 13)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_QSGMII_SPDr_fields[] =
{
    /* SPEED_SP0:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1104, 1, 0),
    /* SPEED_SP1:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1105, 3, 2),
    /* SPEED_SP2:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1106, 5, 4),
    /* SPEED_SP3:6:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1107, 7, 6)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_SC_AN_SUBP_CTLr_fields[] =
{
    /* SUBP_TO_SEE_SC:0:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1109, 1, 0)
};
static uint32_t BCMI_QTC_XGXS_SC_X4_STSr_fields[] =
{
    /* SW_SPEED_CHANGE_DONE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1120, 0, 0),
    /* SW_SPEED_CONFIG_VLD:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1121, 1, 1)
};
static uint32_t BCMI_QTC_XGXS_SGMII_CL37_TMR_TYPEr_fields[] =
{
    /* SGMII_TIMER:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1056, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_SIGDET_CTL0r_fields[] =
{
    /* SIGNAL_DETECT_FILTER_COUNT:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1084, 4, 0),
    /* LOS_FILTER_COUNT:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(638, 9, 5),
    /* ENERGY_DETECT_MASK_COUNT:10:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(462, 14, 10)
};
static uint32_t BCMI_QTC_XGXS_SIGDET_CTL1r_fields[] =
{
    /* AFE_SIGNAL_DETECT_DIS:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(13, 0, 0),
    /* EXT_LOS_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(498, 1, 1),
    /* EXT_LOS_INV:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(499, 2, 2),
    /* IGNORE_LP_MODE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(540, 3, 3),
    /* SIGNAL_DETECT_FILTER_1US:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1083, 4, 4),
    /* ENERGY_DETECT_FRC:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(460, 5, 5),
    /* ENERGY_DETECT_FRC_VAL:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(461, 6, 6),
    /* SIGNAL_DETECT_FRC:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1085, 7, 7),
    /* SIGNAL_DETECT_FRC_VAL:8:8 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1086, 8, 8)
};
static uint32_t BCMI_QTC_XGXS_SIGDET_CTL2r_fields[] =
{
    /* LOS_THRESH:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(639, 4, 0),
    /* SIGNAL_DETECT_THRESH:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1093, 9, 5),
    /* HOLD_LOS_COUNT:10:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(518, 12, 10),
    /* HOLD_SD_COUNT:13:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(519, 15, 13)
};
static uint32_t BCMI_QTC_XGXS_SIGDET_STS0r_fields[] =
{
    /* SIGNAL_DETECT:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1081, 0, 0),
    /* SIGNAL_DETECT_CHANGE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1082, 1, 1),
    /* SIGNAL_DETECT_RAW:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1090, 4, 4),
    /* SIGNAL_DETECT_RAW_CHANGE:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1091, 5, 5),
    /* EXT_SIGDET:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(501, 6, 6),
    /* EXT_SIGDET_CHANGE:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(502, 7, 7),
    /* AFE_SIGDET:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(9, 8, 8),
    /* AFE_SIGDET_CHANGE:9:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(10, 9, 9)
};
static uint32_t BCMI_QTC_XGXS_SIGDET_STS1r_fields[] =
{
    /* UC_SIGNAL_DETECT:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1361, 0, 0),
    /* UC_SIGNAL_DETECT_CHANGE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1362, 1, 1),
    /* UC_EXT_SIGDET:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1357, 6, 6),
    /* UC_EXT_SIGDET_CHANGE:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1358, 7, 7),
    /* UC_AFE_SIGDET:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1350, 8, 8),
    /* UC_AFE_SIGDET_CHANGE:9:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1351, 9, 9)
};
static uint32_t BCMI_QTC_XGXS_SIGDET_STS2r_fields[] =
{
    /* ENERGY_DETECT:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(458, 0, 0),
    /* ENERGY_DETECT_CHANGE:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(459, 1, 1)
};
static uint32_t BCMI_QTC_XGXS_SIGDET_STS3r_fields[] =
{
    /* PMD_SIGNAL_DETECT:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(894, 0, 0)
};
static uint32_t BCMI_QTC_XGXS_SIGDET_STS4r_fields[] =
{
    /* AFE_SIGDET_THRESH:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(12, 4, 0)
};
static uint32_t BCMI_QTC_XGXS_SPARE0r_fields[] =
{
    /* SPARE0:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1100, 7, 0)
};
static uint32_t BCMI_QTC_XGXS_SPARE1r_fields[] =
{
    /* SPARE1:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1101, 7, 0)
};
static uint32_t BCMI_QTC_XGXS_SYNCACQ_STS_0_SP0r_fields[] =
{
    /* CL36_SYNCACQ_STATE_CODED_PER_LN:0:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(179, 3, 0)
};
static uint32_t BCMI_QTC_XGXS_SYNCACQ_STS_1_SP0r_fields[] =
{
    /* CL36_SYNCACQ_HIS_STATE_PER_LN:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(178, 12, 0)
};
static uint32_t BCMI_QTC_XGXS_TLB_RX_DBG_PMD_RX_LOCK_STSr_fields[] =
{
    /* DBG_PMD_RX_LOCK:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(337, 0, 0),
    /* DBG_PMD_RX_LOCK_CHANGE:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(338, 1, 1)
};
static uint32_t BCMI_QTC_XGXS_TLB_RX_DIG_LPBK_CFGr_fields[] =
{
    /* DIG_LPBK_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(410, 0, 0),
    /* DIG_LPBK_PD_MODE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(415, 1, 1),
    /* DIG_LPBK_PD_FLT_BYPASS:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(413, 2, 2),
    /* DIG_LPBK_PD_BIAS_EN:3:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(411, 3, 3)
};
static uint32_t BCMI_QTC_XGXS_TLB_RX_DIG_LPBK_PD_STSr_fields[] =
{
    /* DIG_LPBK_PD_LATE_IND:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(414, 0, 0),
    /* DIG_LPBK_PD_EARLY_IND:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(412, 1, 1)
};
static uint32_t BCMI_QTC_XGXS_TLB_RX_PMD_RX_LOCK_STSr_fields[] =
{
    /* PMD_RX_LOCK:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(892, 0, 0),
    /* PMD_RX_LOCK_CHANGE:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(893, 1, 1)
};
static uint32_t BCMI_QTC_XGXS_TLB_RX_PRBS_CHK_BURST_ERR_CNT_STSr_fields[] =
{
    /* PRBS_CHK_BURST_ERR_CNT:0:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(903, 9, 0)
};
static uint32_t BCMI_QTC_XGXS_TLB_RX_PRBS_CHK_CFGr_fields[] =
{
    /* PRBS_CHK_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(906, 0, 0),
    /* PRBS_CHK_MODE_SEL:1:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(919, 3, 1),
    /* PRBS_CHK_INV:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(914, 4, 4),
    /* PRBS_CHK_MODE:5:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(918, 6, 5),
    /* PRBS_CHK_EN_AUTO_MODE:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(907, 7, 7),
    /* PRBS_CHK_ERR_CNT_BURST_MODE:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(910, 9, 9),
    /* TRNSUM_ERROR_COUNT_EN:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1180, 10, 10),
    /* PRBS_CHK_CLK_EN_FRC_ON:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(905, 11, 11),
    /* PRBS_CHK_BURST_ERR_CNT_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(904, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_TLB_RX_PRBS_CHK_CNT_CFGr_fields[] =
{
    /* PRBS_CHK_LOCK_CNT:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(916, 4, 0),
    /* PRBS_CHK_OOL_CNT:8:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(920, 12, 8)
};
static uint32_t BCMI_QTC_XGXS_TLB_RX_PRBS_CHK_EN_TMR_CTLr_fields[] =
{
    /* PRBS_CHK_EN_TIMER_MODE:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(909, 1, 0),
    /* PRBS_CHK_EN_TIMEOUT:8:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(908, 12, 8)
};
static uint32_t BCMI_QTC_XGXS_TLB_RX_PRBS_CHK_ERR_CNT_LSB_STSr_fields[] =
{
    /* PRBS_CHK_ERR_CNT_LSB:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(911, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_TLB_RX_PRBS_CHK_ERR_CNT_MSB_STSr_fields[] =
{
    /* PRBS_CHK_ERR_CNT_MSB:0:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(912, 14, 0),
    /* PRBS_CHK_LOCK_LOST_LH:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(917, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_TLB_RX_PRBS_CHK_LOCK_STSr_fields[] =
{
    /* PRBS_CHK_LOCK:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(915, 0, 0),
    /* PRBS_CHK_ERR_CNT_NO_CLR:1:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(913, 15, 1)
};
static uint32_t BCMI_QTC_XGXS_TLB_RX_TLB_RX_MISC_CFGr_fields[] =
{
    /* RX_PMD_DP_INVERT:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1034, 0, 0),
    /* RX_AGGREGATOR_BYPASS_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(993, 1, 1),
    /* DBG_MASK_DIG_LPBK_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(336, 2, 2)
};
static uint32_t BCMI_QTC_XGXS_TLB_RX_UC_PMD_RX_LOCK_STSr_fields[] =
{
    /* UC_PMD_RX_LOCK:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1359, 0, 0),
    /* UC_PMD_RX_LOCK_CHANGE:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1360, 1, 1)
};
static uint32_t BCMI_QTC_XGXS_TLB_TX_PATGEN_CFGr_fields[] =
{
    /* PATT_GEN_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(801, 0, 0),
    /* PATT_GEN_STOP_POS:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(818, 11, 8),
    /* PATT_GEN_START_POS:12:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(817, 15, 12)
};
static uint32_t BCMI_QTC_XGXS_TLB_TX_PRBS_GEN_CFGr_fields[] =
{
    /* PRBS_GEN_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(921, 0, 0),
    /* PRBS_GEN_MODE_SEL:1:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(924, 3, 1),
    /* PRBS_GEN_INV:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(923, 4, 4),
    /* PRBS_GEN_ERR_INS:5:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(922, 5, 5)
};
static uint32_t BCMI_QTC_XGXS_TLB_TX_RMT_LPBK_CFGr_fields[] =
{
    /* RMT_LPBK_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(977, 0, 0),
    /* RMT_LPBK_PD_MODE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(981, 1, 1),
    /* RMT_LPBK_PD_FRC_ON:2:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(979, 2, 2)
};
static uint32_t BCMI_QTC_XGXS_TLB_TX_RMT_LPBK_PD_STSr_fields[] =
{
    /* RMT_LPBK_PD_LATE_IND:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(980, 0, 0),
    /* RMT_LPBK_PD_EARLY_IND:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(978, 1, 1)
};
static uint32_t BCMI_QTC_XGXS_TLB_TX_TLB_TX_MISC_CFGr_fields[] =
{
    /* TX_PMD_DP_INVERT:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1332, 0, 0),
    /* TX_PCS_NATIVE_ANA_FRMT_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1296, 1, 1),
    /* TX_MUX_SEL_ORDER:2:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1290, 2, 2)
};
static uint32_t BCMI_QTC_XGXS_TOP_USER_CTL0r_fields[] =
{
    /* HEARTBEAT_COUNT_1US:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(513, 9, 0),
    /* MASKDATA_BUS_ASSIGN:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(671, 11, 10),
    /* CORE_DP_S_RSTB:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(312, 13, 13),
    /* AFE_S_PLL_PWRDN:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(14, 14, 14),
    /* UC_ACTIVE:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1349, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_TXCOM_AFE_RST_PWRDN_OSR_MODE_PIN_STSr_fields[] =
{
    /* TX_OSR_MODE_PIN:0:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1295, 3, 0)
};
static uint32_t BCMI_QTC_XGXS_TXCOM_CTL0r_fields[] =
{
    /* TXCOM_CL72_MAX_WAIT_TIMER_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1206, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_TXCOM_CTL1r_fields[] =
{
    /* TXCOM_CL72_WAIT_CNTR_LIMIT:0:8 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1207, 8, 0)
};
static uint32_t BCMI_QTC_XGXS_TXCOM_LN_CLK_RST_N_PWRDWN_CTLr_fields[] =
{
    /* TX_LN_DP_S_RSTB:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1280, 0, 0)
};
static uint32_t BCMI_QTC_XGXS_TXCOM_LN_DP_RST_ST_STSr_fields[] =
{
    /* TX_LANE_DP_RESET_STATE:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1275, 2, 0)
};
static uint32_t BCMI_QTC_XGXS_TXCOM_LN_RST_N_PWRDN_PIN_KILL_CTLr_fields[] =
{
    /* PMD_LN_TX_H_RSTB_PKILL:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(886, 0, 0),
    /* PMD_LN_TX_DP_H_RSTB_PKILL:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(884, 1, 1)
};
static uint32_t BCMI_QTC_XGXS_TXCOM_LN_RST_OCC_CTLr_fields[] =
{
    /* TX_LANE_REG_RESET_OCCURRED:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1277, 0, 0)
};
static uint32_t BCMI_QTC_XGXS_TXCOM_LN_S_RSTB_CTLr_fields[] =
{
    /* TX_LN_S_RSTB:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1281, 0, 0)
};
static uint32_t BCMI_QTC_XGXS_TXCOM_MCST_MASK_CTLr_fields[] =
{
    /* TX_MULTICAST_MASK_CONTROL:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1288, 0, 0)
};
static uint32_t BCMI_QTC_XGXS_TXCOM_OSR_MODE_CTLr_fields[] =
{
    /* TX_OSR_MODE_FRC_VAL:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1293, 3, 0),
    /* TX_OSR_MODE_FRC:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1292, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_TXCOM_OSR_MODE_STS_MC_MASKr_fields[] =
{
    /* TX_OSR_MODE:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1291, 3, 0),
    /* TX_MULTICAST_MASK_CONTROL_STATUS:4:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1289, 4, 4)
};
static uint32_t BCMI_QTC_XGXS_TXCOM_UC_ACK_LN_CTLr_fields[] =
{
    /* TX_UC_ACK_LANE_CFG_DONE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1340, 0, 0),
    /* TX_UC_ACK_LANE_DP_RESET:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1341, 1, 1)
};
static uint32_t BCMI_QTC_XGXS_TXFIR_DC_LEVEL_AFE_CTL0r_fields[] =
{
    /* TXFIR_DC_LEVEL_0P5X:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1208, 0, 0),
    /* TXFIR_DC_LEVEL_1X:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1209, 1, 1),
    /* TXFIR_DC_LEVEL_2X_0:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1210, 2, 2),
    /* TXFIR_DC_LEVEL_2X_1:3:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1211, 3, 3)
};
static uint32_t BCMI_QTC_XGXS_TXFIR_MISC_CTL0r_fields[] =
{
    /* SDK_TX_DISABLE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1045, 0, 0),
    /* TX_DISABLE_OUTPUT_SEL:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1260, 3, 2),
    /* CONVERT_TAPS_TO_AFE:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(306, 4, 4),
    /* CONVERT_TAPS_TO_AFE_INT_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(308, 5, 5),
    /* CONVERT_TAPS_TO_AFE_ERROR:6:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(307, 6, 6)
};
static uint32_t BCMI_QTC_XGXS_TXFIR_MISC_STS0r_fields[] =
{
    /* TX_DISABLE_STATUS:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1261, 0, 0),
    /* TX_ELEC_IDLE_STATUS:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1266, 1, 1)
};
static uint32_t BCMI_QTC_XGXS_TXFIR_POST1PRE_AFE_CTL0r_fields[] =
{
    /* TXFIR_PRE_POST1PRE_1X_1:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1244, 0, 0),
    /* TXFIR_POST1_POST1PRE_1X_1:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1228, 1, 1),
    /* TXFIR_DC_LEVEL_POST1PRE_1X_1:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1213, 2, 2),
    /* TXFIR_PRE_POST1PRE_2X_0:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1245, 3, 3),
    /* TXFIR_POST1_POST1PRE_2X_0:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1229, 4, 4),
    /* TXFIR_DC_LEVEL_POST1PRE_2X_0:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1214, 5, 5),
    /* TXFIR_PRE_POST1PRE_2X_1:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1246, 6, 6),
    /* TXFIR_POST1_POST1PRE_2X_1:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1230, 7, 7),
    /* TXFIR_DC_LEVEL_POST1PRE_2X_1:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1215, 8, 8),
    /* TXFIR_PRE_POST1PRE_2X_2:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1247, 9, 9),
    /* TXFIR_POST1_POST1PRE_2X_2:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1231, 10, 10),
    /* TXFIR_DC_LEVEL_POST1PRE_2X_2:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1216, 11, 11),
    /* TXFIR_PRE_POST1PRE_2X_3:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1248, 12, 12),
    /* TXFIR_POST1_POST1PRE_2X_3:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1232, 13, 13),
    /* TXFIR_DC_LEVEL_POST1PRE_2X_3:14:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1217, 14, 14)
};
static uint32_t BCMI_QTC_XGXS_TXFIR_POST1_AFE_CTL0r_fields[] =
{
    /* TXFIR_POST1_POST1_1X_0:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1233, 0, 0),
    /* TXFIR_DC_LEVEL_POST1_1X_0:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1218, 1, 1),
    /* TXFIR_POST1_POST1_1X_1:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1234, 2, 2),
    /* TXFIR_DC_LEVEL_POST1_1X_1:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1219, 3, 3),
    /* TXFIR_POST1_POST1_2X_0:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1235, 4, 4),
    /* TXFIR_DC_LEVEL_POST1_2X_0:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1220, 5, 5),
    /* TXFIR_POST1_POST1_2X_1:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1236, 6, 6),
    /* TXFIR_DC_LEVEL_POST1_2X_1:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1221, 7, 7),
    /* TXFIR_POST1_POST1_2X_2:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1237, 8, 8),
    /* TXFIR_DC_LEVEL_POST1_2X_2:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1222, 9, 9),
    /* TXFIR_PRE_POST1PRE_1X_0:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1243, 12, 12),
    /* TXFIR_POST1_POST1PRE_1X_0:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1227, 13, 13),
    /* TXFIR_DC_LEVEL_POST1PRE_1X_0:14:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1212, 14, 14)
};
static uint32_t BCMI_QTC_XGXS_TXFIR_POST2_AFE_CTL0r_fields[] =
{
    /* TXFIR_POST2_POST2_1X_0:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1239, 0, 0),
    /* TXFIR_DC_LEVEL_POST2_1X_0:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1223, 1, 1),
    /* TXFIR_POST2_POST2_1X_1:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1240, 2, 2),
    /* TXFIR_DC_LEVEL_POST2_1X_1:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1224, 3, 3),
    /* TXFIR_POST2_POST2_2X_0:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1241, 4, 4),
    /* TXFIR_DC_LEVEL_POST2_2X_0:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1225, 5, 5),
    /* TXFIR_POST2_POST2_2X_1:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1242, 6, 6),
    /* TXFIR_DC_LEVEL_POST2_2X_1:7:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1226, 7, 7)
};
static uint32_t BCMI_QTC_XGXS_TXFIR_TAP_CTL0r_fields[] =
{
    /* TXFIR_POST2:0:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1238, 3, 0)
};
static uint32_t BCMI_QTC_XGXS_TXFIR_UC_CTL0r_fields[] =
{
    /* MICRO_TX_DISABLE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(766, 0, 0),
    /* TX_DISABLE_TRIGGER:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1263, 1, 1),
    /* DP_RESET_TX_DISABLE_DIS:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(424, 2, 2),
    /* PMD_TX_DISABLE_PKILL:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(897, 3, 3),
    /* TX_DISABLE_TIMER_CTRL:4:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1262, 9, 4),
    /* TX_EEE_QUIET_EN:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1265, 14, 14),
    /* TX_EEE_ALERT_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1264, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_TX_AFE_RST_PWRDN_OSR_MODE_PIN_STSr_fields[] =
{
    /* AFE_TX_PWRDN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(20, 0, 0),
    /* AFE_TX_RESET:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(23, 1, 1),
    /* AFE_TXCLK_RESET:2:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(15, 2, 2)
};
static uint32_t BCMI_QTC_XGXS_TX_CLK_N_RST_DBG_CTLr_fields[] =
{
    /* LN_TX_S_CLKGATE_FRC_ON:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(616, 0, 0),
    /* LN_TX_S_COMCLK_SEL:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(618, 1, 1),
    /* LN_TX_S_COMCLK_FRC_ON:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(617, 2, 2),
    /* PMD_TX_CLK_VLD_FRC:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(895, 3, 3),
    /* PMD_TX_CLK_VLD_FRC_VAL:4:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(896, 4, 4)
};
static uint32_t BCMI_QTC_XGXS_TX_CLK_N_RST_MISC_CTLr_fields[] =
{
    /* TX_PI_LOOP_FILTER_STABLE:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1316, 0, 0)
};
static uint32_t BCMI_QTC_XGXS_TX_LN_AFE_RST_PWRDWN_CTL_CTLr_fields[] =
{
    /* AFE_TX_PWRDN_FRC:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(21, 0, 0),
    /* AFE_TX_PWRDN_FRC_VAL:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(22, 1, 1),
    /* AFE_TX_RESET_FRC:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(25, 2, 2),
    /* AFE_TX_RESET_FRC_VAL:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(26, 3, 3),
    /* AFE_TXCLK_RESET_FRC:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(16, 4, 4),
    /* AFE_TXCLK_RESET_FRC_VAL:5:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(17, 5, 5)
};
static uint32_t BCMI_QTC_XGXS_TX_LN_CLK_RST_N_PWRDWN_CTLr_fields[] =
{
    /* LN_TX_S_PWRDN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(619, 0, 0),
    /* AFE_TX_RESET_DEASSERT:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(24, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_TX_LN_DBG_RST_CTLr_fields[] =
{
    /* LN_TX_S_RSTB:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(620, 0, 0),
    /* LN_TX_DP_S_RSTB:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(613, 1, 1)
};
static uint32_t BCMI_QTC_XGXS_TX_LN_RST_N_PWRDN_PIN_KILL_CTLr_fields[] =
{
    /* PMD_LN_TX_H_PWRDN_PKILL:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(885, 0, 0)
};
static uint32_t BCMI_QTC_XGXS_TX_PI_CTL0r_fields[] =
{
    /* TX_PI_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1297, 0, 0),
    /* TX_PI_JITTER_FILTER_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1312, 1, 1),
    /* TX_PI_EXT_CTRL_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1298, 2, 2),
    /* TX_PI_FREQ_OVERRIDE_EN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1303, 3, 3),
    /* TX_PI_SJ_GEN_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1330, 4, 4),
    /* TX_PI_SSC_GEN_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1331, 5, 5),
    /* TX_PI_JIT_SSC_FREQ_MODE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1315, 6, 6),
    /* TX_PI_RESET_CODE_DBG:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1327, 7, 7),
    /* TX_PI_SECOND_ORDER_LOOP_EN:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1329, 8, 8),
    /* TX_PI_FIRST_ORDER_BWSEL_INTEG:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1301, 11, 10),
    /* TX_PI_SECOND_ORDER_BWSEL_INTEG:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1328, 13, 12),
    /* TX_PI_FRC_PHASE_STEP_MUX_SEL:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1302, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_TX_PI_CTL1r_fields[] =
{
    /* TX_PI_FREQ_OVERRIDE_VAL:0:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1304, 14, 0)
};
static uint32_t BCMI_QTC_XGXS_TX_PI_CTL2r_fields[] =
{
    /* TX_PI_JIT_FREQ_IDX:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1314, 5, 0),
    /* TX_PI_JIT_AMP:8:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1313, 13, 8)
};
static uint32_t BCMI_QTC_XGXS_TX_PI_CTL3r_fields[] =
{
    /* TX_PI_PHASE_OVERRIDE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1322, 0, 0),
    /* TX_PI_PHASE_STROBE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1325, 1, 1),
    /* TX_PI_PHASE_STEP_DIR:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1323, 2, 2),
    /* TX_PI_PHASE_INVERT:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1321, 4, 4),
    /* TX_PI_PHASE_STEP_NUM:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1324, 11, 8),
    /* TX_PI_EXT_PHASE_BWSEL_INTEG:12:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1300, 14, 12)
};
static uint32_t BCMI_QTC_XGXS_TX_PI_CTL4r_fields[] =
{
    /* TX_PI_FRZ_FRC:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1305, 0, 0),
    /* TX_PI_FRZ_FRC_VAL:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1306, 1, 1),
    /* TX_PI_FRZ_MODE:2:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1307, 2, 2)
};
static uint32_t BCMI_QTC_XGXS_TX_PI_CTL5r_fields[] =
{
    /* TX_PI_HS_FIFO_PHSERR_INVERT:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1309, 1, 1),
    /* TX_PI_REPEATER_MODE_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1326, 2, 2),
    /* TX_PI_EXT_PD_SEL:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1299, 3, 3),
    /* AFE_TX_FIFO_RESETB:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(18, 8, 8),
    /* AFE_TX_FIFO_RESETB_FRC_ON:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(19, 9, 9),
    /* TX_PI_PD_BYPASS_FLT:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1317, 10, 10),
    /* TX_PI_PD_BYPASS_VCO:11:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1318, 11, 11)
};
static uint32_t BCMI_QTC_XGXS_TX_PI_STS0r_fields[] =
{
    /* TX_PI_PHASE_CNTR:0:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1319, 6, 0)
};
static uint32_t BCMI_QTC_XGXS_TX_PI_STS1r_fields[] =
{
    /* TX_PI_INTEG1_REG:0:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1310, 13, 0)
};
static uint32_t BCMI_QTC_XGXS_TX_PI_STS2r_fields[] =
{
    /* TX_PI_INTEG2_REG:0:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1311, 14, 0)
};
static uint32_t BCMI_QTC_XGXS_TX_PI_STS3r_fields[] =
{
    /* TX_PI_PHASE_ERR:0:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1320, 5, 0)
};
static uint32_t BCMI_QTC_XGXS_TX_PI_STS4r_fields[] =
{
    /* TX_PI_HS_FIFO_PHSERR:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1308, 0, 0),
    /* ST_AFE_TX_FIFO_RESETB:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1108, 1, 1)
};
static uint32_t BCMI_QTC_XGXS_TX_PI_TX_FIFO_OVFB_STSr_fields[] =
{
    /* TX_FIFO_OVFB:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1267, 0, 0),
    /* TX_FIFO_OVFB_FALL_EDGE_LH:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1268, 1, 1)
};
static uint32_t BCMI_QTC_XGXS_TX_RATE_MISMATCHr_fields[] =
{
    /* TX_LANE_RATE_MISMATCH:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1276, 0, 0)
};
static uint32_t BCMI_QTC_XGXS_TX_X4_CL49_CTL0_TX_ENC_CTL0r_fields[] =
{
    /* CL49_TX_RF_ENABLE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(231, 0, 0),
    /* CL49_TX_LF_ENABLE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(230, 1, 1),
    /* TX_LPI_ENABLE:2:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1284, 2, 2)
};
static uint32_t BCMI_QTC_XGXS_TX_X4_CL49_CTL0_TX_PCS_CTL0r_fields[] =
{
    /* SCRAMBLERMODE:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1041, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_TX_X4_CL49_STS0_ENC_STS_SP0r_fields[] =
{
    /* CL49_TXSM_STATE_SP0:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(222, 2, 0),
    /* CL49_LTXSM_STATE_SP0:3:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(204, 10, 3),
    /* CL49_TX_FAULT_DET_SP0:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(226, 11, 11),
    /* CL49_T_TYPE_CODED_SP0:12:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(232, 15, 12)
};
static uint32_t BCMI_QTC_XGXS_TX_X4_CL49_STS0_ENC_STS_SP1r_fields[] =
{
    /* CL49_TXSM_STATE_SP1:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(223, 2, 0),
    /* CL49_LTXSM_STATE_SP1:3:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(205, 10, 3),
    /* CL49_TX_FAULT_DET_SP1:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(227, 11, 11),
    /* CL49_T_TYPE_CODED_SP1:12:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(233, 15, 12)
};
static uint32_t BCMI_QTC_XGXS_TX_X4_CL49_STS0_ENC_STS_SP2r_fields[] =
{
    /* CL49_TXSM_STATE_SP2:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(224, 2, 0),
    /* CL49_LTXSM_STATE_SP2:3:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(206, 10, 3),
    /* CL49_TX_FAULT_DET_SP2:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(228, 11, 11),
    /* CL49_T_TYPE_CODED_SP2:12:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(234, 15, 12)
};
static uint32_t BCMI_QTC_XGXS_TX_X4_CL49_STS0_ENC_STS_SP3r_fields[] =
{
    /* CL49_TXSM_STATE_SP3:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(225, 2, 0),
    /* CL49_LTXSM_STATE_SP3:3:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(207, 10, 3),
    /* CL49_TX_FAULT_DET_SP3:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(229, 11, 11),
    /* CL49_T_TYPE_CODED_SP3:12:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(235, 15, 12)
};
static uint32_t BCMI_QTC_XGXS_TX_X4_CL49_STS0_TX_PCS_LATCH_STSr_fields[] =
{
    /* TX_RESERVED_ORDERED_SET_LH:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1338, 3, 0),
    /* TX_LPI_RECEIVED_LH:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1286, 7, 4),
    /* TX_REMOTE_FAULT_LH:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1337, 11, 8),
    /* TX_LOCAL_FAULT_LH:12:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1283, 15, 12)
};
static uint32_t BCMI_QTC_XGXS_TX_X4_CL49_STS0_TX_PCS_LIVE_STSr_fields[] =
{
    /* TX_LPI_RECEIVED:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1285, 7, 4),
    /* TX_REMOTE_FAULT:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1336, 11, 8),
    /* TX_LOCAL_FAULT:12:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1282, 15, 12)
};
static uint32_t BCMI_QTC_XGXS_TX_X4_SP0_CRED0r_fields[] =
{
    /* CLOCKCNT0:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(289, 13, 0),
    /* CREDITENABLE:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(321, 14, 14),
    /* SGMII_SPD_SWITCH:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1053, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_TX_X4_SP0_CRED1r_fields[] =
{
    /* CLOCKCNT1:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(291, 7, 0)
};
static uint32_t BCMI_QTC_XGXS_TX_X4_SP0_LOOPCNTr_fields[] =
{
    /* LOOPCNT1:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(636, 5, 0),
    /* LOOPCNT0:6:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(634, 13, 6)
};
static uint32_t BCMI_QTC_XGXS_TX_X4_SP0_MAC_CREDGENCNTr_fields[] =
{
    /* MAC_CREDITGENCNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(665, 12, 0)
};
static uint32_t BCMI_QTC_XGXS_TX_X4_SP0_PCS_CLKCNT0r_fields[] =
{
    /* PCS_CLOCKCNT0:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(820, 13, 0),
    /* PCS_CREDITENABLE:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(822, 14, 14),
    /* REPLICATION_CNT:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(955, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_TX_X4_SP0_PCS_CREDGENCNTr_fields[] =
{
    /* PCS_CREDITGENCNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(824, 12, 0)
};
static uint32_t BCMI_QTC_XGXS_TX_X4_SP1_CRED0r_fields[] =
{
    /* CLOCKCNT0:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(289, 13, 0),
    /* CREDITENABLE:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(321, 14, 14),
    /* SGMII_SPD_SWITCH:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1053, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_TX_X4_SP1_CRED1r_fields[] =
{
    /* CLOCKCNT1:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(291, 7, 0)
};
static uint32_t BCMI_QTC_XGXS_TX_X4_SP1_LOOPCNTr_fields[] =
{
    /* LOOPCNT1:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(636, 5, 0),
    /* LOOPCNT0:6:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(634, 13, 6)
};
static uint32_t BCMI_QTC_XGXS_TX_X4_SP1_MAC_CREDGENCNTr_fields[] =
{
    /* MAC_CREDITGENCNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(665, 12, 0)
};
static uint32_t BCMI_QTC_XGXS_TX_X4_SP1_PCS_CLKCNT0r_fields[] =
{
    /* PCS_CLOCKCNT0:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(820, 13, 0),
    /* PCS_CREDITENABLE:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(822, 14, 14),
    /* REPLICATION_CNT:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(955, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_TX_X4_SP1_PCS_CREDGENCNTr_fields[] =
{
    /* PCS_CREDITGENCNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(824, 12, 0)
};
static uint32_t BCMI_QTC_XGXS_TX_X4_SP2_CRED0r_fields[] =
{
    /* CLOCKCNT0:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(289, 13, 0),
    /* CREDITENABLE:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(321, 14, 14),
    /* SGMII_SPD_SWITCH:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1053, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_TX_X4_SP2_CRED1r_fields[] =
{
    /* CLOCKCNT1:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(291, 7, 0)
};
static uint32_t BCMI_QTC_XGXS_TX_X4_SP2_LOOPCNTr_fields[] =
{
    /* LOOPCNT1:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(636, 5, 0),
    /* LOOPCNT0:6:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(634, 13, 6)
};
static uint32_t BCMI_QTC_XGXS_TX_X4_SP2_MAC_CREDGENCNTr_fields[] =
{
    /* MAC_CREDITGENCNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(665, 12, 0)
};
static uint32_t BCMI_QTC_XGXS_TX_X4_SP2_PCS_CLKCNT0r_fields[] =
{
    /* PCS_CLOCKCNT0:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(820, 13, 0),
    /* PCS_CREDITENABLE:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(822, 14, 14),
    /* REPLICATION_CNT:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(955, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_TX_X4_SP2_PCS_CREDGENCNTr_fields[] =
{
    /* PCS_CREDITGENCNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(824, 12, 0)
};
static uint32_t BCMI_QTC_XGXS_TX_X4_SP3_CRED0r_fields[] =
{
    /* CLOCKCNT0:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(289, 13, 0),
    /* CREDITENABLE:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(321, 14, 14),
    /* SGMII_SPD_SWITCH:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1053, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_TX_X4_SP3_CRED1r_fields[] =
{
    /* CLOCKCNT1:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(291, 7, 0)
};
static uint32_t BCMI_QTC_XGXS_TX_X4_SP3_LOOPCNTr_fields[] =
{
    /* LOOPCNT1:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(636, 5, 0),
    /* LOOPCNT0:6:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(634, 13, 6)
};
static uint32_t BCMI_QTC_XGXS_TX_X4_SP3_MAC_CREDGENCNTr_fields[] =
{
    /* MAC_CREDITGENCNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(665, 12, 0)
};
static uint32_t BCMI_QTC_XGXS_TX_X4_SP3_PCS_CLKCNT0r_fields[] =
{
    /* PCS_CLOCKCNT0:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(820, 13, 0),
    /* PCS_CREDITENABLE:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(822, 14, 14),
    /* REPLICATION_CNT:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(955, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_TX_X4_SP3_PCS_CREDGENCNTr_fields[] =
{
    /* PCS_CREDITGENCNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(824, 12, 0)
};
static uint32_t BCMI_QTC_XGXS_UC_ACK_CORE_CTLr_fields[] =
{
    /* UC_ACK_CORE_CFG_DONE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1342, 0, 0),
    /* UC_ACK_CORE_DP_RESET:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1343, 1, 1)
};
static uint32_t BCMI_QTC_XGXS_UC_AHB_CTL0r_fields[] =
{
    /* MICRO_RA_WRDATASIZE:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(741, 1, 0),
    /* MICRO_RA_RDDATASIZE:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(736, 5, 4),
    /* MICRO_RA_INIT:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(732, 9, 8),
    /* MICRO_AUTOINC_WRADDR_EN:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(692, 12, 12),
    /* MICRO_AUTOINC_RDADDR_EN:13:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(691, 13, 13)
};
static uint32_t BCMI_QTC_XGXS_UC_AHB_RDADDR_LSWr_fields[] =
{
    /* MICRO_RA_RDADDR_LSW:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(734, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_UC_AHB_RDADDR_MSWr_fields[] =
{
    /* MICRO_RA_RDADDR_MSW:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(735, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_UC_AHB_RDDATA_LSWr_fields[] =
{
    /* MICRO_RA_RDDATA_LSW:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(737, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_UC_AHB_RDDATA_MSWr_fields[] =
{
    /* MICRO_RA_RDDATA_MSW:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(738, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_UC_AHB_STS0r_fields[] =
{
    /* MICRO_RA_INITDONE:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(733, 0, 0)
};
static uint32_t BCMI_QTC_XGXS_UC_AHB_WRADDR_LSWr_fields[] =
{
    /* MICRO_RA_WRADDR_LSW:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(739, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_UC_AHB_WRADDR_MSWr_fields[] =
{
    /* MICRO_RA_WRADDR_MSW:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(740, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_UC_AHB_WRDATA_LSWr_fields[] =
{
    /* MICRO_RA_WRDATA_LSW:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(742, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_UC_AHB_WRDATA_MSWr_fields[] =
{
    /* MICRO_RA_WRDATA_MSW:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(743, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_UC_CLK_CTL0r_fields[] =
{
    /* MICRO_MASTER_CLK_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(707, 0, 0),
    /* MICRO_CORE_CLK_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(695, 1, 1)
};
static uint32_t BCMI_QTC_XGXS_UC_CODE_RAM_ECCCONTRO1r_fields[] =
{
    /* MICRO_RA_ECC_WRDATA:0:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(731, 6, 0)
};
static uint32_t BCMI_QTC_XGXS_UC_CODE_RAM_ECCCTL0r_fields[] =
{
    /* MICRO_ECCG_MODE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(699, 0, 0),
    /* MICRO_ECC_FRC_DISABLE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(701, 1, 1),
    /* MICRO_ECC_CORRUPT:4:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(700, 5, 4)
};
static uint32_t BCMI_QTC_XGXS_UC_CODE_RAM_ECCSTS0r_fields[] =
{
    /* MICRO_CODE_RAM_ECC_ADDRESS:0:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(693, 14, 0)
};
static uint32_t BCMI_QTC_XGXS_UC_CODE_RAM_ECCSTS1r_fields[] =
{
    /* MICRO_RA_ECC_RDDATA:0:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(730, 6, 0)
};
static uint32_t BCMI_QTC_XGXS_UC_CODE_RAM_TESTIFCTL0r_fields[] =
{
    /* MICRO_CODE_RAM_TM:0:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(694, 6, 0)
};
static uint32_t BCMI_QTC_XGXS_UC_PRAMIF_AHB_WRADDR_LSWr_fields[] =
{
    /* MICRO_PRAMIF_AHB_WRADDR_LSW:2:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(717, 15, 2)
};
static uint32_t BCMI_QTC_XGXS_UC_PRAMIF_AHB_WRADDR_MSWr_fields[] =
{
    /* MICRO_PRAMIF_AHB_WRADDR_MSW:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(718, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_UC_PRAMIF_CTL0r_fields[] =
{
    /* MICRO_PRAMIF_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(719, 0, 0)
};
static uint32_t BCMI_QTC_XGXS_UC_PVT_STS0r_fields[] =
{
    /* MICRO_PVT_TEMPDATA_RMI:0:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(726, 9, 0)
};
static uint32_t BCMI_QTC_XGXS_UC_RAM_CTL0r_fields[] =
{
    /* MICRO_DR_LOOKTAB_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(697, 0, 0),
    /* MICRO_PROTECT_FWCODE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(721, 1, 1),
    /* MICRO_DR_SIZE:8:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(698, 13, 8),
    /* MICRO_RAMCLK_NONINV:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(727, 14, 14),
    /* MICRO_IGNORE_M0_CODE_WRITES:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(704, 15, 15)
};
static uint32_t BCMI_QTC_XGXS_UC_RMI_AHB_CTL1r_fields[] =
{
    /* MICRO_M0_HRESP_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(706, 0, 0),
    /* MICRO_SW_PMI_HP_RSTB:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(763, 1, 1),
    /* MICRO_SW_PMI_HP_EXT_RSTB:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(762, 2, 2),
    /* MICRO_PMI_HP_ACK_TIMEOUT_DIS:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(709, 3, 3),
    /* MICRO_PMI_HP_EXT_ACK_TIMEOUT_DIS:4:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(710, 4, 4)
};
static uint32_t BCMI_QTC_XGXS_UC_RMI_AHB_STS1r_fields[] =
{
    /* MICRO_M0_DEFAULT_SLAVE_ERROR:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(705, 0, 0),
    /* MICRO_RMI_DEFAULT_SLAVE_ERROR:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(744, 1, 1),
    /* MICRO_PR_DEFAULT_SLAVE_ERROR:2:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(723, 2, 2)
};
static uint32_t BCMI_QTC_XGXS_UC_RMI_EXT_INTR_CTL0r_fields[] =
{
    /* MICRO_RMI_MBOX_MSGOUT_INTR_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(755, 0, 0),
    /* MICRO_RMI_ECC_CORR_ERR_INTR_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(745, 4, 4),
    /* MICRO_RMI_ECC_UNCORR_ERR_INTR_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(749, 5, 5),
    /* MICRO_RMI_ECC_MULTIROW_ERR_INTR_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(747, 6, 6),
    /* MICRO_RMI_M0_LOCKUP_INTR_EN:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(751, 8, 8),
    /* MICRO_RMI_M0_SYSTEMRESETREQ_INTR_EN:9:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(753, 9, 9)
};
static uint32_t BCMI_QTC_XGXS_UC_RMI_EXT_INTR_STS0r_fields[] =
{
    /* MICRO_RMI_MBOX_MSGOUT_STATUS:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(756, 0, 0),
    /* MICRO_RMI_ECC_CORR_ERR_STATUS:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(746, 4, 4),
    /* MICRO_RMI_ECC_UNCORR_ERR_STATUS:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(750, 5, 5),
    /* MICRO_RMI_ECC_MULTIROW_ERR_STATUS:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(748, 6, 6),
    /* MICRO_RMI_M0_LOCKUP_STATUS:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(752, 8, 8),
    /* MICRO_RMI_M0_SYSTEMRESETREQ_STATUS:9:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(754, 9, 9)
};
static uint32_t BCMI_QTC_XGXS_UC_RMI_MBOX_CTL0r_fields[] =
{
    /* MICRO_RMI_MBOX_SEND_MSGIN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(757, 0, 0),
    /* MICRO_GEN_INTR_RMI_MBOX0WR:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(702, 1, 1),
    /* MICRO_GEN_INTR_RMI_MBOX1WR:2:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(703, 2, 2)
};
static uint32_t BCMI_QTC_XGXS_UC_RMI_PMI_IF_CTL0r_fields[] =
{
    /* MICRO_PMI_HP_FAST_READ_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(716, 0, 0),
    /* MICRO_PMI_HP_FAST_DUAL_META_FF_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(715, 1, 1),
    /* MICRO_PMI_HP_FAST_BKTOBK_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(714, 2, 2),
    /* MICRO_PMI_HP_EXT_FAST_READ_EN:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(713, 8, 8),
    /* MICRO_PMI_HP_EXT_FAST_DUAL_META_FF_EN:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(712, 9, 9),
    /* MICRO_PMI_HP_EXT_FAST_BKTOBK_EN:10:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(711, 10, 10)
};
static uint32_t BCMI_QTC_XGXS_UC_RMI_PR_AINC_NXT_WRADDR_LSWr_fields[] =
{
    /* MICRO_PR_AUTOINC_NXT_WRADDR_LSW:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(722, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_UC_RMI_PVT_CTL0r_fields[] =
{
    /* MICRO_PVT_TEMPDATA_FRCVAL:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(725, 9, 0),
    /* MICRO_PVT_TEMPDATA_FRC:12:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(724, 12, 12)
};
static uint32_t BCMI_QTC_XGXS_UC_RMI_RA_AINC_NXT_RDADDR_LSWr_fields[] =
{
    /* MICRO_RA_AUTOINC_NXT_RDADDR_LSW:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(728, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_UC_RMI_RA_AINC_NXT_WRADDR_LSWr_fields[] =
{
    /* MICRO_RA_AUTOINC_NXT_WRADDR_LSW:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(729, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_UC_RMI_SILICON_DBG_CTL0r_fields[] =
{
    /* MICRO_SILICON_DEBUG_STATUS_MUX_SEL:0:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(761, 1, 0)
};
static uint32_t BCMI_QTC_XGXS_UC_RMI_SILICON_DBG_STS0r_fields[] =
{
    /* MICRO_SILICON_DEBUG_STATUS_MUXED_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(760, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_UC_RMI_TO_UC_MBOX0r_fields[] =
{
    /* MICRO_RMI_TO_MICRO_MBOX0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(758, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_UC_RMI_TO_UC_MBOX1r_fields[] =
{
    /* MICRO_RMI_TO_MICRO_MBOX1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(759, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_UC_RST_CTL0r_fields[] =
{
    /* MICRO_MASTER_RSTB:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(708, 0, 0),
    /* MICRO_CORE_RSTB:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(696, 1, 1),
    /* MICRO_PRAM_IF_RSTB:3:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(720, 3, 3)
};
static uint32_t BCMI_QTC_XGXS_UC_UC_TO_RMI_MBOX0r_fields[] =
{
    /* MICRO_TO_RMI_MBOX0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(764, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_UC_UC_TO_RMI_MBOX1r_fields[] =
{
    /* MICRO_TO_RMI_MBOX1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(765, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_USXGMII_AM_INSERTION_INTERVALr_fields[] =
{
    /* AM_INSERTION_INTERVAL:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(35, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_USXGMII_LN_0_AM_BYTE2r_fields[] =
{
    /* LANE_0_AM_2:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(550, 7, 0)
};
static uint32_t BCMI_QTC_XGXS_USXGMII_LN_0_AM_BYTES_1_0r_fields[] =
{
    /* LANE_0_AM_1_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(549, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_USXGMII_LN_1_AM_BYTE2r_fields[] =
{
    /* LANE_1_AM_2:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(552, 7, 0)
};
static uint32_t BCMI_QTC_XGXS_USXGMII_LN_1_AM_BYTES_1_0r_fields[] =
{
    /* LANE_1_AM_1_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(551, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_USXGMII_LN_2_AM_BYTE2r_fields[] =
{
    /* LANE_2_AM_2:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(554, 7, 0)
};
static uint32_t BCMI_QTC_XGXS_USXGMII_LN_2_AM_BYTES_1_0r_fields[] =
{
    /* LANE_2_AM_1_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(553, 15, 0)
};
static uint32_t BCMI_QTC_XGXS_USXGMII_LN_3_AM_BYTE2r_fields[] =
{
    /* LANE_3_AM_2:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(556, 7, 0)
};
static uint32_t BCMI_QTC_XGXS_USXGMII_LN_3_AM_BYTES_1_0r_fields[] =
{
    /* LANE_3_AM_1_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(555, 15, 0)
};



/*******************************************************************************
 *
 * The following is the field name table.
 */
#if PHYMOD_CONFIG_INCLUDE_FIELD_NAMES == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_NAMES_BCMI_QTC_XGXS
const char* bcmi_qtc_xgxs_fields[] = 
{
    "ACCEL_EN",
    "ACQ_CDR_TIMEOUT",
    "AFE_REV_ID",
    "AFE_RX_PWRDN",
    "AFE_RX_PWRDN_FRC",
    "AFE_RX_PWRDN_FRC_VAL",
    "AFE_RX_RESET",
    "AFE_RX_RESET_FRC",
    "AFE_RX_RESET_FRC_VAL",
    "AFE_SIGDET",
    "AFE_SIGDET_CHANGE",
    "AFE_SIGDET_PWRDN",
    "AFE_SIGDET_THRESH",
    "AFE_SIGNAL_DETECT_DIS",
    "AFE_S_PLL_PWRDN",
    "AFE_TXCLK_RESET",
    "AFE_TXCLK_RESET_FRC",
    "AFE_TXCLK_RESET_FRC_VAL",
    "AFE_TX_FIFO_RESETB",
    "AFE_TX_FIFO_RESETB_FRC_ON",
    "AFE_TX_PWRDN",
    "AFE_TX_PWRDN_FRC",
    "AFE_TX_PWRDN_FRC_VAL",
    "AFE_TX_RESET",
    "AFE_TX_RESET_DEASSERT",
    "AFE_TX_RESET_FRC",
    "AFE_TX_RESET_FRC_VAL",
    "AMS_SPARE_0_2",
    "AMS_SPARE_1_0",
    "AMS_SPARE_2_0",
    "AMS_SPARE_3_0",
    "AMS_SPARE_4_0",
    "AMS_SPARE_6_0",
    "AMS_SPARE_7_0",
    "AMS_SPARE_8_0",
    "AM_INSERTION_INTERVAL",
    "AM_LOCK",
    "AM_LOCK_CURRENT_STATE",
    "AM_LOCK_HISTORY_STATE",
    "AM_LOCK_LH",
    "AM_LOCK_LL",
    "AM_SEQUENCE_ERR",
    "AM_SPACING_ERR",
    "AN",
    "AN_ACTIVE",
    "AN_COMPLETE",
    "AN_COMPLETED_SW",
    "AN_FAIL_COUNT",
    "AN_FAIL_COUNT_LIMIT",
    "AN_GOOD_CHECK_TRAP",
    "AN_GOOD_TRAP",
    "AN_HCD_CL72",
    "AN_HCD_DUPLEX",
    "AN_HCD_FEC",
    "AN_HCD_HIGIG2",
    "AN_HCD_PAUSE",
    "AN_HCD_SPEED",
    "AN_HCD_SWITCH_TO_CL37",
    "AN_PRIORITY_1000M",
    "AN_PRIORITY_100M",
    "AN_PRIORITY_10M",
    "AN_PRIORITY_1GKX",
    "AN_PRIORITY_2P5GX1",
    "AN_RETRY_COUNT",
    "AN_RX_ST_CLK_TRANS_MISS",
    "AN_RX_ST_MV_PAIR",
    "AN_RX_ST_PAGE",
    "AN_RX_ST_PAGE_TOO_LONG",
    "AN_RX_ST_PAGE_TOO_SHORT",
    "AN_RX_ST_PULSE_TOO_LONG",
    "AN_RX_ST_PULSE_TOO_MODERATE",
    "AN_RX_ST_PULSE_TOO_SHORT",
    "AN_RX_ST_RUDI_CONFIG",
    "AN_RX_ST_RUDI_IDLE",
    "AN_RX_ST_RUDI_INVALID",
    "AN_RX_ST_STATE",
    "AN_ST_ABILITY_DETECT",
    "AN_ST_ACK_DETECT",
    "AN_ST_AN_ENABLE",
    "AN_ST_AN_GOOD_CHECK",
    "AN_ST_CL37_COMPLETE",
    "AN_ST_CL73_COMPLETE",
    "AN_ST_COMPLETE_ACK",
    "AN_ST_CONFIG_NONZERO",
    "AN_ST_CONFIG_RESTART",
    "AN_ST_CONSISTENCY_MISMATCH",
    "AN_ST_DISABLE_LINK",
    "AN_ST_ERROR_STATE",
    "AN_ST_HP_MODE",
    "AN_ST_IDLE_DETECT",
    "AN_ST_LINK_OK",
    "AN_ST_NEXT_PAGE_WAIT",
    "AN_ST_RESOLUTION_ERR",
    "AN_ST_RESTART",
    "AN_ST_RX_BP",
    "AN_ST_RX_INVALID_SEQ",
    "AN_ST_RX_MP_MISMATCH",
    "AN_ST_RX_MP_NULL",
    "AN_ST_RX_MP_OUI",
    "AN_ST_RX_MP_OVER1G",
    "AN_ST_RX_NP",
    "AN_ST_RX_NP_TOGGLE_ERR",
    "AN_ST_RX_SGMII_MISMATCH",
    "AN_ST_RX_UP_3",
    "AN_ST_RX_UP_OUI_MATCH",
    "AN_ST_RX_UP_OUI_MISMATCH",
    "AN_ST_SGMII_MODE",
    "AUTOCAL_CNT",
    "AUTOCAL_EN",
    "AUTO_LL_SELPATH_TX_DIS",
    "BAM_2P5GBASE_X",
    "BAND_IQBUF_CTR",
    "BAND_IQBUF_MUX",
    "BAND_IQBUF_SEL",
    "BERMON_CURRENT_STATE",
    "BERMON_HISTORY_STATE",
    "BER_COUNT",
    "BER_COUNT_SP0",
    "BER_COUNT_SP1",
    "BER_COUNT_SP2",
    "BER_COUNT_SP3",
    "BER_WINDOW_512",
    "BIAS_DIV_CTRL",
    "BIAS_EN",
    "BIAS_IQ_CTRL",
    "BIAS_VDD_SEL",
    "BLOCK_LOCK",
    "BLOCK_LOCK_LH",
    "BLOCK_LOCK_LL",
    "BONDING",
    "BR_PD_EN",
    "BYTE0",
    "BYTE1",
    "CALIB_ADJ",
    "CALIB_CAP_CHARGE_TIME",
    "CALIB_START",
    "CALIB_STEP_TIME",
    "CALREF_COUNTER",
    "CALSTATE_ONEHOT",
    "CALVCO_COUNTER",
    "CAL_PAUSE_EN",
    "CAL_PAUSE_REL",
    "CAL_STATE",
    "CAL_TH",
    "CAL_VALID",
    "CAP_DELAY",
    "CDR_BWSEL_INTEG_ACQCDR",
    "CDR_BWSEL_INTEG_EEE_ACQCDR",
    "CDR_BWSEL_INTEG_NORM",
    "CDR_BWSEL_PROP_ACQCDR",
    "CDR_BWSEL_PROP_EEE_ACQCDR",
    "CDR_BWSEL_PROP_NORM",
    "CDR_FREQ_EN",
    "CDR_FREQ_OVERRIDE_EN",
    "CDR_FREQ_OVERRIDE_VAL",
    "CDR_FRZ_FRC",
    "CDR_FRZ_FRC_VAL",
    "CDR_INTEG_REG",
    "CDR_INTEG_REG_CLR",
    "CDR_INTEG_SAT_SEL",
    "CDR_LM_OUTOFLOCK",
    "CDR_LM_THR_SEL",
    "CDR_PHASE_ERR",
    "CDR_PHASE_ERR_FRZ",
    "CDR_PHASE_SAT_CTRL",
    "CDR_QPHASE_MULT_EN",
    "CDR_SETTLE_TIMEOUT",
    "CDR_ZERO_POLARITY",
    "CL36BYTEDELETEMODE",
    "CL36BYTEDELETEMODE_OEN",
    "CL36TX_CATCH_ALL_8B10B_DIS",
    "CL36TX_LPI_EN",
    "CL36_BER_EN",
    "CL36_FORCE_COMMA_ALIGN_ENABLE",
    "CL36_RXSM_DEBUG_SP_SEL",
    "CL36_RXSM_ONEHOT_LATCHED_HI_STATUS",
    "CL36_RXSM_ONEHOT_LATCHED_LO_STATUS",
    "CL36_RXSM_STATE_SPN",
    "CL36_SYNCACQ_HIS_STATE_PER_LN",
    "CL36_SYNCACQ_STATE_CODED_PER_LN",
    "CL36_TXSM_STATE",
    "CL37_10G_VCO",
    "CL37_ACK_TIMER_PERIOD",
    "CL37_AN_DISABLE_RESET_DISABLE",
    "CL37_AN_RESTART",
    "CL37_AN_RESTART_RESET_DISABLE",
    "CL37_BAM_CODE",
    "CL37_BAM_ENABLE",
    "CL37_BAM_TO_SGMII_AUTO_ENABLE",
    "CL37_ENABLE",
    "CL37_ERROR_TIMER_PERIOD",
    "CL37_FULL_DUPLEX",
    "CL37_HALF_DUPLEX",
    "CL37_NEXT_PAGE",
    "CL37_PAUSE",
    "CL37_RESTART_TIMER_PERIOD",
    "CL37_SGMII_ENABLE",
    "CL37_SW_RESTART_RESET_DISABLE",
    "CL37_SYNC_STATUS_FILTER_TIMER_PERIOD",
    "CL49IEEE_ERRORED_BLOCKS_SP0",
    "CL49IEEE_ERRORED_BLOCKS_SP1",
    "CL49IEEE_ERRORED_BLOCKS_SP2",
    "CL49IEEE_ERRORED_BLOCKS_SP3",
    "CL49_BER_LIMIT",
    "CL49_LTXSM_STATE_SP0",
    "CL49_LTXSM_STATE_SP1",
    "CL49_LTXSM_STATE_SP2",
    "CL49_LTXSM_STATE_SP3",
    "CL49_RXSM_CURRENT_STATE_SP0",
    "CL49_RXSM_CURRENT_STATE_SP1",
    "CL49_RXSM_CURRENT_STATE_SP2",
    "CL49_RXSM_CURRENT_STATE_SP3",
    "CL49_RXSM_HISTORY_STATE_SP0",
    "CL49_RXSM_HISTORY_STATE_SP1",
    "CL49_RXSM_HISTORY_STATE_SP2",
    "CL49_RXSM_HISTORY_STATE_SP3",
    "CL49_RX_LF_ENABLE",
    "CL49_RX_RF_ENABLE",
    "CL49_R_TYPE_CODED_SP0",
    "CL49_R_TYPE_CODED_SP1",
    "CL49_R_TYPE_CODED_SP2",
    "CL49_R_TYPE_CODED_SP3",
    "CL49_TXSM_STATE_SP0",
    "CL49_TXSM_STATE_SP1",
    "CL49_TXSM_STATE_SP2",
    "CL49_TXSM_STATE_SP3",
    "CL49_TX_FAULT_DET_SP0",
    "CL49_TX_FAULT_DET_SP1",
    "CL49_TX_FAULT_DET_SP2",
    "CL49_TX_FAULT_DET_SP3",
    "CL49_TX_LF_ENABLE",
    "CL49_TX_RF_ENABLE",
    "CL49_T_TYPE_CODED_SP0",
    "CL49_T_TYPE_CODED_SP1",
    "CL49_T_TYPE_CODED_SP2",
    "CL49_T_TYPE_CODED_SP3",
    "CL72_BAD_MARKER_CNT",
    "CL72_BRK_RING_OSC",
    "CL72_CL93PRBS_POLY_SEL",
    "CL72_CTRL_FRAME_DLY",
    "CL72_DIS_MAX_WAIT_TIMER",
    "CL72_DME_CELL_BOUNDARY_CHK",
    "CL72_FRAME_CONSISTENCY_CHK_EN",
    "CL72_FRAME_LOCK",
    "CL72_GOOD_MARKER_CNT",
    "CL72_IEEE_FRAME_LOCK",
    "CL72_IEEE_LD_COEFF_UPDATE",
    "CL72_IEEE_LD_STATUS_REPORT",
    "CL72_IEEE_LP_COEFF_UPDATE",
    "CL72_IEEE_LP_STATUS_REPORT",
    "CL72_IEEE_RECEIVER_STATUS",
    "CL72_IEEE_RESTART_TRAINING",
    "CL72_IEEE_TRAINING_ENABLE",
    "CL72_IEEE_TRAINING_FAILURE",
    "CL72_IEEE_TRAINING_STATUS",
    "CL72_LD_XMT_STATUS_PAGE",
    "CL72_LOCAL_RX_READY",
    "CL72_MICRO_FRAME_LOCK_INT_EN",
    "CL72_MICRO_FRAME_LOCK_LSTATUS",
    "CL72_MICRO_STATUS_CHG_INT_EN",
    "CL72_MICRO_STATUS_CHG_LSTATUS",
    "CL72_MICRO_STATUS_RESP_INT_FRC",
    "CL72_MICRO_STATUS_RESP_INT_FRC_VAL",
    "CL72_MICRO_UPDATE_CHG_INT_EN",
    "CL72_MICRO_UPDATE_CHG_LSTATUS",
    "CL72_MICRO_UPDATE_REQ_INT_FRC",
    "CL72_MICRO_UPDATE_REQ_INT_FRC_VAL",
    "CL72_PPM_OFFSET_EN",
    "CL72_PRBS_MODE_SEL",
    "CL72_PRBS_SEED_SEL",
    "CL72_PRBS_SEED_VAL",
    "CL72_REMOTE_RX_READY",
    "CL72_RX_DP_LN_CLK_EN",
    "CL72_RX_SIGNAL_OK",
    "CL72_RX_TRAINING_EN",
    "CL72_STRICT_DME_CHK",
    "CL72_STRICT_MARKER_CHK",
    "CL72_SW_FRAME_LOCK",
    "CL72_SW_REMOTE_RX_READY",
    "CL72_SW_RX_TRAINED",
    "CL72_TIMER_EN",
    "CL72_TRAINING_FSM_SIGNAL_DETECT",
    "CL72_TR_COARSE_LOCK",
    "CL72_TXFIR_MAIN",
    "CL72_TXFIR_POST",
    "CL72_TXFIR_PRE",
    "CL72_TX_DP_LN_CLK_EN",
    "CL72_XMT_UPDATE_PAGE",
    "CLAUSE22",
    "CLOCKCNT0",
    "CLOCKCNT0_OEN",
    "CLOCKCNT1",
    "CLOCKCNT1_OEN",
    "CLR_CRCCNT",
    "CML_REFCLK_ADJ",
    "CML_REFCLK_BIAS",
    "CMOS_TPORT_EN",
    "CNTRL_RXDETECT_EN",
    "CNT_BIN_D_DREG",
    "CNT_BIN_D_MREG",
    "CNT_BIN_M1_MREG",
    "CNT_BIN_M1_PREG",
    "CNT_BIN_P1_DREG",
    "CNT_BIN_P1_PREG",
    "CNT_D_MINUS_M1",
    "CNT_D_MINUS_P1",
    "CONVERT_TAPS_TO_AFE",
    "CONVERT_TAPS_TO_AFE_ERROR",
    "CONVERT_TAPS_TO_AFE_INT_EN",
    "CORE_DP_H_RSTB",
    "CORE_DP_H_RSTB_OEN",
    "CORE_DP_RESET_STATE",
    "CORE_DP_S_RSTB",
    "CORE_MODE",
    "CORE_MODE_OEN",
    "CORE_REG_RESET_OCCURRED",
    "CORE_S_RSTB",
    "CPAR",
    "CP_BIAS",
    "CP_OPAMP_BIAS",
    "CRCERRCNT",
    "CREDITENABLE",
    "CREDITENABLE_OEN",
    "CTLE_GAIN_CTRL",
    "CURR_CTLE",
    "CURR_DFE_1",
    "CURR_DFE_2",
    "CURR_DFE_SUMMER",
    "CURR_IN_OFFSET",
    "CURR_PI",
    "CURR_SEL",
    "CURR_SIGDET",
    "CURR_VDDR_AFE",
    "CURR_VGA",
    "DATA_OFFSET_EVN_BIN",
    "DATA_OFFSET_ODD_BIN",
    "DBG_MASK_DIG_LPBK_EN",
    "DBG_PMD_RX_LOCK",
    "DBG_PMD_RX_LOCK_CHANGE",
    "DCC1_PHASE_FLIP",
    "DCC2_PHASE_FLIP",
    "DCC_EN",
    "DCOFF_CAL_TIMEOUT",
    "DC_OFFSET_BIN",
    "DC_OFFSET_EN",
    "DC_OFFSET_INV",
    "DC_OFFSET_PATTERN",
    "DC_OFFSET_PATTERN_BIT_EN",
    "DC_OFFSET_PATTERN_INV_EN",
    "DEBUG_CLR",
    "DESCRAMBLERMODE",
    "DFE_1_ACC_CLR",
    "DFE_1_CMN",
    "DFE_1_CMN_ONLY",
    "DFE_1_E",
    "DFE_1_EN",
    "DFE_1_ERR_GAIN",
    "DFE_1_ERR_SEL",
    "DFE_1_GRADIENT_INVERT",
    "DFE_1_INV_M1",
    "DFE_1_INV_P1",
    "DFE_1_O",
    "DFE_1_WANTS_NEGATIVE",
    "DFE_2_ACC_CLR",
    "DFE_2_CMN",
    "DFE_2_CMN_ONLY",
    "DFE_2_E",
    "DFE_2_EN",
    "DFE_2_ERR_GAIN",
    "DFE_2_ERR_SEL",
    "DFE_2_GRADIENT_INVERT",
    "DFE_2_INV_M1",
    "DFE_2_INV_P1",
    "DFE_2_O",
    "DFE_2_SE",
    "DFE_2_SO",
    "DFE_3_ACC_CLR",
    "DFE_3_CMN",
    "DFE_3_EN",
    "DFE_3_ERR_GAIN",
    "DFE_3_ERR_SEL",
    "DFE_3_GRADIENT_INVERT",
    "DFE_3_INV_M1",
    "DFE_3_INV_P1",
    "DFE_4_ACC_CLR",
    "DFE_4_CMN",
    "DFE_4_EN",
    "DFE_4_ERR_GAIN",
    "DFE_4_ERR_SEL",
    "DFE_4_GRADIENT_INVERT",
    "DFE_4_INV_M1",
    "DFE_4_INV_P1",
    "DFE_5_ACC_CLR",
    "DFE_5_CMN",
    "DFE_5_EN",
    "DFE_5_ERR_GAIN",
    "DFE_5_ERR_SEL",
    "DFE_5_GRADIENT_INVERT",
    "DFE_5_INV_M1",
    "DFE_5_INV_P1",
    "DFE_ACC_HYS_EN",
    "DFE_ALLOW_SIMULT",
    "DFE_EYE_CLOSURE_ERR_SEL",
    "DFE_HW_EYE_CLOSURE_EN",
    "DFE_LEAKY_LMS_EN",
    "DFE_LEAKY_LMS_UPD_DUR",
    "DFE_PATTERN",
    "DFE_PATTERN_BIT_EN",
    "DFE_UPDATE_GAIN",
    "DFE_VGA_UNFREEZE",
    "DIG_LPBK_EN",
    "DIG_LPBK_PD_BIAS_EN",
    "DIG_LPBK_PD_EARLY_IND",
    "DIG_LPBK_PD_FLT_BYPASS",
    "DIG_LPBK_PD_LATE_IND",
    "DIG_LPBK_PD_MODE",
    "DISABLE_ACK_TIMEOUT",
    "DISABLE_CARRIER_EXTEND",
    "DISABLE_CL49_BERMON",
    "DISABLE_REMOTE_FAULT_REPORTING",
    "DISABLE_XGMII_TO_GMII_ERR_HANDLING",
    "DISPARITY_ERR_NOT_CAUSE_LOSS_SYNC",
    "DIS_CAL",
    "DIV3O4O5",
    "DP_RESET_TX_DISABLE_DIS",
    "DSC_CLR_FRC",
    "DSC_CLR_FRC_VAL",
    "DSC_SM_GP_UC_REQ",
    "DSC_SM_READY_FOR_CMD",
    "DSC_SM_SCRATCH",
    "DSC_STATE",
    "DSC_STATE_EEE_ONE_HOT",
    "DSC_STATE_ONE_HOT",
    "DTE_XS",
    "DUPLEX_MODE_ECHO",
    "EDGE_COUNT_REFLESS_EN",
    "EEE_ACQ_CDR_TIMEOUT",
    "EEE_ANA_PWR_TIMEOUT",
    "EEE_CAPABILITY",
    "EEE_CAPABILITY_ECHO",
    "EEE_CDR_SETTLE_TIMEOUT",
    "EEE_CLOCK_CAPABILITY_ECHO",
    "EEE_CLOCK_STOP_CAPABILITY",
    "EEE_HW_TUNE_TIMEOUT",
    "EEE_LFSR_CNT",
    "EEE_MEASURE_CNT",
    "EEE_MEASURE_EN",
    "EEE_MODE_EN",
    "EEE_PHASE_ERR_OFFSET",
    "EEE_PHASE_ERR_OFFSET_EN",
    "EEE_QUIET_FROM_EEE_STATES",
    "EEE_QUIET_RX_AFE_PWRDWN_VAL",
    "ENABLE_OS_2",
    "ENABLE_OS_4",
    "ENABLE_TX_LANE",
    "ENB_10T",
    "ENB_16T",
    "ENB_8T",
    "ENERGY_DETECT",
    "ENERGY_DETECT_CHANGE",
    "ENERGY_DETECT_FRC",
    "ENERGY_DETECT_FRC_VAL",
    "ENERGY_DETECT_MASK_COUNT",
    "EN_20B_DEMUX",
    "EN_8P5G",
    "EN_8P5G_VCO",
    "EN_CALIB_N",
    "EN_CLK16",
    "EN_CLK33",
    "EN_CML_REFOUT_OVERWR",
    "EN_CMOS_REFCLK_CH_HIZ",
    "EN_CMOS_REFOUT_OVERWR",
    "EN_DFECLK",
    "EN_DFE_TAP_FB",
    "EN_HCUR_VCO",
    "EN_HGAIN",
    "EN_HIGH_CURRENT",
    "EN_HPF",
    "EN_I4IQBUF",
    "EN_MMD_HALFRATE",
    "EN_POST1",
    "EN_POST2",
    "EN_PRE",
    "EN_RCLK_REFOUT",
    "EN_RECCLKDIV",
    "EN_REFOUT_DIV",
    "EN_RXCK_TEST",
    "EN_RXCK_TESTPORT",
    "EN_SHUNTMODE",
    "EN_SIGDET_CALIB",
    "EN_SLOW",
    "EN_TEST_FRAC_CLK",
    "EN_VCCTRL",
    "EN_WCLK16",
    "EN_WCLK20",
    "EN_WCLK33",
    "ERRGEN_EN",
    "ERROR_MASK",
    "EXT_LOS_EN",
    "EXT_LOS_INV",
    "EXT_RANGE",
    "EXT_SIGDET",
    "EXT_SIGDET_CHANGE",
    "EXT_STATE",
    "FIFO_PHSDETECT_MODE",
    "FREQDET_TIME",
    "FREQDET_TIME_MSB",
    "FREQDET_WIN",
    "FREQ_UPD_EN_FRC",
    "FREQ_UPD_EN_FRC_VAL",
    "GBOX_OVERFLOW_ERR",
    "GBOX_UNDERRUN_ERR",
    "HALFSTEP_EN",
    "HEARTBEAT_COUNT_1US",
    "HIZ_1",
    "HI_BER",
    "HI_BER_LH",
    "HI_BER_LL",
    "HOLD_LOS_COUNT",
    "HOLD_SD_COUNT",
    "HWTUNE_OVR_WRITE_EN",
    "HWTUNE_OVR_WRITE_SEL",
    "HWTUNE_OVR_WRITE_VAL",
    "HW_DC_OFFSET_ERR_GAIN",
    "HW_DC_OFFSET_GRAD_INV",
    "HW_DC_OFFSET_HYS_EN",
    "HW_SLICER_OFFSET_EN",
    "HW_SLICER_OFFSET_ERR_GAIN",
    "HW_SLICER_OFFSET_GRAD_INV",
    "HW_SLICER_OFFSET_HYS_EN",
    "HW_SLICER_OFFSET_INV_DATA",
    "HW_SLICER_OFFSET_INV_M1",
    "HW_SLICER_OFFSET_INV_P1",
    "HW_TUNE_EN",
    "HW_TUNE_TIMEOUT",
    "I4DEADZONE",
    "IBIAS_OPAMP_CNTL",
    "IBIAS_PIBUF_CNTL",
    "IBIAS_PI_CNTL",
    "IGNORE_LINK_TIMER_PERIOD",
    "IGNORE_LP_MODE",
    "IGNORE_RX_MODE",
    "IPG_SIZE",
    "I_NDIV_DITHER_EN",
    "I_NDIV_FRAC_H",
    "I_NDIV_FRAC_L",
    "I_NDIV_INT",
    "I_PLL_FRAC_MODE",
    "I_PLL_SDM_PWRDNB",
    "LANE_0_AM_1_0",
    "LANE_0_AM_2",
    "LANE_1_AM_1_0",
    "LANE_1_AM_2",
    "LANE_2_AM_1_0",
    "LANE_2_AM_2",
    "LANE_3_AM_1_0",
    "LANE_3_AM_2",
    "LANE_DP_RESET_STATE",
    "LANE_MODE",
    "LANE_MODE_OEN",
    "LANE_REG_RESET_OCCURRED",
    "LANE_RESET_RELEASED",
    "LANE_RESET_RELEASED_INDEX",
    "LC_REFCLK_ADJ_1_0",
    "LC_REFCLK_ADJ_3_2",
    "LD_CONTROL_VALID",
    "LD_PAGE_0_PAGE_DATA",
    "LD_PAGE_1_PAGE_DATA",
    "LD_PAGE_2_PAGE_DATA",
    "LINKFAILTIMERQUAL_EN",
    "LINKFAILTIMER_DIS",
    "LINK_FAIL_INHIBIT_TIMER_NCL72_PERIOD",
    "LINK_STATUS",
    "LINK_STATUS_ECHO",
    "LINK_STATUS_LH_SP0",
    "LINK_STATUS_LH_SP1",
    "LINK_STATUS_LH_SP2",
    "LINK_STATUS_LH_SP3",
    "LINK_STATUS_LL_SP0",
    "LINK_STATUS_LL_SP1",
    "LINK_STATUS_LL_SP2",
    "LINK_STATUS_LL_SP3",
    "LINK_STATUS_SP0",
    "LINK_STATUS_SP1",
    "LINK_STATUS_SP2",
    "LINK_STATUS_SP3",
    "LINK_UP_TIMER_PERIOD",
    "LKDTREF_COUNTER",
    "LKDTREF_COUNTER_MSB",
    "LKDTVCO_COUNTER",
    "LKDTVCO_COUNTER_MSB",
    "LKDT_BYP",
    "LKDT_PAUSE_EN",
    "LKDT_PAUSE_REL",
    "LL_EN",
    "LL_FIFO_CTRL",
    "LL_FIFO_ZERO_OUT",
    "LL_POLARITY_FLIP",
    "LL_SELPATH_TX",
    "LN_DP_S_RSTB",
    "LN_RX_DP_H_RSTB",
    "LN_RX_DP_H_RSTB_OEN",
    "LN_RX_DP_S_RSTB",
    "LN_RX_H_PWRDN",
    "LN_RX_H_RSTB",
    "LN_RX_S_CLKGATE_FRC_ON",
    "LN_RX_S_COMCLK_FRC_ON",
    "LN_RX_S_COMCLK_SEL",
    "LN_RX_S_PWRDN",
    "LN_RX_S_RSTB",
    "LN_S_RSTB",
    "LN_TX_DP_H_RSTB",
    "LN_TX_DP_H_RSTB_OEN",
    "LN_TX_DP_S_RSTB",
    "LN_TX_H_PWRDN",
    "LN_TX_H_RSTB",
    "LN_TX_S_CLKGATE_FRC_ON",
    "LN_TX_S_COMCLK_FRC_ON",
    "LN_TX_S_COMCLK_SEL",
    "LN_TX_S_PWRDN",
    "LN_TX_S_RSTB",
    "LOCAL_FAULT",
    "LOCAL_FAULT_LH",
    "LOCAL_PCS_LOOPBACK_ENABLE",
    "LOCK_CURRENT_STATE",
    "LOCK_HISTORY_STATE",
    "LOG0_TO_PHY_RX_LNSWAP_SEL",
    "LOG0_TO_PHY_TX_LNSWAP_SEL",
    "LOG1_TO_PHY_RX_LNSWAP_SEL",
    "LOG1_TO_PHY_TX_LNSWAP_SEL",
    "LOG2_TO_PHY_RX_LNSWAP_SEL",
    "LOG2_TO_PHY_TX_LNSWAP_SEL",
    "LOG3_TO_PHY_RX_LNSWAP_SEL",
    "LOG3_TO_PHY_TX_LNSWAP_SEL",
    "LOOPCNT0",
    "LOOPCNT0_OEN",
    "LOOPCNT1",
    "LOOPCNT1_OEN",
    "LOS_FILTER_COUNT",
    "LOS_THRESH",
    "LOWLATENCY_EN",
    "LPI_EN",
    "LPI_ENABLE",
    "LPI_RECEIVED",
    "LPI_RECEIVED_LH",
    "LP_BASE_PAGE1_PAGE_DATA",
    "LP_BASE_PAGE2_PAGE_DATA",
    "LP_BASE_PAGE3_PAGE_DATA",
    "LP_MP1024_UP1_PAGE_DATA",
    "LP_MP1024_UP2_PAGE_DATA",
    "LP_MP1024_UP3_PAGE_DATA",
    "LP_MP1024_UP4_PAGE_DATA",
    "LP_MP5_UP1_PAGE_DATA",
    "LP_MP5_UP2_PAGE_DATA",
    "LP_MP5_UP3_PAGE_DATA",
    "LP_MP5_UP4_PAGE_DATA",
    "LP_PAGE_0_PAGE_DATA",
    "LP_PAGE_1_PAGE_DATA",
    "LP_PAGE_2_PAGE_DATA",
    "LP_STATUS_VALID",
    "M1_OFFSET_EVN_BIN",
    "M1_OFFSET_ODD_BIN",
    "M1_SIGN",
    "M1_THRESH_SEL",
    "M1_THRESH_ZERO",
    "MAC_CREDITGENCNT",
    "MAC_CREDITGENCNT_OEN",
    "MAC_TO_PCS_LANE_MAP_SEL_SGMII",
    "MAP_LF_TO_LINK_STATUS",
    "MAP_RF_TO_LINK_STATUS",
    "MASKDATA",
    "MASKDATA_BUS_ASSIGN",
    "MASTER_PORT_NUM",
    "MDIO_ADDR_DATA",
    "MDIO_AER",
    "MDIO_BLK_ADDR",
    "MDIO_BRCST_PORT_ADDR",
    "MDIO_DEVAD",
    "MDIO_DEV_AN_EN",
    "MDIO_DEV_CL22_EN",
    "MDIO_DEV_DTE_EN",
    "MDIO_DEV_PCS_EN",
    "MDIO_DEV_PHY_EN",
    "MDIO_DEV_PMD_EN",
    "MDIO_DRV_COMCLK",
    "MDIO_FUNCTION",
    "MDIO_MULTI_MMDS_EN",
    "MDIO_MULTI_PRTS_EN",
    "MEASURE_LFSR_CNT",
    "MEASURE_TIMEOUT",
    "MEAS_INCOMPLETE",
    "MICRO_AUTOINC_RDADDR_EN",
    "MICRO_AUTOINC_WRADDR_EN",
    "MICRO_CODE_RAM_ECC_ADDRESS",
    "MICRO_CODE_RAM_TM",
    "MICRO_CORE_CLK_EN",
    "MICRO_CORE_RSTB",
    "MICRO_DR_LOOKTAB_EN",
    "MICRO_DR_SIZE",
    "MICRO_ECCG_MODE",
    "MICRO_ECC_CORRUPT",
    "MICRO_ECC_FRC_DISABLE",
    "MICRO_GEN_INTR_RMI_MBOX0WR",
    "MICRO_GEN_INTR_RMI_MBOX1WR",
    "MICRO_IGNORE_M0_CODE_WRITES",
    "MICRO_M0_DEFAULT_SLAVE_ERROR",
    "MICRO_M0_HRESP_EN",
    "MICRO_MASTER_CLK_EN",
    "MICRO_MASTER_RSTB",
    "MICRO_PMI_HP_ACK_TIMEOUT_DIS",
    "MICRO_PMI_HP_EXT_ACK_TIMEOUT_DIS",
    "MICRO_PMI_HP_EXT_FAST_BKTOBK_EN",
    "MICRO_PMI_HP_EXT_FAST_DUAL_META_FF_EN",
    "MICRO_PMI_HP_EXT_FAST_READ_EN",
    "MICRO_PMI_HP_FAST_BKTOBK_EN",
    "MICRO_PMI_HP_FAST_DUAL_META_FF_EN",
    "MICRO_PMI_HP_FAST_READ_EN",
    "MICRO_PRAMIF_AHB_WRADDR_LSW",
    "MICRO_PRAMIF_AHB_WRADDR_MSW",
    "MICRO_PRAMIF_EN",
    "MICRO_PRAM_IF_RSTB",
    "MICRO_PROTECT_FWCODE",
    "MICRO_PR_AUTOINC_NXT_WRADDR_LSW",
    "MICRO_PR_DEFAULT_SLAVE_ERROR",
    "MICRO_PVT_TEMPDATA_FRC",
    "MICRO_PVT_TEMPDATA_FRCVAL",
    "MICRO_PVT_TEMPDATA_RMI",
    "MICRO_RAMCLK_NONINV",
    "MICRO_RA_AUTOINC_NXT_RDADDR_LSW",
    "MICRO_RA_AUTOINC_NXT_WRADDR_LSW",
    "MICRO_RA_ECC_RDDATA",
    "MICRO_RA_ECC_WRDATA",
    "MICRO_RA_INIT",
    "MICRO_RA_INITDONE",
    "MICRO_RA_RDADDR_LSW",
    "MICRO_RA_RDADDR_MSW",
    "MICRO_RA_RDDATASIZE",
    "MICRO_RA_RDDATA_LSW",
    "MICRO_RA_RDDATA_MSW",
    "MICRO_RA_WRADDR_LSW",
    "MICRO_RA_WRADDR_MSW",
    "MICRO_RA_WRDATASIZE",
    "MICRO_RA_WRDATA_LSW",
    "MICRO_RA_WRDATA_MSW",
    "MICRO_RMI_DEFAULT_SLAVE_ERROR",
    "MICRO_RMI_ECC_CORR_ERR_INTR_EN",
    "MICRO_RMI_ECC_CORR_ERR_STATUS",
    "MICRO_RMI_ECC_MULTIROW_ERR_INTR_EN",
    "MICRO_RMI_ECC_MULTIROW_ERR_STATUS",
    "MICRO_RMI_ECC_UNCORR_ERR_INTR_EN",
    "MICRO_RMI_ECC_UNCORR_ERR_STATUS",
    "MICRO_RMI_M0_LOCKUP_INTR_EN",
    "MICRO_RMI_M0_LOCKUP_STATUS",
    "MICRO_RMI_M0_SYSTEMRESETREQ_INTR_EN",
    "MICRO_RMI_M0_SYSTEMRESETREQ_STATUS",
    "MICRO_RMI_MBOX_MSGOUT_INTR_EN",
    "MICRO_RMI_MBOX_MSGOUT_STATUS",
    "MICRO_RMI_MBOX_SEND_MSGIN",
    "MICRO_RMI_TO_MICRO_MBOX0",
    "MICRO_RMI_TO_MICRO_MBOX1",
    "MICRO_SILICON_DEBUG_STATUS_MUXED_DATA",
    "MICRO_SILICON_DEBUG_STATUS_MUX_SEL",
    "MICRO_SW_PMI_HP_EXT_RSTB",
    "MICRO_SW_PMI_HP_RSTB",
    "MICRO_TO_RMI_MBOX0",
    "MICRO_TO_RMI_MBOX1",
    "MICRO_TX_DISABLE",
    "MMD_RESETB",
    "MODEL_NUMBER",
    "MULTICAST_MASK_CONTROL",
    "MULTICAST_MASK_CONTROL_STATUS",
    "MULTIPRTS_EN",
    "NUMBER_PKT",
    "OC_2X",
    "OFFSET_PD",
    "OS2X_MODE_EVEN_ODD",
    "OSR_MODE",
    "OSR_MODE_FRC",
    "OSR_MODE_FRC_VAL",
    "OSR_MODE_PIN",
    "OSX2P_PHERR_GAIN",
    "OS_MODE",
    "OS_MODE_OEN",
    "OUI_CONTROL",
    "OUI_LOWER_DATA",
    "OUI_UPPER_DATA",
    "OVER1G_ABILITY",
    "OVER1G_PAGE_COUNT",
    "P1_EYEDIAG_BIN",
    "P1_EYEDIAG_EN",
    "P1_HWTUNE_MAX",
    "P1_HWTUNE_MIN",
    "P1_OFFSET",
    "P1_OFFSET_EN",
    "P1_OFFSET_EVN_BIN",
    "P1_OFFSET_ODD_BIN",
    "P1_OFF_3LEVELQ_EN",
    "P1_THRESH_SEL",
    "P1_WANTS_TO_GO_HIGH",
    "P1_WANTS_TO_GO_LOW",
    "PATTERN_SEL",
    "PATT_GEN_EN",
    "PATT_GEN_SEQ_0",
    "PATT_GEN_SEQ_1",
    "PATT_GEN_SEQ_10",
    "PATT_GEN_SEQ_11",
    "PATT_GEN_SEQ_12",
    "PATT_GEN_SEQ_13",
    "PATT_GEN_SEQ_14",
    "PATT_GEN_SEQ_2",
    "PATT_GEN_SEQ_3",
    "PATT_GEN_SEQ_4",
    "PATT_GEN_SEQ_5",
    "PATT_GEN_SEQ_6",
    "PATT_GEN_SEQ_7",
    "PATT_GEN_SEQ_8",
    "PATT_GEN_SEQ_9",
    "PATT_GEN_START_POS",
    "PATT_GEN_STOP_POS",
    "PAYLOAD_TYPE",
    "PCS_CLOCKCNT0",
    "PCS_CLOCKCNT0_OEN",
    "PCS_CREDITENABLE",
    "PCS_CREDITENABLE_OEN",
    "PCS_CREDITGENCNT",
    "PCS_CREDITGENCNT_OEN",
    "PCS_XS",
    "PD_CH_P1",
    "PD_CL37_COMPLETED",
    "PD_COMPLETED",
    "PD_HCD_KX4_OR_KX",
    "PD_IN_PROGRESS",
    "PD_PHASEDET",
    "PF2_LOWP_CTRL",
    "PFD_OFFSET",
    "PFD_OFFSET_ENLARGE",
    "PF_CTRL",
    "PF_HIZ",
    "PHASE_ERR_OFFSET",
    "PHASE_ERR_OFFSET_EN",
    "PHASE_ERR_OFFSET_MULT_2",
    "PHY_XS",
    "PIPELINE_RESET_COUNT",
    "PI_PD",
    "PKTGEN_EN",
    "PKT_SIZE",
    "PLLCLKSEL",
    "PLLFORCE_FDONE",
    "PLLFORCE_FDONE_EN",
    "PLLPON_MUX",
    "PLLPON_SEL",
    "PLL_CLKVCO_CAL_INVERT",
    "PLL_FAIL_STKY",
    "PLL_FORCE_CAP_PASS",
    "PLL_FORCE_CAP_PASS_EN",
    "PLL_LOCK",
    "PLL_LOCK_BAR_STKY",
    "PLL_LOCK_FRC",
    "PLL_LOCK_FRC_VAL",
    "PLL_LOCK_LH",
    "PLL_LOCK_LL",
    "PLL_LOCK_OVRD",
    "PLL_LOCK_STS",
    "PLL_LOCK_TIMED_OUT",
    "PLL_LOCK_TIMER_PERIOD",
    "PLL_PON",
    "PLL_PWRDN",
    "PLL_PWRDN_OR",
    "PLL_RANGE",
    "PLL_RESET_EN",
    "PLL_SEQ_START",
    "PLL_SPARE6_1",
    "PLL_SPARE_0_0",
    "PLL_SPARE_0_1",
    "PLL_SPARE_1_0",
    "PMA_PMD",
    "PMD_CORE_DP_H_RSTB_PKILL",
    "PMD_CORE_MODE",
    "PMD_LANE_MODE",
    "PMD_LN_DP_H_RSTB_PKILL",
    "PMD_LN_H_RSTB_PKILL",
    "PMD_LN_RX_DP_H_RSTB_PKILL",
    "PMD_LN_RX_H_PWRDN_PKILL",
    "PMD_LN_RX_H_RSTB_PKILL",
    "PMD_LN_TX_DP_H_RSTB_PKILL",
    "PMD_LN_TX_H_PWRDN_PKILL",
    "PMD_LN_TX_H_RSTB_PKILL",
    "PMD_LOCK_TIMED_OUT",
    "PMD_LOCK_TIMER_PERIOD",
    "PMD_MDIO_TRANS_PKILL",
    "PMD_RX_CLK_VLD_FRC",
    "PMD_RX_CLK_VLD_FRC_VAL",
    "PMD_RX_LOCK",
    "PMD_RX_LOCK_CHANGE",
    "PMD_SIGNAL_DETECT",
    "PMD_TX_CLK_VLD_FRC",
    "PMD_TX_CLK_VLD_FRC_VAL",
    "PMD_TX_DISABLE_PKILL",
    "PMD_VCOCLK16_VLD_FRC",
    "PMD_VCOCLK16_VLD_FRC_VAL",
    "POR_H_RSTB",
    "POST2TO1",
    "PRAM_ABILITY",
    "PRBS_CHK_BURST_ERR_CNT",
    "PRBS_CHK_BURST_ERR_CNT_EN",
    "PRBS_CHK_CLK_EN_FRC_ON",
    "PRBS_CHK_EN",
    "PRBS_CHK_EN_AUTO_MODE",
    "PRBS_CHK_EN_TIMEOUT",
    "PRBS_CHK_EN_TIMER_MODE",
    "PRBS_CHK_ERR_CNT_BURST_MODE",
    "PRBS_CHK_ERR_CNT_LSB",
    "PRBS_CHK_ERR_CNT_MSB",
    "PRBS_CHK_ERR_CNT_NO_CLR",
    "PRBS_CHK_INV",
    "PRBS_CHK_LOCK",
    "PRBS_CHK_LOCK_CNT",
    "PRBS_CHK_LOCK_LOST_LH",
    "PRBS_CHK_MODE",
    "PRBS_CHK_MODE_SEL",
    "PRBS_CHK_OOL_CNT",
    "PRBS_GEN_EN",
    "PRBS_GEN_ERR_INS",
    "PRBS_GEN_INV",
    "PRBS_GEN_MODE_SEL",
    "PRESERVE_PREAMBLE",
    "PRTAD_BCST",
    "PWDB_EXTR_D2C",
    "PWRDN_SEQ_TIMER",
    "QSGMII_EN",
    "QSGMII_EN_OEN",
    "RCM_SUM",
    "RECCLKDIV",
    "REFCALM",
    "REFCALMCS",
    "REFCALP",
    "REFCALPCS",
    "REFCALSHUNT",
    "REFCLK_DIV2_FRC_VAL",
    "REFCLK_DIV4_FRC_VAL",
    "REFCLK_DIV_FRC",
    "REFCLK_IN_BIAS",
    "REFCLK_SEL",
    "REFCLK_TERM_FRC",
    "REFDIV_TEST_SEL",
    "REFOUT_DIV_SEL",
    "REF_CML_CURX2",
    "REF_CML_PD",
    "REF_CMOS_HZ",
    "REGID1",
    "REGID2",
    "REMOTE_FAULT",
    "REMOTE_FAULT_IN_BASE_PAGE",
    "REMOTE_FAULT_LH",
    "REMOTE_PCS_LOOPBACK_ENABLE",
    "REPLICATION_CNT",
    "REPLICATION_CNT_OEN",
    "RESCAL",
    "RESERVED_ORDERED_SET_LH",
    "RESTART_PI_EXT_MODE",
    "RESTART_PMD_RESTART",
    "RESTART_SIGDET",
    "REVID2",
    "REVID_BONDING",
    "REVID_CL72",
    "REVID_EEE",
    "REVID_LLP",
    "REVID_MDIO",
    "REVID_MICRO",
    "REVID_MODEL",
    "REVID_MULTIPLICITY",
    "REVID_PIR",
    "REVID_PROCESS",
    "REVID_REV_LETTER",
    "REVID_REV_NUMBER",
    "REV_LETTER",
    "REV_NUMBER",
    "RMT_LPBK_EN",
    "RMT_LPBK_PD_EARLY_IND",
    "RMT_LPBK_PD_FRC_ON",
    "RMT_LPBK_PD_LATE_IND",
    "RMT_LPBK_PD_MODE",
    "RPAR",
    "RSTB_LANE",
    "RSTB_TX_LANE",
    "RST_SEQ_DIS_FLT_MODE",
    "RST_SEQ_TIMER",
    "RUNNING_DISPARITY_ERR_MSK",
    "RXDTCT_TH_SEL",
    "RXPKTCNT_L",
    "RXPKTCNT_U",
    "RXPON_MUX",
    "RXPON_SEL",
    "RX_AGGREGATOR_BYPASS_EN",
    "RX_BUS_TYPE",
    "RX_CLK_VLD_LH",
    "RX_CLK_VLD_LL",
    "RX_CLK_VLD_OVRD",
    "RX_CLK_VLD_STS",
    "RX_CM_SEL",
    "RX_DFE_OS2X_MODE",
    "RX_DME_EN",
    "RX_DME_EN_OEN",
    "RX_DSC_LOCK",
    "RX_DSC_LOCK_FRC",
    "RX_DSC_LOCK_FRC_VAL",
    "RX_GBOX_AFRST_EN",
    "RX_LANE_ADDR_0",
    "RX_LANE_ADDR_1",
    "RX_LANE_ADDR_2",
    "RX_LANE_ADDR_3",
    "RX_LANE_DP_RESET_STATE",
    "RX_LANE_REG_RESET_OCCURRED",
    "RX_LN_DP_S_RSTB",
    "RX_LN_S_RSTB",
    "RX_LOCK_LH",
    "RX_LOCK_LL",
    "RX_LOCK_OVRD",
    "RX_LOCK_STS",
    "RX_MODE",
    "RX_MULTICAST_MASK_CONTROL",
    "RX_MULTICAST_MASK_CONTROL_STATUS",
    "RX_OSR_MODE",
    "RX_OSR_MODE_FRC",
    "RX_OSR_MODE_FRC_VAL",
    "RX_OSR_MODE_OEN",
    "RX_OSR_MODE_PIN",
    "RX_PI_MANUAL_MODE",
    "RX_PI_MANUAL_RESET",
    "RX_PI_MANUAL_STROBE",
    "RX_PI_PHASE_STEP_CNT",
    "RX_PI_PHASE_STEP_DIR",
    "RX_PI_SLICERS_EN",
    "RX_PKT_CHECK_EN",
    "RX_PMD_DP_INVERT",
    "RX_PON",
    "RX_PORT_SEL",
    "RX_RESTART_PMD",
    "RX_RESTART_PMD_HOLD",
    "RX_UC_ACK_LANE_CFG_DONE",
    "RX_UC_ACK_LANE_DP_RESET",
    "SCRAMBLERMODE",
    "SC_BYPASS",
    "SC_FSM_STATUS",
    "SC_IGNORE_TX_DATA_VLD",
    "SDK_TX_DISABLE",
    "SELI1P25DFE",
    "SEL_FP3CAP",
    "SEL_TXMASTER",
    "SEQ_UNEXPECTED_PAGE",
    "SET_MEAS_INCOMPLETE",
    "SGMII_FULL_DUPLEX",
    "SGMII_MASTER_MODE",
    "SGMII_SPD_SWITCH",
    "SGMII_SPD_SWITCH_OEN",
    "SGMII_SPEED",
    "SGMII_TIMER",
    "SGMII_TO_CL37_AUTO_ENABLE",
    "SHIFT_AMMOUNT",
    "SHIFT_AMOUNT",
    "SHIM_FF_THRESHOLD_100M",
    "SHIM_FF_THRESHOLD_10M",
    "SHIM_FF_THRESHOLD_1G",
    "SHIM_FF_THRESHOLD_2P5G",
    "SHIM_RX_CLK_GATE_DISABLE",
    "SHIM_TX_CLK_GATE_DISABLE",
    "SHNTEN_MAIN",
    "SHNTMAIN_POST1",
    "SHNTMAIN_POST1PRE",
    "SHNTMAIN_POST2",
    "SHNTPOST1_POST1",
    "SHNTPOST1_POST1PRE",
    "SHNTPOST2_POST2",
    "SHNTPRE_POST1PRE",
    "SIGDET_BYPASS",
    "SIGDET_CALIBRATION_SELECT",
    "SIGDET_DP_RSTB_EN",
    "SIGDET_OFFSET_CORRECTION_NEG",
    "SIGDET_OFFSET_CORRECTION_POS",
    "SIGDET_PWRDN",
    "SIGDET_THRESHOLD",
    "SIGNAL_DETECT",
    "SIGNAL_DETECT_CHANGE",
    "SIGNAL_DETECT_FILTER_1US",
    "SIGNAL_DETECT_FILTER_COUNT",
    "SIGNAL_DETECT_FRC",
    "SIGNAL_DETECT_FRC_VAL",
    "SIGNAL_DETECT_LH",
    "SIGNAL_DETECT_LL",
    "SIGNAL_DETECT_OVRD",
    "SIGNAL_DETECT_RAW",
    "SIGNAL_DETECT_RAW_CHANGE",
    "SIGNAL_DETECT_STS",
    "SIGNAL_DETECT_THRESH",
    "SINGLE_PORT_MODE",
    "SLCR_CALIB_RANGE_SEL",
    "SLICER_CAL_BYPASS",
    "SLICER_CAL_DONE",
    "SLICER_CAL_DONE_CLEAR",
    "SLICER_CAL_TIMEOUT",
    "SPARE0",
    "SPARE1",
    "SPEED",
    "SPEED_ECHO",
    "SPEED_SP0",
    "SPEED_SP1",
    "SPEED_SP2",
    "SPEED_SP3",
    "ST_AFE_TX_FIFO_RESETB",
    "SUBP_TO_SEE_SC",
    "SUM_GAIN_CTRL",
    "SUM_PSEUDO_DIFF",
    "SUP_RST_SEQ_FRC",
    "SUP_RST_SEQ_FRC_VAL",
    "SWAP_LMS_DATA",
    "SWAP_LMS_M1",
    "SW_AN",
    "SW_HCD",
    "SW_SPEED",
    "SW_SPEED_CHANGE",
    "SW_SPEED_CHANGE_DONE",
    "SW_SPEED_CONFIG_VLD",
    "SYNCE_DIVISOR0",
    "SYNCE_DIVISOR1",
    "SYNCE_DIVISOR2",
    "SYNCE_DIVISOR3",
    "SYNCE_MODE0_PHY_LN0",
    "SYNCE_MODE0_PHY_LN1",
    "SYNCE_MODE0_PHY_LN2",
    "SYNCE_MODE0_PHY_LN3",
    "SYNCE_MODE1_PHY_LN0",
    "SYNCE_MODE1_PHY_LN1",
    "SYNCE_MODE1_PHY_LN2",
    "SYNCE_MODE1_PHY_LN3",
    "SYNC_ACQ_STATUS_DEBUG_SP_SEL",
    "SYNC_STATUS_LH_SP0",
    "SYNC_STATUS_LH_SP1",
    "SYNC_STATUS_LH_SP2",
    "SYNC_STATUS_LH_SP3",
    "SYNC_STATUS_LL_SP0",
    "SYNC_STATUS_LL_SP1",
    "SYNC_STATUS_LL_SP2",
    "SYNC_STATUS_LL_SP3",
    "SYNC_STATUS_SP0",
    "SYNC_STATUS_SP1",
    "SYNC_STATUS_SP2",
    "SYNC_STATUS_SP3",
    "TC",
    "TDR_BIT_SEL",
    "TDR_CYCLE_BIN",
    "TDR_CYCLE_SEL",
    "TDR_TRNSUM_EN",
    "TECH_PROC",
    "TERM_CMULT_ENA",
    "TERM_CM_EN",
    "TERM_CM_ENA",
    "TERM_LOWZGND",
    "TERM_LOWZVDD",
    "TERM_SEL",
    "TESTCLK_ENA",
    "TESTSEL",
    "TEST_AMP",
    "TEST_SEL",
    "TEST_SEL_OVERWRITE",
    "TEST_VC",
    "TICKSEL",
    "TICK_DENOMINATOR",
    "TICK_NUMERATOR_LOWER",
    "TICK_NUMERATOR_UPPER",
    "TICK_OVERRIDE",
    "TIMER_DONE_FRC",
    "TIMER_DONE_FRC_VAL",
    "TLA_LN_SEQUENCER_FSM_STATUS",
    "TLA_LN_SEQUENCER_FSM_STATUS1",
    "TRNSUM_CLR_FRC",
    "TRNSUM_CLR_FRC_VAL",
    "TRNSUM_CLR_SC",
    "TRNSUM_DISABLE_SM_CLEAR",
    "TRNSUM_EDGE_PATTERN_EN",
    "TRNSUM_EN",
    "TRNSUM_ERROR_COUNT_EN",
    "TRNSUM_ERR_SEL",
    "TRNSUM_EYE_CLOSE_PREV_EN",
    "TRNSUM_EYE_CLOSURE_EN",
    "TRNSUM_EYE_CLOSURE_ERR_SEL",
    "TRNSUM_E_HIGH",
    "TRNSUM_E_LOW",
    "TRNSUM_FRZ_FRC",
    "TRNSUM_FRZ_FRC_VAL",
    "TRNSUM_GAIN",
    "TRNSUM_HIGH",
    "TRNSUM_INV_PATTERN_EN",
    "TRNSUM_LOW",
    "TRNSUM_O_HIGH",
    "TRNSUM_O_LOW",
    "TRNSUM_PATTERN",
    "TRNSUM_PATTERN_BIT_EN",
    "TRNSUM_PATTERN_FULL_CHECK_OFF",
    "TRNSUM_PATTERN_MATCH_SEL",
    "TRNSUM_PRBS_SEL",
    "TRNSUM_RANDOM_TAPSEL_DISABLE",
    "TRNSUM_TAP_EN",
    "TRNSUM_TAP_RANGE_SEL",
    "TRNSUM_TAP_SIGN",
    "TRNSUM_UNSIGNED_CORR",
    "TRNSUM_UNSIGNED_FLIP",
    "TXCOM_CL72_MAX_WAIT_TIMER_PERIOD",
    "TXCOM_CL72_WAIT_CNTR_LIMIT",
    "TXFIR_DC_LEVEL_0P5X",
    "TXFIR_DC_LEVEL_1X",
    "TXFIR_DC_LEVEL_2X_0",
    "TXFIR_DC_LEVEL_2X_1",
    "TXFIR_DC_LEVEL_POST1PRE_1X_0",
    "TXFIR_DC_LEVEL_POST1PRE_1X_1",
    "TXFIR_DC_LEVEL_POST1PRE_2X_0",
    "TXFIR_DC_LEVEL_POST1PRE_2X_1",
    "TXFIR_DC_LEVEL_POST1PRE_2X_2",
    "TXFIR_DC_LEVEL_POST1PRE_2X_3",
    "TXFIR_DC_LEVEL_POST1_1X_0",
    "TXFIR_DC_LEVEL_POST1_1X_1",
    "TXFIR_DC_LEVEL_POST1_2X_0",
    "TXFIR_DC_LEVEL_POST1_2X_1",
    "TXFIR_DC_LEVEL_POST1_2X_2",
    "TXFIR_DC_LEVEL_POST2_1X_0",
    "TXFIR_DC_LEVEL_POST2_1X_1",
    "TXFIR_DC_LEVEL_POST2_2X_0",
    "TXFIR_DC_LEVEL_POST2_2X_1",
    "TXFIR_POST1_POST1PRE_1X_0",
    "TXFIR_POST1_POST1PRE_1X_1",
    "TXFIR_POST1_POST1PRE_2X_0",
    "TXFIR_POST1_POST1PRE_2X_1",
    "TXFIR_POST1_POST1PRE_2X_2",
    "TXFIR_POST1_POST1PRE_2X_3",
    "TXFIR_POST1_POST1_1X_0",
    "TXFIR_POST1_POST1_1X_1",
    "TXFIR_POST1_POST1_2X_0",
    "TXFIR_POST1_POST1_2X_1",
    "TXFIR_POST1_POST1_2X_2",
    "TXFIR_POST2",
    "TXFIR_POST2_POST2_1X_0",
    "TXFIR_POST2_POST2_1X_1",
    "TXFIR_POST2_POST2_2X_0",
    "TXFIR_POST2_POST2_2X_1",
    "TXFIR_PRE_POST1PRE_1X_0",
    "TXFIR_PRE_POST1PRE_1X_1",
    "TXFIR_PRE_POST1PRE_2X_0",
    "TXFIR_PRE_POST1PRE_2X_1",
    "TXFIR_PRE_POST1PRE_2X_2",
    "TXFIR_PRE_POST1PRE_2X_3",
    "TXPKTCNT_L",
    "TXPKTCNT_U",
    "TXPON_MUX",
    "TXPON_SEL",
    "TX_BUS_TYPE",
    "TX_CLK_VLD_LH",
    "TX_CLK_VLD_LL",
    "TX_CLK_VLD_OVRD",
    "TX_CLK_VLD_STS",
    "TX_DISABLE",
    "TX_DISABLE_OEN",
    "TX_DISABLE_OUTPUT_SEL",
    "TX_DISABLE_STATUS",
    "TX_DISABLE_TIMER_CTRL",
    "TX_DISABLE_TRIGGER",
    "TX_EEE_ALERT_EN",
    "TX_EEE_QUIET_EN",
    "TX_ELEC_IDLE_STATUS",
    "TX_FIFO_OVFB",
    "TX_FIFO_OVFB_FALL_EDGE_LH",
    "TX_FIFO_RESETB",
    "TX_FIFO_WATERMARK",
    "TX_LANE_ADDR_0",
    "TX_LANE_ADDR_1",
    "TX_LANE_ADDR_2",
    "TX_LANE_ADDR_3",
    "TX_LANE_DP_RESET_STATE",
    "TX_LANE_RATE_MISMATCH",
    "TX_LANE_REG_RESET_OCCURRED",
    "TX_LANE_RESET_RELEASED",
    "TX_LANE_RESET_RELEASED_INDEX",
    "TX_LN_DP_S_RSTB",
    "TX_LN_S_RSTB",
    "TX_LOCAL_FAULT",
    "TX_LOCAL_FAULT_LH",
    "TX_LPI_ENABLE",
    "TX_LPI_RECEIVED",
    "TX_LPI_RECEIVED_LH",
    "TX_MODE",
    "TX_MULTICAST_MASK_CONTROL",
    "TX_MULTICAST_MASK_CONTROL_STATUS",
    "TX_MUX_SEL_ORDER",
    "TX_OSR_MODE",
    "TX_OSR_MODE_FRC",
    "TX_OSR_MODE_FRC_VAL",
    "TX_OSR_MODE_OEN",
    "TX_OSR_MODE_PIN",
    "TX_PCS_NATIVE_ANA_FRMT_EN",
    "TX_PI_EN",
    "TX_PI_EXT_CTRL_EN",
    "TX_PI_EXT_PD_SEL",
    "TX_PI_EXT_PHASE_BWSEL_INTEG",
    "TX_PI_FIRST_ORDER_BWSEL_INTEG",
    "TX_PI_FRC_PHASE_STEP_MUX_SEL",
    "TX_PI_FREQ_OVERRIDE_EN",
    "TX_PI_FREQ_OVERRIDE_VAL",
    "TX_PI_FRZ_FRC",
    "TX_PI_FRZ_FRC_VAL",
    "TX_PI_FRZ_MODE",
    "TX_PI_HS_FIFO_PHSERR",
    "TX_PI_HS_FIFO_PHSERR_INVERT",
    "TX_PI_INTEG1_REG",
    "TX_PI_INTEG2_REG",
    "TX_PI_JITTER_FILTER_EN",
    "TX_PI_JIT_AMP",
    "TX_PI_JIT_FREQ_IDX",
    "TX_PI_JIT_SSC_FREQ_MODE",
    "TX_PI_LOOP_FILTER_STABLE",
    "TX_PI_PD_BYPASS_FLT",
    "TX_PI_PD_BYPASS_VCO",
    "TX_PI_PHASE_CNTR",
    "TX_PI_PHASE_ERR",
    "TX_PI_PHASE_INVERT",
    "TX_PI_PHASE_OVERRIDE",
    "TX_PI_PHASE_STEP_DIR",
    "TX_PI_PHASE_STEP_NUM",
    "TX_PI_PHASE_STROBE",
    "TX_PI_REPEATER_MODE_EN",
    "TX_PI_RESET_CODE_DBG",
    "TX_PI_SECOND_ORDER_BWSEL_INTEG",
    "TX_PI_SECOND_ORDER_LOOP_EN",
    "TX_PI_SJ_GEN_EN",
    "TX_PI_SSC_GEN_EN",
    "TX_PMD_DP_INVERT",
    "TX_PON",
    "TX_PORT_SEL",
    "TX_PWRDN",
    "TX_REMOTE_FAULT",
    "TX_REMOTE_FAULT_LH",
    "TX_RESERVED_ORDERED_SET_LH",
    "TX_RESET_COUNT",
    "TX_UC_ACK_LANE_CFG_DONE",
    "TX_UC_ACK_LANE_DP_RESET",
    "UC_ACK_CORE_CFG_DONE",
    "UC_ACK_CORE_DP_RESET",
    "UC_ACK_DSC_CONFIG",
    "UC_ACK_DSC_EEE_DONE",
    "UC_ACK_DSC_RESTART",
    "UC_ACK_LANE_CFG_DONE",
    "UC_ACK_LANE_DP_RESET",
    "UC_ACTIVE",
    "UC_AFE_SIGDET",
    "UC_AFE_SIGDET_CHANGE",
    "UC_DSC_ERROR_FOUND",
    "UC_DSC_GP_UC_REQ",
    "UC_DSC_READY_FOR_CMD",
    "UC_DSC_SCRATCH",
    "UC_DSC_SUPP_INFO",
    "UC_EXT_SIGDET",
    "UC_EXT_SIGDET_CHANGE",
    "UC_PMD_RX_LOCK",
    "UC_PMD_RX_LOCK_CHANGE",
    "UC_SIGNAL_DETECT",
    "UC_SIGNAL_DETECT_CHANGE",
    "UC_TRNSUM_EN",
    "UC_TUNE_EN",
    "USXGMII_EN",
    "VCOBUFPON_MUX",
    "VCOBUFPON_SEL",
    "VCOBUF_PON",
    "VCOCLK16_S_COMCLK_FRC_ON",
    "VCOCLK16_S_COMCLK_SEL",
    "VCOFB_DIV",
    "VCOPON_MUX",
    "VCOPON_SEL",
    "VCORANGE_SEL",
    "VCO_GM_BOOST",
    "VCO_HKVCO",
    "VCO_I_BOOST",
    "VCO_PON",
    "VCO_RANGE",
    "VCO_RANGE_MUX",
    "VCO_RST_EN",
    "VCO_SUPPLY_ADJ",
    "VCO_TEST_CLK_EN",
    "VGA1_CTRL_BIN",
    "VGA2_CTRL_BIN",
    "VGA3_CTRL_BIN",
    "VGAPON_MUX",
    "VGAPON_SEL",
    "VGA_ACC_HYS_EN",
    "VGA_AFFECTED_BY_DFE1",
    "VGA_BIN",
    "VGA_CM_SEL",
    "VGA_EN",
    "VGA_EN_HGAIN",
    "VGA_ERR_GAIN",
    "VGA_ERR_SEL",
    "VGA_HWTUNE_MIN",
    "VGA_INV_M1",
    "VGA_INV_P1",
    "VGA_OP_SHORT_NORM",
    "VGA_OP_SHORT_OFFCAL",
    "VGA_OUT_IDLE",
    "VGA_P1_ACC_CLR",
    "VGA_P1_GRADIENT_INVERT",
    "VGA_PATTERN",
    "VGA_PATTERN_BIT_EN",
    "VGA_PON",
    "VGA_UPDATE_GAIN",
    "VGA_UPDATE_STYLE",
    "VGA_WANTS_TO_GO_LOW",
    "WIS",
};

#endif
#endif
#endif
#endif /* PHYMOD_CONFIG_INCLUDE_FIELD_INFO */



/*******************************************************************************
 *
 * The following is the symbol table itself. 
 * It defines the entries for all registers and memories.
 * It also incorporates the field information for each register and memory if
 * applicable.
 */
static const phymod_symbol_t bcmi_qtc_xgxs_syms[] = {
#ifndef PHYMOD_CONFIG_EXCLUDE_CHIP_SYMBOLS_BCMI_QTC_XGXS
{
	BCMI_QTC_XGXS_PHYID2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PHYID2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PHYID2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL22_B0_PHYID2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x600d, /* 24589 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PHYID3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PHYID3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PHYID3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL22_B0_PHYID3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8770, /* 34672 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_MAIN_SETUPr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_MAIN_SETUPr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN_SETUPr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xd0, /* 208 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_MAIN_LN_SWPr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_MAIN_LN_SWPr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN_LN_SWPr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN_LANE_SWAP",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xe4e4, /* 58596 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_MAIN_DEVINPKG5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_MAIN_DEVINPKG5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN_DEVINPKG5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN_DEVICEINPKG5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x83, /* 131 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_MAIN_TICK_CTL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_MAIN_TICK_CTL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN_TICK_CTL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN_TICK_CONTROL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_MAIN_TICK_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_MAIN_TICK_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN_TICK_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN_TICK_CONTROL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_MAIN_LPBK_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_MAIN_LPBK_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN_LPBK_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN_LOOPBACK_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_MAIN_MDIO_BCSTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_MAIN_MDIO_BCSTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN_MDIO_BCSTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN_MDIO_BROADCAST",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf800, /* 63488 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_MAIN_SERDESIDr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_MAIN_SERDESIDr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN_SERDESIDr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x316, /* 790 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_MAIN_SYNCE_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_MAIN_SYNCE_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN_SYNCE_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN_SYNCE_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8888, /* 34952 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_MAIN_SYNCE_DIVISOR0_PHY_LN0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_MAIN_SYNCE_DIVISOR0_PHY_LN0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN_SYNCE_DIVISOR0_PHY_LN0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x14a0, /* 5280 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_MAIN_SYNCE_DIVISOR1_PHY_LN1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_MAIN_SYNCE_DIVISOR1_PHY_LN1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN_SYNCE_DIVISOR1_PHY_LN1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x14a0, /* 5280 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_MAIN_SYNCE_DIVISOR2_PHY_LN2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_MAIN_SYNCE_DIVISOR2_PHY_LN2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN_SYNCE_DIVISOR2_PHY_LN2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x14a0, /* 5280 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_MAIN_SYNCE_DIVISOR3_PHY_LN3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_MAIN_SYNCE_DIVISOR3_PHY_LN3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN_SYNCE_DIVISOR3_PHY_LN3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x14a0, /* 5280 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_MAIN_UNIMAC_SHIM_CLKr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_MAIN_UNIMAC_SHIM_CLKr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN_UNIMAC_SHIM_CLKr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_MAIN_SHIM_FF_THRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_MAIN_SHIM_FF_THRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN_SHIM_FF_THRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN_SHIM_FF_THRESHOLD",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x111, /* 273 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PMD_X1_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PMD_X1_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X1_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X1_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PMD_X1_MODEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PMD_X1_MODEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X1_MODEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PMD_X1_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PMD_X1_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X1_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X1_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PMD_X1_LATCH_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PMD_X1_LATCH_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X1_LATCH_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X1_LATCH_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PMD_X1_OVRRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PMD_X1_OVRRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X1_OVRRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X1_OVERRIDE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_USXGMII_AM_INSERTION_INTERVALr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_USXGMII_AM_INSERTION_INTERVALr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"USXGMII_AM_INSERTION_INTERVALr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"USXGMII_X1_CONTROL_USXGMII_AM_INSERTION_INTERVAL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4010, /* 16400 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_USXGMII_LN_0_AM_BYTES_1_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_USXGMII_LN_0_AM_BYTES_1_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"USXGMII_LN_0_AM_BYTES_1_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"USXGMII_X1_CONTROL_USXGMII_LANE_0_AM_BYTES_1_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x68c1, /* 26817 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_USXGMII_LN_0_AM_BYTE2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_USXGMII_LN_0_AM_BYTE2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"USXGMII_LN_0_AM_BYTE2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"USXGMII_X1_CONTROL_USXGMII_LANE_0_AM_BYTE_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x21, /* 33 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_USXGMII_LN_1_AM_BYTES_1_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_USXGMII_LN_1_AM_BYTES_1_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"USXGMII_LN_1_AM_BYTES_1_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"USXGMII_X1_CONTROL_USXGMII_LANE_1_AM_BYTES_1_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xc4f0, /* 50416 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_USXGMII_LN_1_AM_BYTE2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_USXGMII_LN_1_AM_BYTE2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"USXGMII_LN_1_AM_BYTE2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"USXGMII_X1_CONTROL_USXGMII_LANE_1_AM_BYTE_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xe6, /* 230 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_USXGMII_LN_2_AM_BYTES_1_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_USXGMII_LN_2_AM_BYTES_1_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"USXGMII_LN_2_AM_BYTES_1_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"USXGMII_X1_CONTROL_USXGMII_LANE_2_AM_BYTES_1_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x65c5, /* 26053 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_USXGMII_LN_2_AM_BYTE2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_USXGMII_LN_2_AM_BYTE2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"USXGMII_LN_2_AM_BYTE2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"USXGMII_X1_CONTROL_USXGMII_LANE_2_AM_BYTE_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x9b, /* 155 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_USXGMII_LN_3_AM_BYTES_1_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_USXGMII_LN_3_AM_BYTES_1_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"USXGMII_LN_3_AM_BYTES_1_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"USXGMII_X1_CONTROL_USXGMII_LANE_3_AM_BYTES_1_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x79a2, /* 31138 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_USXGMII_LN_3_AM_BYTE2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_USXGMII_LN_3_AM_BYTE2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"USXGMII_LN_3_AM_BYTE2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"USXGMII_X1_CONTROL_USXGMII_LANE_3_AM_BYTE_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3d, /* 61 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PKTGENCTL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PKTGENCTL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGENCTL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PACKET_GEN_PKTGENCTRL1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PKTGENCTL2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PKTGENCTL2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGENCTL2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PACKET_GEN_PKTGENCTRL2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2c, /* 44 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PAYLOADBYTESr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PAYLOADBYTESr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PAYLOADBYTESr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PACKET_GEN_PAYLOADBYTES",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_ERR_GENr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_ERR_GENr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"ERR_GENr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PACKET_GEN_ERROR_GEN",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_ERRMASKr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_ERRMASKr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"ERRMASKr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PACKET_GEN_ERRORMASK",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_CRCERRCNTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_CRCERRCNTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CRCERRCNTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PACKET_GEN_CRCERRORCOUNT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_OUI_UPRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_OUI_UPRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"OUI_UPRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_CONTROL_OUI_UPPER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_OUI_LWRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_OUI_LWRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"OUI_LWRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_CONTROL_OUI_LOWER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_BAM_SPD_PRI_5_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_BAM_SPD_PRI_5_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"BAM_SPD_PRI_5_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_CONTROL_BAM_SPEED_PRI_5_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_CL37_RESTARTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_CL37_RESTARTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL37_RESTARTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_TIMERS_CL37_RESTART",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_CL37_ACKr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_CL37_ACKr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL37_ACKr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_TIMERS_CL37_ACK",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_CL37_ERRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_CL37_ERRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL37_ERRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_TIMERS_CL37_ERROR",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_CL37_SYNC_STS_FILTER_TMRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_CL37_SYNC_STS_FILTER_TMRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL37_SYNC_STS_FILTER_TMRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_TIMERS_CL37_SYNC_STATUS_FILTER_TIMER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2, /* 2 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SGMII_CL37_TMR_TYPEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SGMII_CL37_TMR_TYPEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SGMII_CL37_TMR_TYPEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_TIMERS_SGMII_CL37_TIMER_TYPE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x6b, /* 107 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_LNK_UP_TYPEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_LNK_UP_TYPEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"LNK_UP_TYPEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_TIMERS_LINK_UP_TYPE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x6b, /* 107 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_IGNORE_LNK_TMR_TYPEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_IGNORE_LNK_TMR_TYPEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"IGNORE_LNK_TMR_TYPEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_TIMERS_IGNORE_LINK_TIMER_TYPE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_LNK_FAIL_INHBT_TMR_NOT_CL72_TYPEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_LNK_FAIL_INHBT_TMR_NOT_CL72_TYPEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"LNK_FAIL_INHBT_TMR_NOT_CL72_TYPEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_NOT_CL72_TYPE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xffff, /* 65535 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X1_PLL_LOCK_TMRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X1_PLL_LOCK_TMRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_PLL_LOCK_TMRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_CONTROL_PLL_LOCK_TIMER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X1_PMD_LOCK_TMRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X1_PMD_LOCK_TMRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_PMD_LOCK_TMRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_CONTROL_PMD_LOCK_TIMER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X1_PIPE_RST_CNTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X1_PIPE_RST_CNTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_PIPE_RST_CNTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_CONTROL_PIPELINE_RESET_COUNT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff, /* 255 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X1_TX_RST_CNTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X1_TX_RST_CNTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_TX_RST_CNTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_CONTROL_TX_RESET_COUNT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2, /* 2 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR0_SPDr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR0_SPDr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR0_SPDr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff, /* 255 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR0_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR0_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR0_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE0_OVERRIDE_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR0_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR0_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR0_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE0_OVERRIDE_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR0_2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR0_2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR0_2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE0_OVERRIDE_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR0_3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR0_3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR0_3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE0_OVERRIDE_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR0_4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR0_4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR0_4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE0_OVERRIDE_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR0_5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR0_5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR0_5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE0_OVERRIDE_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR0_6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR0_6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR0_6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE0_OVERRIDE_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR1_SPDr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR1_SPDr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR1_SPDr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff, /* 255 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR1_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR1_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR1_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE1_OVERRIDE_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR1_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR1_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR1_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE1_OVERRIDE_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR1_2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR1_2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR1_2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE1_OVERRIDE_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR1_3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR1_3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR1_3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE1_OVERRIDE_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR1_4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR1_4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR1_4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE1_OVERRIDE_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR1_5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR1_5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR1_5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE1_OVERRIDE_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR1_6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR1_6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR1_6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE1_OVERRIDE_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR2_SPDr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR2_SPDr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR2_SPDr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff, /* 255 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR2_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR2_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR2_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE2_OVERRIDE_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR2_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR2_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR2_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE2_OVERRIDE_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR2_2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR2_2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR2_2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE2_OVERRIDE_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR2_3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR2_3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR2_3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE2_OVERRIDE_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR2_4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR2_4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR2_4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE2_OVERRIDE_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR2_5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR2_5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR2_5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE2_OVERRIDE_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR2_6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR2_6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR2_6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE2_OVERRIDE_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR3_SPDr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR3_SPDr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR3_SPDr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff, /* 255 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR3_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR3_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR3_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE3_OVERRIDE_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR3_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR3_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR3_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE3_OVERRIDE_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR3_2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR3_2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR3_2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE3_OVERRIDE_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR3_3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR3_3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR3_3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE3_OVERRIDE_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR3_4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR3_4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR3_4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE3_OVERRIDE_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR3_5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR3_5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR3_5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE3_OVERRIDE_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR3_6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X1_SPD_OVRR3_6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR3_6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE3_OVERRIDE_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PMD_X4_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PMD_X4_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X4_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X4_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PMD_X4_MODEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PMD_X4_MODEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X4_MODEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PMD_X4_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PMD_X4_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X4_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X4_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PMD_X4_LATCH_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PMD_X4_LATCH_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X4_LATCH_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X4_LATCH_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PMD_X4_OVRRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PMD_X4_OVRRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X4_OVRRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X4_OVERRIDE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PMD_X4_EEE_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PMD_X4_EEE_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X4_EEE_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X4_EEE_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PMD_X4_EEE_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PMD_X4_EEE_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X4_EEE_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X4_EEE_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_CONTROL_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff, /* 255 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_QSGMII_SPDr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_QSGMII_SPDr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_QSGMII_SPDr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_CONTROL_QSGMII_SPEED",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_CONTROL_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_ERRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_ERRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_ERRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_CONTROL_ERROR",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_DBGr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_DBGr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_DBGr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_CONTROL_DEBUG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8000, /* 32768 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_BYPASSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_BYPASSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_BYPASSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_CONTROL_BYPASS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_SC_AN_SUBP_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_SC_AN_SUBP_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_SC_AN_SUBP_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_CONTROL_SC_AN_SUBP_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_FLD_OVRR_EN0_TYPEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_FLD_OVRR_EN0_TYPEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FLD_OVRR_EN0_TYPEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_FI_SP0_RSLVD_SPDr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_FI_SP0_RSLVD_SPDr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FI_SP0_RSLVD_SPDr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_SP0_RESOLVED_SPEED",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_FI_SP0_RSLVD0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_FI_SP0_RSLVD0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FI_SP0_RSLVD0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_SP0_RESOLVED_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_FI_SP0_RSLVD1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_FI_SP0_RSLVD1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FI_SP0_RSLVD1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_SP0_RESOLVED_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_FI_SP0_RSLVD2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_FI_SP0_RSLVD2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FI_SP0_RSLVD2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_SP0_RESOLVED_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_FI_SP0_RSLVD3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_FI_SP0_RSLVD3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FI_SP0_RSLVD3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_SP0_RESOLVED_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_FI_SP0_RSLVD4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_FI_SP0_RSLVD4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FI_SP0_RSLVD4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_SP0_RESOLVED_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_FI_SP0_RSLVD5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_FI_SP0_RSLVD5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FI_SP0_RSLVD5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_SP0_RESOLVED_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_FI_SP0_RSLVD6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_FI_SP0_RSLVD6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FI_SP0_RSLVD6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_SP0_RESOLVED_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_FI_SP1_RSLVD_SPDr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_FI_SP1_RSLVD_SPDr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FI_SP1_RSLVD_SPDr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_SP1_RESOLVED_SPEED",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_FI_SP1_RSLVD0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_FI_SP1_RSLVD0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FI_SP1_RSLVD0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_SP1_RESOLVED_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_FI_SP1_RSLVD1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_FI_SP1_RSLVD1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FI_SP1_RSLVD1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_SP1_RESOLVED_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_FI_SP1_RSLVD2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_FI_SP1_RSLVD2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FI_SP1_RSLVD2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_SP1_RESOLVED_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_FI_SP1_RSLVD3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_FI_SP1_RSLVD3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FI_SP1_RSLVD3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_SP1_RESOLVED_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_FI_SP1_RSLVD4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_FI_SP1_RSLVD4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FI_SP1_RSLVD4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_SP1_RESOLVED_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_FI_SP1_RSLVD5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_FI_SP1_RSLVD5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FI_SP1_RSLVD5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_SP1_RESOLVED_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_FI_SP1_RSLVD6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_FI_SP1_RSLVD6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FI_SP1_RSLVD6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_SP1_RESOLVED_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_FI_SP2_RSLVD_SPDr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_FI_SP2_RSLVD_SPDr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FI_SP2_RSLVD_SPDr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_SP2_RESOLVED_SPEED",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_FI_SP2_RSLVD0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_FI_SP2_RSLVD0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FI_SP2_RSLVD0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_SP2_RESOLVED_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_FI_SP2_RSLVD1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_FI_SP2_RSLVD1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FI_SP2_RSLVD1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_SP2_RESOLVED_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_FI_SP2_RSLVD2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_FI_SP2_RSLVD2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FI_SP2_RSLVD2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_SP2_RESOLVED_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_FI_SP2_RSLVD3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_FI_SP2_RSLVD3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FI_SP2_RSLVD3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_SP2_RESOLVED_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_FI_SP2_RSLVD4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_FI_SP2_RSLVD4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FI_SP2_RSLVD4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_SP2_RESOLVED_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_FI_SP2_RSLVD5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_FI_SP2_RSLVD5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FI_SP2_RSLVD5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_SP2_RESOLVED_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_FI_SP2_RSLVD6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_FI_SP2_RSLVD6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FI_SP2_RSLVD6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_SP2_RESOLVED_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_FI_SP3_RSLVD_SPDr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_FI_SP3_RSLVD_SPDr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FI_SP3_RSLVD_SPDr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_SP3_RESOLVED_SPEED",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_FI_SP3_RSLVD0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_FI_SP3_RSLVD0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FI_SP3_RSLVD0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_SP3_RESOLVED_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_FI_SP3_RSLVD1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_FI_SP3_RSLVD1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FI_SP3_RSLVD1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_SP3_RESOLVED_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_FI_SP3_RSLVD2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_FI_SP3_RSLVD2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FI_SP3_RSLVD2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_SP3_RESOLVED_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_FI_SP3_RSLVD3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_FI_SP3_RSLVD3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FI_SP3_RSLVD3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_SP3_RESOLVED_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_FI_SP3_RSLVD4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_FI_SP3_RSLVD4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FI_SP3_RSLVD4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_SP3_RESOLVED_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_FI_SP3_RSLVD5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_FI_SP3_RSLVD5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FI_SP3_RSLVD5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_SP3_RESOLVED_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SC_X4_FI_SP3_RSLVD6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SC_X4_FI_SP3_RSLVD6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FI_SP3_RSLVD6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_SP3_RESOLVED_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_X4_SP0_CRED0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_X4_SP0_CRED0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_SP0_CRED0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CREDIT_SP0_CREDIT0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_X4_SP0_CRED1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_X4_SP0_CRED1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_SP0_CRED1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CREDIT_SP0_CREDIT1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_X4_SP0_LOOPCNTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_X4_SP0_LOOPCNTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_SP0_LOOPCNTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CREDIT_SP0_LOOPCNT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_X4_SP0_MAC_CREDGENCNTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_X4_SP0_MAC_CREDGENCNTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_SP0_MAC_CREDGENCNTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CREDIT_SP0_MAC_CREDITGENCNT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_X4_SP0_PCS_CLKCNT0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_X4_SP0_PCS_CLKCNT0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_SP0_PCS_CLKCNT0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CREDIT_SP0_PCS_CLOCKCNT0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_X4_SP0_PCS_CREDGENCNTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_X4_SP0_PCS_CREDGENCNTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_SP0_PCS_CREDGENCNTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CREDIT_SP0_PCS_CREDITGENCNT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_X4_SP1_CRED0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_X4_SP1_CRED0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_SP1_CRED0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CREDIT_SP1_CREDIT0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_X4_SP1_CRED1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_X4_SP1_CRED1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_SP1_CRED1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CREDIT_SP1_CREDIT1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_X4_SP1_LOOPCNTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_X4_SP1_LOOPCNTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_SP1_LOOPCNTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CREDIT_SP1_LOOPCNT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_X4_SP1_MAC_CREDGENCNTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_X4_SP1_MAC_CREDGENCNTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_SP1_MAC_CREDGENCNTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CREDIT_SP1_MAC_CREDITGENCNT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_X4_SP1_PCS_CLKCNT0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_X4_SP1_PCS_CLKCNT0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_SP1_PCS_CLKCNT0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CREDIT_SP1_PCS_CLOCKCNT0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_X4_SP1_PCS_CREDGENCNTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_X4_SP1_PCS_CREDGENCNTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_SP1_PCS_CREDGENCNTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CREDIT_SP1_PCS_CREDITGENCNT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_X4_SP2_CRED0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_X4_SP2_CRED0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_SP2_CRED0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CREDIT_SP2_CREDIT0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_X4_SP2_CRED1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_X4_SP2_CRED1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_SP2_CRED1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CREDIT_SP2_CREDIT1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_X4_SP2_LOOPCNTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_X4_SP2_LOOPCNTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_SP2_LOOPCNTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CREDIT_SP2_LOOPCNT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_X4_SP2_MAC_CREDGENCNTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_X4_SP2_MAC_CREDGENCNTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_SP2_MAC_CREDGENCNTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CREDIT_SP2_MAC_CREDITGENCNT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_X4_SP2_PCS_CLKCNT0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_X4_SP2_PCS_CLKCNT0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_SP2_PCS_CLKCNT0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CREDIT_SP2_PCS_CLOCKCNT0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_X4_SP2_PCS_CREDGENCNTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_X4_SP2_PCS_CREDGENCNTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_SP2_PCS_CREDGENCNTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CREDIT_SP2_PCS_CREDITGENCNT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_X4_SP3_CRED0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_X4_SP3_CRED0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_SP3_CRED0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CREDIT_SP3_CREDIT0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_X4_SP3_CRED1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_X4_SP3_CRED1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_SP3_CRED1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CREDIT_SP3_CREDIT1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_X4_SP3_LOOPCNTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_X4_SP3_LOOPCNTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_SP3_LOOPCNTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CREDIT_SP3_LOOPCNT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_X4_SP3_MAC_CREDGENCNTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_X4_SP3_MAC_CREDGENCNTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_SP3_MAC_CREDGENCNTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CREDIT_SP3_MAC_CREDITGENCNT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_X4_SP3_PCS_CLKCNT0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_X4_SP3_PCS_CLKCNT0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_SP3_PCS_CLKCNT0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CREDIT_SP3_PCS_CLOCKCNT0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_X4_SP3_PCS_CREDGENCNTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_X4_SP3_PCS_CREDGENCNTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_SP3_PCS_CREDGENCNTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CREDIT_SP3_PCS_CREDITGENCNT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_MISCr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_MISCr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MISCr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CONTROL0_MISC",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3c, /* 60 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_CL36TX_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_CL36TX_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL36TX_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CONTROL0_CL36TX_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_CL36_FSM_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_CL36_FSM_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL36_FSM_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_STATUS0_CL36_FSM_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_RATE_MISMATCHr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_RATE_MISMATCHr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_RATE_MISMATCHr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_STATUS0_TX_RATE_MISMATCH",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PCS_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PCS_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PCS_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL0_PCS_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_CL36_RXr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_CL36_RXr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL36_RXr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL0_CL36_RX",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PMA_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PMA_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMA_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL0_PMA_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_BARREL_SHIFTER_STr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_BARREL_SHIFTER_STr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"BARREL_SHIFTER_STr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_BARREL_SHIFTER_STATE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SYNCACQ_STS_0_SP0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SYNCACQ_STS_0_SP0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SYNCACQ_STS_0_SP0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_SYNCACQ_STATUS_0_SP0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SYNCACQ_STS_1_SP0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SYNCACQ_STS_1_SP0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SYNCACQ_STS_1_SP0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_SYNCACQ_STATUS_1_SP0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_CL36_RXSM_BINARY_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_CL36_RXSM_BINARY_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL36_RXSM_BINARY_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_CL36_RXSM_BINARY_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_CL36_RXSM_ONEHOT_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_CL36_RXSM_ONEHOT_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL36_RXSM_ONEHOT_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_CL36_RXSM_ONEHOT_STATUS_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_CL36_RXSM_ONEHOT_STS1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_CL36_RXSM_ONEHOT_STS1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL36_RXSM_ONEHOT_STS1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_CL36_RXSM_ONEHOT_STATUS_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_BERCNT0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_BERCNT0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"BERCNT0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_BERCOUNT0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_BERCNT1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_BERCNT1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"BERCNT1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_BERCOUNT1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PCS_LATCH_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PCS_LATCH_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PCS_LATCH_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_PCS_LATCHED_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PCS_LIVE_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PCS_LIVE_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PCS_LIVE_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_PCS_LIVE_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_GBOX_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_GBOX_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"GBOX_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_GBOX_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RX_X4_CL49_CTL0_PCS_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RX_X4_CL49_CTL0_PCS_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL49_CTL0_PCS_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL49_CONTROL0_PCS_CONTROL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8040, /* 32832 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RX_X4_CL49_CTL0_DEC_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RX_X4_CL49_CTL0_DEC_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL49_CTL0_DEC_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL49_CONTROL0_DECODE_CONTROL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x7, /* 7 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RX_X4_CL49_STS0_BARREL_SHIFTER_STr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RX_X4_CL49_STS0_BARREL_SHIFTER_STr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL49_STS0_BARREL_SHIFTER_STr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL49_STATUS0_BARREL_SHIFTER_STATE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RX_X4_CL49_STS0_SYNC_FSM_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RX_X4_CL49_STS0_SYNC_FSM_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL49_STS0_SYNC_FSM_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL49_STATUS0_SYNC_FSM_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RX_X4_CL49_STS0_AM_LOCK_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RX_X4_CL49_STS0_AM_LOCK_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL49_STS0_AM_LOCK_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL49_STATUS0_AM_LOCK_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RX_X4_CL49_STS0_DEC_STS_SP0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RX_X4_CL49_STS0_DEC_STS_SP0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL49_STS0_DEC_STS_SP0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL49_STATUS0_DECODE_STATUS_SP0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RX_X4_CL49_STS0_DEC_STS_SP1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RX_X4_CL49_STS0_DEC_STS_SP1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL49_STS0_DEC_STS_SP1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL49_STATUS0_DECODE_STATUS_SP1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RX_X4_CL49_STS0_DEC_STS_SP2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RX_X4_CL49_STS0_DEC_STS_SP2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL49_STS0_DEC_STS_SP2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL49_STATUS0_DECODE_STATUS_SP2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RX_X4_CL49_STS0_DEC_STS_SP3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RX_X4_CL49_STS0_DEC_STS_SP3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL49_STS0_DEC_STS_SP3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL49_STATUS0_DECODE_STATUS_SP3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RX_X4_CL49_STS0_BERMON_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RX_X4_CL49_STS0_BERMON_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL49_STS0_BERMON_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL49_STATUS0_BERMON_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RX_X4_CL49_STS0_DEC_ERRED_BLKS_SP01r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RX_X4_CL49_STS0_DEC_ERRED_BLKS_SP01r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL49_STS0_DEC_ERRED_BLKS_SP01r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL49_STATUS0_DECODE_ERRORED_BLOCKS_SP01",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RX_X4_CL49_STS0_DEC_ERRED_BLKS_SP23r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RX_X4_CL49_STS0_DEC_ERRED_BLKS_SP23r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL49_STS0_DEC_ERRED_BLKS_SP23r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL49_STATUS0_DECODE_ERRORED_BLOCKS_SP23",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RX_X4_CL49_STS0_BERCNTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RX_X4_CL49_STS0_BERCNTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL49_STS0_BERCNTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL49_STATUS0_BERCOUNT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RX_X4_CL49_STS0_PCS_LATCH_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RX_X4_CL49_STS0_PCS_LATCH_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL49_STS0_PCS_LATCH_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL49_STATUS0_PCS_LATCHED_STATUS_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RX_X4_CL49_STS0_PCS_LATCH_STS1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RX_X4_CL49_STS0_PCS_LATCH_STS1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL49_STS0_PCS_LATCH_STS1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL49_STATUS0_PCS_LATCHED_STATUS_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RX_X4_CL49_STS0_PCS_LIVE_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RX_X4_CL49_STS0_PCS_LIVE_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL49_STS0_PCS_LIVE_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL49_STATUS0_PCS_LIVE_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf000, /* 61440 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_X4_CL49_CTL0_TX_PCS_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_X4_CL49_CTL0_TX_PCS_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_CL49_CTL0_TX_PCS_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CL49_CONTROL0_TX_PCS_CONTROL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8000, /* 32768 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_X4_CL49_CTL0_TX_ENC_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_X4_CL49_CTL0_TX_ENC_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_CL49_CTL0_TX_ENC_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CL49_CONTROL0_TX_ENCODE_CONTROL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x7, /* 7 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_X4_CL49_STS0_ENC_STS_SP0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_X4_CL49_STS0_ENC_STS_SP0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_CL49_STS0_ENC_STS_SP0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CL49_STATUS0_ENCODE_STATUS_SP0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_X4_CL49_STS0_ENC_STS_SP1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_X4_CL49_STS0_ENC_STS_SP1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_CL49_STS0_ENC_STS_SP1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CL49_STATUS0_ENCODE_STATUS_SP1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_X4_CL49_STS0_ENC_STS_SP2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_X4_CL49_STS0_ENC_STS_SP2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_CL49_STS0_ENC_STS_SP2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CL49_STATUS0_ENCODE_STATUS_SP2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_X4_CL49_STS0_ENC_STS_SP3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_X4_CL49_STS0_ENC_STS_SP3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_CL49_STS0_ENC_STS_SP3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CL49_STATUS0_ENCODE_STATUS_SP3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_X4_CL49_STS0_TX_PCS_LIVE_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_X4_CL49_STS0_TX_PCS_LIVE_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_CL49_STS0_TX_PCS_LIVE_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CL49_STATUS0_TX_PCS_LIVE_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_X4_CL49_STS0_TX_PCS_LATCH_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_X4_CL49_STS0_TX_PCS_LATCH_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_CL49_STS0_TX_PCS_LATCH_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CL49_STATUS0_TX_PCS_LATCHED_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_ABI_SP0_ENSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_ABI_SP0_ENSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_ABI_SP0_ENSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_SP0_ENABLES",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_ABI_SP0_LOC_DEV_CL37_BASE_ABILr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_ABI_SP0_LOC_DEV_CL37_BASE_ABILr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_ABI_SP0_LOC_DEV_CL37_BASE_ABILr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_SP0_LOCAL_DEVICE_CL37_BASE_ABILITIES",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2, /* 2 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_ABI_SP0_LOC_DEV_CL37_BAM_ABILr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_ABI_SP0_LOC_DEV_CL37_BAM_ABILr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_ABI_SP0_LOC_DEV_CL37_BAM_ABILr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_SP0_LOCAL_DEVICE_CL37_BAM_ABILITIES",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_ABI_SP0_LOC_DEV_OVER1G_ABIL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_ABI_SP0_LOC_DEV_OVER1G_ABIL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_ABI_SP0_LOC_DEV_OVER1G_ABIL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_SP0_LOCAL_DEVICE_OVER1G_ABILITIES_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_ABI_SP0_CTLSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_ABI_SP0_CTLSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_ABI_SP0_CTLSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_SP0_CONTROLS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_ABI_SP1_ENSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_ABI_SP1_ENSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_ABI_SP1_ENSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_SP1_ENABLES",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_ABI_SP1_LOC_DEV_CL37_BASE_ABILr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_ABI_SP1_LOC_DEV_CL37_BASE_ABILr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_ABI_SP1_LOC_DEV_CL37_BASE_ABILr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_SP1_LOCAL_DEVICE_CL37_BASE_ABILITIES",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2, /* 2 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_ABI_SP1_LOC_DEV_CL37_BAM_ABILr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_ABI_SP1_LOC_DEV_CL37_BAM_ABILr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_ABI_SP1_LOC_DEV_CL37_BAM_ABILr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_SP1_LOCAL_DEVICE_CL37_BAM_ABILITIES",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_ABI_SP1_LOC_DEV_OVER1G_ABIL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_ABI_SP1_LOC_DEV_OVER1G_ABIL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_ABI_SP1_LOC_DEV_OVER1G_ABIL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_SP1_LOCAL_DEVICE_OVER1G_ABILITIES_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_ABI_SP1_CTLSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_ABI_SP1_CTLSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_ABI_SP1_CTLSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_SP1_CONTROLS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_ABI_SP2_ENSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_ABI_SP2_ENSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_ABI_SP2_ENSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_SP2_ENABLES",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_ABI_SP2_LOC_DEV_CL37_BASE_ABILr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_ABI_SP2_LOC_DEV_CL37_BASE_ABILr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_ABI_SP2_LOC_DEV_CL37_BASE_ABILr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_SP2_LOCAL_DEVICE_CL37_BASE_ABILITIES",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2, /* 2 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_ABI_SP2_LOC_DEV_CL37_BAM_ABILr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_ABI_SP2_LOC_DEV_CL37_BAM_ABILr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_ABI_SP2_LOC_DEV_CL37_BAM_ABILr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_SP2_LOCAL_DEVICE_CL37_BAM_ABILITIES",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_ABI_SP2_LOC_DEV_OVER1G_ABIL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_ABI_SP2_LOC_DEV_OVER1G_ABIL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_ABI_SP2_LOC_DEV_OVER1G_ABIL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_SP2_LOCAL_DEVICE_OVER1G_ABILITIES_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_ABI_SP2_CTLSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_ABI_SP2_CTLSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_ABI_SP2_CTLSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_SP2_CONTROLS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_ABI_SP3_ENSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_ABI_SP3_ENSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_ABI_SP3_ENSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_SP3_ENABLES",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_ABI_SP3_LOC_DEV_CL37_BASE_ABILr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_ABI_SP3_LOC_DEV_CL37_BASE_ABILr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_ABI_SP3_LOC_DEV_CL37_BASE_ABILr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_SP3_LOCAL_DEVICE_CL37_BASE_ABILITIES",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2, /* 2 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_ABI_SP3_LOC_DEV_CL37_BAM_ABILr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_ABI_SP3_LOC_DEV_CL37_BAM_ABILr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_ABI_SP3_LOC_DEV_CL37_BAM_ABILr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_SP3_LOCAL_DEVICE_CL37_BAM_ABILITIES",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_ABI_SP3_LOC_DEV_OVER1G_ABIL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_ABI_SP3_LOC_DEV_OVER1G_ABIL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_ABI_SP3_LOC_DEV_OVER1G_ABIL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_SP3_LOCAL_DEVICE_OVER1G_ABILITIES_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_ABI_SP3_CTLSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_ABI_SP3_CTLSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_ABI_SP3_CTLSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_SP3_CONTROLS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP0_LP_MP5_UP1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP0_LP_MP5_UP1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP0_LP_MP5_UP1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP0_LP_MP5_UP1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP0_LP_MP5_UP2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP0_LP_MP5_UP2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP0_LP_MP5_UP2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP0_LP_MP5_UP2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP0_LP_MP5_UP3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP0_LP_MP5_UP3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP0_LP_MP5_UP3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP0_LP_MP5_UP3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP0_LP_MP5_UP4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP0_LP_MP5_UP4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP0_LP_MP5_UP4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP0_LP_MP5_UP4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP0_LP_MP1024_UP1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP0_LP_MP1024_UP1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP0_LP_MP1024_UP1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP0_LP_MP1024_UP1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP0_LP_MP1024_UP2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP0_LP_MP1024_UP2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP0_LP_MP1024_UP2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP0_LP_MP1024_UP2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP0_LP_MP1024_UP3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP0_LP_MP1024_UP3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP0_LP_MP1024_UP3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP0_LP_MP1024_UP3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP0_LP_MP1024_UP4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP0_LP_MP1024_UP4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP0_LP_MP1024_UP4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP0_LP_MP1024_UP4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP0_LP_BASE_PAGE1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP0_LP_BASE_PAGE1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP0_LP_BASE_PAGE1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP0_LP_BASE_PAGE1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP0_LP_BASE_PAGE2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP0_LP_BASE_PAGE2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP0_LP_BASE_PAGE2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP0_LP_BASE_PAGE2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP0_LP_BASE_PAGE3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP0_LP_BASE_PAGE3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP0_LP_BASE_PAGE3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP0_LP_BASE_PAGE3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP1_LP_MP5_UP1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP1_LP_MP5_UP1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP1_LP_MP5_UP1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP1_LP_MP5_UP1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP1_LP_MP5_UP2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP1_LP_MP5_UP2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP1_LP_MP5_UP2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP1_LP_MP5_UP2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP1_LP_MP5_UP3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP1_LP_MP5_UP3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP1_LP_MP5_UP3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP1_LP_MP5_UP3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP1_LP_MP5_UP4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP1_LP_MP5_UP4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP1_LP_MP5_UP4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP1_LP_MP5_UP4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP1_LP_MP1024_UP1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP1_LP_MP1024_UP1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP1_LP_MP1024_UP1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP1_LP_MP1024_UP1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP1_LP_MP1024_UP2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP1_LP_MP1024_UP2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP1_LP_MP1024_UP2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP1_LP_MP1024_UP2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP1_LP_MP1024_UP3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP1_LP_MP1024_UP3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP1_LP_MP1024_UP3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP1_LP_MP1024_UP3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP1_LP_MP1024_UP4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP1_LP_MP1024_UP4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP1_LP_MP1024_UP4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP1_LP_MP1024_UP4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP1_LP_BASE_PAGE1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP1_LP_BASE_PAGE1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP1_LP_BASE_PAGE1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP1_LP_BASE_PAGE1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP1_LP_BASE_PAGE2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP1_LP_BASE_PAGE2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP1_LP_BASE_PAGE2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP1_LP_BASE_PAGE2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP1_LP_BASE_PAGE3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP1_LP_BASE_PAGE3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP1_LP_BASE_PAGE3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP1_LP_BASE_PAGE3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP2_LP_MP5_UP1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP2_LP_MP5_UP1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP2_LP_MP5_UP1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP2_LP_MP5_UP1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP2_LP_MP5_UP2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP2_LP_MP5_UP2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP2_LP_MP5_UP2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP2_LP_MP5_UP2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP2_LP_MP5_UP3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP2_LP_MP5_UP3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP2_LP_MP5_UP3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP2_LP_MP5_UP3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP2_LP_MP5_UP4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP2_LP_MP5_UP4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP2_LP_MP5_UP4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP2_LP_MP5_UP4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP2_LP_MP1024_UP1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP2_LP_MP1024_UP1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP2_LP_MP1024_UP1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP2_LP_MP1024_UP1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP2_LP_MP1024_UP2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP2_LP_MP1024_UP2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP2_LP_MP1024_UP2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP2_LP_MP1024_UP2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP2_LP_MP1024_UP3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP2_LP_MP1024_UP3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP2_LP_MP1024_UP3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP2_LP_MP1024_UP3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP2_LP_MP1024_UP4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP2_LP_MP1024_UP4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP2_LP_MP1024_UP4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP2_LP_MP1024_UP4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP2_LP_BASE_PAGE1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP2_LP_BASE_PAGE1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP2_LP_BASE_PAGE1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP2_LP_BASE_PAGE1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP2_LP_BASE_PAGE2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP2_LP_BASE_PAGE2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP2_LP_BASE_PAGE2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP2_LP_BASE_PAGE2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP2_LP_BASE_PAGE3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP2_LP_BASE_PAGE3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP2_LP_BASE_PAGE3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP2_LP_BASE_PAGE3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP3_LP_MP5_UP1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP3_LP_MP5_UP1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP3_LP_MP5_UP1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP3_LP_MP5_UP1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP3_LP_MP5_UP2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP3_LP_MP5_UP2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP3_LP_MP5_UP2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP3_LP_MP5_UP2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP3_LP_MP5_UP3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP3_LP_MP5_UP3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP3_LP_MP5_UP3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP3_LP_MP5_UP3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP3_LP_MP5_UP4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP3_LP_MP5_UP4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP3_LP_MP5_UP4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP3_LP_MP5_UP4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP3_LP_MP1024_UP1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP3_LP_MP1024_UP1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP3_LP_MP1024_UP1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP3_LP_MP1024_UP1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP3_LP_MP1024_UP2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP3_LP_MP1024_UP2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP3_LP_MP1024_UP2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP3_LP_MP1024_UP2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP3_LP_MP1024_UP3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP3_LP_MP1024_UP3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP3_LP_MP1024_UP3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP3_LP_MP1024_UP3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP3_LP_MP1024_UP4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP3_LP_MP1024_UP4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP3_LP_MP1024_UP4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP3_LP_MP1024_UP4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP3_LP_BASE_PAGE1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP3_LP_BASE_PAGE1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP3_LP_BASE_PAGE1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP3_LP_BASE_PAGE1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP3_LP_BASE_PAGE2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP3_LP_BASE_PAGE2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP3_LP_BASE_PAGE2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP3_LP_BASE_PAGE2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_LP_SP3_LP_BASE_PAGE3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_LP_SP3_LP_BASE_PAGE3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_SP3_LP_BASE_PAGE3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_LP_PAGES_SP3_LP_BASE_PAGE3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP0_LD_PAGE2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP0_LD_PAGE2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP0_LD_PAGE2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP0_LD_PAGE_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP0_LD_PAGE1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP0_LD_PAGE1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP0_LD_PAGE1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP0_LD_PAGE_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP0_LD_PAGE0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP0_LD_PAGE0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP0_LD_PAGE0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP0_LD_PAGE_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP0_LP_PAGE2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP0_LP_PAGE2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP0_LP_PAGE2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP0_LP_PAGE_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP0_LP_PAGE1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP0_LP_PAGE1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP0_LP_PAGE1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP0_LP_PAGE_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP0_LP_PAGE0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP0_LP_PAGE0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP0_LP_PAGE0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP0_LP_PAGE_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP0_SW_CTL_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP0_SW_CTL_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP0_SW_CTL_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP0_SW_CONTROL_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP0_LD_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP0_LD_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP0_LD_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP0_LD_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP0_AN_PAGE_SEQUENCER_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP0_AN_PAGE_SEQUENCER_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP0_AN_PAGE_SEQUENCER_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP0_AN_PAGE_SEQUENCER_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP0_AN_PAGE_EXCHANGEER_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP0_AN_PAGE_EXCHANGEER_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP0_AN_PAGE_EXCHANGEER_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP0_AN_PAGE_EXCHANGEER_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP0_AN_PAGE_DECR_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP0_AN_PAGE_DECR_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP0_AN_PAGE_DECR_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP0_AN_PAGE_DECODER_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP0_AN_ABIL_RESOLUTION_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP0_AN_ABIL_RESOLUTION_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP0_AN_ABIL_RESOLUTION_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP0_AN_ABILITY_RESOLUTION_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x30, /* 48 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP0_AN_MISC_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP0_AN_MISC_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP0_AN_MISC_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP0_AN_MISC_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP0_TLA_SEQUENCER_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP0_TLA_SEQUENCER_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP0_TLA_SEQUENCER_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP0_TLA_SEQUENCER_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP0_AN_SEQ_UNEXPECTED_PAGEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP0_AN_SEQ_UNEXPECTED_PAGEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP0_AN_SEQ_UNEXPECTED_PAGEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP0_AN_SEQ_UNEXPECTED_PAGE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP1_LD_PAGE2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP1_LD_PAGE2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP1_LD_PAGE2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP1_LD_PAGE_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP1_LD_PAGE1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP1_LD_PAGE1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP1_LD_PAGE1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP1_LD_PAGE_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP1_LD_PAGE0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP1_LD_PAGE0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP1_LD_PAGE0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP1_LD_PAGE_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP1_LP_PAGE2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP1_LP_PAGE2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP1_LP_PAGE2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP1_LP_PAGE_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP1_LP_PAGE1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP1_LP_PAGE1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP1_LP_PAGE1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP1_LP_PAGE_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP1_LP_PAGE0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP1_LP_PAGE0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP1_LP_PAGE0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP1_LP_PAGE_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP1_SW_CTL_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP1_SW_CTL_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP1_SW_CTL_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP1_SW_CONTROL_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP1_LD_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP1_LD_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP1_LD_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP1_LD_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP1_AN_PAGE_SEQUENCER_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP1_AN_PAGE_SEQUENCER_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP1_AN_PAGE_SEQUENCER_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP1_AN_PAGE_SEQUENCER_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP1_AN_PAGE_EXCHANGEER_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP1_AN_PAGE_EXCHANGEER_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP1_AN_PAGE_EXCHANGEER_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP1_AN_PAGE_EXCHANGEER_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP1_AN_PAGE_DECR_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP1_AN_PAGE_DECR_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP1_AN_PAGE_DECR_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP1_AN_PAGE_DECODER_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP1_AN_ABIL_RESOLUTION_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP1_AN_ABIL_RESOLUTION_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP1_AN_ABIL_RESOLUTION_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP1_AN_ABILITY_RESOLUTION_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x30, /* 48 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP1_AN_MISC_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP1_AN_MISC_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP1_AN_MISC_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP1_AN_MISC_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP1_TLA_SEQUENCER_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP1_TLA_SEQUENCER_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP1_TLA_SEQUENCER_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP1_TLA_SEQUENCER_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP1_AN_SEQ_UNEXPECTED_PAGEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP1_AN_SEQ_UNEXPECTED_PAGEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP1_AN_SEQ_UNEXPECTED_PAGEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP1_AN_SEQ_UNEXPECTED_PAGE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP2_LD_PAGE2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP2_LD_PAGE2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP2_LD_PAGE2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP2_LD_PAGE_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP2_LD_PAGE1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP2_LD_PAGE1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP2_LD_PAGE1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP2_LD_PAGE_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP2_LD_PAGE0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP2_LD_PAGE0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP2_LD_PAGE0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP2_LD_PAGE_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP2_LP_PAGE2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP2_LP_PAGE2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP2_LP_PAGE2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP2_LP_PAGE_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP2_LP_PAGE1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP2_LP_PAGE1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP2_LP_PAGE1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP2_LP_PAGE_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP2_LP_PAGE0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP2_LP_PAGE0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP2_LP_PAGE0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP2_LP_PAGE_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP2_SW_CTL_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP2_SW_CTL_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP2_SW_CTL_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP2_SW_CONTROL_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP2_LD_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP2_LD_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP2_LD_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP2_LD_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP2_AN_PAGE_SEQUENCER_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP2_AN_PAGE_SEQUENCER_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP2_AN_PAGE_SEQUENCER_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP2_AN_PAGE_SEQUENCER_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP2_AN_PAGE_EXCHANGEER_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP2_AN_PAGE_EXCHANGEER_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP2_AN_PAGE_EXCHANGEER_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP2_AN_PAGE_EXCHANGEER_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP2_AN_PAGE_DECR_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP2_AN_PAGE_DECR_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP2_AN_PAGE_DECR_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP2_AN_PAGE_DECODER_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP2_AN_ABIL_RESOLUTION_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP2_AN_ABIL_RESOLUTION_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP2_AN_ABIL_RESOLUTION_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP2_AN_ABILITY_RESOLUTION_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x30, /* 48 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP2_AN_MISC_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP2_AN_MISC_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP2_AN_MISC_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP2_AN_MISC_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP2_TLA_SEQUENCER_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP2_TLA_SEQUENCER_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP2_TLA_SEQUENCER_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP2_TLA_SEQUENCER_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP2_AN_SEQ_UNEXPECTED_PAGEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP2_AN_SEQ_UNEXPECTED_PAGEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP2_AN_SEQ_UNEXPECTED_PAGEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP2_AN_SEQ_UNEXPECTED_PAGE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP3_LD_PAGE2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP3_LD_PAGE2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP3_LD_PAGE2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP3_LD_PAGE_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP3_LD_PAGE1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP3_LD_PAGE1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP3_LD_PAGE1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP3_LD_PAGE_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP3_LD_PAGE0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP3_LD_PAGE0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP3_LD_PAGE0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP3_LD_PAGE_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP3_LP_PAGE2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP3_LP_PAGE2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP3_LP_PAGE2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP3_LP_PAGE_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP3_LP_PAGE1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP3_LP_PAGE1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP3_LP_PAGE1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP3_LP_PAGE_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP3_LP_PAGE0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP3_LP_PAGE0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP3_LP_PAGE0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP3_LP_PAGE_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP3_SW_CTL_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP3_SW_CTL_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP3_SW_CTL_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP3_SW_CONTROL_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP3_LD_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP3_LD_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP3_LD_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP3_LD_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP3_AN_PAGE_SEQUENCER_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP3_AN_PAGE_SEQUENCER_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP3_AN_PAGE_SEQUENCER_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP3_AN_PAGE_SEQUENCER_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP3_AN_PAGE_EXCHANGEER_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP3_AN_PAGE_EXCHANGEER_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP3_AN_PAGE_EXCHANGEER_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP3_AN_PAGE_EXCHANGEER_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP3_AN_PAGE_DECR_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP3_AN_PAGE_DECR_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP3_AN_PAGE_DECR_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP3_AN_PAGE_DECODER_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP3_AN_ABIL_RESOLUTION_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP3_AN_ABIL_RESOLUTION_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP3_AN_ABIL_RESOLUTION_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP3_AN_ABILITY_RESOLUTION_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x30, /* 48 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP3_AN_MISC_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP3_AN_MISC_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP3_AN_MISC_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP3_AN_MISC_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP3_TLA_SEQUENCER_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP3_TLA_SEQUENCER_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP3_TLA_SEQUENCER_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP3_TLA_SEQUENCER_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AN_X4_SW_SP3_AN_SEQ_UNEXPECTED_PAGEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AN_X4_SW_SP3_AN_SEQ_UNEXPECTED_PAGEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_SP3_AN_SEQ_UNEXPECTED_PAGEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MANAGEMENT_SP3_AN_SEQ_UNEXPECTED_PAGE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PKT_CTRS_X4_SP0_TXPKTCNT_Ur,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PKT_CTRS_X4_SP0_TXPKTCNT_Ur_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKT_CTRS_X4_SP0_TXPKTCNT_Ur",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PACKET_COUNTERS_X4_SP0_TXPKTCNT_U",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PKT_CTRS_X4_SP0_TXPKTCNT_Lr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PKT_CTRS_X4_SP0_TXPKTCNT_Lr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKT_CTRS_X4_SP0_TXPKTCNT_Lr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PACKET_COUNTERS_X4_SP0_TXPKTCNT_L",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PKT_CTRS_X4_SP0_RXPKTCNT_Ur,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PKT_CTRS_X4_SP0_RXPKTCNT_Ur_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKT_CTRS_X4_SP0_RXPKTCNT_Ur",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PACKET_COUNTERS_X4_SP0_RXPKTCNT_U",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PKT_CTRS_X4_SP0_RXPKTCNT_Lr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PKT_CTRS_X4_SP0_RXPKTCNT_Lr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKT_CTRS_X4_SP0_RXPKTCNT_Lr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PACKET_COUNTERS_X4_SP0_RXPKTCNT_L",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PKT_CTRS_X4_SP1_TXPKTCNT_Ur,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PKT_CTRS_X4_SP1_TXPKTCNT_Ur_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKT_CTRS_X4_SP1_TXPKTCNT_Ur",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PACKET_COUNTERS_X4_SP1_TXPKTCNT_U",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PKT_CTRS_X4_SP1_TXPKTCNT_Lr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PKT_CTRS_X4_SP1_TXPKTCNT_Lr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKT_CTRS_X4_SP1_TXPKTCNT_Lr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PACKET_COUNTERS_X4_SP1_TXPKTCNT_L",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PKT_CTRS_X4_SP1_RXPKTCNT_Ur,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PKT_CTRS_X4_SP1_RXPKTCNT_Ur_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKT_CTRS_X4_SP1_RXPKTCNT_Ur",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PACKET_COUNTERS_X4_SP1_RXPKTCNT_U",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PKT_CTRS_X4_SP1_RXPKTCNT_Lr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PKT_CTRS_X4_SP1_RXPKTCNT_Lr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKT_CTRS_X4_SP1_RXPKTCNT_Lr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PACKET_COUNTERS_X4_SP1_RXPKTCNT_L",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PKT_CTRS_X4_SP2_TXPKTCNT_Ur,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PKT_CTRS_X4_SP2_TXPKTCNT_Ur_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKT_CTRS_X4_SP2_TXPKTCNT_Ur",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PACKET_COUNTERS_X4_SP2_TXPKTCNT_U",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PKT_CTRS_X4_SP2_TXPKTCNT_Lr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PKT_CTRS_X4_SP2_TXPKTCNT_Lr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKT_CTRS_X4_SP2_TXPKTCNT_Lr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PACKET_COUNTERS_X4_SP2_TXPKTCNT_L",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PKT_CTRS_X4_SP2_RXPKTCNT_Ur,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PKT_CTRS_X4_SP2_RXPKTCNT_Ur_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKT_CTRS_X4_SP2_RXPKTCNT_Ur",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PACKET_COUNTERS_X4_SP2_RXPKTCNT_U",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PKT_CTRS_X4_SP2_RXPKTCNT_Lr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PKT_CTRS_X4_SP2_RXPKTCNT_Lr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKT_CTRS_X4_SP2_RXPKTCNT_Lr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PACKET_COUNTERS_X4_SP2_RXPKTCNT_L",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PKT_CTRS_X4_SP3_TXPKTCNT_Ur,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PKT_CTRS_X4_SP3_TXPKTCNT_Ur_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKT_CTRS_X4_SP3_TXPKTCNT_Ur",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PACKET_COUNTERS_X4_SP3_TXPKTCNT_U",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PKT_CTRS_X4_SP3_TXPKTCNT_Lr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PKT_CTRS_X4_SP3_TXPKTCNT_Lr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKT_CTRS_X4_SP3_TXPKTCNT_Lr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PACKET_COUNTERS_X4_SP3_TXPKTCNT_L",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PKT_CTRS_X4_SP3_RXPKTCNT_Ur,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PKT_CTRS_X4_SP3_RXPKTCNT_Ur_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKT_CTRS_X4_SP3_RXPKTCNT_Ur",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PACKET_COUNTERS_X4_SP3_RXPKTCNT_U",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PKT_CTRS_X4_SP3_RXPKTCNT_Lr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PKT_CTRS_X4_SP3_RXPKTCNT_Lr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKT_CTRS_X4_SP3_RXPKTCNT_Lr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PACKET_COUNTERS_X4_SP3_RXPKTCNT_L",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SPARE0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SPARE0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SPARE0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SPARE_SPARE0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SPARE1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SPARE1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SPARE1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SPARE_SPARE1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_ACC_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_ACC_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"ACC_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MDIO_CL22_IEEE_ACC_CTRL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_ACC_ADDR_DATAr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_ACC_ADDR_DATAr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"ACC_ADDR_DATAr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MDIO_CL22_IEEE_ACC_ADDR_DATA",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_CL72_TXCL72IT_BASE_R_PMD_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_CL72_TXCL72IT_BASE_R_PMD_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL72_TXCL72IT_BASE_R_PMD_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL72_IEEE_TX_CL72IT_BASE_R_PMD_CONTROL_REGISTER_150",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_CL72_TXCL72IT_BASE_R_PMD_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_CL72_TXCL72IT_BASE_R_PMD_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL72_TXCL72IT_BASE_R_PMD_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL72_IEEE_TX_CL72IT_BASE_R_PMD_STATUS_REGISTER_151",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_CL72_RXCL72IR_BASE_R_LP_COEFF_UPDr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_CL72_RXCL72IR_BASE_R_LP_COEFF_UPDr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL72_RXCL72IR_BASE_R_LP_COEFF_UPDr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL72_IEEE_RX_CL72IR_BASE_R_LP_COEFF_UPDATE_REGISTER_152",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_CL72_RXCL72IR_BASE_R_LP_STS_REPr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_CL72_RXCL72IR_BASE_R_LP_STS_REPr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL72_RXCL72IR_BASE_R_LP_STS_REPr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL72_IEEE_RX_CL72IR_BASE_R_LP_STATUS_REPORT_REGISTER_153",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_CL72_TXCL72IT_BASE_R_LD_COEFF_UPDr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_CL72_TXCL72IT_BASE_R_LD_COEFF_UPDr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL72_TXCL72IT_BASE_R_LD_COEFF_UPDr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL72_IEEE_TX_CL72IT_BASE_R_LD_COEFF_UPDATE_REGISTER_154",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_CL72_TXCL72IT_BASE_R_LD_STS_REPr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_CL72_TXCL72IT_BASE_R_LD_STS_REPr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL72_TXCL72IT_BASE_R_LD_STS_REPr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL72_IEEE_TX_CL72IT_BASE_R_LD_STATUS_REPORT_REGISTER_155",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_CDR_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_CDR_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_CDR_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_A_CDR_CONTROL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4, /* 4 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_CDR_CTL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_CDR_CTL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_CDR_CTL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_A_CDR_CONTROL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x690, /* 1680 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_CDR_CTL2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_CDR_CTL2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_CDR_CTL2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_A_CDR_CONTROL_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf0, /* 240 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_RX_PI_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_RX_PI_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RX_PI_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_A_RX_PI_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_CDR_STS_INTEGr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_CDR_STS_INTEGr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_CDR_STS_INTEGr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_A_CDR_STATUS_INTEG_REG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_CDR_STS_PHASE_ERRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_CDR_STS_PHASE_ERRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_CDR_STS_PHASE_ERRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_A_CDR_STATUS_PHASE_ERROR",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_RX_PI_CNT_BIN_Dr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_RX_PI_CNT_BIN_Dr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RX_PI_CNT_BIN_Dr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_A_RX_PI_CNT_BIN_D",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_RX_PI_CNT_BIN_Pr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_RX_PI_CNT_BIN_Pr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RX_PI_CNT_BIN_Pr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_A_RX_PI_CNT_BIN_P",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2000, /* 8192 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_RX_PI_CNT_BIN_Mr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_RX_PI_CNT_BIN_Mr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RX_PI_CNT_BIN_Mr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_A_RX_PI_CNT_BIN_M",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x20, /* 32 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_RX_PI_DIFF_BINr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_RX_PI_DIFF_BINr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RX_PI_DIFF_BINr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_A_RX_PI_DIFF_BIN",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_TRNSUM_CTL5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_TRNSUM_CTL5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_TRNSUM_CTL5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_A_TRNSUM_CNTL_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x60, /* 96 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_UC_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_UC_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_UC_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_A_DSC_UC_CTRL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_SCRATCHr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_SCRATCHr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_SCRATCHr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_A_DSC_SCRATCH",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_SM_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_SM_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_SM_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_B_DSC_SM_CTRL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8, /* 8 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_SM_CTL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_SM_CTL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_SM_CTL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_B_DSC_SM_CTRL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x200, /* 512 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_SM_CTL2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_SM_CTL2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_SM_CTL2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_B_DSC_SM_CTRL_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x87, /* 135 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_SM_CTL3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_SM_CTL3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_SM_CTL3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_B_DSC_SM_CTRL_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1c1e, /* 7198 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_SM_CTL4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_SM_CTL4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_SM_CTL4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_B_DSC_SM_CTRL_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x35ad, /* 13741 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_SM_CTL5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_SM_CTL5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_SM_CTL5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_B_DSC_SM_CTRL_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x35ad, /* 13741 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_SM_CTL6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_SM_CTL6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_SM_CTL6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_B_DSC_SM_CTRL_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x340d, /* 13325 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_SM_CTL7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_SM_CTL7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_SM_CTL7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_B_DSC_SM_CTRL_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_SM_CTL8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_SM_CTL8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_SM_CTL8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_B_DSC_SM_CTRL_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x11, /* 17 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_SM_CTL9r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_SM_CTL9r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_SM_CTL9r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_B_DSC_SM_CTRL_9",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_SM_STS_DSC_LOCKr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_SM_STS_DSC_LOCKr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_SM_STS_DSC_LOCKr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_B_DSC_SM_STATUS_DSC_LOCK",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_SM_STS_DSC_ST_ONE_HOTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_SM_STS_DSC_ST_ONE_HOTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_SM_STS_DSC_ST_ONE_HOTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_B_DSC_SM_STATUS_DSC_STATE_ONE_HOT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_SM_STS_DSC_ST_EEE_ONE_HOTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_SM_STS_DSC_ST_EEE_ONE_HOTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_SM_STS_DSC_ST_EEE_ONE_HOTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_B_DSC_SM_STATUS_DSC_STATE_EEE_ONE_HOT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_SM_STS_RESTARTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_SM_STS_RESTARTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_SM_STS_RESTARTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_B_DSC_SM_STATUS_RESTART",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_SM_STS_DSC_STr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_SM_STS_DSC_STr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_SM_STS_DSC_STr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_B_DSC_SM_STATUS_DSC_STATE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x40, /* 64 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_DFE_COMMON_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_DFE_COMMON_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_DFE_COMMON_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_C_DFE_COMMON_CTL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_DFE_1_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_DFE_1_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_DFE_1_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_C_DFE_1_CTL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_DFE_2_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_DFE_2_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_DFE_2_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_C_DFE_2_CTL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_DFE_3_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_DFE_3_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_DFE_3_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_C_DFE_3_CTL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_DFE_4_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_DFE_4_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_DFE_4_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_C_DFE_4_CTL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_DFE_5_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_DFE_5_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_DFE_5_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_C_DFE_5_CTL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_DFE_PAT_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_DFE_PAT_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_DFE_PAT_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_C_DFE_PAT_CTL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_VGA_P1_MISC_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_VGA_P1_MISC_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_VGA_P1_MISC_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_C_VGA_P1_MISC_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8440, /* 33856 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_DC_SLCR_OFFS_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_DC_SLCR_OFFS_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_DC_SLCR_OFFS_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_C_DC_SLICER_OFFSET_CTL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_SLCR_OFFS_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_SLCR_OFFS_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_SLCR_OFFS_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_C_SLICER_OFFSET_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_HWTUNE_OVR_OVRRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_HWTUNE_OVR_OVRRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_HWTUNE_OVR_OVRRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_C_HWTUNE_OVR_OVERRIDE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_VGA_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_VGA_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_VGA_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_C_VGA_CTL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_VGA_PAT_EYEDIAG_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_VGA_PAT_EYEDIAG_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_VGA_PAT_EYEDIAG_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_C_VGA_PAT_EYEDIAG_CTL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_P1_FRAC_OFFS_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_P1_FRAC_OFFS_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_P1_FRAC_OFFS_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_C_P1_FRAC_OFFS_CTL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xc400, /* 50176 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_TRNSUM_CTL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_TRNSUM_CTL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_TRNSUM_CTL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_D_TRNSUM_CTL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_TRNSUM_CTL2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_TRNSUM_CTL2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_TRNSUM_CTL2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_D_TRNSUM_CTL_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_TRNSUM_CTL3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_TRNSUM_CTL3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_TRNSUM_CTL3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_D_TRNSUM_CTL_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_TRNSUM_CTL4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_TRNSUM_CTL4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_TRNSUM_CTL4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_D_TRNSUM_CTL_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_TRNSUM_STS1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_TRNSUM_STS1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_TRNSUM_STS1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_D_TRNSUM_STS_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_TRNSUM_STS2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_TRNSUM_STS2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_TRNSUM_STS2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_D_TRNSUM_STS_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_TRNSUM_STS3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_TRNSUM_STS3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_TRNSUM_STS3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_D_TRNSUM_STS_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_TRNSUM_STS4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_TRNSUM_STS4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_TRNSUM_STS4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_D_TRNSUM_STS_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_TRNSUM_STS5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_TRNSUM_STS5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_TRNSUM_STS5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_D_TRNSUM_STS_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_TRNSUM_STS6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_TRNSUM_STS6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_TRNSUM_STS6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_D_TRNSUM_STS_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_VGA_P1EYEDIAG_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_VGA_P1EYEDIAG_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_VGA_P1EYEDIAG_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_D_VGA_P1EYEDIAG_STS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_DFE_1_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_DFE_1_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_DFE_1_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_D_DFE_1_STS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_DFE_2_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_DFE_2_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_DFE_2_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_D_DFE_2_STS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_DFE_3_4_5_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_DFE_3_4_5_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_DFE_3_4_5_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_D_DFE_3_4_5_STS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_VGA_TAP_BINr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_VGA_TAP_BINr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_VGA_TAP_BINr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_D_VGA_TAP_BIN",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_E_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_E_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_E_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_E_DSC_E_CTRL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x30, /* 48 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_E_PF_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_E_PF_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_E_PF_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_E_DSC_E_PF_CTRL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_E_PF2_LOWP_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_E_PF2_LOWP_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_E_PF2_LOWP_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_E_DSC_E_PF2_LOWP_CTRL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_CL72_RXCL72UR_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_CL72_RXCL72UR_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL72_RXCL72UR_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL72_USER_RX_CL72UR_CONTROL0_REGISTER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4, /* 4 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_CL72_RXCL72UR_CTL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_CL72_RXCL72UR_CTL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL72_RXCL72UR_CTL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL72_USER_RX_CL72UR_CONTROL1_REGISTER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x52, /* 82 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_CL72_RXCL72UR_CTL2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_CL72_RXCL72UR_CTL2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL72_RXCL72UR_CTL2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL72_USER_RX_CL72UR_CONTROL2_REGISTER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x310, /* 784 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_CL72_RXCL72UR_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_CL72_RXCL72UR_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL72_RXCL72UR_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL72_USER_RX_CL72UR_STATUS0_REGISTER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_CL72_RXCL72UR_UC_INTR_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_CL72_RXCL72UR_UC_INTR_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL72_RXCL72UR_UC_INTR_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL72_USER_RX_CL72UR_MICRO_INTERRUPT_CONTROL0_REGISTER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_CL72_RXCL72UR_UC_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_CL72_RXCL72UR_UC_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL72_RXCL72UR_UC_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL72_USER_RX_CL72UR_MICRO_STATUS0_REGISTER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_CL72_RXCL72UR_UC_STS1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_CL72_RXCL72UR_UC_STS1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL72_RXCL72UR_UC_STS1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL72_USER_RX_CL72UR_MICRO_STATUS1_REGISTER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_CL72_TXCL72UT_XMT_UPD_PAGEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_CL72_TXCL72UT_XMT_UPD_PAGEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL72_TXCL72UT_XMT_UPD_PAGEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL72_USER_TX_CL72UT_XMT_UPDATE_PAGE_REGISTER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_CL72_TXCL72UT_LD_XMT_STS_PAGEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_CL72_TXCL72UT_LD_XMT_STS_PAGEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL72_TXCL72UT_LD_XMT_STS_PAGEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL72_USER_TX_CL72UT_LD_XMT_STATUS_PAGE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_CL72_TXCL72UT_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_CL72_TXCL72UT_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL72_TXCL72UT_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL72_USER_TX_CL72UT_CONTROL0_REGISTER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_CL72_TXCL72UT_CTL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_CL72_TXCL72UT_CTL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL72_TXCL72UT_CTL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL72_USER_TX_CL72UT_CONTROL1_REGISTER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4, /* 4 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_CL72_TXCL72UT_CTL2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_CL72_TXCL72UT_CTL2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL72_TXCL72UT_CTL2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL72_USER_TX_CL72UT_CONTROL2_REGISTER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_CL72_TXCL72UT_CTL3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_CL72_TXCL72UT_CTL3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL72_TXCL72UT_CTL3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL72_USER_TX_CL72UT_CONTROL3_REGISTER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x24, /* 36 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_CL72_TXCL72UT_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_CL72_TXCL72UT_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL72_TXCL72UT_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL72_USER_TX_CL72UT_STATUS0_REGISTER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2, /* 2 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_CL72_TXCL72UT_CTL4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_CL72_TXCL72UT_CTL4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL72_TXCL72UT_CTL4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL72_USER_TX_CL72UT_CONTROL4_REGISTER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3f5, /* 1013 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_PI_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_PI_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PI_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_PI_TX_PI_CONTROL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_PI_CTL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_PI_CTL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PI_CTL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_PI_TX_PI_CONTROL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_PI_CTL2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_PI_CTL2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PI_CTL2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_PI_TX_PI_CONTROL_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_PI_CTL3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_PI_CTL3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PI_CTL3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_PI_TX_PI_CONTROL_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3100, /* 12544 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_PI_CTL4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_PI_CTL4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PI_CTL4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_PI_TX_PI_CONTROL_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4, /* 4 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_PI_CTL5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_PI_CTL5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PI_CTL5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_PI_TX_PI_CONTROL_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4, /* 4 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_PI_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_PI_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PI_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_PI_TX_PI_STATUS_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_PI_STS1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_PI_STS1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PI_STS1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_PI_TX_PI_STATUS_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_PI_STS2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_PI_STS2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PI_STS2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_PI_TX_PI_STATUS_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_PI_STS3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_PI_STS3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PI_STS3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_PI_TX_PI_STATUS_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_PI_STS4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_PI_STS4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PI_STS4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_PI_TX_PI_STATUS_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_PI_TX_FIFO_OVFB_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_PI_TX_FIFO_OVFB_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PI_TX_FIFO_OVFB_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_PI_TX_PI_TX_FIFO_OVFB_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RXTXCOM_OSR_MODE_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RXTXCOM_OSR_MODE_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTXCOM_OSR_MODE_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXTXCOM_CKRST_CTRL_OSR_MODE_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RXTXCOM_LN_CLK_RST_N_PWRDWN_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RXTXCOM_LN_CLK_RST_N_PWRDWN_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTXCOM_LN_CLK_RST_N_PWRDWN_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXTXCOM_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RXTXCOM_LN_RST_N_PWRDN_PIN_KILL_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RXTXCOM_LN_RST_N_PWRDN_PIN_KILL_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTXCOM_LN_RST_N_PWRDN_PIN_KILL_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXTXCOM_CKRST_CTRL_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RXTXCOM_UC_ACK_LN_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RXTXCOM_UC_ACK_LN_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTXCOM_UC_ACK_LN_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXTXCOM_CKRST_CTRL_UC_ACK_LANE_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RXTXCOM_LN_RST_OCC_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RXTXCOM_LN_RST_OCC_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTXCOM_LN_RST_OCC_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXTXCOM_CKRST_CTRL_LANE_REG_RESET_OCCURRED_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RXTXCOM_LN_DP_RST_ST_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RXTXCOM_LN_DP_RST_ST_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTXCOM_LN_DP_RST_ST_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXTXCOM_CKRST_CTRL_LANE_DP_RESET_STATE_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x7, /* 7 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RXTXCOM_MCST_MASK_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RXTXCOM_MCST_MASK_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTXCOM_MCST_MASK_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXTXCOM_CKRST_CTRL_MULTICAST_MASK_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RXTXCOM_OSR_MODE_STS_MC_MASKr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RXTXCOM_OSR_MODE_STS_MC_MASKr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTXCOM_OSR_MODE_STS_MC_MASKr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXTXCOM_CKRST_CTRL_OSR_MODE_STATUS_MC_MASK",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RXTXCOM_AFE_RST_PWRDN_OSR_MODE_PIN_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RXTXCOM_AFE_RST_PWRDN_OSR_MODE_PIN_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTXCOM_AFE_RST_PWRDN_OSR_MODE_PIN_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXTXCOM_CKRST_CTRL_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RXTXCOM_LN_S_RSTB_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RXTXCOM_LN_S_RSTB_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTXCOM_LN_S_RSTB_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXTXCOM_CKRST_CTRL_LN_S_RSTB_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AMS_RX_RX_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AMS_RX_RX_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_RX_RX_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_RX_RX_CTRL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1c00, /* 7168 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AMS_RX_RX_CTL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AMS_RX_RX_CTL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_RX_RX_CTL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_RX_RX_CTRL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1048, /* 4168 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AMS_RX_RX_CTL2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AMS_RX_RX_CTL2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_RX_RX_CTL2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_RX_RX_CTRL_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x7e92, /* 32402 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AMS_RX_RX_CTL3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AMS_RX_RX_CTL3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_RX_RX_CTL3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_RX_RX_CTRL_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x288f, /* 10383 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AMS_RX_RX_CTL4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AMS_RX_RX_CTL4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_RX_RX_CTL4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_RX_RX_CTRL_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x20, /* 32 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AMS_RX_RX_CTL5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AMS_RX_RX_CTL5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_RX_RX_CTL5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_RX_RX_CTRL_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xfa0, /* 4000 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AMS_RX_RX_CTL6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AMS_RX_RX_CTL6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_RX_RX_CTL6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_RX_RX_CTRL_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1078, /* 4216 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AMS_RX_RX_CTL7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AMS_RX_RX_CTL7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_RX_RX_CTL7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_RX_RX_CTRL_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x130, /* 304 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AMS_RX_RX_INTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AMS_RX_RX_INTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_RX_RX_INTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AMS_RX_RX_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AMS_RX_RX_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_RX_RX_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AMS_TX_TX_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AMS_TX_TX_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_TX_TX_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_TX_TX_CTRL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2800, /* 10240 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AMS_TX_TX_CTL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AMS_TX_TX_CTL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_TX_TX_CTL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_TX_TX_CTRL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x744, /* 1860 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AMS_TX_TX_CTL2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AMS_TX_TX_CTL2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_TX_TX_CTL2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_TX_TX_CTRL_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x5250, /* 21072 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AMS_TX_TX_CTL3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AMS_TX_TX_CTL3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_TX_TX_CTL3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_TX_TX_CTRL_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1556, /* 5462 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AMS_TX_TX_CTL4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AMS_TX_TX_CTL4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_TX_TX_CTL4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_TX_TX_CTRL_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AMS_TX_TX_CTL5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AMS_TX_TX_CTL5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_TX_TX_CTL5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_TX_TX_CTRL_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AMS_TX_TX_CTL6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AMS_TX_TX_CTL6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_TX_TX_CTL6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_TX_TX_CTRL_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AMS_TX_TX_CTL7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AMS_TX_TX_CTL7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_TX_TX_CTL7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_TX_TX_CTRL_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xaa0, /* 2720 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AMS_TX_TX_CTL8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AMS_TX_TX_CTL8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_TX_TX_CTL8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_TX_TX_CTRL_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AMS_TX_TX_INTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AMS_TX_TX_INTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_TX_TX_INTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_AMS_TX_TX_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_AMS_TX_TX_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_TX_TX_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PLL_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PLL_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMSCOM_PLL_CTRL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2480, /* 9344 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PLL_CTL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PLL_CTL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_CTL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMSCOM_PLL_CTRL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x7, /* 7 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PLL_CTL2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PLL_CTL2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_CTL2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMSCOM_PLL_CTRL_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x80, /* 128 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PLL_CTL3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PLL_CTL3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_CTL3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMSCOM_PLL_CTRL_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x460e, /* 17934 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PLL_CTL4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PLL_CTL4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_CTL4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMSCOM_PLL_CTRL_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x501, /* 1281 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PLL_CTL5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PLL_CTL5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_CTL5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMSCOM_PLL_CTRL_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1405, /* 5125 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PLL_CTL6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PLL_CTL6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_CTL6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMSCOM_PLL_CTRL_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PLL_CTL7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PLL_CTL7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_CTL7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMSCOM_PLL_CTRL_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PLL_CTL8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PLL_CTL8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_CTL8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMSCOM_PLL_CTRL_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4442, /* 17474 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PLL_CTL9r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PLL_CTL9r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_CTL9r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMSCOM_PLL_CTRL_9",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x5285, /* 21125 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PLL_CTL_10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PLL_CTL_10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_CTL_10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMSCOM_PLL_CTRL_10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x15, /* 21 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PLL_INTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PLL_INTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_INTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMSCOM_PLL_INT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PLL_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PLL_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMSCOM_PLL_STS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SIGDET_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SIGDET_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SIGDET_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SIGDET_SIGDET_CTRL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x5229, /* 21033 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SIGDET_CTL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SIGDET_CTL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SIGDET_CTL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SIGDET_SIGDET_CTRL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8, /* 8 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SIGDET_CTL2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SIGDET_CTL2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SIGDET_CTL2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SIGDET_SIGDET_CTRL_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xfd29, /* 64809 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SIGDET_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SIGDET_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SIGDET_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SIGDET_SIGDET_STATUS_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SIGDET_STS1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SIGDET_STS1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SIGDET_STS1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SIGDET_SIGDET_STATUS_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SIGDET_STS2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SIGDET_STS2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SIGDET_STS2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SIGDET_SIGDET_STATUS_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SIGDET_STS3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SIGDET_STS3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SIGDET_STS3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SIGDET_SIGDET_STATUS_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_SIGDET_STS4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_SIGDET_STS4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SIGDET_STS4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SIGDET_SIGDET_STATUS_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x9, /* 9 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TLB_RX_PRBS_CHK_CNT_CFGr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TLB_RX_PRBS_CHK_CNT_CFGr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_PRBS_CHK_CNT_CFGr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_PRBS_CHK_CNT_CONFIG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x602, /* 1538 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TLB_RX_PRBS_CHK_CFGr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TLB_RX_PRBS_CHK_CFGr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_PRBS_CHK_CFGr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_PRBS_CHK_CONFIG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2a, /* 42 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TLB_RX_DIG_LPBK_CFGr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TLB_RX_DIG_LPBK_CFGr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_DIG_LPBK_CFGr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_DIG_LPBK_CONFIG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xe, /* 14 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TLB_RX_TLB_RX_MISC_CFGr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TLB_RX_TLB_RX_MISC_CFGr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_TLB_RX_MISC_CFGr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_TLB_RX_MISC_CONFIG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TLB_RX_PRBS_CHK_EN_TMR_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TLB_RX_PRBS_CHK_EN_TMR_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_PRBS_CHK_EN_TMR_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_PRBS_CHK_EN_TIMER_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TLB_RX_PRBS_CHK_BURST_ERR_CNT_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TLB_RX_PRBS_CHK_BURST_ERR_CNT_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_PRBS_CHK_BURST_ERR_CNT_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_PRBS_CHK_BURST_ERR_CNT_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TLB_RX_DBG_PMD_RX_LOCK_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TLB_RX_DBG_PMD_RX_LOCK_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_DBG_PMD_RX_LOCK_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_DBG_PMD_RX_LOCK_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TLB_RX_UC_PMD_RX_LOCK_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TLB_RX_UC_PMD_RX_LOCK_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_UC_PMD_RX_LOCK_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_UC_PMD_RX_LOCK_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TLB_RX_DIG_LPBK_PD_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TLB_RX_DIG_LPBK_PD_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_DIG_LPBK_PD_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_DIG_LPBK_PD_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2, /* 2 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TLB_RX_PRBS_CHK_LOCK_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TLB_RX_PRBS_CHK_LOCK_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_PRBS_CHK_LOCK_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_PRBS_CHK_LOCK_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TLB_RX_PRBS_CHK_ERR_CNT_MSB_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TLB_RX_PRBS_CHK_ERR_CNT_MSB_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_PRBS_CHK_ERR_CNT_MSB_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_PRBS_CHK_ERR_CNT_MSB_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8000, /* 32768 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TLB_RX_PRBS_CHK_ERR_CNT_LSB_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TLB_RX_PRBS_CHK_ERR_CNT_LSB_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_PRBS_CHK_ERR_CNT_LSB_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_PRBS_CHK_ERR_CNT_LSB_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TLB_RX_PMD_RX_LOCK_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TLB_RX_PMD_RX_LOCK_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_PMD_RX_LOCK_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_PMD_RX_LOCK_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TLB_TX_PATGEN_CFGr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TLB_TX_PATGEN_CFGr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_TX_PATGEN_CFGr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_TX_PATT_GEN_CONFIG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xb000, /* 45056 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TLB_TX_PRBS_GEN_CFGr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TLB_TX_PRBS_GEN_CFGr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_TX_PRBS_GEN_CFGr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_TX_PRBS_GEN_CONFIG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xa, /* 10 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TLB_TX_RMT_LPBK_CFGr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TLB_TX_RMT_LPBK_CFGr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_TX_RMT_LPBK_CFGr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_TX_RMT_LPBK_CONFIG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2, /* 2 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TLB_TX_TLB_TX_MISC_CFGr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TLB_TX_TLB_TX_MISC_CFGr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_TX_TLB_TX_MISC_CFGr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_TX_TLB_TX_MISC_CONFIG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TLB_TX_RMT_LPBK_PD_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TLB_TX_RMT_LPBK_PD_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_TX_RMT_LPBK_PD_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_TX_RMT_LPBK_PD_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2, /* 2 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_REVID0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_REVID0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"REVID0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DIGCOM_REVID0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x363, /* 867 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RST_CTL_PMDr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RST_CTL_PMDr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RST_CTL_PMDr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DIGCOM_RESET_CONTROL_PMD",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RST_CTL_CORE_DPr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RST_CTL_CORE_DPr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RST_CTL_CORE_DPr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DIGCOM_RESET_CONTROL_CORE_DP",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_MASKDATAr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_MASKDATAr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MASKDATAr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DIGCOM_MASKDATA_REG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TOP_USER_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TOP_USER_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TOP_USER_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DIGCOM_TOP_USER_CONTROL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x271, /* 625 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_ACK_CORE_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_ACK_CORE_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_ACK_CORE_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DIGCOM_UC_ACK_CORE_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_CORE_RST_OCC_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_CORE_RST_OCC_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CORE_RST_OCC_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DIGCOM_CORE_REG_RESET_OCCURRED_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RST_SEQ_TMR_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RST_SEQ_TMR_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RST_SEQ_TMR_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DIGCOM_RST_SEQ_TIMER_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8604, /* 34308 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_CORE_DP_RST_ST_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_CORE_DP_RST_ST_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CORE_DP_RST_ST_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DIGCOM_CORE_DP_RESET_STATE_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x7, /* 7 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PMD_CORE_MODE_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PMD_CORE_MODE_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_CORE_MODE_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DIGCOM_PMD_CORE_MODE_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_REVID1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_REVID1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"REVID1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DIGCOM_REVID1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x403c, /* 16444 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_REVID2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_REVID2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"REVID2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DIGCOM_REVID2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PATGEN_SEQ0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PATGEN_SEQ0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PATGEN_SEQ0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PATT_GEN_PATT_GEN_SEQ_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PATGEN_SEQ1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PATGEN_SEQ1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PATGEN_SEQ1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PATT_GEN_PATT_GEN_SEQ_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PATGEN_SEQ2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PATGEN_SEQ2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PATGEN_SEQ2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PATT_GEN_PATT_GEN_SEQ_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PATGEN_SEQ3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PATGEN_SEQ3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PATGEN_SEQ3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PATT_GEN_PATT_GEN_SEQ_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PATGEN_SEQ4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PATGEN_SEQ4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PATGEN_SEQ4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PATT_GEN_PATT_GEN_SEQ_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PATGEN_SEQ5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PATGEN_SEQ5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PATGEN_SEQ5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PATT_GEN_PATT_GEN_SEQ_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PATGEN_SEQ6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PATGEN_SEQ6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PATGEN_SEQ6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PATT_GEN_PATT_GEN_SEQ_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PATGEN_SEQ7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PATGEN_SEQ7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PATGEN_SEQ7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PATT_GEN_PATT_GEN_SEQ_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PATGEN_SEQ8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PATGEN_SEQ8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PATGEN_SEQ8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PATT_GEN_PATT_GEN_SEQ_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PATGEN_SEQ9r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PATGEN_SEQ9r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PATGEN_SEQ9r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PATT_GEN_PATT_GEN_SEQ_9",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PATGEN_SEQ_10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PATGEN_SEQ_10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PATGEN_SEQ_10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PATT_GEN_PATT_GEN_SEQ_10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PATGEN_SEQ_11r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PATGEN_SEQ_11r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PATGEN_SEQ_11r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PATT_GEN_PATT_GEN_SEQ_11",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PATGEN_SEQ_12r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PATGEN_SEQ_12r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PATGEN_SEQ_12r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PATT_GEN_PATT_GEN_SEQ_12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PATGEN_SEQ_13r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PATGEN_SEQ_13r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PATGEN_SEQ_13r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PATT_GEN_PATT_GEN_SEQ_13",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PATGEN_SEQ_14r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PATGEN_SEQ_14r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PATGEN_SEQ_14r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PATT_GEN_PATT_GEN_SEQ_14",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TXFIR_TAP_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TXFIR_TAP_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXFIR_TAP_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_FED_TXFIR_TAP_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TXFIR_MISC_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TXFIR_MISC_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXFIR_MISC_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_FED_MISC_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x20, /* 32 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TXFIR_MISC_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TXFIR_MISC_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXFIR_MISC_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_FED_MISC_STATUS0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3, /* 3 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TXFIR_UC_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TXFIR_UC_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXFIR_UC_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_FED_MICRO_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xc160, /* 49504 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TXFIR_POST2_AFE_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TXFIR_POST2_AFE_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXFIR_POST2_AFE_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_FED_POST2_AFE_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xa0, /* 160 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TXFIR_POST1_AFE_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TXFIR_POST1_AFE_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXFIR_POST1_AFE_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_FED_POST1_AFE_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2a0, /* 672 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TXFIR_POST1PRE_AFE_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TXFIR_POST1PRE_AFE_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXFIR_POST1PRE_AFE_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_FED_POST1PRE_AFE_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4000, /* 16384 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TXFIR_DC_LEVEL_AFE_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TXFIR_DC_LEVEL_AFE_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXFIR_DC_LEVEL_AFE_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_FED_DC_LEVEL_AFE_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf, /* 15 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PLL_CALCTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PLL_CALCTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_CALCTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PLL_CAL_PLL_CALCTL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1ffa, /* 8186 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PLL_CALCTL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PLL_CALCTL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_CALCTL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PLL_CAL_PLL_CALCTL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xfff0, /* 65520 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PLL_CALCTL2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PLL_CALCTL2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_CALCTL2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PLL_CAL_PLL_CALCTL_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xfff, /* 4095 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PLL_CALCTL3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PLL_CALCTL3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_CALCTL3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PLL_CAL_PLL_CALCTL_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1007, /* 4103 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PLL_CALCTL4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PLL_CALCTL4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_CALCTL4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PLL_CAL_PLL_CALCTL_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8240, /* 33344 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PLL_CALCTL5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PLL_CALCTL5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_CALCTL5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PLL_CAL_PLL_CALCTL_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8160, /* 33120 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PLL_CALCTL6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PLL_CALCTL6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_CALCTL6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PLL_CAL_PLL_CALCTL_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PLL_CALSTS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PLL_CALSTS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_CALSTS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PLL_CAL_PLL_CALSTS_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x13f, /* 319 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PLL_CALSTS1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PLL_CALSTS1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_CALSTS1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PLL_CAL_PLL_CALSTS_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PLL_CALSTS2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PLL_CALSTS2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_CALSTS2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PLL_CAL_PLL_CALSTS_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x6000, /* 24576 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PLL_CALSTS3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PLL_CALSTS3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_CALSTS3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PLL_CAL_PLL_CALSTS_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PLL_CALSTS4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PLL_CALSTS4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_CALSTS4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PLL_CAL_PLL_CALSTS_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PLL_CALSTS5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PLL_CALSTS5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_CALSTS5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PLL_CAL_PLL_CALSTS_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_PLL_CALSTS6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_PLL_CALSTS6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_CALSTS6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PLL_CAL_PLL_CALSTS_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3f00, /* 16128 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TXCOM_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TXCOM_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXCOM_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TXCOM_TXCOM_CONTROL0_REGISTER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1f4, /* 500 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TXCOM_CTL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TXCOM_CTL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXCOM_CTL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TXCOM_TXCOM_CONTROL1_REGISTER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xc8, /* 200 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_F_DATA_ODD_OFFSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_F_DATA_ODD_OFFSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_F_DATA_ODD_OFFSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_F_DSC_F_DATA_ODD_OFFSET",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_F_DATA_EVEN_OFFSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_F_DATA_EVEN_OFFSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_F_DATA_EVEN_OFFSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_F_DSC_F_DATA_EVEN_OFFSET",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_F_P1_ODD_OFFSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_F_P1_ODD_OFFSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_F_P1_ODD_OFFSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_F_DSC_F_P1_ODD_OFFSET",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_F_P1_EVEN_OFFSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_F_P1_EVEN_OFFSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_F_P1_EVEN_OFFSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_F_DSC_F_P1_EVEN_OFFSET",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_F_M1_ODD_OFFSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_F_M1_ODD_OFFSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_F_M1_ODD_OFFSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_F_DSC_F_M1_ODD_OFFSET",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_F_M1_EVEN_OFFSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_F_M1_EVEN_OFFSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_F_M1_EVEN_OFFSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_F_DSC_F_M1_EVEN_OFFSET",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_DSC_F_DC_OFFSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_DSC_F_DC_OFFSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_F_DC_OFFSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_F_DSC_F_DC_OFFSET",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_LN_ADDR0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_LN_ADDR0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"LN_ADDR0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DIGCOM_B_LANE_ADDR_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_LN_ADDR1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_LN_ADDR1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"LN_ADDR1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DIGCOM_B_LANE_ADDR_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x101, /* 257 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_LN_ADDR2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_LN_ADDR2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"LN_ADDR2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DIGCOM_B_LANE_ADDR_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x202, /* 514 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_LN_ADDR3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_LN_ADDR3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"LN_ADDR3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DIGCOM_B_LANE_ADDR_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x303, /* 771 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RX_LN_CLK_RST_N_PWRDWN_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RX_LN_CLK_RST_N_PWRDWN_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_LN_CLK_RST_N_PWRDWN_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RX_LN_AFE_RST_PWRDWN_CTL_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RX_LN_AFE_RST_PWRDWN_CTL_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_LN_AFE_RST_PWRDWN_CTL_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RX_LN_RST_N_PWRDN_PIN_KILL_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RX_LN_RST_N_PWRDN_PIN_KILL_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_LN_RST_N_PWRDN_PIN_KILL_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_CKRST_CTRL_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RX_LN_DBG_RST_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RX_LN_DBG_RST_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_LN_DBG_RST_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_CKRST_CTRL_LANE_DEBUG_RESET_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3, /* 3 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RX_CLK_N_RST_DBG_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RX_CLK_N_RST_DBG_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_CLK_N_RST_DBG_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_CKRST_CTRL_CLOCK_N_RESET_DEBUG_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RX_PMD_LN_MODE_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RX_PMD_LN_MODE_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_PMD_LN_MODE_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_CKRST_CTRL_PMD_LANE_MODE_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RX_AFE_RST_PWRDN_OSR_MODE_PIN_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RX_AFE_RST_PWRDN_OSR_MODE_PIN_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_AFE_RST_PWRDN_OSR_MODE_PIN_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_CKRST_CTRL_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2, /* 2 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_LN_CLK_RST_N_PWRDWN_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_LN_CLK_RST_N_PWRDWN_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_LN_CLK_RST_N_PWRDWN_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_LN_AFE_RST_PWRDWN_CTL_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_LN_AFE_RST_PWRDWN_CTL_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_LN_AFE_RST_PWRDWN_CTL_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_LN_RST_N_PWRDN_PIN_KILL_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_LN_RST_N_PWRDN_PIN_KILL_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_LN_RST_N_PWRDN_PIN_KILL_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_CKRST_CTRL_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_LN_DBG_RST_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_LN_DBG_RST_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_LN_DBG_RST_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_CKRST_CTRL_LANE_DEBUG_RESET_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3, /* 3 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_CLK_N_RST_DBG_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_CLK_N_RST_DBG_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_CLK_N_RST_DBG_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_CKRST_CTRL_CLOCK_N_RESET_DEBUG_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_AFE_RST_PWRDN_OSR_MODE_PIN_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_AFE_RST_PWRDN_OSR_MODE_PIN_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_AFE_RST_PWRDN_OSR_MODE_PIN_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_CKRST_CTRL_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x6, /* 6 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TX_CLK_N_RST_MISC_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TX_CLK_N_RST_MISC_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_CLK_N_RST_MISC_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_CKRST_CTRL_CLOCK_N_RESET_MISC_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RXCOM_OSR_MODE_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RXCOM_OSR_MODE_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXCOM_OSR_MODE_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXCOM_CKRST_CTRL_OSR_MODE_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RXCOM_LN_CLK_RST_N_PWRDWN_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RXCOM_LN_CLK_RST_N_PWRDWN_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXCOM_LN_CLK_RST_N_PWRDWN_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXCOM_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RXCOM_LN_RST_N_PWRDN_PIN_KILL_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RXCOM_LN_RST_N_PWRDN_PIN_KILL_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXCOM_LN_RST_N_PWRDN_PIN_KILL_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXCOM_CKRST_CTRL_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RXCOM_UC_ACK_LN_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RXCOM_UC_ACK_LN_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXCOM_UC_ACK_LN_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXCOM_CKRST_CTRL_UC_ACK_LANE_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RXCOM_LN_RST_OCC_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RXCOM_LN_RST_OCC_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXCOM_LN_RST_OCC_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXCOM_CKRST_CTRL_LANE_REG_RESET_OCCURRED_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RXCOM_LN_DP_RST_ST_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RXCOM_LN_DP_RST_ST_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXCOM_LN_DP_RST_ST_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXCOM_CKRST_CTRL_LANE_DP_RESET_STATE_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x7, /* 7 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RXCOM_MCST_MASK_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RXCOM_MCST_MASK_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXCOM_MCST_MASK_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXCOM_CKRST_CTRL_MULTICAST_MASK_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RXCOM_OSR_MODE_STS_MC_MASKr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RXCOM_OSR_MODE_STS_MC_MASKr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXCOM_OSR_MODE_STS_MC_MASKr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXCOM_CKRST_CTRL_OSR_MODE_STATUS_MC_MASK",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RXCOM_AFE_RST_PWRDN_OSR_MODE_PIN_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RXCOM_AFE_RST_PWRDN_OSR_MODE_PIN_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXCOM_AFE_RST_PWRDN_OSR_MODE_PIN_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXCOM_CKRST_CTRL_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_RXCOM_LN_S_RSTB_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_RXCOM_LN_S_RSTB_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXCOM_LN_S_RSTB_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXCOM_CKRST_CTRL_LN_S_RSTB_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TXCOM_OSR_MODE_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TXCOM_OSR_MODE_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXCOM_OSR_MODE_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TXCOM_CKRST_CTRL_OSR_MODE_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TXCOM_LN_CLK_RST_N_PWRDWN_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TXCOM_LN_CLK_RST_N_PWRDWN_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXCOM_LN_CLK_RST_N_PWRDWN_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TXCOM_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TXCOM_LN_RST_N_PWRDN_PIN_KILL_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TXCOM_LN_RST_N_PWRDN_PIN_KILL_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXCOM_LN_RST_N_PWRDN_PIN_KILL_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TXCOM_CKRST_CTRL_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TXCOM_UC_ACK_LN_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TXCOM_UC_ACK_LN_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXCOM_UC_ACK_LN_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TXCOM_CKRST_CTRL_UC_ACK_LANE_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TXCOM_LN_RST_OCC_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TXCOM_LN_RST_OCC_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXCOM_LN_RST_OCC_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TXCOM_CKRST_CTRL_LANE_REG_RESET_OCCURRED_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TXCOM_LN_DP_RST_ST_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TXCOM_LN_DP_RST_ST_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXCOM_LN_DP_RST_ST_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TXCOM_CKRST_CTRL_LANE_DP_RESET_STATE_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x7, /* 7 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TXCOM_MCST_MASK_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TXCOM_MCST_MASK_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXCOM_MCST_MASK_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TXCOM_CKRST_CTRL_MULTICAST_MASK_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TXCOM_OSR_MODE_STS_MC_MASKr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TXCOM_OSR_MODE_STS_MC_MASKr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXCOM_OSR_MODE_STS_MC_MASKr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TXCOM_CKRST_CTRL_OSR_MODE_STATUS_MC_MASK",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TXCOM_AFE_RST_PWRDN_OSR_MODE_PIN_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TXCOM_AFE_RST_PWRDN_OSR_MODE_PIN_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXCOM_AFE_RST_PWRDN_OSR_MODE_PIN_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TXCOM_CKRST_CTRL_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_TXCOM_LN_S_RSTB_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_TXCOM_LN_S_RSTB_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXCOM_LN_S_RSTB_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TXCOM_CKRST_CTRL_LN_S_RSTB_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_CLK_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_CLK_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_CLK_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_A_CLOCK_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_RST_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_RST_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RST_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_A_RESET_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_AHB_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_AHB_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_AHB_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_A_AHB_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_AHB_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_AHB_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_AHB_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_A_AHB_STATUS0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_AHB_WRADDR_LSWr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_AHB_WRADDR_LSWr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_AHB_WRADDR_LSWr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_A_AHB_WRADDR_LSW",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_AHB_WRADDR_MSWr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_AHB_WRADDR_MSWr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_AHB_WRADDR_MSWr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_A_AHB_WRADDR_MSW",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_AHB_WRDATA_LSWr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_AHB_WRDATA_LSWr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_AHB_WRDATA_LSWr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_A_AHB_WRDATA_LSW",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_AHB_WRDATA_MSWr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_AHB_WRDATA_MSWr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_AHB_WRDATA_MSWr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_A_AHB_WRDATA_MSW",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_AHB_RDADDR_LSWr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_AHB_RDADDR_LSWr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_AHB_RDADDR_LSWr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_A_AHB_RDADDR_LSW",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_AHB_RDADDR_MSWr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_AHB_RDADDR_MSWr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_AHB_RDADDR_MSWr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_A_AHB_RDADDR_MSW",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_AHB_RDDATA_LSWr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_AHB_RDDATA_LSWr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_AHB_RDDATA_LSWr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_A_AHB_RDDATA_LSW",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_AHB_RDDATA_MSWr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_AHB_RDDATA_MSWr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_AHB_RDDATA_MSWr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_A_AHB_RDDATA_MSW",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_PRAMIF_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_PRAMIF_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_PRAMIF_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_A_PRAMIF_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_PRAMIF_AHB_WRADDR_LSWr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_PRAMIF_AHB_WRADDR_LSWr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_PRAMIF_AHB_WRADDR_LSWr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_A_PRAMIF_AHB_WRADDR_LSW",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_PRAMIF_AHB_WRADDR_MSWr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_PRAMIF_AHB_WRADDR_MSWr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_PRAMIF_AHB_WRADDR_MSWr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_A_PRAMIF_AHB_WRADDR_MSW",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_PVT_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_PVT_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_PVT_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_B_PVT_STATUS0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_RMI_TO_UC_MBOX0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_RMI_TO_UC_MBOX0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_TO_UC_MBOX0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_B_RMI_TO_MICRO_MBOX0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_RMI_TO_UC_MBOX1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_RMI_TO_UC_MBOX1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_TO_UC_MBOX1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_B_RMI_TO_MICRO_MBOX1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_UC_TO_RMI_MBOX0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_UC_TO_RMI_MBOX0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_UC_TO_RMI_MBOX0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_B_MICRO_TO_RMI_MBOX0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_UC_TO_RMI_MBOX1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_UC_TO_RMI_MBOX1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_UC_TO_RMI_MBOX1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_B_MICRO_TO_RMI_MBOX1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_RMI_MBOX_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_RMI_MBOX_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_MBOX_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_B_RMI_MBOX_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_RMI_AHB_CTL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_RMI_AHB_CTL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_AHB_CTL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_B_RMI_AHB_CONTROL1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x7, /* 7 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_RMI_AHB_STS1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_RMI_AHB_STS1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_AHB_STS1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_B_RMI_AHB_STATUS1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_RMI_RA_AINC_NXT_WRADDR_LSWr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_RMI_RA_AINC_NXT_WRADDR_LSWr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_RA_AINC_NXT_WRADDR_LSWr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_B_RMI_RA_AUTOINC_NXT_WRADDR_LSW",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_RMI_RA_AINC_NXT_RDADDR_LSWr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_RMI_RA_AINC_NXT_RDADDR_LSWr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_RA_AINC_NXT_RDADDR_LSWr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_B_RMI_RA_AUTOINC_NXT_RDADDR_LSW",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_RMI_PR_AINC_NXT_WRADDR_LSWr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_RMI_PR_AINC_NXT_WRADDR_LSWr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_PR_AINC_NXT_WRADDR_LSWr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_B_RMI_PR_AUTOINC_NXT_WRADDR_LSW",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_RMI_PVT_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_RMI_PVT_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_PVT_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_B_RMI_PVT_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_CODE_RAM_ECCCTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_CODE_RAM_ECCCTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_CODE_RAM_ECCCTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_C_CODE_RAM_ECCCONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_CODE_RAM_ECCCONTRO1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_CODE_RAM_ECCCONTRO1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_CODE_RAM_ECCCONTRO1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_C_CODE_RAM_ECCCONTRO1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_CODE_RAM_ECCSTS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_CODE_RAM_ECCSTS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_CODE_RAM_ECCSTS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_C_CODE_RAM_ECCSTATUS0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_CODE_RAM_ECCSTS1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_CODE_RAM_ECCSTS1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_CODE_RAM_ECCSTS1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_C_CODE_RAM_ECCSTATUS1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_CODE_RAM_TESTIFCTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_CODE_RAM_TESTIFCTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_CODE_RAM_TESTIFCTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_C_CODE_RAM_TESTIFCONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_RAM_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_RAM_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RAM_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_C_RAM_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8401, /* 33793 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_RMI_EXT_INTR_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_RMI_EXT_INTR_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_EXT_INTR_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_C_RMI_EXT_INTR_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_RMI_EXT_INTR_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_RMI_EXT_INTR_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_EXT_INTR_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_C_RMI_EXT_INTR_STATUS0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_RMI_PMI_IF_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_RMI_PMI_IF_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_PMI_IF_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_C_RMI_PMI_IF_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x101, /* 257 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_RMI_SILICON_DBG_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_RMI_SILICON_DBG_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_SILICON_DBG_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_C_RMI_SILICON_DEBUG_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_UC_RMI_SILICON_DBG_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_UC_RMI_SILICON_DBG_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_SILICON_DBG_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_C_RMI_SILICON_DEBUG_STATUS0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_MDIO_BCST_PORT_ADDRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_MDIO_BCST_PORT_ADDRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MDIO_BCST_PORT_ADDRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MDIO_MMDSEL_AER_MDIO_BRCST_PORT_ADDR",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1f, /* 31 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_MDIO_MMD_SELr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_MDIO_MMD_SELr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MDIO_MMD_SELr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MDIO_MMDSEL_AER_MDIO_MMD_SELECT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x404d, /* 16461 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_MDIO_AERr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_MDIO_AERr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MDIO_AERr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MDIO_MMDSEL_AER_MDIO_AER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_QTC_XGXS_BLK_ADDRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_QTC_XGXS
	BCMI_QTC_XGXS_BLK_ADDRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"BLK_ADDRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MDIO_BLK_ADDR_BLK_ADDR",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
#endif
};


phymod_symbols_t bcmi_qtce16_xgxs_symbols = 
{
   bcmi_qtc_xgxs_syms, sizeof(bcmi_qtc_xgxs_syms)/sizeof(bcmi_qtc_xgxs_syms[0]),
#if PHYMOD_CONFIG_INCLUDE_FIELD_NAMES == 1
   bcmi_qtc_xgxs_fields
#else
   NULL
#endif
/* END OF SYMBOL FILE */
};

#endif /* PHYMOD_CONFIG_INCLUDE_CHIP_SYMBOLS */
