<html>
	<head>
	</head>
	<body>
		<h1>
			Arch Linux RISC-V
		</h1>
		<p>
			This is an Arch Linux port to the RISC-V architecture.
		</p>
		<h3>
			Hardware Support
		</h3>
		<p>
			The hardware baseline is RV64GC and the ABI is lp64d.
		</p>
		<p>
			The main "linux" kernel package has enabled support, and tested for:
		</p>
		<li>
			QEMU
		</li>
		<li>
			HiFive Unmatched, HiFive Unleashed
		</li>
		<li>
			PolarFire SoC Icicle Kit
		</li>
		<li>
			VisionFive v2, Milk-V Mars
		</li>
		<li>
			Nezha D1
		</li>
		<p>
			In addition, the [unsupported] repository has experimental kernel packages for LicheePi 4A (TH1520) and Milk-V Pioneer (SG2042).
		</p>
		<p>
			Other boards (except those with AX45MP) may work with a BSP or custom kernel.
		</p>
		<h3>
			Porting Goal
		</h3>
		<p>
			This port applies patches on top of Arch Linux's source packages. All our patches are maintained in the patch
repository below.
		</p>
		<p>
			The long term goal is to upstream our patches as much as possible, so that riscv64
(riscv64gc) could be added to Arch Linux itself as an alternative architecture.
		</p>
		<h3>
			Resources
		</h3>
		<a href="https://archriscv.felixc.at/images">
			Images (rootfs)
		</a>
		(Default user/password: root/archriscv)
		<br>
		<a href="https://archriscv.felixc.at/repo">
			Binary Package Repositories
		</a>
		([core], [extra], [unsupported])
		<br>
		<a href="https://github.com/felixonmars/archriscv-packages">
			Patch Repository
		</a>
		(bug reports, wiki, ...)
		<br>
		<br>
		<a href="https://hub.docker.com/r/riscfive/archlinux">
			Docker Image
		</a>
		(third-party)
		<h2>
			Mirrors
		</h2>
		<h3>
			Worldwide
		</h3>
		<a href="https://riscv.mirror.pkgbuild.com/">
			PKGBUILD.com
		</a>
		(Recommended)
		<h3>
			Romania
		</h3>
		<a href="https://archriscv.felixc.at/">
			Felixc.at
		</a>
		<br>
		<h3>
			Canada
		</h3>
		<a href="https://archriscv.paulsajna.com/">
			Paul Sajna
		</a>
		<h3>
			Finland
		</h3>
		<a href="https://mirrors.felixc.at/archriscv/">
			Felixc.at
		</a>
		<h3>
			China
		</h3>
		<a href="https://mirror.iscas.ac.cn/archriscv/">
			ISRC-ISCAS
		</a>
		<br>
		<a href="https://mirror.nju.edu.cn/archriscv/">
			NJU
		</a>
		<br>
		<a href="https://mirror.nyist.edu.cn/archriscv/">
			NYIST
		</a>
		<br>
		<a href="https://mirrors.pku.edu.cn/archriscv/">
			PKU
		</a>
		<br>
		<a href="https://mirrors.sustech.edu.cn/archriscv/">
			SUSTech
		</a>
		<br>
		<a href="https://mirrors.wsyu.edu.cn/archriscv/">
			WSYU
		</a>
		<h3>
			Brazil
		</h3>
		<a href="https://mirrors.ic.unicamp.br/archriscv/">
			Unicamp
		</a>
		<br>
		<a href="https://mirror.ufscar.br/archriscv/">
			UFSCar
		</a>
		<h2>
			Getting Involved
		</h2>
		Please take a look at our
		<a href="https://github.com/felixonmars/archriscv-packages/wiki/Contributing-Guide">
			Contributing Guide
		</a>
		.
		<h2>
			Porting Progress
		</h2>
		<pre>
		</pre>
		<p>
			<a href="https://archriscv.felixc.at/.status/status.htm">
				detailed status...
			</a>
		</p>
		<p>
			Note: Except for those listed in the
			<a href="https://github.com/felixonmars/archriscv-packages/blob/master/blacklist.txt">
				blacklist
			</a>
			, all packages should be either up-to-date or listed in the detailed status page above.
		</p>
		<h2>
			Last Updates
		</h2>
		<pre>
		</pre>
		<h2>
			Community
		</h2>
		IRC: #archlinuxriscv at libera.chat
		<br>
		Matrix: #archlinux-riscv:matrix.org
		<br>
		<h2>
			Thanks
		</h2>
		<li>
			ISCAS for HiFive Unleashed/Unmatched, VisionFive v1, Milk-V Pioneer, PolarFire SoC Icicle Kit, LicheePi 4A, LicheePi Cluster 4A, Milk-V Duo (S, 256), Kendryte K230, BananaPi F3, ESWIN EIC7700 test boards
		</li>
		<li>
			KUBUDS for many x86-based QEMU builders
		</li>
		<li>
			DeepComputing for DC ROMA Laptops (I & II)
		</li>
		<li>
			Milk-V for Mars, Jupiter and Vega test boards
		</li>
		<li>
			ESWIN for EIC7700 test board
		</li>
		<li>
			RISC-V International for StarFive VisionFive v1/v2 test boards
		</li>
		<li>
			Sipeed for LicheeRV Nano test boards
		</li>
		<li>
			@lrzlin for Huashan Pi test board
		</li>
		<li>
			@liangyongxiang for Nezha D1 test board
		</li>
		<li>
			Deepin for a x86-based QEMU builder
		</li>
		<li>
			Loongson for a LoongArch-based QEMU builder
		</li>
		...and every contributor for keeping the port fresh:
		<br>
		<a href="https://github.com/felixonmars/archriscv-packages/graphs/contributors">
		</a>
		<br>
		Made with
		<a href="https://contrib.rocks/">
			contrib.rocks
		</a>
		.
	</body>
</html>
