

================================================================
== Vivado HLS Report for 'Pool2_Cal'
================================================================
* Date:           Wed Aug 19 09:56:44 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Lenet_HLS_Final
* Solution:       conv_optimization
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.923 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2993|     2993| 29.930 us | 29.930 us |  2993|  2993|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- POOL2_DEPTH     |     2992|     2992|       187|          -|          -|    16|    no    |
        | + POOL2_SIZE1    |      185|      185|        37|          -|          -|     5|    no    |
        |  ++ POOL2_SIZE2  |       35|       35|         7|          -|          -|     5|    no    |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %1" [src/lenet.cpp:162]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%in_d_0 = phi i5 [ 0, %0 ], [ %in_d, %POOL2_DEPTH_end ]"   --->   Operation 12 'phi' 'in_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.36ns)   --->   "%icmp_ln162 = icmp eq i5 %in_d_0, -16" [src/lenet.cpp:162]   --->   Operation 13 'icmp' 'icmp_ln162' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.78ns)   --->   "%in_d = add i5 %in_d_0, 1" [src/lenet.cpp:162]   --->   Operation 15 'add' 'in_d' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln162, label %5, label %POOL2_DEPTH_begin" [src/lenet.cpp:162]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str39) nounwind" [src/lenet.cpp:162]   --->   Operation 17 'specloopname' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str39) nounwind" [src/lenet.cpp:162]   --->   Operation 18 'specregionbegin' 'tmp' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i5 %in_d_0 to i8" [src/lenet.cpp:167]   --->   Operation 19 'zext' 'zext_ln1494' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %in_d_0, i3 0)" [src/lenet.cpp:167]   --->   Operation 20 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln1494_1 = zext i8 %tmp_1 to i9" [src/lenet.cpp:167]   --->   Operation 21 'zext' 'zext_ln1494_1' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_2 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %in_d_0, i1 false)" [src/lenet.cpp:167]   --->   Operation 22 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln1494_2 = zext i6 %tmp_2 to i9" [src/lenet.cpp:167]   --->   Operation 23 'zext' 'zext_ln1494_2' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.91ns)   --->   "%add_ln1494 = add i9 %zext_ln1494_2, %zext_ln1494_1" [src/lenet.cpp:167]   --->   Operation 24 'add' 'add_ln1494' <Predicate = (!icmp_ln162)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_3 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %in_d_0, i2 0)" [src/lenet.cpp:169]   --->   Operation 25 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i7 %tmp_3 to i8" [src/lenet.cpp:169]   --->   Operation 26 'zext' 'zext_ln203' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.87ns)   --->   "%add_ln203 = add i8 %zext_ln1494, %zext_ln203" [src/lenet.cpp:169]   --->   Operation 27 'add' 'add_ln203' <Predicate = (!icmp_ln162)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.76ns)   --->   "br label %2" [src/lenet.cpp:164]   --->   Operation 28 'br' <Predicate = (!icmp_ln162)> <Delay = 1.76>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret void" [src/lenet.cpp:173]   --->   Operation 29 'ret' <Predicate = (icmp_ln162)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.64>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %POOL2_DEPTH_begin ], [ %i, %POOL2_SIZE1_end ]"   --->   Operation 30 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.30ns)   --->   "%icmp_ln164 = icmp ult i4 %i_0, -6" [src/lenet.cpp:164]   --->   Operation 31 'icmp' 'icmp_ln164' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_131 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 32 'speclooptripcount' 'empty_131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln164, label %POOL2_SIZE1_begin, label %POOL2_DEPTH_end" [src/lenet.cpp:164]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str40) nounwind" [src/lenet.cpp:164]   --->   Operation 34 'specloopname' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str40) nounwind" [src/lenet.cpp:164]   --->   Operation 35 'specregionbegin' 'tmp_4' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1494_3 = zext i4 %i_0 to i9" [src/lenet.cpp:167]   --->   Operation 36 'zext' 'zext_ln1494_3' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.82ns)   --->   "%add_ln1494_1 = add i9 %zext_ln1494_3, %add_ln1494" [src/lenet.cpp:167]   --->   Operation 37 'add' 'add_ln1494_1' <Predicate = (icmp_ln164)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_7 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln1494_1, i3 0)" [src/lenet.cpp:167]   --->   Operation 38 'bitconcatenate' 'tmp_7' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln1494_4 = zext i12 %tmp_7 to i64" [src/lenet.cpp:167]   --->   Operation 39 'zext' 'zext_ln1494_4' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_8 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln1494_1, i1 false)" [src/lenet.cpp:167]   --->   Operation 40 'bitconcatenate' 'tmp_8' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln1494_5 = zext i10 %tmp_8 to i64" [src/lenet.cpp:167]   --->   Operation 41 'zext' 'zext_ln1494_5' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.54ns)   --->   "%add_ln1494_2 = add i64 %zext_ln1494_4, %zext_ln1494_5" [src/lenet.cpp:167]   --->   Operation 42 'add' 'add_ln1494_2' <Predicate = (icmp_ln164)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i64 %add_ln1494_2 to i12" [src/lenet.cpp:168]   --->   Operation 43 'trunc' 'trunc_ln168' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln1494_3)   --->   "%or_ln168 = or i4 %i_0, 1" [src/lenet.cpp:168]   --->   Operation 44 'or' 'or_ln168' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln1494_3)   --->   "%zext_ln1494_6 = zext i4 %or_ln168 to i9" [src/lenet.cpp:168]   --->   Operation 45 'zext' 'zext_ln1494_6' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln1494_3 = add i9 %zext_ln1494_6, %add_ln1494" [src/lenet.cpp:168]   --->   Operation 46 'add' 'add_ln1494_3' <Predicate = (icmp_ln164)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_9 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln1494_3, i3 0)" [src/lenet.cpp:168]   --->   Operation 47 'bitconcatenate' 'tmp_9' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1494_7 = zext i12 %tmp_9 to i64" [src/lenet.cpp:168]   --->   Operation 48 'zext' 'zext_ln1494_7' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_10 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln1494_3, i1 false)" [src/lenet.cpp:168]   --->   Operation 49 'bitconcatenate' 'tmp_10' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln1494_8 = zext i10 %tmp_10 to i64" [src/lenet.cpp:168]   --->   Operation 50 'zext' 'zext_ln1494_8' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.54ns)   --->   "%add_ln1494_4 = add i64 %zext_ln1494_7, %zext_ln1494_8" [src/lenet.cpp:168]   --->   Operation 51 'add' 'add_ln1494_4' <Predicate = (icmp_ln164)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln169 = trunc i64 %add_ln1494_4 to i12" [src/lenet.cpp:169]   --->   Operation 52 'trunc' 'trunc_ln169' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_11 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %i_0, i32 1, i32 3)" [src/lenet.cpp:169]   --->   Operation 53 'partselect' 'tmp_11' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i3 %tmp_11 to i8" [src/lenet.cpp:169]   --->   Operation 54 'zext' 'zext_ln203_1' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.91ns)   --->   "%add_ln203_1 = add i8 %zext_ln203_1, %add_ln203" [src/lenet.cpp:169]   --->   Operation 55 'add' 'add_ln203_1' <Predicate = (icmp_ln164)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i8 %add_ln203_1 to i10" [src/lenet.cpp:169]   --->   Operation 56 'zext' 'zext_ln203_2' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %add_ln203_1, i2 0)" [src/lenet.cpp:169]   --->   Operation 57 'bitconcatenate' 'p_shl3_cast' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.73ns)   --->   "%add_ln203_2 = add i10 %p_shl3_cast, %zext_ln203_2" [src/lenet.cpp:169]   --->   Operation 58 'add' 'add_ln203_2' <Predicate = (icmp_ln164)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.76ns)   --->   "br label %3" [src/lenet.cpp:166]   --->   Operation 59 'br' <Predicate = (icmp_ln164)> <Delay = 1.76>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%empty_134 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str39, i32 %tmp) nounwind" [src/lenet.cpp:172]   --->   Operation 60 'specregionend' 'empty_134' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br label %1" [src/lenet.cpp:162]   --->   Operation 61 'br' <Predicate = (!icmp_ln164)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.80>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ 0, %POOL2_SIZE1_begin ], [ %j, %4 ]"   --->   Operation 62 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.30ns)   --->   "%icmp_ln166 = icmp ult i4 %j_0, -6" [src/lenet.cpp:166]   --->   Operation 63 'icmp' 'icmp_ln166' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%empty_132 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 64 'speclooptripcount' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln166, label %4, label %POOL2_SIZE1_end" [src/lenet.cpp:166]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1494_9 = zext i4 %j_0 to i12" [src/lenet.cpp:167]   --->   Operation 66 'zext' 'zext_ln1494_9' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.54ns)   --->   "%add_ln1494_5 = add i12 %trunc_ln168, %zext_ln1494_9" [src/lenet.cpp:167]   --->   Operation 67 'add' 'add_ln1494_5' <Predicate = (icmp_ln166)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln1494_10 = zext i12 %add_ln1494_5 to i64" [src/lenet.cpp:167]   --->   Operation 68 'zext' 'zext_ln1494_10' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%layer4_V_addr = getelementptr [1600 x i12]* @layer4_V, i64 0, i64 %zext_ln1494_10" [src/lenet.cpp:167]   --->   Operation 69 'getelementptr' 'layer4_V_addr' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.54ns)   --->   "%add_ln1494_6 = add i12 %trunc_ln169, %zext_ln1494_9" [src/lenet.cpp:168]   --->   Operation 70 'add' 'add_ln1494_6' <Predicate = (icmp_ln166)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%or_ln167 = or i4 %j_0, 1" [src/lenet.cpp:167]   --->   Operation 71 'or' 'or_ln167' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln1494_12 = zext i4 %or_ln167 to i12" [src/lenet.cpp:167]   --->   Operation 72 'zext' 'zext_ln1494_12' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.54ns)   --->   "%add_ln1494_7 = add i12 %trunc_ln168, %zext_ln1494_12" [src/lenet.cpp:167]   --->   Operation 73 'add' 'add_ln1494_7' <Predicate = (icmp_ln166)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1494_13 = zext i12 %add_ln1494_7 to i64" [src/lenet.cpp:167]   --->   Operation 74 'zext' 'zext_ln1494_13' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%layer4_V_addr_1 = getelementptr [1600 x i12]* @layer4_V, i64 0, i64 %zext_ln1494_13" [src/lenet.cpp:167]   --->   Operation 75 'getelementptr' 'layer4_V_addr_1' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (1.54ns)   --->   "%add_ln1494_8 = add i12 %trunc_ln169, %zext_ln1494_12" [src/lenet.cpp:168]   --->   Operation 76 'add' 'add_ln1494_8' <Predicate = (icmp_ln166)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [2/2] (3.25ns)   --->   "%layer4_V_load = load i12* %layer4_V_addr, align 4" [src/lenet.cpp:167]   --->   Operation 77 'load' 'layer4_V_load' <Predicate = (icmp_ln166)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 400> <RAM>
ST_4 : Operation 78 [2/2] (3.25ns)   --->   "%layer4_V_load_1 = load i12* %layer4_V_addr_1, align 2" [src/lenet.cpp:167]   --->   Operation 78 'load' 'layer4_V_load_1' <Predicate = (icmp_ln166)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 400> <RAM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%empty_133 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str40, i32 %tmp_4) nounwind" [src/lenet.cpp:171]   --->   Operation 79 'specregionend' 'empty_133' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 2" [src/lenet.cpp:164]   --->   Operation 80 'add' 'i' <Predicate = (!icmp_ln166)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "br label %2" [src/lenet.cpp:164]   --->   Operation 81 'br' <Predicate = (!icmp_ln166)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.92>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln1494_11 = zext i12 %add_ln1494_6 to i64" [src/lenet.cpp:168]   --->   Operation 82 'zext' 'zext_ln1494_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%layer4_V_addr_3 = getelementptr [1600 x i12]* @layer4_V, i64 0, i64 %zext_ln1494_11" [src/lenet.cpp:168]   --->   Operation 83 'getelementptr' 'layer4_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1494_14 = zext i12 %add_ln1494_8 to i64" [src/lenet.cpp:168]   --->   Operation 84 'zext' 'zext_ln1494_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%layer4_V_addr_4 = getelementptr [1600 x i12]* @layer4_V, i64 0, i64 %zext_ln1494_14" [src/lenet.cpp:168]   --->   Operation 85 'getelementptr' 'layer4_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/2] (3.25ns)   --->   "%layer4_V_load = load i12* %layer4_V_addr, align 4" [src/lenet.cpp:167]   --->   Operation 86 'load' 'layer4_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 400> <RAM>
ST_5 : Operation 87 [1/2] (3.25ns)   --->   "%layer4_V_load_1 = load i12* %layer4_V_addr_1, align 2" [src/lenet.cpp:167]   --->   Operation 87 'load' 'layer4_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 400> <RAM>
ST_5 : Operation 88 [1/1] (1.99ns)   --->   "%icmp_ln1494 = icmp sgt i12 %layer4_V_load, %layer4_V_load_1" [src/lenet.cpp:167]   --->   Operation 88 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln203_3)   --->   "%select_ln167 = select i1 %icmp_ln1494, i4 %j_0, i4 %or_ln167" [src/lenet.cpp:167]   --->   Operation 89 'select' 'select_ln167' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln203_3)   --->   "%zext_ln167 = zext i4 %select_ln167 to i64" [src/lenet.cpp:167]   --->   Operation 90 'zext' 'zext_ln167' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln203_3 = add i64 %add_ln1494_2, %zext_ln167" [src/lenet.cpp:167]   --->   Operation 91 'add' 'add_ln203_3' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [2/2] (3.25ns)   --->   "%layer4_V_load_3 = load i12* %layer4_V_addr_3, align 4" [src/lenet.cpp:168]   --->   Operation 92 'load' 'layer4_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 400> <RAM>
ST_5 : Operation 93 [2/2] (3.25ns)   --->   "%layer4_V_load_4 = load i12* %layer4_V_addr_4, align 2" [src/lenet.cpp:168]   --->   Operation 93 'load' 'layer4_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 400> <RAM>

State 6 <SV = 5> <Delay = 6.92>
ST_6 : Operation 94 [1/2] (3.25ns)   --->   "%layer4_V_load_3 = load i12* %layer4_V_addr_3, align 4" [src/lenet.cpp:168]   --->   Operation 94 'load' 'layer4_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 400> <RAM>
ST_6 : Operation 95 [1/2] (3.25ns)   --->   "%layer4_V_load_4 = load i12* %layer4_V_addr_4, align 2" [src/lenet.cpp:168]   --->   Operation 95 'load' 'layer4_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 400> <RAM>
ST_6 : Operation 96 [1/1] (1.99ns)   --->   "%icmp_ln1494_1 = icmp sgt i12 %layer4_V_load_3, %layer4_V_load_4" [src/lenet.cpp:168]   --->   Operation 96 'icmp' 'icmp_ln1494_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln203_4)   --->   "%select_ln168 = select i1 %icmp_ln1494_1, i4 %j_0, i4 %or_ln167" [src/lenet.cpp:168]   --->   Operation 97 'select' 'select_ln168' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln203_4)   --->   "%zext_ln168 = zext i4 %select_ln168 to i64" [src/lenet.cpp:168]   --->   Operation 98 'zext' 'zext_ln168' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln203_4 = add i64 %add_ln1494_4, %zext_ln168" [src/lenet.cpp:168]   --->   Operation 99 'add' 'add_ln203_4' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_12 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %j_0, i32 1, i32 3)" [src/lenet.cpp:169]   --->   Operation 100 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i3 %tmp_12 to i10" [src/lenet.cpp:169]   --->   Operation 101 'zext' 'zext_ln203_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (1.73ns)   --->   "%add_ln203_5 = add i10 %add_ln203_2, %zext_ln203_3" [src/lenet.cpp:169]   --->   Operation 102 'add' 'add_ln203_5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (1.73ns)   --->   "%j = add i4 %j_0, 2" [src/lenet.cpp:166]   --->   Operation 103 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%layer4_V_addr_2 = getelementptr [1600 x i12]* @layer4_V, i64 0, i64 %add_ln203_3" [src/lenet.cpp:167]   --->   Operation 104 'getelementptr' 'layer4_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [2/2] (3.25ns)   --->   "%max1_V = load i12* %layer4_V_addr_2, align 2" [src/lenet.cpp:167]   --->   Operation 105 'load' 'max1_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 400> <RAM>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%layer4_V_addr_5 = getelementptr [1600 x i12]* @layer4_V, i64 0, i64 %add_ln203_4" [src/lenet.cpp:168]   --->   Operation 106 'getelementptr' 'layer4_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [2/2] (3.25ns)   --->   "%max2_V = load i12* %layer4_V_addr_5, align 2" [src/lenet.cpp:168]   --->   Operation 107 'load' 'max2_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 400> <RAM>

State 8 <SV = 7> <Delay = 5.94>
ST_8 : Operation 108 [1/2] (3.25ns)   --->   "%max1_V = load i12* %layer4_V_addr_2, align 2" [src/lenet.cpp:167]   --->   Operation 108 'load' 'max1_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 400> <RAM>
ST_8 : Operation 109 [1/2] (3.25ns)   --->   "%max2_V = load i12* %layer4_V_addr_5, align 2" [src/lenet.cpp:168]   --->   Operation 109 'load' 'max2_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 400> <RAM>
ST_8 : Operation 110 [1/1] (1.99ns)   --->   "%icmp_ln1494_2 = icmp sgt i12 %max1_V, %max2_V" [src/lenet.cpp:169]   --->   Operation 110 'icmp' 'icmp_ln1494_2' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.70ns)   --->   "%select_ln203 = select i1 %icmp_ln1494_2, i64 %add_ln203_3, i64 %add_ln203_4" [src/lenet.cpp:169]   --->   Operation 111 'select' 'select_ln203' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%layer4_V_addr_6 = getelementptr [1600 x i12]* @layer4_V, i64 0, i64 %select_ln203" [src/lenet.cpp:167]   --->   Operation 112 'getelementptr' 'layer4_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [2/2] (3.25ns)   --->   "%layer4_V_load_6 = load i12* %layer4_V_addr_6, align 2" [src/lenet.cpp:169]   --->   Operation 113 'load' 'layer4_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 400> <RAM>

State 10 <SV = 9> <Delay = 6.50>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str41) nounwind" [src/lenet.cpp:166]   --->   Operation 114 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln203_4 = zext i10 %add_ln203_5 to i64" [src/lenet.cpp:169]   --->   Operation 115 'zext' 'zext_ln203_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%layer5_V_addr = getelementptr [400 x i12]* @layer5_V, i64 0, i64 %zext_ln203_4" [src/lenet.cpp:169]   --->   Operation 116 'getelementptr' 'layer5_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/2] (3.25ns)   --->   "%layer4_V_load_6 = load i12* %layer4_V_addr_6, align 2" [src/lenet.cpp:169]   --->   Operation 117 'load' 'layer4_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 400> <RAM>
ST_10 : Operation 118 [1/1] (3.25ns)   --->   "store i12 %layer4_V_load_6, i12* %layer5_V_addr, align 2" [src/lenet.cpp:169]   --->   Operation 118 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 400> <RAM>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "br label %3" [src/lenet.cpp:166]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('in_d') with incoming values : ('in_d', src/lenet.cpp:162) [7]  (1.77 ns)

 <State 2>: 1.92ns
The critical path consists of the following:
	'phi' operation ('in_d') with incoming values : ('in_d', src/lenet.cpp:162) [7]  (0 ns)
	'add' operation ('add_ln1494', src/lenet.cpp:167) [20]  (1.92 ns)

 <State 3>: 3.65ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', src/lenet.cpp:164) [26]  (0 ns)
	'add' operation ('add_ln203_1', src/lenet.cpp:169) [52]  (1.92 ns)
	'add' operation ('add_ln203_2', src/lenet.cpp:169) [55]  (1.73 ns)

 <State 4>: 4.8ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', src/lenet.cpp:166) [58]  (0 ns)
	'add' operation ('add_ln1494_5', src/lenet.cpp:167) [65]  (1.55 ns)
	'getelementptr' operation ('layer4_V_addr', src/lenet.cpp:167) [67]  (0 ns)
	'load' operation ('layer4_V_load', src/lenet.cpp:167) on array 'layer4_V' [79]  (3.25 ns)

 <State 5>: 6.92ns
The critical path consists of the following:
	'load' operation ('layer4_V_load', src/lenet.cpp:167) on array 'layer4_V' [79]  (3.25 ns)
	'icmp' operation ('icmp_ln1494', src/lenet.cpp:167) [81]  (1.99 ns)
	'select' operation ('select_ln167', src/lenet.cpp:167) [82]  (0 ns)
	'add' operation ('add_ln203_3', src/lenet.cpp:167) [84]  (1.68 ns)

 <State 6>: 6.92ns
The critical path consists of the following:
	'load' operation ('layer4_V_load_3', src/lenet.cpp:168) on array 'layer4_V' [87]  (3.25 ns)
	'icmp' operation ('icmp_ln1494_1', src/lenet.cpp:168) [89]  (1.99 ns)
	'select' operation ('select_ln168', src/lenet.cpp:168) [90]  (0 ns)
	'add' operation ('add_ln203_4', src/lenet.cpp:168) [92]  (1.68 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('layer4_V_addr_2', src/lenet.cpp:167) [85]  (0 ns)
	'load' operation ('max1.V', src/lenet.cpp:167) on array 'layer4_V' [86]  (3.25 ns)

 <State 8>: 5.95ns
The critical path consists of the following:
	'load' operation ('max1.V', src/lenet.cpp:167) on array 'layer4_V' [86]  (3.25 ns)
	'icmp' operation ('icmp_ln1494_2', src/lenet.cpp:169) [100]  (1.99 ns)
	'select' operation ('select_ln203', src/lenet.cpp:169) [101]  (0.702 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('layer4_V_addr_6', src/lenet.cpp:167) [102]  (0 ns)
	'load' operation ('layer4_V_load_6', src/lenet.cpp:169) on array 'layer4_V' [103]  (3.25 ns)

 <State 10>: 6.51ns
The critical path consists of the following:
	'load' operation ('layer4_V_load_6', src/lenet.cpp:169) on array 'layer4_V' [103]  (3.25 ns)
	'store' operation ('store_ln169', src/lenet.cpp:169) of variable 'layer4_V_load_6', src/lenet.cpp:169 on array 'layer5_V' [104]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
