library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

use std.textio.all;

entity testbench is
end testbench;

architecture test of testbench is
	component sd is
	port(
		a, b : in std_logic_vector(3 downto 0);
		sel : in natural range 0 to 8;
		saida : out std_logic_vector(3 downto 0)
	);
	end component;
	
	--constant somasub_val : std_logic_vector(63 downto 0) := x"DEADBEEFBACABA01";
	constant mux_val     : std_logic_vector(63 downto 0) := x"01234ABCDE56789A";
	
	signal input_a, input_b, saida : std_logic_vector(31 downto 0);
	signal sel : natural := '0';
	
	signal clock : std_logic := '0';
	
begin
	dut: sd
	port map(
		a => input_a,
		b => input_b, 
		in_c => input_c,
		sel => sel,
		saida => saida
	);
	
	process(clock)
		variable ptr_mux : integer := 0;
	begin
		if rising_edge(clock) then
			--sel_somasub <= somasub_val(ptr_mux);
			sel <= mux_val(ptr_mux);
			ptr_mux := ptr_mux + 1;
			if ptr_mux = 64 then
				ptr_mux	 := 0;
			end if;
		end if;
	end process;
	
	process(clock)
		file F: TEXT open READ_MODE is "C:\Users\Enf\Documents\QuartusProjects\Projeto1PHI\ULA\entradas.txt";
		variable L: LINE;
		variable entrada : integer;
	begin
		if rising_edge(clock) then
			if not endfile(F) then
				READLINE(F, L);
				READ(L, entrada);
				input_a <= std_logic_vector(to_unsigned(entrada, 4));
				
				READLINE(F, L);
				READ (L, entrada);
				input_b <= std_logic_vector(to_unsigned(entrada, 4));
				
			end if;
		end if;
	end process;
	
	process(clock)
		file F: TEXT open WRITE_MODE is "C:\Users\Enf\Documents\QuartusProjects\Projeto1PHI\ULA\out.txt";
		variable L: LINE;
	begin
		if rising_edge(clock) then
			WRITE (L, to_integer(unsigned(saida)));
			WRITE (L, ' ');
			WRITE (L, to_integer(sel));
			WRITELINE (F, L);
		end if;
	end process;
	
	clock <= not clock after 5 ns;
end test;