<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.40.1 (20161225.0304)
 -->
<!-- Title: inheritance22566cccd9 Pages: 1 -->
<svg width="576pt" height="56pt"
 viewBox="0.00 0.00 576.00 56.25" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(.4076 .4076) rotate(0) translate(4 134)">
<title>inheritance22566cccd9</title>
<polygon fill="#ffffff" stroke="transparent" points="-4,4 -4,-134 1409,-134 1409,4 -4,4"/>
<!-- pyGHDL.dom.DOMMixin -->
<g id="node1" class="node">
<title>pyGHDL.dom.DOMMixin</title>
<g id="a_node1"><a xlink:href="../pyGHDL.dom.html#pyGHDL.dom.DOMMixin" xlink:title="pyGHDL.dom.DOMMixin" target="_top">
<polygon fill="none" stroke="#000000" stroke-width=".5" points="1035.5,-111 901.5,-111 901.5,-92 1035.5,-92 1035.5,-111"/>
<text text-anchor="middle" x="968.5" y="-99" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00" fill="#000000">pyGHDL.dom.DOMMixin</text>
</a>
</g>
</g>
<!-- pyGHDL.dom.InterfaceItem.PortSignalInterfaceItem -->
<g id="node2" class="node">
<title>pyGHDL.dom.InterfaceItem.PortSignalInterfaceItem</title>
<g id="a_node2"><a xlink:href="../pyGHDL/pyGHDL.dom.InterfaceItem.html#pyGHDL.dom.InterfaceItem.PortSignalInterfaceItem" xlink:title="pyGHDL.dom.InterfaceItem.PortSignalInterfaceItem" target="_top">
<polygon fill="none" stroke="#000000" stroke-width=".5" points="1405,-92 1136,-92 1136,-73 1405,-73 1405,-92"/>
<text text-anchor="middle" x="1270.5" y="-80" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00" fill="#000000">pyGHDL.dom.InterfaceItem.PortSignalInterfaceItem</text>
</a>
</g>
</g>
<!-- pyGHDL.dom.DOMMixin&#45;&gt;pyGHDL.dom.InterfaceItem.PortSignalInterfaceItem -->
<g id="edge2" class="edge">
<title>pyGHDL.dom.DOMMixin&#45;&gt;pyGHDL.dom.InterfaceItem.PortSignalInterfaceItem</title>
<path fill="none" stroke="#000000" stroke-width=".5" d="M1035.5236,-97.2833C1063.6473,-95.5139 1097.4696,-93.386 1130.5778,-91.3031"/>
<polygon fill="#000000" stroke="#000000" stroke-width=".5" points="1131.0041,-93.0298 1135.8844,-90.9692 1130.7843,-89.5367 1131.0041,-93.0298"/>
</g>
<!-- pyVHDLModel.VHDLModel.PortSignalInterfaceItem -->
<g id="node3" class="node">
<title>pyVHDLModel.VHDLModel.PortSignalInterfaceItem</title>
<polygon fill="none" stroke="#000000" stroke-width=".5" points="1100,-74 837,-74 837,-55 1100,-55 1100,-74"/>
<text text-anchor="middle" x="968.5" y="-62" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00" fill="#000000">pyVHDLModel.VHDLModel.PortSignalInterfaceItem</text>
</g>
<!-- pyVHDLModel.VHDLModel.PortSignalInterfaceItem&#45;&gt;pyGHDL.dom.InterfaceItem.PortSignalInterfaceItem -->
<g id="edge1" class="edge">
<title>pyVHDLModel.VHDLModel.PortSignalInterfaceItem&#45;&gt;pyGHDL.dom.InterfaceItem.PortSignalInterfaceItem</title>
<path fill="none" stroke="#000000" stroke-width=".5" d="M1100.0831,-72.3427C1110.0995,-72.9397 1120.2317,-73.5436 1130.2997,-74.1437"/>
<polygon fill="#000000" stroke="#000000" stroke-width=".5" points="1130.4624,-75.9064 1135.5577,-74.4571 1130.6707,-72.4126 1130.4624,-75.9064"/>
</g>
<!-- pyVHDLModel.VHDLModel.InterfaceItem -->
<g id="node4" class="node">
<title>pyVHDLModel.VHDLModel.InterfaceItem</title>
<g id="a_node4"><a xlink:title="An ``InterfaceItem`` is a base&#45;class for all mixin&#45;classes for all interface">
<polygon fill="none" stroke="#000000" stroke-width=".5" points="496,-130 283,-130 283,-111 496,-111 496,-130"/>
<text text-anchor="middle" x="389.5" y="-118" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00" fill="#000000">pyVHDLModel.VHDLModel.InterfaceItem</text>
</a>
</g>
</g>
<!-- pyVHDLModel.VHDLModel.PortInterfaceItem -->
<g id="node9" class="node">
<title>pyVHDLModel.VHDLModel.PortInterfaceItem</title>
<g id="a_node9"><a xlink:title="A ``PortInterfaceItem`` is a mixin class for all port interface items.">
<polygon fill="none" stroke="#000000" stroke-width=".5" points="801,-93 568,-93 568,-74 801,-74 801,-93"/>
<text text-anchor="middle" x="684.5" y="-81" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00" fill="#000000">pyVHDLModel.VHDLModel.PortInterfaceItem</text>
</a>
</g>
</g>
<!-- pyVHDLModel.VHDLModel.InterfaceItem&#45;&gt;pyVHDLModel.VHDLModel.PortInterfaceItem -->
<g id="edge5" class="edge">
<title>pyVHDLModel.VHDLModel.InterfaceItem&#45;&gt;pyVHDLModel.VHDLModel.PortInterfaceItem</title>
<path fill="none" stroke="#000000" stroke-width=".5" d="M465.4698,-110.9716C507.7119,-105.6734 560.2816,-99.0799 603.3304,-93.6806"/>
<polygon fill="#000000" stroke="#000000" stroke-width=".5" points="603.7884,-95.387 608.5317,-93.0282 603.3527,-91.9142 603.7884,-95.387"/>
</g>
<!-- pyVHDLModel.VHDLModel.InterfaceItemWithMode -->
<g id="node5" class="node">
<title>pyVHDLModel.VHDLModel.InterfaceItemWithMode</title>
<g id="a_node5"><a xlink:title="An ``InterfaceItemWithMode`` is a mixin&#45;class to provide a ``Mode`` to">
<polygon fill="none" stroke="#000000" stroke-width=".5" points="520.5,-93 258.5,-93 258.5,-74 520.5,-74 520.5,-93"/>
<text text-anchor="middle" x="389.5" y="-81" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00" fill="#000000">pyVHDLModel.VHDLModel.InterfaceItemWithMode</text>
</a>
</g>
</g>
<!-- pyVHDLModel.VHDLModel.InterfaceItemWithMode&#45;&gt;pyVHDLModel.VHDLModel.PortInterfaceItem -->
<g id="edge6" class="edge">
<title>pyVHDLModel.VHDLModel.InterfaceItemWithMode&#45;&gt;pyVHDLModel.VHDLModel.PortInterfaceItem</title>
<path fill="none" stroke="#000000" stroke-width=".5" d="M520.6093,-83.5C534.5884,-83.5 548.7664,-83.5 562.6326,-83.5"/>
<polygon fill="#000000" stroke="#000000" stroke-width=".5" points="562.7262,-85.2501 567.7262,-83.5 562.7261,-81.7501 562.7262,-85.2501"/>
</g>
<!-- pyVHDLModel.VHDLModel.ModelEntity -->
<g id="node6" class="node">
<title>pyVHDLModel.VHDLModel.ModelEntity</title>
<g id="a_node6"><a xlink:title="``ModelEntity`` is the base class for all classes in the VHDL language model,">
<polygon fill="none" stroke="#000000" stroke-width=".5" points="208,-74 3,-74 3,-55 208,-55 208,-74"/>
<text text-anchor="middle" x="105.5" y="-62" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00" fill="#000000">pyVHDLModel.VHDLModel.ModelEntity</text>
</a>
</g>
</g>
<!-- pyVHDLModel.VHDLModel.Obj -->
<g id="node8" class="node">
<title>pyVHDLModel.VHDLModel.Obj</title>
<polygon fill="none" stroke="#000000" stroke-width=".5" points="471.5,-56 307.5,-56 307.5,-37 471.5,-37 471.5,-56"/>
<text text-anchor="middle" x="389.5" y="-44" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00" fill="#000000">pyVHDLModel.VHDLModel.Obj</text>
</g>
<!-- pyVHDLModel.VHDLModel.ModelEntity&#45;&gt;pyVHDLModel.VHDLModel.Obj -->
<g id="edge3" class="edge">
<title>pyVHDLModel.VHDLModel.ModelEntity&#45;&gt;pyVHDLModel.VHDLModel.Obj</title>
<path fill="none" stroke="#000000" stroke-width=".5" d="M208.0305,-58.0016C238.8204,-56.0501 272.2997,-53.9282 302.0215,-52.0444"/>
<polygon fill="#000000" stroke="#000000" stroke-width=".5" points="302.2616,-53.7828 307.1409,-51.7199 302.0402,-50.2898 302.2616,-53.7828"/>
</g>
<!-- pyVHDLModel.VHDLModel.NamedEntity -->
<g id="node7" class="node">
<title>pyVHDLModel.VHDLModel.NamedEntity</title>
<g id="a_node7"><a xlink:title="A ``NamedEntity`` is a mixin class for all VHDL entities that have identifiers.">
<polygon fill="none" stroke="#000000" stroke-width=".5" points="211,-37 0,-37 0,-18 211,-18 211,-37"/>
<text text-anchor="middle" x="105.5" y="-25" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00" fill="#000000">pyVHDLModel.VHDLModel.NamedEntity</text>
</a>
</g>
</g>
<!-- pyVHDLModel.VHDLModel.NamedEntity&#45;&gt;pyVHDLModel.VHDLModel.Obj -->
<g id="edge4" class="edge">
<title>pyVHDLModel.VHDLModel.NamedEntity&#45;&gt;pyVHDLModel.VHDLModel.Obj</title>
<path fill="none" stroke="#000000" stroke-width=".5" d="M211.2511,-34.5749C241.0926,-36.5713 273.223,-38.7209 301.8746,-40.6377"/>
<polygon fill="#000000" stroke="#000000" stroke-width=".5" points="302.0769,-42.4051 307.1826,-40.9929 302.3106,-38.9129 302.0769,-42.4051"/>
</g>
<!-- pyVHDLModel.VHDLModel.Signal -->
<g id="node10" class="node">
<title>pyVHDLModel.VHDLModel.Signal</title>
<polygon fill="none" stroke="#000000" stroke-width=".5" points="773,-56 596,-56 596,-37 773,-37 773,-56"/>
<text text-anchor="middle" x="684.5" y="-44" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00" fill="#000000">pyVHDLModel.VHDLModel.Signal</text>
</g>
<!-- pyVHDLModel.VHDLModel.Obj&#45;&gt;pyVHDLModel.VHDLModel.Signal -->
<g id="edge9" class="edge">
<title>pyVHDLModel.VHDLModel.Obj&#45;&gt;pyVHDLModel.VHDLModel.Signal</title>
<path fill="none" stroke="#000000" stroke-width=".5" d="M471.6739,-46.5C508.6295,-46.5 552.4411,-46.5 590.6794,-46.5"/>
<polygon fill="#000000" stroke="#000000" stroke-width=".5" points="590.795,-48.2501 595.795,-46.5 590.795,-44.7501 590.795,-48.2501"/>
</g>
<!-- pyVHDLModel.VHDLModel.PortInterfaceItem&#45;&gt;pyVHDLModel.VHDLModel.PortSignalInterfaceItem -->
<g id="edge8" class="edge">
<title>pyVHDLModel.VHDLModel.PortInterfaceItem&#45;&gt;pyVHDLModel.VHDLModel.PortSignalInterfaceItem</title>
<path fill="none" stroke="#000000" stroke-width=".5" d="M801.2431,-75.6897C811.3668,-75.0124 821.6674,-74.3233 831.9302,-73.6367"/>
<polygon fill="#000000" stroke="#000000" stroke-width=".5" points="832.0923,-75.3799 836.9643,-73.2999 831.8586,-71.8877 832.0923,-75.3799"/>
</g>
<!-- pyVHDLModel.VHDLModel.Signal&#45;&gt;pyVHDLModel.VHDLModel.PortSignalInterfaceItem -->
<g id="edge7" class="edge">
<title>pyVHDLModel.VHDLModel.Signal&#45;&gt;pyVHDLModel.VHDLModel.PortSignalInterfaceItem</title>
<path fill="none" stroke="#000000" stroke-width=".5" d="M773.1912,-52.1213C791.7957,-53.3004 811.8285,-54.5701 831.7243,-55.8311"/>
<polygon fill="#000000" stroke="#000000" stroke-width=".5" points="831.6779,-57.5816 836.7786,-56.1515 831.8994,-54.0886 831.6779,-57.5816"/>
</g>
<!-- pyVHDLModel.VHDLModel.WithDefaultExpressionMixin -->
<g id="node11" class="node">
<title>pyVHDLModel.VHDLModel.WithDefaultExpressionMixin</title>
<g id="a_node11"><a xlink:title="A ``WithDefaultExpression`` is a mixin class for all objects declarations">
<polygon fill="none" stroke="#000000" stroke-width=".5" points="532,-19 247,-19 247,0 532,0 532,-19"/>
<text text-anchor="middle" x="389.5" y="-7" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00" fill="#000000">pyVHDLModel.VHDLModel.WithDefaultExpressionMixin</text>
</a>
</g>
</g>
<!-- pyVHDLModel.VHDLModel.WithDefaultExpressionMixin&#45;&gt;pyVHDLModel.VHDLModel.Signal -->
<g id="edge10" class="edge">
<title>pyVHDLModel.VHDLModel.WithDefaultExpressionMixin&#45;&gt;pyVHDLModel.VHDLModel.Signal</title>
<path fill="none" stroke="#000000" stroke-width=".5" d="M465.4698,-19.0284C507.7119,-24.3266 560.2816,-30.9201 603.3304,-36.3194"/>
<polygon fill="#000000" stroke="#000000" stroke-width=".5" points="603.3527,-38.0858 608.5317,-36.9718 603.7884,-34.613 603.3527,-38.0858"/>
</g>
</g>
</svg>
