#ifndef esp_alt_register_h
#define esp_alt_register_h

enum
{
	ETS_SLC_INUM =			1,
	//ETS_SPI_INUM =		2,
	ETS_RTC_INUM =			3,
	//ETS_GPIO_INUM =		4,
	//ETS_UART_INUM = 		5,
	ETS_CCOMPARE0_INUM =	6,
	ETS_SOFT_INUM =			7,
	ETS_WDT_INUM =			8,
	ETS_TIMER0_INUM =		9,
	ETS_NMI_INUM =			14,
};

enum
{
	FUNC_U0RXD =	0,
	FUNC_GPIO6 =	3,
	FUNC_GPIO7 =	3,
	FUNC_GPIO8 =	3,
	FUNC_GPIO11 =	3
} FUNC;

enum
{
	INT_NMI_INT_ENT =	0x3ff00000,
	INT_ENABLE_REG =	0x3ff00004,
	INT_ENABLE_WDOG =	1 << 0,
	INT_ENABLE_TIMER0 =	1 << 1,
	INT_ENABLE_TIMER1 =	1 << 2,
} INT_ENABLE;

enum
{
	CLK_PRE_PORT_REG =	0x3ff00014,
	CLK_160 =			1 << 0,
} CLK_PRE_PORT;

enum
{
	ISR_FLAGS_REG =		0x3ff00020,
	ISR_FLAGS_UART0 =	1 << 0,
	ISR_FLAGS_UART1 =	1 << 2,
	ISR_FLAGS_SPI =		1 << 4,
	ISR_FLAGS_HSPI =	1 << 7,
	ISR_FLAGS_I2S =		1 << 9,
} ISR_FLAGS;

enum
{
	IRAM_BASE_REG =			0x3ff00024,
	IRAM_MAP_0x40108000 =	1 << 7,
	IRAM_MAP_0x4010c000 =	1 << 8,
} IRAM_BASE;

enum
{
	TIMER0_LOAD_REG = 0x60000600,
} TIMER0_LOAD;

enum
{
	TIMER0_COUNT_REG = 0x60000604,
} TIMER0_COUNT;

enum
{
	TIMER0_CTRL_REG =			0x60000608,
	TIMER0_CTRL_INT_EDGE =		0 << 0,
	TIMER0_CTRL_INT_LEVEL =		1 << 0,
	TIMER0_CTRL_DIVIDE_BY_16 =	1 << 2,
	TIMER0_CTRL_DIVIDE_BY_256 =	1 << 3,
	TIMER0_CTRL_AUTO_RELOAD =	1 << 6,
	TIMER0_CTRL_ENABLE_TIMER =	1 << 7,
	TIMER0_CTRL_INT_STATUS =	1 << 8,
} TIMER0_CTRL;

enum
{
	TIMER0_INT_REG =	0x6000060c,
	TIMER0_INT_CLEAR =	1 << 0
} TIMER0_INT;

enum
{
	TIMER1_LOAD_REG = 0x60000620,
} TIMER1_LOAD;

enum
{
	TIMER1_COUNT_REG = 0x60000624,
} TIMER1_COUNT;

enum
{
	TIMER1_CTRL_REG = 0x60000628,
	TIMER1_CTRL_INT_EDGE =		0 << 0,
	TIMER1_CTRL_INT_LEVEL =		1 << 0,
	TIMER1_CTRL_DIVIDE_BY_16 =	1 << 2,
	TIMER1_CTRL_DIVIDE_BY_256 =	1 << 3,
	TIMER1_CTRL_AUTO_RELOAD =	1 << 6,
	TIMER1_CTRL_ENABLE_TIMER =	1 << 7,
	TIMER1_CTRL_INT_STATUS =	1 << 8,
} TIMER1_CTRL;

enum
{
	WDT_CNTL =			0x60000900,
	WDT_STAGE0_RELOAD =	0x60000904,
	WDT_STAGE1_RELOAD =	0x60000908,
	WDT_COUNTER =		0x6000090c,
	WDT_STAGE =			0x60000910,
	WDT_RESET =			0x60000914,
	WDT_RESET_STAGE =	0x60000918,
	WDT_SDK_TIMER_REG = 0x3ff20c00,
};

enum
{
	WLAN_STATE_INIT =		0,
	WLAN_STATE_AUTH =		2,
	WLAN_STATE_ASSOC =		3,
	WLAN_STATE_RUN =		5,
};

#endif
