<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv</a>
time_elapsed: 0.080s
ram usage: 11136 KB
</pre>
<pre class="log">

%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:1</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;class&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:3</a>: syntax error, unexpected pure
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:3</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;virtual&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:4</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endclass&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:6</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;class&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:6</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;extends&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:7</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;virtual&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:8</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endclass&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:10</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;class&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:12</a>: syntax error, unexpected pure
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:12</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;virtual&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:13</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endclass&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:15</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;class&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:15</a>: Unsupported: SystemVerilog 2012 reserved word not implemented: &#39;implements&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:16</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;virtual&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:16</a>: syntax error, unexpected ::, expecting &#39;(&#39; or &#39;;&#39;
                                                                                                  : ... Perhaps &#39;IntfC&#39; is a package which needs to be predeclared? (IEEE 2017 26.3)
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:19</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endclass&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:21</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;class&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:23</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;class&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:23</a>: Unsupported: SystemVerilog 2012 reserved word not implemented: &#39;implements&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:23</a>: syntax error, unexpected &#39;#&#39;, expecting &#39;,&#39; or &#39;;&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:24</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;virtual&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:27</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endclass&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:27</a>: syntax error, unexpected &#39;:&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:30</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;class&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:32</a>: syntax error, unexpected pure
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:32</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;virtual&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p198.sv:33</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endclass&#39;
%Error: Cannot continue
        ... See the manual and https://verilator.org for more assistance.

</pre>
</body>