Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Nov 24 19:49:13 2025
| Host         : LAPTOP-JOE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file watch_top_timing_summary_routed.rpt -pb watch_top_timing_summary_routed.pb -rpx watch_top_timing_summary_routed.rpx -warn_on_violation
| Design       : watch_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: U1/OneSecond_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: s/time_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.685        0.000                      0                   48        0.252        0.000                      0                   48        4.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.685        0.000                      0                   48        0.252        0.000                      0                   48        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.685ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.685ns  (required time - arrival time)
  Source:                 U1/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 1.177ns (23.747%)  route 3.780ns (76.253%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.722     5.325    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  U1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.478     5.803 f  U1/count_reg[6]/Q
                         net (fo=2, routed)           1.145     6.948    U1/count[6]
    SLICE_X2Y86          LUT4 (Prop_lut4_I2_O)        0.301     7.249 f  U1/count[26]_i_7/O
                         net (fo=1, routed)           0.801     8.050    U1/count[26]_i_7_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I3_O)        0.124     8.174 f  U1/count[26]_i_5/O
                         net (fo=1, routed)           0.161     8.335    U1/count[26]_i_5_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.124     8.459 f  U1/count[26]_i_3/O
                         net (fo=28, routed)          1.261     9.720    U1/p_1_in
    SLICE_X2Y86          LUT2 (Prop_lut2_I1_O)        0.150     9.870 r  U1/count[0]_i_1/O
                         net (fo=1, routed)           0.411    10.281    U1/count[0]_i_1_n_0
    SLICE_X3Y86          FDCE                                         r  U1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.600    15.023    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  U1/count_reg[0]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y86          FDCE (Setup_fdce_C_D)       -0.296    14.966    U1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -10.281    
  -------------------------------------------------------------------
                         slack                                  4.685    

Slack (MET) :             5.346ns  (required time - arrival time)
  Source:                 U1/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 1.151ns (24.645%)  route 3.519ns (75.355%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.722     5.325    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  U1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.478     5.803 f  U1/count_reg[6]/Q
                         net (fo=2, routed)           1.145     6.948    U1/count[6]
    SLICE_X2Y86          LUT4 (Prop_lut4_I2_O)        0.301     7.249 f  U1/count[26]_i_7/O
                         net (fo=1, routed)           0.801     8.050    U1/count[26]_i_7_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I3_O)        0.124     8.174 f  U1/count[26]_i_5/O
                         net (fo=1, routed)           0.161     8.335    U1/count[26]_i_5_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.124     8.459 f  U1/count[26]_i_3/O
                         net (fo=28, routed)          1.412     9.871    U1/p_1_in
    SLICE_X2Y86          LUT2 (Prop_lut2_I1_O)        0.124     9.995 r  U1/count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.995    U1/count[2]_i_1_n_0
    SLICE_X2Y86          FDCE                                         r  U1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.600    15.023    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDCE                                         r  U1/count_reg[2]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y86          FDCE (Setup_fdce_C_D)        0.079    15.341    U1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                  5.346    

Slack (MET) :             5.356ns  (required time - arrival time)
  Source:                 U1/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.699ns  (logic 1.180ns (25.110%)  route 3.519ns (74.890%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.722     5.325    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  U1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.478     5.803 f  U1/count_reg[6]/Q
                         net (fo=2, routed)           1.145     6.948    U1/count[6]
    SLICE_X2Y86          LUT4 (Prop_lut4_I2_O)        0.301     7.249 f  U1/count[26]_i_7/O
                         net (fo=1, routed)           0.801     8.050    U1/count[26]_i_7_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I3_O)        0.124     8.174 f  U1/count[26]_i_5/O
                         net (fo=1, routed)           0.161     8.335    U1/count[26]_i_5_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.124     8.459 f  U1/count[26]_i_3/O
                         net (fo=28, routed)          1.412     9.871    U1/p_1_in
    SLICE_X2Y86          LUT2 (Prop_lut2_I1_O)        0.153    10.024 r  U1/count[4]_i_1/O
                         net (fo=1, routed)           0.000    10.024    U1/count[4]_i_1_n_0
    SLICE_X2Y86          FDCE                                         r  U1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.600    15.023    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDCE                                         r  U1/count_reg[4]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y86          FDCE (Setup_fdce_C_D)        0.118    15.380    U1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.380    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                  5.356    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 U1/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 1.151ns (26.926%)  route 3.124ns (73.074%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.722     5.325    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  U1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.478     5.803 f  U1/count_reg[6]/Q
                         net (fo=2, routed)           1.145     6.948    U1/count[6]
    SLICE_X2Y86          LUT4 (Prop_lut4_I2_O)        0.301     7.249 f  U1/count[26]_i_7/O
                         net (fo=1, routed)           0.801     8.050    U1/count[26]_i_7_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I3_O)        0.124     8.174 f  U1/count[26]_i_5/O
                         net (fo=1, routed)           0.161     8.335    U1/count[26]_i_5_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.124     8.459 f  U1/count[26]_i_3/O
                         net (fo=28, routed)          1.016     9.475    U1/p_1_in
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.124     9.599 r  U1/count[17]_i_1/O
                         net (fo=1, routed)           0.000     9.599    U1/count[17]_i_1_n_0
    SLICE_X4Y90          FDCE                                         r  U1/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.601    15.024    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  U1/count_reg[17]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y90          FDCE (Setup_fdce_C_D)        0.031    15.278    U1/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                          -9.599    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 U1/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.181ns (27.435%)  route 3.124ns (72.565%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.722     5.325    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  U1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.478     5.803 f  U1/count_reg[6]/Q
                         net (fo=2, routed)           1.145     6.948    U1/count[6]
    SLICE_X2Y86          LUT4 (Prop_lut4_I2_O)        0.301     7.249 f  U1/count[26]_i_7/O
                         net (fo=1, routed)           0.801     8.050    U1/count[26]_i_7_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I3_O)        0.124     8.174 f  U1/count[26]_i_5/O
                         net (fo=1, routed)           0.161     8.335    U1/count[26]_i_5_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.124     8.459 f  U1/count[26]_i_3/O
                         net (fo=28, routed)          1.016     9.475    U1/p_1_in
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.154     9.629 r  U1/count[25]_i_1/O
                         net (fo=1, routed)           0.000     9.629    U1/count[25]_i_1_n_0
    SLICE_X4Y90          FDCE                                         r  U1/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.601    15.024    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  U1/count_reg[25]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y90          FDCE (Setup_fdce_C_D)        0.075    15.322    U1/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  5.693    

Slack (MET) :             5.739ns  (required time - arrival time)
  Source:                 U1/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 1.151ns (26.922%)  route 3.124ns (73.078%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.722     5.325    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  U1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.478     5.803 f  U1/count_reg[6]/Q
                         net (fo=2, routed)           1.145     6.948    U1/count[6]
    SLICE_X2Y86          LUT4 (Prop_lut4_I2_O)        0.301     7.249 f  U1/count[26]_i_7/O
                         net (fo=1, routed)           0.801     8.050    U1/count[26]_i_7_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I3_O)        0.124     8.174 f  U1/count[26]_i_5/O
                         net (fo=1, routed)           0.161     8.335    U1/count[26]_i_5_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.124     8.459 f  U1/count[26]_i_3/O
                         net (fo=28, routed)          1.017     9.476    U1/p_1_in
    SLICE_X2Y86          LUT2 (Prop_lut2_I1_O)        0.124     9.600 r  U1/count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.600    U1/count[1]_i_1_n_0
    SLICE_X2Y86          FDCE                                         r  U1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.600    15.023    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDCE                                         r  U1/count_reg[1]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y86          FDCE (Setup_fdce_C_D)        0.077    15.339    U1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.339    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                  5.739    

Slack (MET) :             5.788ns  (required time - arrival time)
  Source:                 U1/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 1.143ns (26.785%)  route 3.124ns (73.215%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.722     5.325    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  U1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.478     5.803 f  U1/count_reg[6]/Q
                         net (fo=2, routed)           1.145     6.948    U1/count[6]
    SLICE_X2Y86          LUT4 (Prop_lut4_I2_O)        0.301     7.249 f  U1/count[26]_i_7/O
                         net (fo=1, routed)           0.801     8.050    U1/count[26]_i_7_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I3_O)        0.124     8.174 f  U1/count[26]_i_5/O
                         net (fo=1, routed)           0.161     8.335    U1/count[26]_i_5_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.124     8.459 f  U1/count[26]_i_3/O
                         net (fo=28, routed)          1.017     9.476    U1/p_1_in
    SLICE_X2Y86          LUT2 (Prop_lut2_I1_O)        0.116     9.592 r  U1/count[3]_i_1/O
                         net (fo=1, routed)           0.000     9.592    U1/count[3]_i_1_n_0
    SLICE_X2Y86          FDCE                                         r  U1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.600    15.023    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDCE                                         r  U1/count_reg[3]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y86          FDCE (Setup_fdce_C_D)        0.118    15.380    U1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.380    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                  5.788    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 U1/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 1.151ns (27.999%)  route 2.960ns (72.001%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.722     5.325    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  U1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.478     5.803 f  U1/count_reg[6]/Q
                         net (fo=2, routed)           1.145     6.948    U1/count[6]
    SLICE_X2Y86          LUT4 (Prop_lut4_I2_O)        0.301     7.249 f  U1/count[26]_i_7/O
                         net (fo=1, routed)           0.801     8.050    U1/count[26]_i_7_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I3_O)        0.124     8.174 f  U1/count[26]_i_5/O
                         net (fo=1, routed)           0.161     8.335    U1/count[26]_i_5_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.124     8.459 f  U1/count[26]_i_3/O
                         net (fo=28, routed)          0.853     9.312    U1/p_1_in
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.124     9.436 r  U1/count[13]_i_1/O
                         net (fo=1, routed)           0.000     9.436    U1/count[13]_i_1_n_0
    SLICE_X4Y90          FDCE                                         r  U1/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.601    15.024    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  U1/count_reg[13]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y90          FDCE (Setup_fdce_C_D)        0.029    15.276    U1/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             5.851ns  (required time - arrival time)
  Source:                 U1/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 1.151ns (28.053%)  route 2.952ns (71.947%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.722     5.325    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  U1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.478     5.803 f  U1/count_reg[6]/Q
                         net (fo=2, routed)           1.145     6.948    U1/count[6]
    SLICE_X2Y86          LUT4 (Prop_lut4_I2_O)        0.301     7.249 f  U1/count[26]_i_7/O
                         net (fo=1, routed)           0.801     8.050    U1/count[26]_i_7_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I3_O)        0.124     8.174 f  U1/count[26]_i_5/O
                         net (fo=1, routed)           0.161     8.335    U1/count[26]_i_5_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.124     8.459 f  U1/count[26]_i_3/O
                         net (fo=28, routed)          0.845     9.304    U1/p_1_in
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.124     9.428 r  U1/count[14]_i_1/O
                         net (fo=1, routed)           0.000     9.428    U1/count[14]_i_1_n_0
    SLICE_X4Y90          FDCE                                         r  U1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.601    15.024    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  U1/count_reg[14]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y90          FDCE (Setup_fdce_C_D)        0.031    15.278    U1/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                          -9.428    
  -------------------------------------------------------------------
                         slack                                  5.851    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 U1/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 1.177ns (28.451%)  route 2.960ns (71.549%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.722     5.325    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  U1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.478     5.803 f  U1/count_reg[6]/Q
                         net (fo=2, routed)           1.145     6.948    U1/count[6]
    SLICE_X2Y86          LUT4 (Prop_lut4_I2_O)        0.301     7.249 f  U1/count[26]_i_7/O
                         net (fo=1, routed)           0.801     8.050    U1/count[26]_i_7_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I3_O)        0.124     8.174 f  U1/count[26]_i_5/O
                         net (fo=1, routed)           0.161     8.335    U1/count[26]_i_5_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.124     8.459 f  U1/count[26]_i_3/O
                         net (fo=28, routed)          0.853     9.312    U1/p_1_in
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.150     9.462 r  U1/count[21]_i_1/O
                         net (fo=1, routed)           0.000     9.462    U1/count[21]_i_1_n_0
    SLICE_X4Y90          FDCE                                         r  U1/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.601    15.024    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  U1/count_reg[21]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y90          FDCE (Setup_fdce_C_D)        0.075    15.322    U1/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                  5.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 x7/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.603     1.522    x7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  x7/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  x7/clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.772    x7/clkdiv_reg_n_0_[15]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  x7/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    x7/clkdiv_reg[12]_i_1_n_4
    SLICE_X1Y90          FDRE                                         r  x7/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.876     2.041    x7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  x7/clkdiv_reg[15]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    x7/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 x7/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.602     1.521    x7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  x7/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  x7/clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.108     1.771    x7/clkdiv_reg_n_0_[11]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  x7/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    x7/clkdiv_reg[8]_i_1_n_4
    SLICE_X1Y89          FDRE                                         r  x7/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.875     2.040    x7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  x7/clkdiv_reg[11]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    x7/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 x7/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.601     1.520    x7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  x7/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  x7/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.770    x7/clkdiv_reg_n_0_[3]
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  x7/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    x7/clkdiv_reg[0]_i_1_n_4
    SLICE_X1Y87          FDRE                                         r  x7/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.873     2.038    x7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  x7/clkdiv_reg[3]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.105     1.625    x7/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 x7/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.602     1.521    x7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  x7/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  x7/clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.108     1.771    x7/clkdiv_reg_n_0_[7]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  x7/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    x7/clkdiv_reg[4]_i_1_n_4
    SLICE_X1Y88          FDRE                                         r  x7/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.875     2.040    x7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  x7/clkdiv_reg[7]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    x7/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 x7/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.602     1.521    x7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  x7/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  x7/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.105     1.768    x7/clkdiv_reg_n_0_[4]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.883 r  x7/clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.883    x7/clkdiv_reg[4]_i_1_n_7
    SLICE_X1Y88          FDRE                                         r  x7/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.875     2.040    x7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  x7/clkdiv_reg[4]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    x7/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 x7/clkdiv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.602     1.521    x7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  x7/clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  x7/clkdiv_reg[8]/Q
                         net (fo=1, routed)           0.105     1.768    x7/clkdiv_reg_n_0_[8]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.883 r  x7/clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.883    x7/clkdiv_reg[8]_i_1_n_7
    SLICE_X1Y89          FDRE                                         r  x7/clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.875     2.040    x7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  x7/clkdiv_reg[8]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    x7/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 x7/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.603     1.522    x7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  x7/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  x7/clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.105     1.769    x7/clkdiv_reg_n_0_[12]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.884 r  x7/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.884    x7/clkdiv_reg[12]_i_1_n_7
    SLICE_X1Y90          FDRE                                         r  x7/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.876     2.041    x7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  x7/clkdiv_reg[12]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    x7/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 x7/clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.603     1.522    x7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  x7/clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  x7/clkdiv_reg[16]/Q
                         net (fo=1, routed)           0.105     1.769    x7/clkdiv_reg_n_0_[16]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.884 r  x7/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.884    x7/clkdiv_reg[16]_i_1_n_7
    SLICE_X1Y91          FDRE                                         r  x7/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.876     2.041    x7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  x7/clkdiv_reg[16]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.105     1.627    x7/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 x7/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.602     1.521    x7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  x7/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  x7/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.109     1.772    x7/clkdiv_reg_n_0_[10]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.883 r  x7/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.883    x7/clkdiv_reg[8]_i_1_n_5
    SLICE_X1Y89          FDRE                                         r  x7/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.875     2.040    x7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  x7/clkdiv_reg[10]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    x7/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 x7/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x7/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.601     1.520    x7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  x7/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  x7/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.109     1.771    x7/clkdiv_reg_n_0_[2]
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.882 r  x7/clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.882    x7/clkdiv_reg[0]_i_1_n_5
    SLICE_X1Y87          FDRE                                         r  x7/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.873     2.038    x7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  x7/clkdiv_reg[2]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.105     1.625    x7/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y89     U1/OneSecond_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y86     U1/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     U1/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     U1/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     U1/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90     U1/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90     U1/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     U1/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     U1/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     U1/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     U1/count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     U1/count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     U1/count_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     U1/count_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     U1/count_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     U1/count_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     U1/count_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     x7/clkdiv_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     x7/clkdiv_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     U1/OneSecond_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     U1/OneSecond_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     U1/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     U1/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     U1/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     U1/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     U1/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     U1/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     U1/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     U1/count_reg[12]/C



