Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/angelos/Documents/git/computerArchitecture/stack2/stack_tb_isim_beh.exe -prj /home/angelos/Documents/git/computerArchitecture/stack2/stack_tb_beh.prj work.stack_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/angelos/Documents/git/computerArchitecture/stack2/src/stack.vhd" into library work
Parsing VHDL file "/home/angelos/Documents/git/computerArchitecture/stack2/src/stack_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 97944 KB
Fuse CPU Usage: 1210 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package textio
Compiling package std_logic_textio
Compiling package std_logic_unsigned
Compiling architecture arch of entity stack [stack_default]
Compiling architecture behavior of entity stack_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable /home/angelos/Documents/git/computerArchitecture/stack2/stack_tb_isim_beh.exe
Fuse Memory Usage: 674220 KB
Fuse CPU Usage: 1310 ms
GCC CPU Usage: 2830 ms
