set ::env(PROJECT_NAME) RC_raygentop
set ::env(DESIGN_TOP) paj_raygentop_hierarchy_no_mem
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/VTR_design/RC_raygentop/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/VTR_design/RC_raygentop/rtl/raygentop.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) VTR_design
