verilog xil_defaultlib --include "../../../../alinx_test.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../alinx_test.srcs/sources_1/bd/system/ipshared/cac7/hdl" --include "../../../../alinx_test.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../alinx_test.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0" --include "../../../../alinx_test.srcs/sources_1/bd/system/ipshared/c923" \
"../../../bd/system/ip/system_zynq_ultra_ps_e_0_0/sim/system_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ip/system_jesd204_0_0/synth/system_jesd204_0_0_block.v" \
"../../../bd/system/ip/system_jesd204_0_0/synth/axi_ipif/system_jesd204_0_0_address_decoder.v" \
"../../../bd/system/ip/system_jesd204_0_0/synth/system_jesd204_0_0_register_decode.v" \
"../../../bd/system/ip/system_jesd204_0_0/synth/axi_ipif/system_jesd204_0_0_axi_lite_ipif.v" \
"../../../bd/system/ip/system_jesd204_0_0/synth/axi_ipif/system_jesd204_0_0_counter_f.v" \
"../../../bd/system/ip/system_jesd204_0_0/synth/axi_ipif/system_jesd204_0_0_pselect_f.v" \
"../../../bd/system/ip/system_jesd204_0_0/synth/axi_ipif/system_jesd204_0_0_slave_attachment.v" \
"../../../bd/system/ip/system_jesd204_0_0/synth/system_jesd204_0_0_reset_block.v" \
"../../../bd/system/ip/system_jesd204_0_0/synth/system_jesd204_0_0.v" \
"../../../bd/system/ip/system_jesd204_phy_0_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v" \
"../../../bd/system/ip/system_jesd204_phy_0_0/ip_0/sim/system_jesd204_phy_0_0_gt_gthe4_channel_wrapper.v" \
"../../../bd/system/ip/system_jesd204_phy_0_0/ip_0/sim/system_jesd204_phy_0_0_gt_gtwizard_gthe4.v" \
"../../../bd/system/ip/system_jesd204_phy_0_0/ip_0/sim/system_jesd204_phy_0_0_gt_gtwizard_top.v" \
"../../../bd/system/ip/system_jesd204_phy_0_0/ip_0/sim/system_jesd204_phy_0_0_gt.v" \
"../../../bd/system/ip/system_jesd204_phy_0_0/synth/system_jesd204_phy_0_0_block.v" \
"../../../bd/system/ip/system_jesd204_phy_0_0/synth/system_jesd204_phy_0_0_sync_block.v" \
"../../../bd/system/ip/system_jesd204_phy_0_0/synth/system_jesd204_phy_0_0_support.v" \
"../../../bd/system/ip/system_jesd204_phy_0_0/synth/system_jesd204_phy_0_0_gt_common_wrapper.v" \
"../../../bd/system/ip/system_jesd204_phy_0_0/synth/gtwizard_ultrascale_v1_7_gthe4_common.v" \
"../../../bd/system/ip/system_jesd204_phy_0_0/synth/system_jesd204_phy_0_0_gt_common.v" \
"../../../bd/system/ip/system_jesd204_phy_0_0/synth/system_jesd204_phy_0_0_reset_control.v" \
"../../../bd/system/ip/system_jesd204_phy_0_0/synth/system_jesd204_phy_0_0.v" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" \
"../../../bd/system/ip/system_xlconstant_0_0/sim/system_xlconstant_0_0.v" \
"../../../bd/system/ip/system_xlconstant_0_1/sim/system_xlconstant_0_1.v" \
"../../../bd/system/ip/system_xlconstant_0_2/sim/system_xlconstant_0_2.v" \
"../../../bd/system/ip/edit_modulator_v1_0.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../bd/system/ipshared/edit_modulator_v1_0.srcs/sources_1/bd/design_1/sim/design_1.v" \
"../../../bd/system/ipshared/src/data_conv.v" \
"../../../bd/system/ipshared/edit_modulator_v1_0.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../bd/system/ipshared/src/lfm.v" \
"../../../bd/system/ipshared/7c89/hdl/modulator_v1_0_S00_AXI.v" \
"../../../bd/system/ipshared/7c89/hdl/modulator_v1_0.v" \
"../../../bd/system/ip/system_modulator_0_0/sim/system_modulator_0_0.v" \
"../../../bd/system/ip/system_xlslice_0_0/sim/system_xlslice_0_0.v" \
"../../../bd/system/ip/system_xlslice_jesd_reset_0/sim/system_xlslice_jesd_reset_0.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/sim/system.v" \

verilog xil_defaultlib "glbl.v"

nosort
