#ifndef __MrcMcRegisterTgl9xxx_h__
#define __MrcMcRegisterTgl9xxx_h__
/** @file
  This file was automatically generated. Modify at your own risk.
  Note that no error checking is done in these functions so ensure that the correct values are passed.

@copyright
  Copyright (c) 2010 - 2019 Intel Corporation. All rights reserved
  This software and associated documentation (if any) is furnished
  under a license and may only be used or copied in accordance
  with the terms of the license. Except as permitted by the
  license, no part of this software or documentation may be
  reproduced, stored in a retrieval system, or transmitted in any
  form or by any means without the express written consent of
  Intel Corporation.
  This file contains an 'Intel Peripheral Driver' and is uniquely
  identified as "Intel Reference Module" and is licensed for Intel
  CPUs and chipsets under the terms of your license agreement with
  Intel or your vendor. This file may be modified by the user, subject
  to additional terms of the license agreement.

@par Specification Reference:
**/

#pragma pack(push, 1)


#define DATADDR5CH0IL_CR_DDRDATADQRANK0LANE0_P0_REG                    (0x00009600)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQRANK0LANE1_P0_REG                    (0x00009604)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQRANK0LANE2_P0_REG                    (0x00009608)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQRANK0LANE3_P0_REG                    (0x0000960C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQRANK0LANE4_P0_REG                    (0x00009610)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQRANK0LANE5_P0_REG                    (0x00009614)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQRANK0LANE6_P0_REG                    (0x00009618)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQRANK0LANE7_P0_REG                    (0x0000961C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQRANK0LANE8_P0_REG                    (0x00009620)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQRANK1LANE0_P0_REG                    (0x00009624)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQRANK1LANE1_P0_REG                    (0x00009628)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQRANK1LANE2_P0_REG                    (0x0000962C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQRANK1LANE3_P0_REG                    (0x00009630)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQRANK1LANE4_P0_REG                    (0x00009634)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQRANK1LANE5_P0_REG                    (0x00009638)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQRANK1LANE6_P0_REG                    (0x0000963C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQRANK1LANE7_P0_REG                    (0x00009640)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQRANK1LANE8_P0_REG                    (0x00009644)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQRANK2LANE0_P0_REG                    (0x00009648)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQRANK2LANE1_P0_REG                    (0x0000964C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQRANK2LANE2_P0_REG                    (0x00009650)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQRANK2LANE3_P0_REG                    (0x00009654)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQRANK2LANE4_P0_REG                    (0x00009658)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQRANK2LANE5_P0_REG                    (0x0000965C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQRANK2LANE6_P0_REG                    (0x00009660)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQRANK2LANE7_P0_REG                    (0x00009664)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQRANK2LANE8_P0_REG                    (0x00009668)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQRANK3LANE0_P0_REG                    (0x0000966C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQRANK3LANE1_P0_REG                    (0x00009670)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQRANK3LANE2_P0_REG                    (0x00009674)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQRANK3LANE3_P0_REG                    (0x00009678)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQRANK3LANE4_P0_REG                    (0x0000967C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQRANK3LANE5_P0_REG                    (0x00009680)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQRANK3LANE6_P0_REG                    (0x00009684)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQRANK3LANE7_P0_REG                    (0x00009688)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQRANK3LANE8_P0_REG                    (0x0000968C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQSRANK0_P0_REG                        (0x0000969C)
//Duplicate of DATA0CH0_CR_DDRDATADQSRANK0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQSRANK1_P0_REG                        (0x000096A0)
//Duplicate of DATA0CH0_CR_DDRDATADQSRANK0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQSRANK2_P0_REG                        (0x000096A4)
//Duplicate of DATA0CH0_CR_DDRDATADQSRANK0_P0_REG

#define DATADDR5CH0IL_CR_DDRDATADQSRANK3_P0_REG                        (0x000096A8)
//Duplicate of DATA0CH0_CR_DDRDATADQSRANK0_P0_REG

#define DATADDR5CH0IL_CR_RXCONTROL0RANK0_P0_REG                        (0x000096AC)
//Duplicate of DATA0CH0_CR_RXCONTROL0RANK0_P0_REG

#define DATADDR5CH0IL_CR_RXCONTROL0RANK1_P0_REG                        (0x000096B0)
//Duplicate of DATA0CH0_CR_RXCONTROL0RANK0_P0_REG

#define DATADDR5CH0IL_CR_RXCONTROL0RANK2_P0_REG                        (0x000096B4)
//Duplicate of DATA0CH0_CR_RXCONTROL0RANK0_P0_REG

#define DATADDR5CH0IL_CR_RXCONTROL0RANK3_P0_REG                        (0x000096B8)
//Duplicate of DATA0CH0_CR_RXCONTROL0RANK0_P0_REG

#define DATADDR5CH0IL_CR_TXCONTROL0RANK0_P0_REG                        (0x000096BC)
//Duplicate of DATA0CH0_CR_TXCONTROL0RANK0_P0_REG

#define DATADDR5CH0IL_CR_TXCONTROL0RANK1_P0_REG                        (0x000096C0)
//Duplicate of DATA0CH0_CR_TXCONTROL0RANK0_P0_REG

#define DATADDR5CH0IL_CR_TXCONTROL0RANK2_P0_REG                        (0x000096C4)
//Duplicate of DATA0CH0_CR_TXCONTROL0RANK0_P0_REG

#define DATADDR5CH0IL_CR_TXCONTROL0RANK3_P0_REG                        (0x000096C8)
//Duplicate of DATA0CH0_CR_TXCONTROL0RANK0_P0_REG

#define DATADDR5CH0IL_CR_RCOMPDATA0_P0_REG                             (0x000096CC)
//Duplicate of DATA0CH0_CR_RCOMPDATA0_P0_REG

#define DATADDR5CH0IL_CR_RCOMPDATA1_P0_REG                             (0x000096D0)
//Duplicate of DATA0CH0_CR_RCOMPDATA1_P0_REG

#define DATADDR5CH0IL_CR_DATACOMPVTT_P0_REG                            (0x000096D4)
//Duplicate of DATA0CH0_CR_DATACOMPVTT_P0_REG

#define DATADDR5CH0IL_CR_DATATRAINFEEDBACK_P0_REG                      (0x000096DC)
//Duplicate of DATA0CH0_CR_DATATRAINFEEDBACK_P0_REG

#define DATADDR5CH0IL_CR_DDRCRDATAOFFSETCOMP_P0_REG                    (0x000096E0)
//Duplicate of DATA0CH0_CR_DDRCRDATAOFFSETCOMP_P0_REG

#define DATADDR5CH0IL_CR_DDRCRDATAOFFSETTRAIN_P0_REG                   (0x000096E4)
//Duplicate of DATA0CH0_CR_DDRCRDATAOFFSETTRAIN_P0_REG

#define DATADDR5CH0IL_CR_DDRCRDATACONTROL0_P0_REG                      (0x000096E8)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL0_P0_REG

#define DATADDR5CH0IL_CR_DDRCRDATACONTROL1_P0_REG                      (0x000096EC)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL1_P0_REG

#define DATADDR5CH0IL_CR_DDRCRDATACONTROL2_P0_REG                      (0x000096F0)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL2_P0_REG

#define DATADDR5CH0IL_CR_DDRCRDATACONTROL3_P0_REG                      (0x000096F4)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL3_P0_REG

#define DATADDR5CH0IL_CR_DDRCRDATACONTROL4_P0_REG                      (0x000096F8)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL4_P0_REG

#define DATADDR5CH0IL_CR_DDRCRDATACONTROL5_P0_REG                      (0x000096FC)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL5_P0_REG

#define DATADDR5CH0IL_CR_DDRCRDATACONTROL6_P0_REG                      (0x00009700)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL6_P0_REG

#define DATADDR5CH0IL_CR_DDRCRCMDBUSTRAIN_P0_REG                       (0x00009704)
//Duplicate of DATA0CH0_CR_DDRCRCMDBUSTRAIN_P0_REG

#define DATADDR5CH0IL_CR_DCCFSMCONTROL_P0_REG                          (0x00009708)
//Duplicate of DATA0CH0_CR_DCCFSMCONTROL_P0_REG

#define DATADDR5CH0IL_CR_DCCCALCCONTROL_P0_REG                         (0x0000970C)
//Duplicate of DATA0CH0_CR_DCCCALCCONTROL_P0_REG

#define DATADDR5CH0IL_CR_DCCFSMSTATUS_P0_REG                           (0x00009710)
//Duplicate of DATA0CH0_CR_DCCFSMSTATUS_P0_REG

#define DATADDR5CH0IL_CR_DCCLANESTATUS0_P0_REG                         (0x00009714)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS0_P0_REG

#define DATADDR5CH0IL_CR_DCCLANESTATUS1_P0_REG                         (0x00009718)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS1_P0_REG

#define DATADDR5CH0IL_CR_DCCLANESTATUS2_P0_REG                         (0x0000971C)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS2_P0_REG

#define DATADDR5CH0IL_CR_DCCLANESTATUS3_P0_REG                         (0x00009720)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS3_P0_REG

#define DATADDR5CH0IL_CR_DCCPILUT0_P0_REG                              (0x00009724)
//Duplicate of DATA0CH0_CR_DCCPILUT0_P0_REG

#define DATADDR5CH0IL_CR_DCCPILUT1_P0_REG                              (0x00009728)
//Duplicate of DATA0CH0_CR_DCCPILUT1_P0_REG

#define DATADDR5CH0IL_CR_DCCPILUT2_P0_REG                              (0x0000972C)
//Duplicate of DATA0CH0_CR_DCCPILUT2_P0_REG

#define DATADDR5CH0IL_CR_DCCPILUT3_P0_REG                              (0x00009730)
//Duplicate of DATA0CH0_CR_DCCPILUT3_P0_REG

#define DATADDR5CH0IL_CR_DDRCRDATATCOCONTROL0_P0_REG                   (0x00009734)
//Duplicate of DATA0CH0_CR_DDRCRDATATCOCONTROL0_P0_REG

#define DATADDR5CH0IL_CR_DDRCRDATATCOCONTROL1_P0_REG                   (0x00009738)
//Duplicate of DATA0CH0_CR_DDRCRDATATCOCONTROL1_P0_REG

#define DATADDR5CH0IL_CR_DCCPILUT4_P0_REG                              (0x0000973C)
//Duplicate of DATA0CH0_CR_DCCPILUT4_P0_REG

#define DATADDR5CH0IL_CR_DCCLANETARGET_P0_REG                          (0x00009740)
//Duplicate of DATA0CH0_CR_DCCLANETARGET_P0_REG

#define DATADDR5CH0IL_CR_DDRCRWRRETRAINSWIZZLECONTROL_P0_REG           (0x00009744)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINSWIZZLECONTROL_P0_REG

#define DATADDR5CH0IL_CR_DDRCRWRRETRAINRANK3_P0_REG                    (0x00009748)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINRANK3_P0_REG

#define DATADDR5CH0IL_CR_DDRCRWRRETRAINRANK2_P0_REG                    (0x0000974C)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINRANK3_P0_REG

#define DATADDR5CH0IL_CR_DDRCRWRRETRAINRANK1_P0_REG                    (0x00009750)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINRANK3_P0_REG

#define DATADDR5CH0IL_CR_DDRCRWRRETRAINRANK0_P0_REG                    (0x00009754)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINRANK3_P0_REG

#define DATADDR5CH0IL_CR_DDRCRWRRETRAINCONTROLSTATUS_P0_REG            (0x00009758)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINCONTROLSTATUS_P0_REG

#define DATADDR5CH0IL_CR_DDRCRMARGINMODECONTROL0_P0_REG                (0x0000975C)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODECONTROL0_P0_REG

#define DATADDR5CH0IL_CR_DDRCRMARGINMODEDEBUGMSB0_P0_REG               (0x00009760)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_P0_REG

#define DATADDR5CH0IL_CR_DDRCRMARGINMODEDEBUGLSB0_P0_REG               (0x00009764)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQRANK0LANE0_P0_REG                    (0x00009800)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQRANK0LANE1_P0_REG                    (0x00009804)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQRANK0LANE2_P0_REG                    (0x00009808)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQRANK0LANE3_P0_REG                    (0x0000980C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQRANK0LANE4_P0_REG                    (0x00009810)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQRANK0LANE5_P0_REG                    (0x00009814)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQRANK0LANE6_P0_REG                    (0x00009818)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQRANK0LANE7_P0_REG                    (0x0000981C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQRANK0LANE8_P0_REG                    (0x00009820)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQRANK1LANE0_P0_REG                    (0x00009824)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQRANK1LANE1_P0_REG                    (0x00009828)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQRANK1LANE2_P0_REG                    (0x0000982C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQRANK1LANE3_P0_REG                    (0x00009830)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQRANK1LANE4_P0_REG                    (0x00009834)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQRANK1LANE5_P0_REG                    (0x00009838)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQRANK1LANE6_P0_REG                    (0x0000983C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQRANK1LANE7_P0_REG                    (0x00009840)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQRANK1LANE8_P0_REG                    (0x00009844)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQRANK2LANE0_P0_REG                    (0x00009848)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQRANK2LANE1_P0_REG                    (0x0000984C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQRANK2LANE2_P0_REG                    (0x00009850)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQRANK2LANE3_P0_REG                    (0x00009854)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQRANK2LANE4_P0_REG                    (0x00009858)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQRANK2LANE5_P0_REG                    (0x0000985C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQRANK2LANE6_P0_REG                    (0x00009860)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQRANK2LANE7_P0_REG                    (0x00009864)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQRANK2LANE8_P0_REG                    (0x00009868)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQRANK3LANE0_P0_REG                    (0x0000986C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQRANK3LANE1_P0_REG                    (0x00009870)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQRANK3LANE2_P0_REG                    (0x00009874)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQRANK3LANE3_P0_REG                    (0x00009878)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQRANK3LANE4_P0_REG                    (0x0000987C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQRANK3LANE5_P0_REG                    (0x00009880)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQRANK3LANE6_P0_REG                    (0x00009884)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQRANK3LANE7_P0_REG                    (0x00009888)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQRANK3LANE8_P0_REG                    (0x0000988C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQSRANK0_P0_REG                        (0x0000989C)
//Duplicate of DATA0CH0_CR_DDRDATADQSRANK0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQSRANK1_P0_REG                        (0x000098A0)
//Duplicate of DATA0CH0_CR_DDRDATADQSRANK0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQSRANK2_P0_REG                        (0x000098A4)
//Duplicate of DATA0CH0_CR_DDRDATADQSRANK0_P0_REG

#define DATADDR5CH1IL_CR_DDRDATADQSRANK3_P0_REG                        (0x000098A8)
//Duplicate of DATA0CH0_CR_DDRDATADQSRANK0_P0_REG

#define DATADDR5CH1IL_CR_RXCONTROL0RANK0_P0_REG                        (0x000098AC)
//Duplicate of DATA0CH0_CR_RXCONTROL0RANK0_P0_REG

#define DATADDR5CH1IL_CR_RXCONTROL0RANK1_P0_REG                        (0x000098B0)
//Duplicate of DATA0CH0_CR_RXCONTROL0RANK0_P0_REG

#define DATADDR5CH1IL_CR_RXCONTROL0RANK2_P0_REG                        (0x000098B4)
//Duplicate of DATA0CH0_CR_RXCONTROL0RANK0_P0_REG

#define DATADDR5CH1IL_CR_RXCONTROL0RANK3_P0_REG                        (0x000098B8)
//Duplicate of DATA0CH0_CR_RXCONTROL0RANK0_P0_REG

#define DATADDR5CH1IL_CR_TXCONTROL0RANK0_P0_REG                        (0x000098BC)
//Duplicate of DATA0CH0_CR_TXCONTROL0RANK0_P0_REG

#define DATADDR5CH1IL_CR_TXCONTROL0RANK1_P0_REG                        (0x000098C0)
//Duplicate of DATA0CH0_CR_TXCONTROL0RANK0_P0_REG

#define DATADDR5CH1IL_CR_TXCONTROL0RANK2_P0_REG                        (0x000098C4)
//Duplicate of DATA0CH0_CR_TXCONTROL0RANK0_P0_REG

#define DATADDR5CH1IL_CR_TXCONTROL0RANK3_P0_REG                        (0x000098C8)
//Duplicate of DATA0CH0_CR_TXCONTROL0RANK0_P0_REG

#define DATADDR5CH1IL_CR_RCOMPDATA0_P0_REG                             (0x000098CC)
//Duplicate of DATA0CH0_CR_RCOMPDATA0_P0_REG

#define DATADDR5CH1IL_CR_RCOMPDATA1_P0_REG                             (0x000098D0)
//Duplicate of DATA0CH0_CR_RCOMPDATA1_P0_REG

#define DATADDR5CH1IL_CR_DATACOMPVTT_P0_REG                            (0x000098D4)
//Duplicate of DATA0CH0_CR_DATACOMPVTT_P0_REG

#define DATADDR5CH1IL_CR_DATATRAINFEEDBACK_P0_REG                      (0x000098DC)
//Duplicate of DATA0CH0_CR_DATATRAINFEEDBACK_P0_REG

#define DATADDR5CH1IL_CR_DDRCRDATAOFFSETCOMP_P0_REG                    (0x000098E0)
//Duplicate of DATA0CH0_CR_DDRCRDATAOFFSETCOMP_P0_REG

#define DATADDR5CH1IL_CR_DDRCRDATAOFFSETTRAIN_P0_REG                   (0x000098E4)
//Duplicate of DATA0CH0_CR_DDRCRDATAOFFSETTRAIN_P0_REG

#define DATADDR5CH1IL_CR_DDRCRDATACONTROL0_P0_REG                      (0x000098E8)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL0_P0_REG

#define DATADDR5CH1IL_CR_DDRCRDATACONTROL1_P0_REG                      (0x000098EC)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL1_P0_REG

#define DATADDR5CH1IL_CR_DDRCRDATACONTROL2_P0_REG                      (0x000098F0)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL2_P0_REG

#define DATADDR5CH1IL_CR_DDRCRDATACONTROL3_P0_REG                      (0x000098F4)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL3_P0_REG

#define DATADDR5CH1IL_CR_DDRCRDATACONTROL4_P0_REG                      (0x000098F8)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL4_P0_REG

#define DATADDR5CH1IL_CR_DDRCRDATACONTROL5_P0_REG                      (0x000098FC)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL5_P0_REG

#define DATADDR5CH1IL_CR_DDRCRDATACONTROL6_P0_REG                      (0x00009900)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL6_P0_REG

#define DATADDR5CH1IL_CR_DDRCRCMDBUSTRAIN_P0_REG                       (0x00009904)
//Duplicate of DATA0CH0_CR_DDRCRCMDBUSTRAIN_P0_REG

#define DATADDR5CH1IL_CR_DCCFSMCONTROL_P0_REG                          (0x00009908)
//Duplicate of DATA0CH0_CR_DCCFSMCONTROL_P0_REG

#define DATADDR5CH1IL_CR_DCCCALCCONTROL_P0_REG                         (0x0000990C)
//Duplicate of DATA0CH0_CR_DCCCALCCONTROL_P0_REG

#define DATADDR5CH1IL_CR_DCCFSMSTATUS_P0_REG                           (0x00009910)
//Duplicate of DATA0CH0_CR_DCCFSMSTATUS_P0_REG

#define DATADDR5CH1IL_CR_DCCLANESTATUS0_P0_REG                         (0x00009914)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS0_P0_REG

#define DATADDR5CH1IL_CR_DCCLANESTATUS1_P0_REG                         (0x00009918)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS1_P0_REG

#define DATADDR5CH1IL_CR_DCCLANESTATUS2_P0_REG                         (0x0000991C)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS2_P0_REG

#define DATADDR5CH1IL_CR_DCCLANESTATUS3_P0_REG                         (0x00009920)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS3_P0_REG

#define DATADDR5CH1IL_CR_DCCPILUT0_P0_REG                              (0x00009924)
//Duplicate of DATA0CH0_CR_DCCPILUT0_P0_REG

#define DATADDR5CH1IL_CR_DCCPILUT1_P0_REG                              (0x00009928)
//Duplicate of DATA0CH0_CR_DCCPILUT1_P0_REG

#define DATADDR5CH1IL_CR_DCCPILUT2_P0_REG                              (0x0000992C)
//Duplicate of DATA0CH0_CR_DCCPILUT2_P0_REG

#define DATADDR5CH1IL_CR_DCCPILUT3_P0_REG                              (0x00009930)
//Duplicate of DATA0CH0_CR_DCCPILUT3_P0_REG

#define DATADDR5CH1IL_CR_DDRCRDATATCOCONTROL0_P0_REG                   (0x00009934)
//Duplicate of DATA0CH0_CR_DDRCRDATATCOCONTROL0_P0_REG

#define DATADDR5CH1IL_CR_DDRCRDATATCOCONTROL1_P0_REG                   (0x00009938)
//Duplicate of DATA0CH0_CR_DDRCRDATATCOCONTROL1_P0_REG

#define DATADDR5CH1IL_CR_DCCPILUT4_P0_REG                              (0x0000993C)
//Duplicate of DATA0CH0_CR_DCCPILUT4_P0_REG

#define DATADDR5CH1IL_CR_DCCLANETARGET_P0_REG                          (0x00009940)
//Duplicate of DATA0CH0_CR_DCCLANETARGET_P0_REG

#define DATADDR5CH1IL_CR_DDRCRWRRETRAINSWIZZLECONTROL_P0_REG           (0x00009944)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINSWIZZLECONTROL_P0_REG

#define DATADDR5CH1IL_CR_DDRCRWRRETRAINRANK3_P0_REG                    (0x00009948)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINRANK3_P0_REG

#define DATADDR5CH1IL_CR_DDRCRWRRETRAINRANK2_P0_REG                    (0x0000994C)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINRANK3_P0_REG

#define DATADDR5CH1IL_CR_DDRCRWRRETRAINRANK1_P0_REG                    (0x00009950)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINRANK3_P0_REG

#define DATADDR5CH1IL_CR_DDRCRWRRETRAINRANK0_P0_REG                    (0x00009954)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINRANK3_P0_REG

#define DATADDR5CH1IL_CR_DDRCRWRRETRAINCONTROLSTATUS_P0_REG            (0x00009958)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINCONTROLSTATUS_P0_REG

#define DATADDR5CH1IL_CR_DDRCRMARGINMODECONTROL0_P0_REG                (0x0000995C)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODECONTROL0_P0_REG

#define DATADDR5CH1IL_CR_DDRCRMARGINMODEDEBUGMSB0_P0_REG               (0x00009960)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_P0_REG

#define DATADDR5CH1IL_CR_DDRCRMARGINMODEDEBUGLSB0_P0_REG               (0x00009964)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQRANK0LANE0_P0_REG                    (0x00009A00)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQRANK0LANE1_P0_REG                    (0x00009A04)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQRANK0LANE2_P0_REG                    (0x00009A08)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQRANK0LANE3_P0_REG                    (0x00009A0C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQRANK0LANE4_P0_REG                    (0x00009A10)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQRANK0LANE5_P0_REG                    (0x00009A14)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQRANK0LANE6_P0_REG                    (0x00009A18)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQRANK0LANE7_P0_REG                    (0x00009A1C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQRANK0LANE8_P0_REG                    (0x00009A20)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQRANK1LANE0_P0_REG                    (0x00009A24)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQRANK1LANE1_P0_REG                    (0x00009A28)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQRANK1LANE2_P0_REG                    (0x00009A2C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQRANK1LANE3_P0_REG                    (0x00009A30)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQRANK1LANE4_P0_REG                    (0x00009A34)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQRANK1LANE5_P0_REG                    (0x00009A38)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQRANK1LANE6_P0_REG                    (0x00009A3C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQRANK1LANE7_P0_REG                    (0x00009A40)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQRANK1LANE8_P0_REG                    (0x00009A44)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQRANK2LANE0_P0_REG                    (0x00009A48)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQRANK2LANE1_P0_REG                    (0x00009A4C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQRANK2LANE2_P0_REG                    (0x00009A50)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQRANK2LANE3_P0_REG                    (0x00009A54)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQRANK2LANE4_P0_REG                    (0x00009A58)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQRANK2LANE5_P0_REG                    (0x00009A5C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQRANK2LANE6_P0_REG                    (0x00009A60)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQRANK2LANE7_P0_REG                    (0x00009A64)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQRANK2LANE8_P0_REG                    (0x00009A68)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQRANK3LANE0_P0_REG                    (0x00009A6C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQRANK3LANE1_P0_REG                    (0x00009A70)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQRANK3LANE2_P0_REG                    (0x00009A74)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQRANK3LANE3_P0_REG                    (0x00009A78)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQRANK3LANE4_P0_REG                    (0x00009A7C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQRANK3LANE5_P0_REG                    (0x00009A80)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQRANK3LANE6_P0_REG                    (0x00009A84)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQRANK3LANE7_P0_REG                    (0x00009A88)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQRANK3LANE8_P0_REG                    (0x00009A8C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQSRANK0_P0_REG                        (0x00009A9C)
//Duplicate of DATA0CH0_CR_DDRDATADQSRANK0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQSRANK1_P0_REG                        (0x00009AA0)
//Duplicate of DATA0CH0_CR_DDRDATADQSRANK0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQSRANK2_P0_REG                        (0x00009AA4)
//Duplicate of DATA0CH0_CR_DDRDATADQSRANK0_P0_REG

#define DATADDR5CH2IL_CR_DDRDATADQSRANK3_P0_REG                        (0x00009AA8)
//Duplicate of DATA0CH0_CR_DDRDATADQSRANK0_P0_REG

#define DATADDR5CH2IL_CR_RXCONTROL0RANK0_P0_REG                        (0x00009AAC)
//Duplicate of DATA0CH0_CR_RXCONTROL0RANK0_P0_REG

#define DATADDR5CH2IL_CR_RXCONTROL0RANK1_P0_REG                        (0x00009AB0)
//Duplicate of DATA0CH0_CR_RXCONTROL0RANK0_P0_REG

#define DATADDR5CH2IL_CR_RXCONTROL0RANK2_P0_REG                        (0x00009AB4)
//Duplicate of DATA0CH0_CR_RXCONTROL0RANK0_P0_REG

#define DATADDR5CH2IL_CR_RXCONTROL0RANK3_P0_REG                        (0x00009AB8)
//Duplicate of DATA0CH0_CR_RXCONTROL0RANK0_P0_REG

#define DATADDR5CH2IL_CR_TXCONTROL0RANK0_P0_REG                        (0x00009ABC)
//Duplicate of DATA0CH0_CR_TXCONTROL0RANK0_P0_REG

#define DATADDR5CH2IL_CR_TXCONTROL0RANK1_P0_REG                        (0x00009AC0)
//Duplicate of DATA0CH0_CR_TXCONTROL0RANK0_P0_REG

#define DATADDR5CH2IL_CR_TXCONTROL0RANK2_P0_REG                        (0x00009AC4)
//Duplicate of DATA0CH0_CR_TXCONTROL0RANK0_P0_REG

#define DATADDR5CH2IL_CR_TXCONTROL0RANK3_P0_REG                        (0x00009AC8)
//Duplicate of DATA0CH0_CR_TXCONTROL0RANK0_P0_REG

#define DATADDR5CH2IL_CR_RCOMPDATA0_P0_REG                             (0x00009ACC)
//Duplicate of DATA0CH0_CR_RCOMPDATA0_P0_REG

#define DATADDR5CH2IL_CR_RCOMPDATA1_P0_REG                             (0x00009AD0)
//Duplicate of DATA0CH0_CR_RCOMPDATA1_P0_REG

#define DATADDR5CH2IL_CR_DATACOMPVTT_P0_REG                            (0x00009AD4)
//Duplicate of DATA0CH0_CR_DATACOMPVTT_P0_REG

#define DATADDR5CH2IL_CR_DATATRAINFEEDBACK_P0_REG                      (0x00009ADC)
//Duplicate of DATA0CH0_CR_DATATRAINFEEDBACK_P0_REG

#define DATADDR5CH2IL_CR_DDRCRDATAOFFSETCOMP_P0_REG                    (0x00009AE0)
//Duplicate of DATA0CH0_CR_DDRCRDATAOFFSETCOMP_P0_REG

#define DATADDR5CH2IL_CR_DDRCRDATAOFFSETTRAIN_P0_REG                   (0x00009AE4)
//Duplicate of DATA0CH0_CR_DDRCRDATAOFFSETTRAIN_P0_REG

#define DATADDR5CH2IL_CR_DDRCRDATACONTROL0_P0_REG                      (0x00009AE8)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL0_P0_REG

#define DATADDR5CH2IL_CR_DDRCRDATACONTROL1_P0_REG                      (0x00009AEC)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL1_P0_REG

#define DATADDR5CH2IL_CR_DDRCRDATACONTROL2_P0_REG                      (0x00009AF0)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL2_P0_REG

#define DATADDR5CH2IL_CR_DDRCRDATACONTROL3_P0_REG                      (0x00009AF4)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL3_P0_REG

#define DATADDR5CH2IL_CR_DDRCRDATACONTROL4_P0_REG                      (0x00009AF8)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL4_P0_REG

#define DATADDR5CH2IL_CR_DDRCRDATACONTROL5_P0_REG                      (0x00009AFC)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL5_P0_REG

#define DATADDR5CH2IL_CR_DDRCRDATACONTROL6_P0_REG                      (0x00009B00)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL6_P0_REG

#define DATADDR5CH2IL_CR_DDRCRCMDBUSTRAIN_P0_REG                       (0x00009B04)
//Duplicate of DATA0CH0_CR_DDRCRCMDBUSTRAIN_P0_REG

#define DATADDR5CH2IL_CR_DCCFSMCONTROL_P0_REG                          (0x00009B08)
//Duplicate of DATA0CH0_CR_DCCFSMCONTROL_P0_REG

#define DATADDR5CH2IL_CR_DCCCALCCONTROL_P0_REG                         (0x00009B0C)
//Duplicate of DATA0CH0_CR_DCCCALCCONTROL_P0_REG

#define DATADDR5CH2IL_CR_DCCFSMSTATUS_P0_REG                           (0x00009B10)
//Duplicate of DATA0CH0_CR_DCCFSMSTATUS_P0_REG

#define DATADDR5CH2IL_CR_DCCLANESTATUS0_P0_REG                         (0x00009B14)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS0_P0_REG

#define DATADDR5CH2IL_CR_DCCLANESTATUS1_P0_REG                         (0x00009B18)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS1_P0_REG

#define DATADDR5CH2IL_CR_DCCLANESTATUS2_P0_REG                         (0x00009B1C)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS2_P0_REG

#define DATADDR5CH2IL_CR_DCCLANESTATUS3_P0_REG                         (0x00009B20)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS3_P0_REG

#define DATADDR5CH2IL_CR_DCCPILUT0_P0_REG                              (0x00009B24)
//Duplicate of DATA0CH0_CR_DCCPILUT0_P0_REG

#define DATADDR5CH2IL_CR_DCCPILUT1_P0_REG                              (0x00009B28)
//Duplicate of DATA0CH0_CR_DCCPILUT1_P0_REG

#define DATADDR5CH2IL_CR_DCCPILUT2_P0_REG                              (0x00009B2C)
//Duplicate of DATA0CH0_CR_DCCPILUT2_P0_REG

#define DATADDR5CH2IL_CR_DCCPILUT3_P0_REG                              (0x00009B30)
//Duplicate of DATA0CH0_CR_DCCPILUT3_P0_REG

#define DATADDR5CH2IL_CR_DDRCRDATATCOCONTROL0_P0_REG                   (0x00009B34)
//Duplicate of DATA0CH0_CR_DDRCRDATATCOCONTROL0_P0_REG

#define DATADDR5CH2IL_CR_DDRCRDATATCOCONTROL1_P0_REG                   (0x00009B38)
//Duplicate of DATA0CH0_CR_DDRCRDATATCOCONTROL1_P0_REG

#define DATADDR5CH2IL_CR_DCCPILUT4_P0_REG                              (0x00009B3C)
//Duplicate of DATA0CH0_CR_DCCPILUT4_P0_REG

#define DATADDR5CH2IL_CR_DCCLANETARGET_P0_REG                          (0x00009B40)
//Duplicate of DATA0CH0_CR_DCCLANETARGET_P0_REG

#define DATADDR5CH2IL_CR_DDRCRWRRETRAINSWIZZLECONTROL_P0_REG           (0x00009B44)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINSWIZZLECONTROL_P0_REG

#define DATADDR5CH2IL_CR_DDRCRWRRETRAINRANK3_P0_REG                    (0x00009B48)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINRANK3_P0_REG

#define DATADDR5CH2IL_CR_DDRCRWRRETRAINRANK2_P0_REG                    (0x00009B4C)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINRANK3_P0_REG

#define DATADDR5CH2IL_CR_DDRCRWRRETRAINRANK1_P0_REG                    (0x00009B50)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINRANK3_P0_REG

#define DATADDR5CH2IL_CR_DDRCRWRRETRAINRANK0_P0_REG                    (0x00009B54)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINRANK3_P0_REG

#define DATADDR5CH2IL_CR_DDRCRWRRETRAINCONTROLSTATUS_P0_REG            (0x00009B58)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINCONTROLSTATUS_P0_REG

#define DATADDR5CH2IL_CR_DDRCRMARGINMODECONTROL0_P0_REG                (0x00009B5C)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODECONTROL0_P0_REG

#define DATADDR5CH2IL_CR_DDRCRMARGINMODEDEBUGMSB0_P0_REG               (0x00009B60)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_P0_REG

#define DATADDR5CH2IL_CR_DDRCRMARGINMODEDEBUGLSB0_P0_REG               (0x00009B64)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQRANK0LANE0_P0_REG                    (0x00009C00)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQRANK0LANE1_P0_REG                    (0x00009C04)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQRANK0LANE2_P0_REG                    (0x00009C08)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQRANK0LANE3_P0_REG                    (0x00009C0C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQRANK0LANE4_P0_REG                    (0x00009C10)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQRANK0LANE5_P0_REG                    (0x00009C14)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQRANK0LANE6_P0_REG                    (0x00009C18)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQRANK0LANE7_P0_REG                    (0x00009C1C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQRANK0LANE8_P0_REG                    (0x00009C20)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQRANK1LANE0_P0_REG                    (0x00009C24)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQRANK1LANE1_P0_REG                    (0x00009C28)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQRANK1LANE2_P0_REG                    (0x00009C2C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQRANK1LANE3_P0_REG                    (0x00009C30)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQRANK1LANE4_P0_REG                    (0x00009C34)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQRANK1LANE5_P0_REG                    (0x00009C38)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQRANK1LANE6_P0_REG                    (0x00009C3C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQRANK1LANE7_P0_REG                    (0x00009C40)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQRANK1LANE8_P0_REG                    (0x00009C44)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQRANK2LANE0_P0_REG                    (0x00009C48)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQRANK2LANE1_P0_REG                    (0x00009C4C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQRANK2LANE2_P0_REG                    (0x00009C50)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQRANK2LANE3_P0_REG                    (0x00009C54)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQRANK2LANE4_P0_REG                    (0x00009C58)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQRANK2LANE5_P0_REG                    (0x00009C5C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQRANK2LANE6_P0_REG                    (0x00009C60)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQRANK2LANE7_P0_REG                    (0x00009C64)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQRANK2LANE8_P0_REG                    (0x00009C68)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQRANK3LANE0_P0_REG                    (0x00009C6C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQRANK3LANE1_P0_REG                    (0x00009C70)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQRANK3LANE2_P0_REG                    (0x00009C74)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQRANK3LANE3_P0_REG                    (0x00009C78)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQRANK3LANE4_P0_REG                    (0x00009C7C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQRANK3LANE5_P0_REG                    (0x00009C80)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQRANK3LANE6_P0_REG                    (0x00009C84)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQRANK3LANE7_P0_REG                    (0x00009C88)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQRANK3LANE8_P0_REG                    (0x00009C8C)
//Duplicate of DATA0CH0_CR_DDRDATADQRANK0LANE0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQSRANK0_P0_REG                        (0x00009C9C)
//Duplicate of DATA0CH0_CR_DDRDATADQSRANK0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQSRANK1_P0_REG                        (0x00009CA0)
//Duplicate of DATA0CH0_CR_DDRDATADQSRANK0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQSRANK2_P0_REG                        (0x00009CA4)
//Duplicate of DATA0CH0_CR_DDRDATADQSRANK0_P0_REG

#define DATADDR5CH3IL_CR_DDRDATADQSRANK3_P0_REG                        (0x00009CA8)
//Duplicate of DATA0CH0_CR_DDRDATADQSRANK0_P0_REG

#define DATADDR5CH3IL_CR_RXCONTROL0RANK0_P0_REG                        (0x00009CAC)
//Duplicate of DATA0CH0_CR_RXCONTROL0RANK0_P0_REG

#define DATADDR5CH3IL_CR_RXCONTROL0RANK1_P0_REG                        (0x00009CB0)
//Duplicate of DATA0CH0_CR_RXCONTROL0RANK0_P0_REG

#define DATADDR5CH3IL_CR_RXCONTROL0RANK2_P0_REG                        (0x00009CB4)
//Duplicate of DATA0CH0_CR_RXCONTROL0RANK0_P0_REG

#define DATADDR5CH3IL_CR_RXCONTROL0RANK3_P0_REG                        (0x00009CB8)
//Duplicate of DATA0CH0_CR_RXCONTROL0RANK0_P0_REG

#define DATADDR5CH3IL_CR_TXCONTROL0RANK0_P0_REG                        (0x00009CBC)
//Duplicate of DATA0CH0_CR_TXCONTROL0RANK0_P0_REG

#define DATADDR5CH3IL_CR_TXCONTROL0RANK1_P0_REG                        (0x00009CC0)
//Duplicate of DATA0CH0_CR_TXCONTROL0RANK0_P0_REG

#define DATADDR5CH3IL_CR_TXCONTROL0RANK2_P0_REG                        (0x00009CC4)
//Duplicate of DATA0CH0_CR_TXCONTROL0RANK0_P0_REG

#define DATADDR5CH3IL_CR_TXCONTROL0RANK3_P0_REG                        (0x00009CC8)
//Duplicate of DATA0CH0_CR_TXCONTROL0RANK0_P0_REG

#define DATADDR5CH3IL_CR_RCOMPDATA0_P0_REG                             (0x00009CCC)
//Duplicate of DATA0CH0_CR_RCOMPDATA0_P0_REG

#define DATADDR5CH3IL_CR_RCOMPDATA1_P0_REG                             (0x00009CD0)
//Duplicate of DATA0CH0_CR_RCOMPDATA1_P0_REG

#define DATADDR5CH3IL_CR_DATACOMPVTT_P0_REG                            (0x00009CD4)
//Duplicate of DATA0CH0_CR_DATACOMPVTT_P0_REG

#define DATADDR5CH3IL_CR_DATATRAINFEEDBACK_P0_REG                      (0x00009CDC)
//Duplicate of DATA0CH0_CR_DATATRAINFEEDBACK_P0_REG

#define DATADDR5CH3IL_CR_DDRCRDATAOFFSETCOMP_P0_REG                    (0x00009CE0)
//Duplicate of DATA0CH0_CR_DDRCRDATAOFFSETCOMP_P0_REG

#define DATADDR5CH3IL_CR_DDRCRDATAOFFSETTRAIN_P0_REG                   (0x00009CE4)
//Duplicate of DATA0CH0_CR_DDRCRDATAOFFSETTRAIN_P0_REG

#define DATADDR5CH3IL_CR_DDRCRDATACONTROL0_P0_REG                      (0x00009CE8)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL0_P0_REG

#define DATADDR5CH3IL_CR_DDRCRDATACONTROL1_P0_REG                      (0x00009CEC)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL1_P0_REG

#define DATADDR5CH3IL_CR_DDRCRDATACONTROL2_P0_REG                      (0x00009CF0)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL2_P0_REG

#define DATADDR5CH3IL_CR_DDRCRDATACONTROL3_P0_REG                      (0x00009CF4)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL3_P0_REG

#define DATADDR5CH3IL_CR_DDRCRDATACONTROL4_P0_REG                      (0x00009CF8)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL4_P0_REG

#define DATADDR5CH3IL_CR_DDRCRDATACONTROL5_P0_REG                      (0x00009CFC)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL5_P0_REG

#define DATADDR5CH3IL_CR_DDRCRDATACONTROL6_P0_REG                      (0x00009D00)
//Duplicate of DATA0CH0_CR_DDRCRDATACONTROL6_P0_REG

#define DATADDR5CH3IL_CR_DDRCRCMDBUSTRAIN_P0_REG                       (0x00009D04)
//Duplicate of DATA0CH0_CR_DDRCRCMDBUSTRAIN_P0_REG

#define DATADDR5CH3IL_CR_DCCFSMCONTROL_P0_REG                          (0x00009D08)
//Duplicate of DATA0CH0_CR_DCCFSMCONTROL_P0_REG

#define DATADDR5CH3IL_CR_DCCCALCCONTROL_P0_REG                         (0x00009D0C)
//Duplicate of DATA0CH0_CR_DCCCALCCONTROL_P0_REG

#define DATADDR5CH3IL_CR_DCCFSMSTATUS_P0_REG                           (0x00009D10)
//Duplicate of DATA0CH0_CR_DCCFSMSTATUS_P0_REG

#define DATADDR5CH3IL_CR_DCCLANESTATUS0_P0_REG                         (0x00009D14)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS0_P0_REG

#define DATADDR5CH3IL_CR_DCCLANESTATUS1_P0_REG                         (0x00009D18)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS1_P0_REG

#define DATADDR5CH3IL_CR_DCCLANESTATUS2_P0_REG                         (0x00009D1C)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS2_P0_REG

#define DATADDR5CH3IL_CR_DCCLANESTATUS3_P0_REG                         (0x00009D20)
//Duplicate of DATA0CH0_CR_DCCLANESTATUS3_P0_REG

#define DATADDR5CH3IL_CR_DCCPILUT0_P0_REG                              (0x00009D24)
//Duplicate of DATA0CH0_CR_DCCPILUT0_P0_REG

#define DATADDR5CH3IL_CR_DCCPILUT1_P0_REG                              (0x00009D28)
//Duplicate of DATA0CH0_CR_DCCPILUT1_P0_REG

#define DATADDR5CH3IL_CR_DCCPILUT2_P0_REG                              (0x00009D2C)
//Duplicate of DATA0CH0_CR_DCCPILUT2_P0_REG

#define DATADDR5CH3IL_CR_DCCPILUT3_P0_REG                              (0x00009D30)
//Duplicate of DATA0CH0_CR_DCCPILUT3_P0_REG

#define DATADDR5CH3IL_CR_DDRCRDATATCOCONTROL0_P0_REG                   (0x00009D34)
//Duplicate of DATA0CH0_CR_DDRCRDATATCOCONTROL0_P0_REG

#define DATADDR5CH3IL_CR_DDRCRDATATCOCONTROL1_P0_REG                   (0x00009D38)
//Duplicate of DATA0CH0_CR_DDRCRDATATCOCONTROL1_P0_REG

#define DATADDR5CH3IL_CR_DCCPILUT4_P0_REG                              (0x00009D3C)
//Duplicate of DATA0CH0_CR_DCCPILUT4_P0_REG

#define DATADDR5CH3IL_CR_DCCLANETARGET_P0_REG                          (0x00009D40)
//Duplicate of DATA0CH0_CR_DCCLANETARGET_P0_REG

#define DATADDR5CH3IL_CR_DDRCRWRRETRAINSWIZZLECONTROL_P0_REG           (0x00009D44)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINSWIZZLECONTROL_P0_REG

#define DATADDR5CH3IL_CR_DDRCRWRRETRAINRANK3_P0_REG                    (0x00009D48)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINRANK3_P0_REG

#define DATADDR5CH3IL_CR_DDRCRWRRETRAINRANK2_P0_REG                    (0x00009D4C)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINRANK3_P0_REG

#define DATADDR5CH3IL_CR_DDRCRWRRETRAINRANK1_P0_REG                    (0x00009D50)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINRANK3_P0_REG

#define DATADDR5CH3IL_CR_DDRCRWRRETRAINRANK0_P0_REG                    (0x00009D54)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINRANK3_P0_REG

#define DATADDR5CH3IL_CR_DDRCRWRRETRAINCONTROLSTATUS_P0_REG            (0x00009D58)
//Duplicate of DATA0CH0_CR_DDRCRWRRETRAINCONTROLSTATUS_P0_REG

#define DATADDR5CH3IL_CR_DDRCRMARGINMODECONTROL0_P0_REG                (0x00009D5C)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODECONTROL0_P0_REG

#define DATADDR5CH3IL_CR_DDRCRMARGINMODEDEBUGMSB0_P0_REG               (0x00009D60)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_P0_REG

#define DATADDR5CH3IL_CR_DDRCRMARGINMODEDEBUGLSB0_P0_REG               (0x00009D64)
//Duplicate of DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_P0_REG

#define DDRBROADCAST_CR_DDRMULTICASTCONTROL_REG                        (0x00009F78)

  #define DDRBROADCAST_CR_DDRMULTICASTCONTROL_DdrGVCrBlock_OFF         ( 0)
  #define DDRBROADCAST_CR_DDRMULTICASTCONTROL_DdrGVCrBlock_WID         ( 1)
  #define DDRBROADCAST_CR_DDRMULTICASTCONTROL_DdrGVCrBlock_MSK         (0x00000001)
  #define DDRBROADCAST_CR_DDRMULTICASTCONTROL_DdrGVCrBlock_MIN         (0)
  #define DDRBROADCAST_CR_DDRMULTICASTCONTROL_DdrGVCrBlock_MAX         (1) // 0x00000001
  #define DDRBROADCAST_CR_DDRMULTICASTCONTROL_DdrGVCrBlock_DEF         (0x00000000)
  #define DDRBROADCAST_CR_DDRMULTICASTCONTROL_DdrGVCrBlock_HSH         (0x01009F78)

  #define DDRBROADCAST_CR_DDRMULTICASTCONTROL_Spare_OFF                ( 1)
  #define DDRBROADCAST_CR_DDRMULTICASTCONTROL_Spare_WID                (31)
  #define DDRBROADCAST_CR_DDRMULTICASTCONTROL_Spare_MSK                (0xFFFFFFFE)
  #define DDRBROADCAST_CR_DDRMULTICASTCONTROL_Spare_MIN                (0)
  #define DDRBROADCAST_CR_DDRMULTICASTCONTROL_Spare_MAX                (2147483647) // 0x7FFFFFFF
  #define DDRBROADCAST_CR_DDRMULTICASTCONTROL_Spare_DEF                (0x00000000)
  #define DDRBROADCAST_CR_DDRMULTICASTCONTROL_Spare_HSH                (0x1F029F78)

#define DDRBROADCAST_CR_DDRVIEW_REG                                    (0x00009F7C)

  #define DDRBROADCAST_CR_DDRVIEW_View1_FubAddr_OFF                    ( 0)
  #define DDRBROADCAST_CR_DDRVIEW_View1_FubAddr_WID                    ( 7)
  #define DDRBROADCAST_CR_DDRVIEW_View1_FubAddr_MSK                    (0x0000007F)
  #define DDRBROADCAST_CR_DDRVIEW_View1_FubAddr_MIN                    (0)
  #define DDRBROADCAST_CR_DDRVIEW_View1_FubAddr_MAX                    (127) // 0x0000007F
  #define DDRBROADCAST_CR_DDRVIEW_View1_FubAddr_DEF                    (0x00000000)
  #define DDRBROADCAST_CR_DDRVIEW_View1_FubAddr_HSH                    (0x07009F7C)

  #define DDRBROADCAST_CR_DDRVIEW_View_AnalogEn_OFF                    ( 7)
  #define DDRBROADCAST_CR_DDRVIEW_View_AnalogEn_WID                    ( 1)
  #define DDRBROADCAST_CR_DDRVIEW_View_AnalogEn_MSK                    (0x00000080)
  #define DDRBROADCAST_CR_DDRVIEW_View_AnalogEn_MIN                    (0)
  #define DDRBROADCAST_CR_DDRVIEW_View_AnalogEn_MAX                    (1) // 0x00000001
  #define DDRBROADCAST_CR_DDRVIEW_View_AnalogEn_DEF                    (0x00000000)
  #define DDRBROADCAST_CR_DDRVIEW_View_AnalogEn_HSH                    (0x010E9F7C)

  #define DDRBROADCAST_CR_DDRVIEW_View1_Sel_OFF                        ( 8)
  #define DDRBROADCAST_CR_DDRVIEW_View1_Sel_WID                        ( 8)
  #define DDRBROADCAST_CR_DDRVIEW_View1_Sel_MSK                        (0x0000FF00)
  #define DDRBROADCAST_CR_DDRVIEW_View1_Sel_MIN                        (0)
  #define DDRBROADCAST_CR_DDRVIEW_View1_Sel_MAX                        (255) // 0x000000FF
  #define DDRBROADCAST_CR_DDRVIEW_View1_Sel_DEF                        (0x00000000)
  #define DDRBROADCAST_CR_DDRVIEW_View1_Sel_HSH                        (0x08109F7C)

  #define DDRBROADCAST_CR_DDRVIEW_View0_FubAddr_OFF                    (16)
  #define DDRBROADCAST_CR_DDRVIEW_View0_FubAddr_WID                    ( 7)
  #define DDRBROADCAST_CR_DDRVIEW_View0_FubAddr_MSK                    (0x007F0000)
  #define DDRBROADCAST_CR_DDRVIEW_View0_FubAddr_MIN                    (0)
  #define DDRBROADCAST_CR_DDRVIEW_View0_FubAddr_MAX                    (127) // 0x0000007F
  #define DDRBROADCAST_CR_DDRVIEW_View0_FubAddr_DEF                    (0x00000000)
  #define DDRBROADCAST_CR_DDRVIEW_View0_FubAddr_HSH                    (0x07209F7C)

  #define DDRBROADCAST_CR_DDRVIEW_AnaViewVdd2LV_OFF                    (23)
  #define DDRBROADCAST_CR_DDRVIEW_AnaViewVdd2LV_WID                    ( 1)
  #define DDRBROADCAST_CR_DDRVIEW_AnaViewVdd2LV_MSK                    (0x00800000)
  #define DDRBROADCAST_CR_DDRVIEW_AnaViewVdd2LV_MIN                    (0)
  #define DDRBROADCAST_CR_DDRVIEW_AnaViewVdd2LV_MAX                    (1) // 0x00000001
  #define DDRBROADCAST_CR_DDRVIEW_AnaViewVdd2LV_DEF                    (0x00000000)
  #define DDRBROADCAST_CR_DDRVIEW_AnaViewVdd2LV_HSH                    (0x012E9F7C)

  #define DDRBROADCAST_CR_DDRVIEW_View0_Sel_OFF                        (24)
  #define DDRBROADCAST_CR_DDRVIEW_View0_Sel_WID                        ( 8)
  #define DDRBROADCAST_CR_DDRVIEW_View0_Sel_MSK                        (0xFF000000)
  #define DDRBROADCAST_CR_DDRVIEW_View0_Sel_MIN                        (0)
  #define DDRBROADCAST_CR_DDRVIEW_View0_Sel_MAX                        (255) // 0x000000FF
  #define DDRBROADCAST_CR_DDRVIEW_View0_Sel_DEF                        (0x00000000)
  #define DDRBROADCAST_CR_DDRVIEW_View0_Sel_HSH                        (0x08309F7C)
#pragma pack(pop)
#endif
