{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1759778332655 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1759778332655 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "terasic_de0nano_propio_pl EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"terasic_de0nano_propio_pl\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1759778332698 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1759778332761 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1759778332761 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll:ALTPLL\|altpll_s241:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"altpll:ALTPLL\|altpll_s241:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll:ALTPLL\|altpll_s241:auto_generated\|clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll:ALTPLL\|altpll_s241:auto_generated\|clk\[0\] port" {  } { { "db/altpll_s241.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/altpll_s241.tdf" 31 2 0 } } { "" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 3993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1759778332842 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll:ALTPLL\|altpll_s241:auto_generated\|clk\[1\] 1 1 90 5000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 90 degrees (5000 ps) for altpll:ALTPLL\|altpll_s241:auto_generated\|clk\[1\] port" {  } { { "db/altpll_s241.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/altpll_s241.tdf" 31 2 0 } } { "" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 3994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1759778332842 ""}  } { { "db/altpll_s241.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/altpll_s241.tdf" 31 2 0 } } { "" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 3993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1759778332842 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1759778333072 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1759778333083 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1759778333318 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1759778333318 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1759778333318 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1759778333318 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 21537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1759778333344 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 21539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1759778333344 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 21541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1759778333344 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 21543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1759778333344 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 21545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1759778333344 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1759778333344 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1759778333351 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1759778333763 ""}
{ "Info" "ISTA_SDC_FOUND" "terasic_de0nano_propio_pl.sdc " "Reading SDC File: 'terasic_de0nano_propio_pl.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1759778335512 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ALTPLL\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{altpll:ALTPLL\|altpll_s241:auto_generated\|clk\[0\]\} \{ALTPLL\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{ALTPLL\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{altpll:ALTPLL\|altpll_s241:auto_generated\|clk\[0\]\} \{ALTPLL\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1759778335549 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ALTPLL\|auto_generated\|pll1\|inclk\[0\]\} -phase 90.00 -duty_cycle 50.00 -name \{altpll:ALTPLL\|altpll_s241:auto_generated\|clk\[1\]\} \{ALTPLL\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{ALTPLL\|auto_generated\|pll1\|inclk\[0\]\} -phase 90.00 -duty_cycle 50.00 -name \{altpll:ALTPLL\|altpll_s241:auto_generated\|clk\[1\]\} \{ALTPLL\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1759778335549 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1759778335549 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50 (Rise) clk50 (Rise) setup and hold " "From clk50 (Rise) to clk50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1759778335648 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altpll:ALTPLL\|altpll_s241:auto_generated\|clk\[0\] (Rise) clk50 (Rise) setup and hold " "From altpll:ALTPLL\|altpll_s241:auto_generated\|clk\[0\] (Rise) to clk50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1759778335648 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altpll:ALTPLL\|altpll_s241:auto_generated\|clk\[0\] (Rise) altpll:ALTPLL\|altpll_s241:auto_generated\|clk\[0\] (Rise) setup and hold " "From altpll:ALTPLL\|altpll_s241:auto_generated\|clk\[0\] (Rise) to altpll:ALTPLL\|altpll_s241:auto_generated\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1759778335648 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1759778335648 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1759778335649 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1759778335649 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1759778335649 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 altpll:ALTPLL\|altpll_s241:auto_generated\|clk\[0\] " "  20.000 altpll:ALTPLL\|altpll_s241:auto_generated\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1759778335649 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 altpll:ALTPLL\|altpll_s241:auto_generated\|clk\[1\] " "  20.000 altpll:ALTPLL\|altpll_s241:auto_generated\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1759778335649 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clk50 " "  20.000        clk50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1759778335649 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1759778335649 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll:ALTPLL\|altpll_s241:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node altpll:ALTPLL\|altpll_s241:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1759778336985 ""}  } { { "db/altpll_s241.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/altpll_s241.tdf" 37 2 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 3993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1759778336985 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll:ALTPLL\|altpll_s241:auto_generated\|clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node altpll:ALTPLL\|altpll_s241:auto_generated\|clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1759778336986 ""}  } { { "db/altpll_s241.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/altpll_s241.tdf" 37 2 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 3993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1759778336986 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1759778336986 ""}  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 21527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1759778336986 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll:ALTPLL\|altpll_s241:auto_generated\|locked  " "Automatically promoted node altpll:ALTPLL\|altpll_s241:auto_generated\|locked " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1759778336986 ""}  } { { "db/altpll_s241.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/altpll_s241.tdf" 61 2 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 3998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1759778336986 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DFFE_7  " "Automatically promoted node DFFE_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1759778336986 ""}  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 6465 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 6135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1759778336986 ""}
{ "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_TOP" "Input " "Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing" { { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "altddio_in:ALTDDIO_IN\|ddio_in_r7b:auto_generated\|input_cell_h\[0\] LAB_X1_Y23_N0 " "Node \"altddio_in:ALTDDIO_IN\|ddio_in_r7b:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X1_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_r7b.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/ddio_in_r7b.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "sdram_dq\[0\]~input IOIBUF_X0_Y23_N15 " "Node \"sdram_dq\[0\]~input\" is constrained to location IOIBUF_X0_Y23_N15 to improve DDIO timing" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 21511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "sdram_dq\[0\] PIN G2 " "Node \"sdram_dq\[0\]\" is constrained to location PIN G2 to improve DDIO timing" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sdram_dq[0] } } } { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } } { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "altddio_in:ALTDDIO_IN_1\|ddio_in_r7b:auto_generated\|input_cell_h\[0\] LAB_X1_Y23_N0 " "Node \"altddio_in:ALTDDIO_IN_1\|ddio_in_r7b:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X1_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_r7b.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/ddio_in_r7b.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 6256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "sdram_dq\[1\]~input IOIBUF_X0_Y23_N22 " "Node \"sdram_dq\[1\]~input\" is constrained to location IOIBUF_X0_Y23_N22 to improve DDIO timing" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 21512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "sdram_dq\[1\] PIN G1 " "Node \"sdram_dq\[1\]\" is constrained to location PIN G1 to improve DDIO timing" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sdram_dq[1] } } } { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } } { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "altddio_in:ALTDDIO_IN_2\|ddio_in_r7b:auto_generated\|input_cell_h\[0\] LAB_X18_Y1_N0 " "Node \"altddio_in:ALTDDIO_IN_2\|ddio_in_r7b:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_r7b.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/ddio_in_r7b.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 6248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "sdram_dq\[2\]~input IOIBUF_X18_Y0_N8 " "Node \"sdram_dq\[2\]~input\" is constrained to location IOIBUF_X18_Y0_N8 to improve DDIO timing" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 21513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "sdram_dq\[2\] PIN L8 " "Node \"sdram_dq\[2\]\" is constrained to location PIN L8 to improve DDIO timing" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sdram_dq[2] } } } { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } } { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "altddio_in:ALTDDIO_IN_3\|ddio_in_r7b:auto_generated\|input_cell_h\[0\] LAB_X1_Y7_N0 " "Node \"altddio_in:ALTDDIO_IN_3\|ddio_in_r7b:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X1_Y7_N0 to improve DDIO timing" {  } { { "db/ddio_in_r7b.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/ddio_in_r7b.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 6240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "sdram_dq\[3\]~input IOIBUF_X0_Y7_N8 " "Node \"sdram_dq\[3\]~input\" is constrained to location IOIBUF_X0_Y7_N8 to improve DDIO timing" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 21514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "sdram_dq\[3\] PIN K5 " "Node \"sdram_dq\[3\]\" is constrained to location PIN K5 to improve DDIO timing" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sdram_dq[3] } } } { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } } { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "altddio_in:ALTDDIO_IN_4\|ddio_in_r7b:auto_generated\|input_cell_h\[0\] LAB_X1_Y12_N0 " "Node \"altddio_in:ALTDDIO_IN_4\|ddio_in_r7b:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X1_Y12_N0 to improve DDIO timing" {  } { { "db/ddio_in_r7b.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/ddio_in_r7b.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 6232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "sdram_dq\[4\]~input IOIBUF_X0_Y12_N1 " "Node \"sdram_dq\[4\]~input\" is constrained to location IOIBUF_X0_Y12_N1 to improve DDIO timing" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 21515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "sdram_dq\[4\] PIN K2 " "Node \"sdram_dq\[4\]\" is constrained to location PIN K2 to improve DDIO timing" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sdram_dq[4] } } } { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } } { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "altddio_in:ALTDDIO_IN_5\|ddio_in_r7b:auto_generated\|input_cell_h\[0\] LAB_X1_Y15_N0 " "Node \"altddio_in:ALTDDIO_IN_5\|ddio_in_r7b:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X1_Y15_N0 to improve DDIO timing" {  } { { "db/ddio_in_r7b.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/ddio_in_r7b.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 6224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "sdram_dq\[5\]~input IOIBUF_X0_Y15_N1 " "Node \"sdram_dq\[5\]~input\" is constrained to location IOIBUF_X0_Y15_N1 to improve DDIO timing" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 21516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "sdram_dq\[5\] PIN J2 " "Node \"sdram_dq\[5\]\" is constrained to location PIN J2 to improve DDIO timing" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sdram_dq[5] } } } { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } } { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "altddio_in:ALTDDIO_IN_6\|ddio_in_r7b:auto_generated\|input_cell_h\[0\] LAB_X1_Y15_N0 " "Node \"altddio_in:ALTDDIO_IN_6\|ddio_in_r7b:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X1_Y15_N0 to improve DDIO timing" {  } { { "db/ddio_in_r7b.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/ddio_in_r7b.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 6216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "sdram_dq\[6\]~input IOIBUF_X0_Y15_N8 " "Node \"sdram_dq\[6\]~input\" is constrained to location IOIBUF_X0_Y15_N8 to improve DDIO timing" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 21517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "sdram_dq\[6\] PIN J1 " "Node \"sdram_dq\[6\]\" is constrained to location PIN J1 to improve DDIO timing" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sdram_dq[6] } } } { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } } { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "altddio_in:ALTDDIO_IN_7\|ddio_in_r7b:auto_generated\|input_cell_h\[0\] LAB_X16_Y1_N0 " "Node \"altddio_in:ALTDDIO_IN_7\|ddio_in_r7b:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_r7b.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/ddio_in_r7b.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 6208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "sdram_dq\[7\]~input IOIBUF_X16_Y0_N15 " "Node \"sdram_dq\[7\]~input\" is constrained to location IOIBUF_X16_Y0_N15 to improve DDIO timing" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 21518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "sdram_dq\[7\] PIN R7 " "Node \"sdram_dq\[7\]\" is constrained to location PIN R7 to improve DDIO timing" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sdram_dq[7] } } } { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } } { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "altddio_in:ALTDDIO_IN_8\|ddio_in_r7b:auto_generated\|input_cell_h\[0\] LAB_X5_Y1_N0 " "Node \"altddio_in:ALTDDIO_IN_8\|ddio_in_r7b:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_r7b.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/ddio_in_r7b.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 6200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "sdram_dq\[8\]~input IOIBUF_X5_Y0_N15 " "Node \"sdram_dq\[8\]~input\" is constrained to location IOIBUF_X5_Y0_N15 to improve DDIO timing" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 21519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "sdram_dq\[8\] PIN T4 " "Node \"sdram_dq\[8\]\" is constrained to location PIN T4 to improve DDIO timing" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sdram_dq[8] } } } { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } } { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "altddio_in:ALTDDIO_IN_9\|ddio_in_r7b:auto_generated\|input_cell_h\[0\] LAB_X3_Y1_N0 " "Node \"altddio_in:ALTDDIO_IN_9\|ddio_in_r7b:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X3_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_r7b.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/ddio_in_r7b.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 6192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "sdram_dq\[9\]~input IOIBUF_X3_Y0_N1 " "Node \"sdram_dq\[9\]~input\" is constrained to location IOIBUF_X3_Y0_N1 to improve DDIO timing" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 21520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "sdram_dq\[9\] PIN T2 " "Node \"sdram_dq\[9\]\" is constrained to location PIN T2 to improve DDIO timing" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sdram_dq[9] } } } { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } } { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "altddio_in:ALTDDIO_IN_10\|ddio_in_r7b:auto_generated\|input_cell_h\[0\] LAB_X1_Y1_N0 " "Node \"altddio_in:ALTDDIO_IN_10\|ddio_in_r7b:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_r7b.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/ddio_in_r7b.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 6184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "sdram_dq\[10\]~input IOIBUF_X1_Y0_N1 " "Node \"sdram_dq\[10\]~input\" is constrained to location IOIBUF_X1_Y0_N1 to improve DDIO timing" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 21521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "sdram_dq\[10\] PIN T3 " "Node \"sdram_dq\[10\]\" is constrained to location PIN T3 to improve DDIO timing" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sdram_dq[10] } } } { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } } { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "altddio_in:ALTDDIO_IN_11\|ddio_in_r7b:auto_generated\|input_cell_h\[0\] LAB_X1_Y1_N0 " "Node \"altddio_in:ALTDDIO_IN_11\|ddio_in_r7b:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_r7b.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/ddio_in_r7b.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 6176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "sdram_dq\[11\]~input IOIBUF_X1_Y0_N8 " "Node \"sdram_dq\[11\]~input\" is constrained to location IOIBUF_X1_Y0_N8 to improve DDIO timing" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 21522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "sdram_dq\[11\] PIN R3 " "Node \"sdram_dq\[11\]\" is constrained to location PIN R3 to improve DDIO timing" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sdram_dq[11] } } } { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } } { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "altddio_in:ALTDDIO_IN_12\|ddio_in_r7b:auto_generated\|input_cell_h\[0\] LAB_X14_Y1_N0 " "Node \"altddio_in:ALTDDIO_IN_12\|ddio_in_r7b:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_r7b.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/ddio_in_r7b.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 6168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "sdram_dq\[12\]~input IOIBUF_X14_Y0_N22 " "Node \"sdram_dq\[12\]~input\" is constrained to location IOIBUF_X14_Y0_N22 to improve DDIO timing" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 21523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "sdram_dq\[12\] PIN R5 " "Node \"sdram_dq\[12\]\" is constrained to location PIN R5 to improve DDIO timing" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sdram_dq[12] } } } { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } } { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "altddio_in:ALTDDIO_IN_13\|ddio_in_r7b:auto_generated\|input_cell_h\[0\] LAB_X1_Y1_N0 " "Node \"altddio_in:ALTDDIO_IN_13\|ddio_in_r7b:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_r7b.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/ddio_in_r7b.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 6160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "sdram_dq\[13\]~input IOIBUF_X1_Y0_N15 " "Node \"sdram_dq\[13\]~input\" is constrained to location IOIBUF_X1_Y0_N15 to improve DDIO timing" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 21524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "sdram_dq\[13\] PIN P3 " "Node \"sdram_dq\[13\]\" is constrained to location PIN P3 to improve DDIO timing" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sdram_dq[13] } } } { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } } { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "altddio_in:ALTDDIO_IN_14\|ddio_in_r7b:auto_generated\|input_cell_h\[0\] LAB_X1_Y1_N0 " "Node \"altddio_in:ALTDDIO_IN_14\|ddio_in_r7b:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_r7b.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/ddio_in_r7b.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 6152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "sdram_dq\[14\]~input IOIBUF_X1_Y0_N22 " "Node \"sdram_dq\[14\]~input\" is constrained to location IOIBUF_X1_Y0_N22 to improve DDIO timing" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 21525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "sdram_dq\[14\] PIN N3 " "Node \"sdram_dq\[14\]\" is constrained to location PIN N3 to improve DDIO timing" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sdram_dq[14] } } } { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } } { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "altddio_in:ALTDDIO_IN_15\|ddio_in_r7b:auto_generated\|input_cell_h\[0\] LAB_X1_Y12_N0 " "Node \"altddio_in:ALTDDIO_IN_15\|ddio_in_r7b:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X1_Y12_N0 to improve DDIO timing" {  } { { "db/ddio_in_r7b.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/ddio_in_r7b.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 6144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "sdram_dq\[15\]~input IOIBUF_X0_Y12_N8 " "Node \"sdram_dq\[15\]~input\" is constrained to location IOIBUF_X0_Y12_N8 to improve DDIO timing" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 21526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "sdram_dq\[15\] PIN K1 " "Node \"sdram_dq\[15\]\" is constrained to location PIN K1 to improve DDIO timing" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sdram_dq[15] } } } { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } } { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1759778337091 ""}  } {  } 0 176466 "Following DDIO %1!s! nodes are constrained by the Fitter to improve DDIO timing" 0 0 "Fitter" 0 -1 1759778337091 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1759778338063 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1759778338081 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1759778338082 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1759778338103 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1759778338137 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1759778338169 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1759778338695 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Block RAM " "Packed 32 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1759778338711 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "132 Embedded multiplier output " "Packed 132 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1759778338711 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1759778338711 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759778339356 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1759778339386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1759778340789 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759778343179 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1759778343273 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1759778351427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759778351427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1759778352883 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "0.18 " "Router is attempting to preserve 0.18 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1759778353947 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Router estimated average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "38 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 1 { 0 "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 12 { 0 ""} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1759778359058 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1759778359058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1759778360324 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1759778360324 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1759778360324 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759778360327 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.07 " "Total time spent on timing analysis during the Fitter is 5.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1759778360713 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1759778360798 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1759778361905 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1759778361915 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1759778363208 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759778365166 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "19 Cyclone IV E " "19 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[0\] 3.3-V LVTTL G2 " "Pin sdram_dq\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sdram_dq[0] } } } { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } } { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1759778366385 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[1\] 3.3-V LVTTL G1 " "Pin sdram_dq\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sdram_dq[1] } } } { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } } { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1759778366385 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[2\] 3.3-V LVTTL L8 " "Pin sdram_dq\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sdram_dq[2] } } } { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } } { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1759778366385 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[3\] 3.3-V LVTTL K5 " "Pin sdram_dq\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sdram_dq[3] } } } { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } } { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1759778366385 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[4\] 3.3-V LVTTL K2 " "Pin sdram_dq\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sdram_dq[4] } } } { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } } { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1759778366385 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[5\] 3.3-V LVTTL J2 " "Pin sdram_dq\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sdram_dq[5] } } } { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } } { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1759778366385 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[6\] 3.3-V LVTTL J1 " "Pin sdram_dq\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sdram_dq[6] } } } { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } } { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1759778366385 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[7\] 3.3-V LVTTL R7 " "Pin sdram_dq\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sdram_dq[7] } } } { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } } { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1759778366385 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[8\] 3.3-V LVTTL T4 " "Pin sdram_dq\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sdram_dq[8] } } } { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } } { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1759778366385 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[9\] 3.3-V LVTTL T2 " "Pin sdram_dq\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sdram_dq[9] } } } { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } } { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1759778366385 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[10\] 3.3-V LVTTL T3 " "Pin sdram_dq\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sdram_dq[10] } } } { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } } { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1759778366385 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[11\] 3.3-V LVTTL R3 " "Pin sdram_dq\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sdram_dq[11] } } } { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } } { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1759778366385 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[12\] 3.3-V LVTTL R5 " "Pin sdram_dq\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sdram_dq[12] } } } { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } } { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1759778366385 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[13\] 3.3-V LVTTL P3 " "Pin sdram_dq\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sdram_dq[13] } } } { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } } { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1759778366385 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[14\] 3.3-V LVTTL N3 " "Pin sdram_dq\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sdram_dq[14] } } } { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } } { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1759778366385 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[15\] 3.3-V LVTTL K1 " "Pin sdram_dq\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sdram_dq[15] } } } { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } } { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1759778366385 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk50 3.3-V LVTTL R8 " "Pin clk50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { clk50 } } } { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk50" } } } } { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1759778366385 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spisdcard_miso 3.3-V LVTTL C3 " "Pin spisdcard_miso uses I/O standard 3.3-V LVTTL at C3" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { spisdcard_miso } } } { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "spisdcard_miso" } } } } { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1759778366385 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "serial_rx 3.3-V LVTTL B4 " "Pin serial_rx uses I/O standard 3.3-V LVTTL at B4" {  } { { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { serial_rx } } } { "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tesisvm/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "serial_rx" } } } } { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1759778366385 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1759778366385 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.fit.smsg " "Generated suppressed messages file /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1759778366927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1099 " "Peak virtual memory: 1099 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759778368419 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  6 16:19:28 2025 " "Processing ended: Mon Oct  6 16:19:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759778368419 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759778368419 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759778368419 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1759778368419 ""}
