{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745914532566 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "MIF/HEX Update Quartus Prime " "Running Quartus Prime MIF/HEX Update" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745914532566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 29 20:15:31 2025 " "Processing started: Tue Apr 29 20:15:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745914532566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1745914532566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb ReCOP-DE2 -c ReCOP-DE2 --update_mif " "Command: quartus_cdb ReCOP-DE2 -c ReCOP-DE2 --update_mif" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1745914532566 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1745914532808 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "43 1024 43 10 " "43 out of 1024 addresses are reinitialized. The latest initialized data will replace the existing data. There are 43 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1745914533105 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1745914533105 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Memory Initialization File address 2 is reinitialized" {  } { { "" "" { Text "C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/" 12 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1745914533105 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Memory Initialization File address 3 is reinitialized" {  } { { "" "" { Text "C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1745914533105 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1745914533105 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Memory Initialization File address 5 is reinitialized" {  } { { "" "" { Text "C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1745914533105 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Memory Initialization File address 6 is reinitialized" {  } { { "" "" { Text "C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/" 16 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1745914533105 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Memory Initialization File address 7 is reinitialized" {  } { { "" "" { Text "C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/" 17 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1745914533105 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Memory Initialization File address 8 is reinitialized" {  } { { "" "" { Text "C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/" 18 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1745914533105 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Memory Initialization File address 9 is reinitialized" {  } { { "" "" { Text "C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/" 19 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1745914533105 ""}  } { { "C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/program.mif" "" { Text "C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/program.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Design Software" 0 -1 1745914533105 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32768 1024 C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/program.mif " "Memory depth (32768) in the design file differs from memory depth (1024) in the Memory Initialization File \"C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/program.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Design Software" 0 -1 1745914533105 ""}
{ "Info" "IQATM_MIFS_PROCESSED" "" "Processed the following Memory Initialization File(s)" { { "Info" "IQATM_PROCESSED_MIF_CONTENT" "C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/program.mif " "Processed Memory Initialization File C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/program.mif" {  } { { "program.mif" "" { Text "C:/Users/Jwes823/Documents/GitHub/COMPSYS701/DE2-FPGA/program.mif" 0 0 0 } }  } 0 39025 "Processed Memory Initialization File %1!s!" 0 0 "Design Software" 0 -1 1745914533210 ""}  } {  } 0 39024 "Processed the following Memory Initialization File(s)" 0 0 "Design Software" 0 -1 1745914533210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "MIF/HEX Update 0 s 13 s Quartus Prime " "Quartus Prime MIF/HEX Update was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745914533259 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 29 20:15:33 2025 " "Processing ended: Tue Apr 29 20:15:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745914533259 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745914533259 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745914533259 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1745914533259 ""}
