{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685090484834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685090484834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 26 11:41:24 2023 " "Processing started: Fri May 26 11:41:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685090484834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090484834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4_g8_p1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4_g8_p1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090484834 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685090484963 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685090484963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685090490952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090490952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_g8_p3.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4_g8_p3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_g8_p3 " "Found entity 1: lab4_g8_p3" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685090490955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090490955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_g8_p2.sv 3 3 " "Found 3 design units, including 3 entities, in source file lab4_g8_p2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 halfadder " "Found entity 1: halfadder" {  } { { "lab4_g8_p2.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685090490956 ""} { "Info" "ISGN_ENTITY_NAME" "2 fulladder " "Found entity 2: fulladder" {  } { { "lab4_g8_p2.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p2.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685090490956 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab4_g8_p2 " "Found entity 3: lab4_g8_p2" {  } { { "lab4_g8_p2.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p2.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685090490956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090490956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_g8_p1.sv 4 4 " "Found 4 design units, including 4 entities, in source file lab4_g8_p1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_latch " "Found entity 1: d_latch" {  } { { "lab4_g8_p1.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685090490957 ""} { "Info" "ISGN_ENTITY_NAME" "2 RE_d_flipflop " "Found entity 2: RE_d_flipflop" {  } { { "lab4_g8_p1.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p1.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685090490957 ""} { "Info" "ISGN_ENTITY_NAME" "3 FE_d_flipflop " "Found entity 3: FE_d_flipflop" {  } { { "lab4_g8_p1.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685090490957 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab4_g8_p1 " "Found entity 4: lab4_g8_p1" {  } { { "lab4_g8_p1.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p1.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685090490957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090490957 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4_g8_p3 " "Elaborating entity \"lab4_g8_p3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685090491008 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "lab4_g8_p3.sv(18) " "Verilog HDL Case Statement warning at lab4_g8_p3.sv(18): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 18 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1685090491010 "|lab4_g8_p3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hata lab4_g8_p3.sv(16) " "Verilog HDL Always Construct warning at lab4_g8_p3.sv(16): inferring latch(es) for variable \"hata\", which holds its previous value in one or more paths through the always construct" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685090491010 "|lab4_g8_p3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Result lab4_g8_p3.sv(16) " "Verilog HDL Always Construct warning at lab4_g8_p3.sv(16): inferring latch(es) for variable \"Result\", which holds its previous value in one or more paths through the always construct" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685090491010 "|lab4_g8_p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] lab4_g8_p3.sv(16) " "Inferred latch for \"Result\[0\]\" at lab4_g8_p3.sv(16)" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090491010 "|lab4_g8_p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] lab4_g8_p3.sv(16) " "Inferred latch for \"Result\[1\]\" at lab4_g8_p3.sv(16)" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090491010 "|lab4_g8_p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] lab4_g8_p3.sv(16) " "Inferred latch for \"Result\[2\]\" at lab4_g8_p3.sv(16)" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090491010 "|lab4_g8_p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] lab4_g8_p3.sv(16) " "Inferred latch for \"Result\[3\]\" at lab4_g8_p3.sv(16)" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090491010 "|lab4_g8_p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] lab4_g8_p3.sv(16) " "Inferred latch for \"Result\[4\]\" at lab4_g8_p3.sv(16)" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090491010 "|lab4_g8_p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] lab4_g8_p3.sv(16) " "Inferred latch for \"Result\[5\]\" at lab4_g8_p3.sv(16)" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090491010 "|lab4_g8_p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] lab4_g8_p3.sv(16) " "Inferred latch for \"Result\[6\]\" at lab4_g8_p3.sv(16)" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090491010 "|lab4_g8_p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] lab4_g8_p3.sv(16) " "Inferred latch for \"Result\[7\]\" at lab4_g8_p3.sv(16)" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090491010 "|lab4_g8_p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[8\] lab4_g8_p3.sv(16) " "Inferred latch for \"Result\[8\]\" at lab4_g8_p3.sv(16)" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090491010 "|lab4_g8_p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[9\] lab4_g8_p3.sv(16) " "Inferred latch for \"Result\[9\]\" at lab4_g8_p3.sv(16)" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090491010 "|lab4_g8_p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[10\] lab4_g8_p3.sv(16) " "Inferred latch for \"Result\[10\]\" at lab4_g8_p3.sv(16)" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090491010 "|lab4_g8_p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[11\] lab4_g8_p3.sv(16) " "Inferred latch for \"Result\[11\]\" at lab4_g8_p3.sv(16)" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090491010 "|lab4_g8_p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[12\] lab4_g8_p3.sv(16) " "Inferred latch for \"Result\[12\]\" at lab4_g8_p3.sv(16)" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090491011 "|lab4_g8_p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[13\] lab4_g8_p3.sv(16) " "Inferred latch for \"Result\[13\]\" at lab4_g8_p3.sv(16)" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090491011 "|lab4_g8_p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[14\] lab4_g8_p3.sv(16) " "Inferred latch for \"Result\[14\]\" at lab4_g8_p3.sv(16)" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090491011 "|lab4_g8_p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[15\] lab4_g8_p3.sv(16) " "Inferred latch for \"Result\[15\]\" at lab4_g8_p3.sv(16)" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090491011 "|lab4_g8_p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[16\] lab4_g8_p3.sv(16) " "Inferred latch for \"Result\[16\]\" at lab4_g8_p3.sv(16)" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090491011 "|lab4_g8_p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[17\] lab4_g8_p3.sv(16) " "Inferred latch for \"Result\[17\]\" at lab4_g8_p3.sv(16)" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090491011 "|lab4_g8_p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[18\] lab4_g8_p3.sv(16) " "Inferred latch for \"Result\[18\]\" at lab4_g8_p3.sv(16)" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090491011 "|lab4_g8_p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[19\] lab4_g8_p3.sv(16) " "Inferred latch for \"Result\[19\]\" at lab4_g8_p3.sv(16)" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090491011 "|lab4_g8_p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[20\] lab4_g8_p3.sv(16) " "Inferred latch for \"Result\[20\]\" at lab4_g8_p3.sv(16)" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090491011 "|lab4_g8_p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[21\] lab4_g8_p3.sv(16) " "Inferred latch for \"Result\[21\]\" at lab4_g8_p3.sv(16)" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090491011 "|lab4_g8_p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[22\] lab4_g8_p3.sv(16) " "Inferred latch for \"Result\[22\]\" at lab4_g8_p3.sv(16)" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090491011 "|lab4_g8_p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[23\] lab4_g8_p3.sv(16) " "Inferred latch for \"Result\[23\]\" at lab4_g8_p3.sv(16)" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090491011 "|lab4_g8_p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[24\] lab4_g8_p3.sv(16) " "Inferred latch for \"Result\[24\]\" at lab4_g8_p3.sv(16)" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090491011 "|lab4_g8_p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[25\] lab4_g8_p3.sv(16) " "Inferred latch for \"Result\[25\]\" at lab4_g8_p3.sv(16)" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090491011 "|lab4_g8_p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[26\] lab4_g8_p3.sv(16) " "Inferred latch for \"Result\[26\]\" at lab4_g8_p3.sv(16)" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090491011 "|lab4_g8_p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[27\] lab4_g8_p3.sv(16) " "Inferred latch for \"Result\[27\]\" at lab4_g8_p3.sv(16)" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090491011 "|lab4_g8_p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[28\] lab4_g8_p3.sv(16) " "Inferred latch for \"Result\[28\]\" at lab4_g8_p3.sv(16)" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090491011 "|lab4_g8_p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[29\] lab4_g8_p3.sv(16) " "Inferred latch for \"Result\[29\]\" at lab4_g8_p3.sv(16)" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090491011 "|lab4_g8_p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[30\] lab4_g8_p3.sv(16) " "Inferred latch for \"Result\[30\]\" at lab4_g8_p3.sv(16)" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090491011 "|lab4_g8_p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[31\] lab4_g8_p3.sv(16) " "Inferred latch for \"Result\[31\]\" at lab4_g8_p3.sv(16)" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090491011 "|lab4_g8_p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hata lab4_g8_p3.sv(16) " "Inferred latch for \"hata\" at lab4_g8_p3.sv(16)" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090491011 "|lab4_g8_p3"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[0\]\$latch " "Latch Result\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685090491465 ""}  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685090491465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[1\]\$latch " "Latch Result\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685090491465 ""}  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685090491465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[2\]\$latch " "Latch Result\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685090491465 ""}  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685090491465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[3\]\$latch " "Latch Result\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685090491465 ""}  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685090491465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[4\]\$latch " "Latch Result\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685090491465 ""}  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685090491465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[5\]\$latch " "Latch Result\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685090491465 ""}  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685090491465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[6\]\$latch " "Latch Result\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685090491465 ""}  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685090491465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[7\]\$latch " "Latch Result\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685090491465 ""}  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685090491465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[8\]\$latch " "Latch Result\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[1\]" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685090491465 ""}  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685090491465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[9\]\$latch " "Latch Result\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[1\]" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685090491465 ""}  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685090491465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[10\]\$latch " "Latch Result\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[1\]" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685090491465 ""}  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685090491465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[11\]\$latch " "Latch Result\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[1\]" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685090491465 ""}  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685090491465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[12\]\$latch " "Latch Result\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[1\]" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685090491465 ""}  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685090491465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[13\]\$latch " "Latch Result\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[1\]" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685090491465 ""}  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685090491465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[14\]\$latch " "Latch Result\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[1\]" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685090491465 ""}  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685090491465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[15\]\$latch " "Latch Result\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[1\]" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685090491465 ""}  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685090491465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[16\]\$latch " "Latch Result\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685090491465 ""}  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685090491465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[17\]\$latch " "Latch Result\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685090491465 ""}  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685090491465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[18\]\$latch " "Latch Result\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685090491465 ""}  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685090491465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[19\]\$latch " "Latch Result\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685090491465 ""}  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685090491465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[20\]\$latch " "Latch Result\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685090491465 ""}  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685090491465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[21\]\$latch " "Latch Result\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685090491466 ""}  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685090491466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[22\]\$latch " "Latch Result\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685090491466 ""}  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685090491466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[23\]\$latch " "Latch Result\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685090491466 ""}  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685090491466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[24\]\$latch " "Latch Result\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685090491466 ""}  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685090491466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[25\]\$latch " "Latch Result\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685090491466 ""}  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685090491466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[26\]\$latch " "Latch Result\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685090491466 ""}  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685090491466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[27\]\$latch " "Latch Result\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685090491466 ""}  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685090491466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[28\]\$latch " "Latch Result\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685090491466 ""}  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685090491466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[29\]\$latch " "Latch Result\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685090491466 ""}  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685090491466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[30\]\$latch " "Latch Result\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685090491466 ""}  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685090491466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Result\[31\]\$latch " "Latch Result\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685090491466 ""}  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685090491466 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hata VCC " "Pin \"hata\" is stuck at VCC" {  } { { "lab4_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab4/lab4_g8_p3.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685090491651 "|lab4_g8_p3|hata"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1685090491651 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685090491724 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685090492846 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685090492846 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "635 " "Implemented 635 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685090492893 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685090492893 ""} { "Info" "ICUT_CUT_TM_LCELLS" "530 " "Implemented 530 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685090492893 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685090492893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "630 " "Peak virtual memory: 630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685090492897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 26 11:41:32 2023 " "Processing ended: Fri May 26 11:41:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685090492897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685090492897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685090492897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685090492897 ""}
