{
  "module_name": "clk-tegra124.c",
  "hash_id": "c887ba1839f2f5799fa598f84ac867478fab28d8f3725fa530d1ef938eed8fec",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/tegra/clk-tegra124.c",
  "human_readable_source": "\n \n\n#include <linux/io.h>\n#include <linux/clk-provider.h>\n#include <linux/clkdev.h>\n#include <linux/of.h>\n#include <linux/of_address.h>\n#include <linux/delay.h>\n#include <linux/export.h>\n#include <linux/clk/tegra.h>\n#include <dt-bindings/clock/tegra124-car.h>\n#include <dt-bindings/reset/tegra124-car.h>\n\n#include \"clk.h\"\n#include \"clk-id.h\"\n\n \n#define TEGRA124_CAR_BANK_COUNT\t\t\t6\n\n#define CLK_SOURCE_CSITE 0x1d4\n#define CLK_SOURCE_EMC 0x19c\n#define CLK_SOURCE_SOR0 0x414\n\n#define RST_DFLL_DVCO\t\t\t0x2f4\n#define DVFS_DFLL_RESET_SHIFT\t\t0\n\n#define PLLC_BASE 0x80\n#define PLLC_OUT 0x84\n#define PLLC_MISC2 0x88\n#define PLLC_MISC 0x8c\n#define PLLC2_BASE 0x4e8\n#define PLLC2_MISC 0x4ec\n#define PLLC3_BASE 0x4fc\n#define PLLC3_MISC 0x500\n#define PLLM_BASE 0x90\n#define PLLM_OUT 0x94\n#define PLLM_MISC 0x9c\n#define PLLP_BASE 0xa0\n#define PLLP_MISC 0xac\n#define PLLA_BASE 0xb0\n#define PLLA_MISC 0xbc\n#define PLLD_BASE 0xd0\n#define PLLD_MISC 0xdc\n#define PLLU_BASE 0xc0\n#define PLLU_MISC 0xcc\n#define PLLX_BASE 0xe0\n#define PLLX_MISC 0xe4\n#define PLLX_MISC2 0x514\n#define PLLX_MISC3 0x518\n#define PLLE_BASE 0xe8\n#define PLLE_MISC 0xec\n#define PLLD2_BASE 0x4b8\n#define PLLD2_MISC 0x4bc\n#define PLLE_AUX 0x48c\n#define PLLRE_BASE 0x4c4\n#define PLLRE_MISC 0x4c8\n#define PLLDP_BASE 0x590\n#define PLLDP_MISC 0x594\n#define PLLC4_BASE 0x5a4\n#define PLLC4_MISC 0x5a8\n\n#define PLLC_IDDQ_BIT 26\n#define PLLRE_IDDQ_BIT 16\n#define PLLSS_IDDQ_BIT 19\n\n#define PLL_BASE_LOCK BIT(27)\n#define PLLE_MISC_LOCK BIT(11)\n#define PLLRE_MISC_LOCK BIT(24)\n\n#define PLL_MISC_LOCK_ENABLE 18\n#define PLLC_MISC_LOCK_ENABLE 24\n#define PLLDU_MISC_LOCK_ENABLE 22\n#define PLLE_MISC_LOCK_ENABLE 9\n#define PLLRE_MISC_LOCK_ENABLE 30\n#define PLLSS_MISC_LOCK_ENABLE 30\n\n#define PLLXC_SW_MAX_P 6\n\n#define PMC_PLLM_WB0_OVERRIDE 0x1dc\n#define PMC_PLLM_WB0_OVERRIDE_2 0x2b0\n\n#define CCLKG_BURST_POLICY 0x368\n\n \n#define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS\t0x470\n\n#define MASK(x) (BIT(x) - 1)\n\n#define MUX8_NOGATE_LOCK(_name, _parents, _offset, _clk_id, _lock)\t\\\n\tTEGRA_INIT_DATA_TABLE(_name, NULL, NULL, _parents, _offset,\t\\\n\t\t\t      29, MASK(3), 0, 0, 8, 1, TEGRA_DIVIDER_ROUND_UP,\\\n\t\t\t      0, TEGRA_PERIPH_NO_GATE, _clk_id,\\\n\t\t\t      _parents##_idx, 0, _lock)\n\n#define NODIV(_name, _parents, _offset, \\\n\t\t\t      _mux_shift, _mux_mask, _clk_num, \\\n\t\t\t      _gate_flags, _clk_id, _lock)\t\t\\\n\tTEGRA_INIT_DATA_TABLE(_name, NULL, NULL, _parents, _offset,\\\n\t\t\t_mux_shift, _mux_mask, 0, 0, 0, 0, 0,\\\n\t\t\t_clk_num, (_gate_flags) | TEGRA_PERIPH_NO_DIV,\\\n\t\t\t_clk_id, _parents##_idx, 0, _lock)\n\n#ifdef CONFIG_PM_SLEEP\nstatic struct cpu_clk_suspend_context {\n\tu32 clk_csite_src;\n\tu32 cclkg_burst;\n\tu32 cclkg_divider;\n} tegra124_cpu_clk_sctx;\n#endif\n\nstatic void __iomem *clk_base;\nstatic void __iomem *pmc_base;\n\nstatic unsigned long osc_freq;\nstatic unsigned long pll_ref_freq;\n\nstatic DEFINE_SPINLOCK(pll_d_lock);\nstatic DEFINE_SPINLOCK(pll_e_lock);\nstatic DEFINE_SPINLOCK(pll_re_lock);\nstatic DEFINE_SPINLOCK(pll_u_lock);\nstatic DEFINE_SPINLOCK(emc_lock);\nstatic DEFINE_SPINLOCK(sor0_lock);\n\n \nstatic unsigned long tegra124_input_freq[] = {\n\t[ 0] = 13000000,\n\t[ 1] = 16800000,\n\t[ 4] = 19200000,\n\t[ 5] = 38400000,\n\t[ 8] = 12000000,\n\t[ 9] = 48000000,\n\t[12] = 26000000,\n};\n\nstatic struct div_nmp pllxc_nmp = {\n\t.divm_shift = 0,\n\t.divm_width = 8,\n\t.divn_shift = 8,\n\t.divn_width = 8,\n\t.divp_shift = 20,\n\t.divp_width = 4,\n};\n\nstatic const struct pdiv_map pllxc_p[] = {\n\t{ .pdiv =  1, .hw_val =  0 },\n\t{ .pdiv =  2, .hw_val =  1 },\n\t{ .pdiv =  3, .hw_val =  2 },\n\t{ .pdiv =  4, .hw_val =  3 },\n\t{ .pdiv =  5, .hw_val =  4 },\n\t{ .pdiv =  6, .hw_val =  5 },\n\t{ .pdiv =  8, .hw_val =  6 },\n\t{ .pdiv = 10, .hw_val =  7 },\n\t{ .pdiv = 12, .hw_val =  8 },\n\t{ .pdiv = 16, .hw_val =  9 },\n\t{ .pdiv = 12, .hw_val = 10 },\n\t{ .pdiv = 16, .hw_val = 11 },\n\t{ .pdiv = 20, .hw_val = 12 },\n\t{ .pdiv = 24, .hw_val = 13 },\n\t{ .pdiv = 32, .hw_val = 14 },\n\t{ .pdiv =  0, .hw_val =  0 },\n};\n\nstatic struct tegra_clk_pll_freq_table pll_x_freq_table[] = {\n\t \n\t{ 12000000, 1000000000, 83, 1, 1, 0 },  \n\t{ 13000000, 1000000000, 76, 1, 1, 0 },  \n\t{ 16800000, 1000000000, 59, 1, 1, 0 },  \n\t{ 19200000, 1000000000, 52, 1, 1, 0 },  \n\t{ 26000000, 1000000000, 76, 2, 1, 0 },  \n\t{        0,          0,  0, 0, 0, 0 },\n};\n\nstatic struct tegra_clk_pll_params pll_x_params = {\n\t.input_min = 12000000,\n\t.input_max = 800000000,\n\t.cf_min = 12000000,\n\t.cf_max = 19200000,\t \n\t.vco_min = 700000000,\n\t.vco_max = 3000000000UL,\n\t.base_reg = PLLX_BASE,\n\t.misc_reg = PLLX_MISC,\n\t.lock_mask = PLL_BASE_LOCK,\n\t.lock_enable_bit_idx = PLL_MISC_LOCK_ENABLE,\n\t.lock_delay = 300,\n\t.iddq_reg = PLLX_MISC3,\n\t.iddq_bit_idx = 3,\n\t.max_p = 6,\n\t.dyn_ramp_reg = PLLX_MISC2,\n\t.stepa_shift = 16,\n\t.stepb_shift = 24,\n\t.pdiv_tohw = pllxc_p,\n\t.div_nmp = &pllxc_nmp,\n\t.freq_table = pll_x_freq_table,\n\t.flags = TEGRA_PLL_USE_LOCK | TEGRA_PLL_HAS_LOCK_ENABLE,\n};\n\nstatic struct tegra_clk_pll_freq_table pll_c_freq_table[] = {\n\t{ 12000000, 624000000, 104, 1, 2, 0 },\n\t{ 12000000, 600000000, 100, 1, 2, 0 },\n\t{ 13000000, 600000000,  92, 1, 2, 0 },  \n\t{ 16800000, 600000000,  71, 1, 2, 0 },  \n\t{ 19200000, 600000000,  62, 1, 2, 0 },  \n\t{ 26000000, 600000000,  92, 2, 2, 0 },  \n\t{        0,         0,   0, 0, 0, 0 },\n};\n\nstatic struct tegra_clk_pll_params pll_c_params = {\n\t.input_min = 12000000,\n\t.input_max = 800000000,\n\t.cf_min = 12000000,\n\t.cf_max = 19200000,  \n\t.vco_min = 600000000,\n\t.vco_max = 1400000000,\n\t.base_reg = PLLC_BASE,\n\t.misc_reg = PLLC_MISC,\n\t.lock_mask = PLL_BASE_LOCK,\n\t.lock_enable_bit_idx = PLLC_MISC_LOCK_ENABLE,\n\t.lock_delay = 300,\n\t.iddq_reg = PLLC_MISC,\n\t.iddq_bit_idx = PLLC_IDDQ_BIT,\n\t.max_p = PLLXC_SW_MAX_P,\n\t.dyn_ramp_reg = PLLC_MISC2,\n\t.stepa_shift = 17,\n\t.stepb_shift = 9,\n\t.pdiv_tohw = pllxc_p,\n\t.div_nmp = &pllxc_nmp,\n\t.freq_table = pll_c_freq_table,\n\t.flags = TEGRA_PLL_USE_LOCK | TEGRA_PLL_HAS_LOCK_ENABLE,\n};\n\nstatic struct div_nmp pllcx_nmp = {\n\t.divm_shift = 0,\n\t.divm_width = 2,\n\t.divn_shift = 8,\n\t.divn_width = 8,\n\t.divp_shift = 20,\n\t.divp_width = 3,\n};\n\nstatic const struct pdiv_map pllc_p[] = {\n\t{ .pdiv =  1, .hw_val = 0 },\n\t{ .pdiv =  2, .hw_val = 1 },\n\t{ .pdiv =  3, .hw_val = 2 },\n\t{ .pdiv =  4, .hw_val = 3 },\n\t{ .pdiv =  6, .hw_val = 4 },\n\t{ .pdiv =  8, .hw_val = 5 },\n\t{ .pdiv = 12, .hw_val = 6 },\n\t{ .pdiv = 16, .hw_val = 7 },\n\t{ .pdiv =  0, .hw_val = 0 },\n};\n\nstatic struct tegra_clk_pll_freq_table pll_cx_freq_table[] = {\n\t{ 12000000, 600000000, 100, 1, 2, 0 },\n\t{ 13000000, 600000000,  92, 1, 2, 0 },  \n\t{ 16800000, 600000000,  71, 1, 2, 0 },  \n\t{ 19200000, 600000000,  62, 1, 2, 0 },  \n\t{ 26000000, 600000000,  92, 2, 2, 0 },  \n\t{        0,         0,   0, 0, 0, 0 },\n};\n\nstatic struct tegra_clk_pll_params pll_c2_params = {\n\t.input_min = 12000000,\n\t.input_max = 48000000,\n\t.cf_min = 12000000,\n\t.cf_max = 19200000,\n\t.vco_min = 600000000,\n\t.vco_max = 1200000000,\n\t.base_reg = PLLC2_BASE,\n\t.misc_reg = PLLC2_MISC,\n\t.lock_mask = PLL_BASE_LOCK,\n\t.lock_enable_bit_idx = PLL_MISC_LOCK_ENABLE,\n\t.lock_delay = 300,\n\t.pdiv_tohw = pllc_p,\n\t.div_nmp = &pllcx_nmp,\n\t.max_p = 7,\n\t.ext_misc_reg[0] = 0x4f0,\n\t.ext_misc_reg[1] = 0x4f4,\n\t.ext_misc_reg[2] = 0x4f8,\n\t.freq_table = pll_cx_freq_table,\n\t.flags = TEGRA_PLL_USE_LOCK,\n};\n\nstatic struct tegra_clk_pll_params pll_c3_params = {\n\t.input_min = 12000000,\n\t.input_max = 48000000,\n\t.cf_min = 12000000,\n\t.cf_max = 19200000,\n\t.vco_min = 600000000,\n\t.vco_max = 1200000000,\n\t.base_reg = PLLC3_BASE,\n\t.misc_reg = PLLC3_MISC,\n\t.lock_mask = PLL_BASE_LOCK,\n\t.lock_enable_bit_idx = PLL_MISC_LOCK_ENABLE,\n\t.lock_delay = 300,\n\t.pdiv_tohw = pllc_p,\n\t.div_nmp = &pllcx_nmp,\n\t.max_p = 7,\n\t.ext_misc_reg[0] = 0x504,\n\t.ext_misc_reg[1] = 0x508,\n\t.ext_misc_reg[2] = 0x50c,\n\t.freq_table = pll_cx_freq_table,\n\t.flags = TEGRA_PLL_USE_LOCK,\n};\n\nstatic struct div_nmp pllss_nmp = {\n\t.divm_shift = 0,\n\t.divm_width = 8,\n\t.divn_shift = 8,\n\t.divn_width = 8,\n\t.divp_shift = 20,\n\t.divp_width = 4,\n};\n\nstatic const struct pdiv_map pll12g_ssd_esd_p[] = {\n\t{ .pdiv =  1, .hw_val =  0 },\n\t{ .pdiv =  2, .hw_val =  1 },\n\t{ .pdiv =  3, .hw_val =  2 },\n\t{ .pdiv =  4, .hw_val =  3 },\n\t{ .pdiv =  5, .hw_val =  4 },\n\t{ .pdiv =  6, .hw_val =  5 },\n\t{ .pdiv =  8, .hw_val =  6 },\n\t{ .pdiv = 10, .hw_val =  7 },\n\t{ .pdiv = 12, .hw_val =  8 },\n\t{ .pdiv = 16, .hw_val =  9 },\n\t{ .pdiv = 12, .hw_val = 10 },\n\t{ .pdiv = 16, .hw_val = 11 },\n\t{ .pdiv = 20, .hw_val = 12 },\n\t{ .pdiv = 24, .hw_val = 13 },\n\t{ .pdiv = 32, .hw_val = 14 },\n\t{ .pdiv =  0, .hw_val =  0 },\n};\n\nstatic struct tegra_clk_pll_freq_table pll_c4_freq_table[] = {\n\t{ 12000000, 600000000, 100, 1, 2, 0 },\n\t{ 13000000, 600000000,  92, 1, 2, 0 },  \n\t{ 16800000, 600000000,  71, 1, 2, 0 },  \n\t{ 19200000, 600000000,  62, 1, 2, 0 },  \n\t{ 26000000, 600000000,  92, 2, 2, 0 },  \n\t{        0,         0,   0, 0, 0, 0 },\n};\n\nstatic struct tegra_clk_pll_params pll_c4_params = {\n\t.input_min = 12000000,\n\t.input_max = 1000000000,\n\t.cf_min = 12000000,\n\t.cf_max = 19200000,  \n\t.vco_min = 600000000,\n\t.vco_max = 1200000000,\n\t.base_reg = PLLC4_BASE,\n\t.misc_reg = PLLC4_MISC,\n\t.lock_mask = PLL_BASE_LOCK,\n\t.lock_enable_bit_idx = PLLSS_MISC_LOCK_ENABLE,\n\t.lock_delay = 300,\n\t.iddq_reg = PLLC4_BASE,\n\t.iddq_bit_idx = PLLSS_IDDQ_BIT,\n\t.pdiv_tohw = pll12g_ssd_esd_p,\n\t.div_nmp = &pllss_nmp,\n\t.ext_misc_reg[0] = 0x5ac,\n\t.ext_misc_reg[1] = 0x5b0,\n\t.ext_misc_reg[2] = 0x5b4,\n\t.freq_table = pll_c4_freq_table,\n\t.flags = TEGRA_PLL_USE_LOCK | TEGRA_PLL_HAS_LOCK_ENABLE,\n};\n\nstatic const struct pdiv_map pllm_p[] = {\n\t{ .pdiv =  1, .hw_val =  0 },\n\t{ .pdiv =  2, .hw_val =  1 },\n\t{ .pdiv =  3, .hw_val =  2 },\n\t{ .pdiv =  4, .hw_val =  3 },\n\t{ .pdiv =  5, .hw_val =  4 },\n\t{ .pdiv =  6, .hw_val =  5 },\n\t{ .pdiv =  8, .hw_val =  6 },\n\t{ .pdiv = 10, .hw_val =  7 },\n\t{ .pdiv = 12, .hw_val =  8 },\n\t{ .pdiv = 16, .hw_val =  9 },\n\t{ .pdiv = 12, .hw_val = 10 },\n\t{ .pdiv = 16, .hw_val = 11 },\n\t{ .pdiv = 20, .hw_val = 12 },\n\t{ .pdiv = 24, .hw_val = 13 },\n\t{ .pdiv = 32, .hw_val = 14 },\n\t{ .pdiv =  0, .hw_val =  0 },\n};\n\nstatic struct tegra_clk_pll_freq_table pll_m_freq_table[] = {\n\t{ 12000000, 800000000, 66, 1, 1, 0 },  \n\t{ 13000000, 800000000, 61, 1, 1, 0 },  \n\t{ 16800000, 800000000, 47, 1, 1, 0 },  \n\t{ 19200000, 800000000, 41, 1, 1, 0 },  \n\t{ 26000000, 800000000, 61, 2, 1, 0 },  \n\t{        0,         0,  0, 0, 0, 0},\n};\n\nstatic struct div_nmp pllm_nmp = {\n\t.divm_shift = 0,\n\t.divm_width = 8,\n\t.override_divm_shift = 0,\n\t.divn_shift = 8,\n\t.divn_width = 8,\n\t.override_divn_shift = 8,\n\t.divp_shift = 20,\n\t.divp_width = 1,\n\t.override_divp_shift = 27,\n};\n\nstatic struct tegra_clk_pll_params pll_m_params = {\n\t.input_min = 12000000,\n\t.input_max = 500000000,\n\t.cf_min = 12000000,\n\t.cf_max = 19200000,\t \n\t.vco_min = 400000000,\n\t.vco_max = 1066000000,\n\t.base_reg = PLLM_BASE,\n\t.misc_reg = PLLM_MISC,\n\t.lock_mask = PLL_BASE_LOCK,\n\t.lock_delay = 300,\n\t.max_p = 5,\n\t.pdiv_tohw = pllm_p,\n\t.div_nmp = &pllm_nmp,\n\t.pmc_divnm_reg = PMC_PLLM_WB0_OVERRIDE,\n\t.pmc_divp_reg = PMC_PLLM_WB0_OVERRIDE_2,\n\t.freq_table = pll_m_freq_table,\n\t.flags = TEGRA_PLL_USE_LOCK,\n};\n\nstatic struct tegra_clk_pll_freq_table pll_e_freq_table[] = {\n\t \n\t{ 336000000, 100000000, 100, 21, 16, 11 },\n\t{ 312000000, 100000000, 200, 26, 24, 13 },\n\t{  13000000, 100000000, 200,  1, 26, 13 },\n\t{  12000000, 100000000, 200,  1, 24, 13 },\n\t{         0,         0,   0,  0,  0,  0 },\n};\n\nstatic const struct pdiv_map plle_p[] = {\n\t{ .pdiv =  1, .hw_val =  0 },\n\t{ .pdiv =  2, .hw_val =  1 },\n\t{ .pdiv =  3, .hw_val =  2 },\n\t{ .pdiv =  4, .hw_val =  3 },\n\t{ .pdiv =  5, .hw_val =  4 },\n\t{ .pdiv =  6, .hw_val =  5 },\n\t{ .pdiv =  8, .hw_val =  6 },\n\t{ .pdiv = 10, .hw_val =  7 },\n\t{ .pdiv = 12, .hw_val =  8 },\n\t{ .pdiv = 16, .hw_val =  9 },\n\t{ .pdiv = 12, .hw_val = 10 },\n\t{ .pdiv = 16, .hw_val = 11 },\n\t{ .pdiv = 20, .hw_val = 12 },\n\t{ .pdiv = 24, .hw_val = 13 },\n\t{ .pdiv = 32, .hw_val = 14 },\n\t{ .pdiv =  1, .hw_val =  0 },\n};\n\nstatic struct div_nmp plle_nmp = {\n\t.divm_shift = 0,\n\t.divm_width = 8,\n\t.divn_shift = 8,\n\t.divn_width = 8,\n\t.divp_shift = 24,\n\t.divp_width = 4,\n};\n\nstatic struct tegra_clk_pll_params pll_e_params = {\n\t.input_min = 12000000,\n\t.input_max = 1000000000,\n\t.cf_min = 12000000,\n\t.cf_max = 75000000,\n\t.vco_min = 1600000000,\n\t.vco_max = 2400000000U,\n\t.base_reg = PLLE_BASE,\n\t.misc_reg = PLLE_MISC,\n\t.aux_reg = PLLE_AUX,\n\t.lock_mask = PLLE_MISC_LOCK,\n\t.lock_enable_bit_idx = PLLE_MISC_LOCK_ENABLE,\n\t.lock_delay = 300,\n\t.pdiv_tohw = plle_p,\n\t.div_nmp = &plle_nmp,\n\t.freq_table = pll_e_freq_table,\n\t.flags = TEGRA_PLL_FIXED | TEGRA_PLL_HAS_LOCK_ENABLE,\n\t.fixed_rate = 100000000,\n};\n\nstatic const struct clk_div_table pll_re_div_table[] = {\n\t{ .val = 0, .div = 1 },\n\t{ .val = 1, .div = 2 },\n\t{ .val = 2, .div = 3 },\n\t{ .val = 3, .div = 4 },\n\t{ .val = 4, .div = 5 },\n\t{ .val = 5, .div = 6 },\n\t{ .val = 0, .div = 0 },\n};\n\nstatic struct div_nmp pllre_nmp = {\n\t.divm_shift = 0,\n\t.divm_width = 8,\n\t.divn_shift = 8,\n\t.divn_width = 8,\n\t.divp_shift = 16,\n\t.divp_width = 4,\n};\n\nstatic struct tegra_clk_pll_params pll_re_vco_params = {\n\t.input_min = 12000000,\n\t.input_max = 1000000000,\n\t.cf_min = 12000000,\n\t.cf_max = 19200000,  \n\t.vco_min = 300000000,\n\t.vco_max = 600000000,\n\t.base_reg = PLLRE_BASE,\n\t.misc_reg = PLLRE_MISC,\n\t.lock_mask = PLLRE_MISC_LOCK,\n\t.lock_enable_bit_idx = PLLRE_MISC_LOCK_ENABLE,\n\t.lock_delay = 300,\n\t.iddq_reg = PLLRE_MISC,\n\t.iddq_bit_idx = PLLRE_IDDQ_BIT,\n\t.div_nmp = &pllre_nmp,\n\t.flags = TEGRA_PLL_USE_LOCK | TEGRA_PLL_HAS_LOCK_ENABLE |\n\t\t TEGRA_PLL_LOCK_MISC,\n};\n\nstatic struct div_nmp pllp_nmp = {\n\t.divm_shift = 0,\n\t.divm_width = 5,\n\t.divn_shift = 8,\n\t.divn_width = 10,\n\t.divp_shift = 20,\n\t.divp_width = 3,\n};\n\nstatic struct tegra_clk_pll_freq_table pll_p_freq_table[] = {\n\t{ 12000000, 408000000, 408, 12, 1, 8 },\n\t{ 13000000, 408000000, 408, 13, 1, 8 },\n\t{ 16800000, 408000000, 340, 14, 1, 8 },\n\t{ 19200000, 408000000, 340, 16, 1, 8 },\n\t{ 26000000, 408000000, 408, 26, 1, 8 },\n\t{        0,         0,   0,  0, 0, 0 },\n};\n\nstatic struct tegra_clk_pll_params pll_p_params = {\n\t.input_min = 2000000,\n\t.input_max = 31000000,\n\t.cf_min = 1000000,\n\t.cf_max = 6000000,\n\t.vco_min = 200000000,\n\t.vco_max = 700000000,\n\t.base_reg = PLLP_BASE,\n\t.misc_reg = PLLP_MISC,\n\t.lock_mask = PLL_BASE_LOCK,\n\t.lock_enable_bit_idx = PLL_MISC_LOCK_ENABLE,\n\t.lock_delay = 300,\n\t.div_nmp = &pllp_nmp,\n\t.freq_table = pll_p_freq_table,\n\t.fixed_rate = 408000000,\n\t.flags = TEGRA_PLL_FIXED | TEGRA_PLL_USE_LOCK |\n\t\t TEGRA_PLL_HAS_LOCK_ENABLE,\n};\n\nstatic struct tegra_clk_pll_freq_table pll_a_freq_table[] = {\n\t{  9600000, 282240000, 147,  5, 1, 4 },\n\t{  9600000, 368640000, 192,  5, 1, 4 },\n\t{  9600000, 240000000, 200,  8, 1, 8 },\n\t{ 28800000, 282240000, 245, 25, 1, 8 },\n\t{ 28800000, 368640000, 320, 25, 1, 8 },\n\t{ 28800000, 240000000, 200, 24, 1, 8 },\n\t{        0,         0,   0,  0, 0, 0 },\n};\n\nstatic struct tegra_clk_pll_params pll_a_params = {\n\t.input_min = 2000000,\n\t.input_max = 31000000,\n\t.cf_min = 1000000,\n\t.cf_max = 6000000,\n\t.vco_min = 200000000,\n\t.vco_max = 700000000,\n\t.base_reg = PLLA_BASE,\n\t.misc_reg = PLLA_MISC,\n\t.lock_mask = PLL_BASE_LOCK,\n\t.lock_enable_bit_idx = PLL_MISC_LOCK_ENABLE,\n\t.lock_delay = 300,\n\t.div_nmp = &pllp_nmp,\n\t.freq_table = pll_a_freq_table,\n\t.flags = TEGRA_PLL_HAS_CPCON | TEGRA_PLL_USE_LOCK |\n\t\t TEGRA_PLL_HAS_LOCK_ENABLE,\n};\n\nstatic struct div_nmp plld_nmp = {\n\t.divm_shift = 0,\n\t.divm_width = 5,\n\t.divn_shift = 8,\n\t.divn_width = 11,\n\t.divp_shift = 20,\n\t.divp_width = 3,\n};\n\nstatic struct tegra_clk_pll_freq_table pll_d_freq_table[] = {\n\t{ 12000000,  216000000,  864, 12, 4, 12 },\n\t{ 13000000,  216000000,  864, 13, 4, 12 },\n\t{ 16800000,  216000000,  720, 14, 4, 12 },\n\t{ 19200000,  216000000,  720, 16, 4, 12 },\n\t{ 26000000,  216000000,  864, 26, 4, 12 },\n\t{ 12000000,  594000000,  594, 12, 1, 12 },\n\t{ 13000000,  594000000,  594, 13, 1, 12 },\n\t{ 16800000,  594000000,  495, 14, 1, 12 },\n\t{ 19200000,  594000000,  495, 16, 1, 12 },\n\t{ 26000000,  594000000,  594, 26, 1, 12 },\n\t{ 12000000, 1000000000, 1000, 12, 1, 12 },\n\t{ 13000000, 1000000000, 1000, 13, 1, 12 },\n\t{ 19200000, 1000000000,  625, 12, 1, 12 },\n\t{ 26000000, 1000000000, 1000, 26, 1, 12 },\n\t{        0,          0,    0,  0, 0,  0 },\n};\n\nstatic struct tegra_clk_pll_params pll_d_params = {\n\t.input_min = 2000000,\n\t.input_max = 40000000,\n\t.cf_min = 1000000,\n\t.cf_max = 6000000,\n\t.vco_min = 500000000,\n\t.vco_max = 1000000000,\n\t.base_reg = PLLD_BASE,\n\t.misc_reg = PLLD_MISC,\n\t.lock_mask = PLL_BASE_LOCK,\n\t.lock_enable_bit_idx = PLLDU_MISC_LOCK_ENABLE,\n\t.lock_delay = 1000,\n\t.div_nmp = &plld_nmp,\n\t.freq_table = pll_d_freq_table,\n\t.flags = TEGRA_PLL_HAS_CPCON | TEGRA_PLL_SET_LFCON |\n\t\t TEGRA_PLL_USE_LOCK | TEGRA_PLL_HAS_LOCK_ENABLE,\n};\n\nstatic struct tegra_clk_pll_freq_table tegra124_pll_d2_freq_table[] = {\n\t{ 12000000, 594000000, 99, 1, 2, 0 },\n\t{ 13000000, 594000000, 91, 1, 2, 0 },  \n\t{ 16800000, 594000000, 71, 1, 2, 0 },  \n\t{ 19200000, 594000000, 62, 1, 2, 0 },  \n\t{ 26000000, 594000000, 91, 2, 2, 0 },  \n\t{        0,         0,  0, 0, 0, 0 },\n};\n\nstatic struct tegra_clk_pll_params tegra124_pll_d2_params = {\n\t.input_min = 12000000,\n\t.input_max = 1000000000,\n\t.cf_min = 12000000,\n\t.cf_max = 19200000,  \n\t.vco_min = 600000000,\n\t.vco_max = 1200000000,\n\t.base_reg = PLLD2_BASE,\n\t.misc_reg = PLLD2_MISC,\n\t.lock_mask = PLL_BASE_LOCK,\n\t.lock_enable_bit_idx = PLLSS_MISC_LOCK_ENABLE,\n\t.lock_delay = 300,\n\t.iddq_reg = PLLD2_BASE,\n\t.iddq_bit_idx = PLLSS_IDDQ_BIT,\n\t.pdiv_tohw = pll12g_ssd_esd_p,\n\t.div_nmp = &pllss_nmp,\n\t.ext_misc_reg[0] = 0x570,\n\t.ext_misc_reg[1] = 0x574,\n\t.ext_misc_reg[2] = 0x578,\n\t.max_p = 15,\n\t.freq_table = tegra124_pll_d2_freq_table,\n\t.flags = TEGRA_PLL_USE_LOCK | TEGRA_PLL_HAS_LOCK_ENABLE,\n};\n\nstatic struct tegra_clk_pll_freq_table pll_dp_freq_table[] = {\n\t{ 12000000, 600000000, 100, 1, 2, 0 },\n\t{ 13000000, 600000000,  92, 1, 2, 0 },  \n\t{ 16800000, 600000000,  71, 1, 2, 0 },  \n\t{ 19200000, 600000000,  62, 1, 2, 0 },  \n\t{ 26000000, 600000000,  92, 2, 2, 0 },  \n\t{        0,         0,   0, 0, 0, 0 },\n};\n\nstatic struct tegra_clk_pll_params pll_dp_params = {\n\t.input_min = 12000000,\n\t.input_max = 1000000000,\n\t.cf_min = 12000000,\n\t.cf_max = 19200000,  \n\t.vco_min = 600000000,\n\t.vco_max = 1200000000,\n\t.base_reg = PLLDP_BASE,\n\t.misc_reg = PLLDP_MISC,\n\t.lock_mask = PLL_BASE_LOCK,\n\t.lock_enable_bit_idx = PLLSS_MISC_LOCK_ENABLE,\n\t.lock_delay = 300,\n\t.iddq_reg = PLLDP_BASE,\n\t.iddq_bit_idx = PLLSS_IDDQ_BIT,\n\t.pdiv_tohw = pll12g_ssd_esd_p,\n\t.div_nmp = &pllss_nmp,\n\t.ext_misc_reg[0] = 0x598,\n\t.ext_misc_reg[1] = 0x59c,\n\t.ext_misc_reg[2] = 0x5a0,\n\t.max_p = 5,\n\t.freq_table = pll_dp_freq_table,\n\t.flags = TEGRA_PLL_USE_LOCK | TEGRA_PLL_HAS_LOCK_ENABLE,\n};\n\nstatic const struct pdiv_map pllu_p[] = {\n\t{ .pdiv = 1, .hw_val = 1 },\n\t{ .pdiv = 2, .hw_val = 0 },\n\t{ .pdiv = 0, .hw_val = 0 },\n};\n\nstatic struct div_nmp pllu_nmp = {\n\t.divm_shift = 0,\n\t.divm_width = 5,\n\t.divn_shift = 8,\n\t.divn_width = 10,\n\t.divp_shift = 20,\n\t.divp_width = 1,\n};\n\nstatic struct tegra_clk_pll_freq_table pll_u_freq_table[] = {\n\t{ 12000000, 480000000, 960, 12, 2, 12 },\n\t{ 13000000, 480000000, 960, 13, 2, 12 },\n\t{ 16800000, 480000000, 400,  7, 2,  5 },\n\t{ 19200000, 480000000, 200,  4, 2,  3 },\n\t{ 26000000, 480000000, 960, 26, 2, 12 },\n\t{        0,         0,   0,  0, 0,  0 },\n};\n\nstatic struct tegra_clk_pll_params pll_u_params = {\n\t.input_min = 2000000,\n\t.input_max = 40000000,\n\t.cf_min = 1000000,\n\t.cf_max = 6000000,\n\t.vco_min = 480000000,\n\t.vco_max = 960000000,\n\t.base_reg = PLLU_BASE,\n\t.misc_reg = PLLU_MISC,\n\t.lock_mask = PLL_BASE_LOCK,\n\t.lock_enable_bit_idx = PLLDU_MISC_LOCK_ENABLE,\n\t.lock_delay = 1000,\n\t.pdiv_tohw = pllu_p,\n\t.div_nmp = &pllu_nmp,\n\t.freq_table = pll_u_freq_table,\n\t.flags = TEGRA_PLLU | TEGRA_PLL_HAS_CPCON | TEGRA_PLL_SET_LFCON |\n\t\t TEGRA_PLL_USE_LOCK | TEGRA_PLL_HAS_LOCK_ENABLE,\n};\n\nstatic struct tegra_clk tegra124_clks[tegra_clk_max] __initdata = {\n\t[tegra_clk_ispb] = { .dt_id = TEGRA124_CLK_ISPB, .present = true },\n\t[tegra_clk_rtc] = { .dt_id = TEGRA124_CLK_RTC, .present = true },\n\t[tegra_clk_timer] = { .dt_id = TEGRA124_CLK_TIMER, .present = true },\n\t[tegra_clk_uarta] = { .dt_id = TEGRA124_CLK_UARTA, .present = true },\n\t[tegra_clk_sdmmc2_8] = { .dt_id = TEGRA124_CLK_SDMMC2, .present = true },\n\t[tegra_clk_i2s1] = { .dt_id = TEGRA124_CLK_I2S1, .present = true },\n\t[tegra_clk_i2c1] = { .dt_id = TEGRA124_CLK_I2C1, .present = true },\n\t[tegra_clk_sdmmc1_8] = { .dt_id = TEGRA124_CLK_SDMMC1, .present = true },\n\t[tegra_clk_sdmmc4_8] = { .dt_id = TEGRA124_CLK_SDMMC4, .present = true },\n\t[tegra_clk_pwm] = { .dt_id = TEGRA124_CLK_PWM, .present = true },\n\t[tegra_clk_i2s2] = { .dt_id = TEGRA124_CLK_I2S2, .present = true },\n\t[tegra_clk_usbd] = { .dt_id = TEGRA124_CLK_USBD, .present = true },\n\t[tegra_clk_isp_8] = { .dt_id = TEGRA124_CLK_ISP, .present = true },\n\t[tegra_clk_disp2] = { .dt_id = TEGRA124_CLK_DISP2, .present = true },\n\t[tegra_clk_disp1] = { .dt_id = TEGRA124_CLK_DISP1, .present = true },\n\t[tegra_clk_host1x_8] = { .dt_id = TEGRA124_CLK_HOST1X, .present = true },\n\t[tegra_clk_vcp] = { .dt_id = TEGRA124_CLK_VCP, .present = true },\n\t[tegra_clk_i2s0] = { .dt_id = TEGRA124_CLK_I2S0, .present = true },\n\t[tegra_clk_apbdma] = { .dt_id = TEGRA124_CLK_APBDMA, .present = true },\n\t[tegra_clk_kbc] = { .dt_id = TEGRA124_CLK_KBC, .present = true },\n\t[tegra_clk_kfuse] = { .dt_id = TEGRA124_CLK_KFUSE, .present = true },\n\t[tegra_clk_sbc1] = { .dt_id = TEGRA124_CLK_SBC1, .present = true },\n\t[tegra_clk_nor] = { .dt_id = TEGRA124_CLK_NOR, .present = true },\n\t[tegra_clk_sbc2] = { .dt_id = TEGRA124_CLK_SBC2, .present = true },\n\t[tegra_clk_sbc3] = { .dt_id = TEGRA124_CLK_SBC3, .present = true },\n\t[tegra_clk_i2c5] = { .dt_id = TEGRA124_CLK_I2C5, .present = true },\n\t[tegra_clk_mipi] = { .dt_id = TEGRA124_CLK_MIPI, .present = true },\n\t[tegra_clk_hdmi] = { .dt_id = TEGRA124_CLK_HDMI, .present = true },\n\t[tegra_clk_csi] = { .dt_id = TEGRA124_CLK_CSI, .present = true },\n\t[tegra_clk_i2c2] = { .dt_id = TEGRA124_CLK_I2C2, .present = true },\n\t[tegra_clk_uartc] = { .dt_id = TEGRA124_CLK_UARTC, .present = true },\n\t[tegra_clk_mipi_cal] = { .dt_id = TEGRA124_CLK_MIPI_CAL, .present = true },\n\t[tegra_clk_usb2] = { .dt_id = TEGRA124_CLK_USB2, .present = true },\n\t[tegra_clk_usb3] = { .dt_id = TEGRA124_CLK_USB3, .present = true },\n\t[tegra_clk_vde_8] = { .dt_id = TEGRA124_CLK_VDE, .present = true },\n\t[tegra_clk_bsea] = { .dt_id = TEGRA124_CLK_BSEA, .present = true },\n\t[tegra_clk_bsev] = { .dt_id = TEGRA124_CLK_BSEV, .present = true },\n\t[tegra_clk_uartd] = { .dt_id = TEGRA124_CLK_UARTD, .present = true },\n\t[tegra_clk_i2c3] = { .dt_id = TEGRA124_CLK_I2C3, .present = true },\n\t[tegra_clk_sbc4] = { .dt_id = TEGRA124_CLK_SBC4, .present = true },\n\t[tegra_clk_sdmmc3_8] = { .dt_id = TEGRA124_CLK_SDMMC3, .present = true },\n\t[tegra_clk_pcie] = { .dt_id = TEGRA124_CLK_PCIE, .present = true },\n\t[tegra_clk_owr] = { .dt_id = TEGRA124_CLK_OWR, .present = true },\n\t[tegra_clk_afi] = { .dt_id = TEGRA124_CLK_AFI, .present = true },\n\t[tegra_clk_csite] = { .dt_id = TEGRA124_CLK_CSITE, .present = true },\n\t[tegra_clk_la] = { .dt_id = TEGRA124_CLK_LA, .present = true },\n\t[tegra_clk_trace] = { .dt_id = TEGRA124_CLK_TRACE, .present = true },\n\t[tegra_clk_soc_therm] = { .dt_id = TEGRA124_CLK_SOC_THERM, .present = true },\n\t[tegra_clk_dtv] = { .dt_id = TEGRA124_CLK_DTV, .present = true },\n\t[tegra_clk_i2cslow] = { .dt_id = TEGRA124_CLK_I2CSLOW, .present = true },\n\t[tegra_clk_tsec] = { .dt_id = TEGRA124_CLK_TSEC, .present = true },\n\t[tegra_clk_xusb_host] = { .dt_id = TEGRA124_CLK_XUSB_HOST, .present = true },\n\t[tegra_clk_msenc] = { .dt_id = TEGRA124_CLK_MSENC, .present = true },\n\t[tegra_clk_csus] = { .dt_id = TEGRA124_CLK_CSUS, .present = true },\n\t[tegra_clk_mselect] = { .dt_id = TEGRA124_CLK_MSELECT, .present = true },\n\t[tegra_clk_tsensor] = { .dt_id = TEGRA124_CLK_TSENSOR, .present = true },\n\t[tegra_clk_i2s3] = { .dt_id = TEGRA124_CLK_I2S3, .present = true },\n\t[tegra_clk_i2s4] = { .dt_id = TEGRA124_CLK_I2S4, .present = true },\n\t[tegra_clk_i2c4] = { .dt_id = TEGRA124_CLK_I2C4, .present = true },\n\t[tegra_clk_sbc5] = { .dt_id = TEGRA124_CLK_SBC5, .present = true },\n\t[tegra_clk_sbc6] = { .dt_id = TEGRA124_CLK_SBC6, .present = true },\n\t[tegra_clk_d_audio] = { .dt_id = TEGRA124_CLK_D_AUDIO, .present = true },\n\t[tegra_clk_apbif] = { .dt_id = TEGRA124_CLK_APBIF, .present = true },\n\t[tegra_clk_dam0] = { .dt_id = TEGRA124_CLK_DAM0, .present = true },\n\t[tegra_clk_dam1] = { .dt_id = TEGRA124_CLK_DAM1, .present = true },\n\t[tegra_clk_dam2] = { .dt_id = TEGRA124_CLK_DAM2, .present = true },\n\t[tegra_clk_hda2codec_2x] = { .dt_id = TEGRA124_CLK_HDA2CODEC_2X, .present = true },\n\t[tegra_clk_audio0_2x] = { .dt_id = TEGRA124_CLK_AUDIO0_2X, .present = true },\n\t[tegra_clk_audio1_2x] = { .dt_id = TEGRA124_CLK_AUDIO1_2X, .present = true },\n\t[tegra_clk_audio2_2x] = { .dt_id = TEGRA124_CLK_AUDIO2_2X, .present = true },\n\t[tegra_clk_audio3_2x] = { .dt_id = TEGRA124_CLK_AUDIO3_2X, .present = true },\n\t[tegra_clk_audio4_2x] = { .dt_id = TEGRA124_CLK_AUDIO4_2X, .present = true },\n\t[tegra_clk_spdif_2x] = { .dt_id = TEGRA124_CLK_SPDIF_2X, .present = true },\n\t[tegra_clk_actmon] = { .dt_id = TEGRA124_CLK_ACTMON, .present = true },\n\t[tegra_clk_extern1] = { .dt_id = TEGRA124_CLK_EXTERN1, .present = true },\n\t[tegra_clk_extern2] = { .dt_id = TEGRA124_CLK_EXTERN2, .present = true },\n\t[tegra_clk_extern3] = { .dt_id = TEGRA124_CLK_EXTERN3, .present = true },\n\t[tegra_clk_sata_oob] = { .dt_id = TEGRA124_CLK_SATA_OOB, .present = true },\n\t[tegra_clk_sata] = { .dt_id = TEGRA124_CLK_SATA, .present = true },\n\t[tegra_clk_hda] = { .dt_id = TEGRA124_CLK_HDA, .present = true },\n\t[tegra_clk_se] = { .dt_id = TEGRA124_CLK_SE, .present = true },\n\t[tegra_clk_hda2hdmi] = { .dt_id = TEGRA124_CLK_HDA2HDMI, .present = true },\n\t[tegra_clk_sata_cold] = { .dt_id = TEGRA124_CLK_SATA_COLD, .present = true },\n\t[tegra_clk_cilab] = { .dt_id = TEGRA124_CLK_CILAB, .present = true },\n\t[tegra_clk_cilcd] = { .dt_id = TEGRA124_CLK_CILCD, .present = true },\n\t[tegra_clk_cile] = { .dt_id = TEGRA124_CLK_CILE, .present = true },\n\t[tegra_clk_dsialp] = { .dt_id = TEGRA124_CLK_DSIALP, .present = true },\n\t[tegra_clk_dsiblp] = { .dt_id = TEGRA124_CLK_DSIBLP, .present = true },\n\t[tegra_clk_entropy] = { .dt_id = TEGRA124_CLK_ENTROPY, .present = true },\n\t[tegra_clk_dds] = { .dt_id = TEGRA124_CLK_DDS, .present = true },\n\t[tegra_clk_dp2] = { .dt_id = TEGRA124_CLK_DP2, .present = true },\n\t[tegra_clk_amx] = { .dt_id = TEGRA124_CLK_AMX, .present = true },\n\t[tegra_clk_adx] = { .dt_id = TEGRA124_CLK_ADX, .present = true },\n\t[tegra_clk_xusb_ss] = { .dt_id = TEGRA124_CLK_XUSB_SS, .present = true },\n\t[tegra_clk_i2c6] = { .dt_id = TEGRA124_CLK_I2C6, .present = true },\n\t[tegra_clk_vim2_clk] = { .dt_id = TEGRA124_CLK_VIM2_CLK, .present = true },\n\t[tegra_clk_hdmi_audio] = { .dt_id = TEGRA124_CLK_HDMI_AUDIO, .present = true },\n\t[tegra_clk_clk72Mhz] = { .dt_id = TEGRA124_CLK_CLK72MHZ, .present = true },\n\t[tegra_clk_vic03] = { .dt_id = TEGRA124_CLK_VIC03, .present = true },\n\t[tegra_clk_adx1] = { .dt_id = TEGRA124_CLK_ADX1, .present = true },\n\t[tegra_clk_dpaux] = { .dt_id = TEGRA124_CLK_DPAUX, .present = true },\n\t[tegra_clk_sor0] = { .dt_id = TEGRA124_CLK_SOR0, .present = true },\n\t[tegra_clk_sor0_out] = { .dt_id = TEGRA124_CLK_SOR0_OUT, .present = true },\n\t[tegra_clk_gpu] = { .dt_id = TEGRA124_CLK_GPU, .present = true },\n\t[tegra_clk_amx1] = { .dt_id = TEGRA124_CLK_AMX1, .present = true },\n\t[tegra_clk_uartb] = { .dt_id = TEGRA124_CLK_UARTB, .present = true },\n\t[tegra_clk_vfir] = { .dt_id = TEGRA124_CLK_VFIR, .present = true },\n\t[tegra_clk_spdif_in] = { .dt_id = TEGRA124_CLK_SPDIF_IN, .present = true },\n\t[tegra_clk_spdif_out] = { .dt_id = TEGRA124_CLK_SPDIF_OUT, .present = true },\n\t[tegra_clk_vi_9] = { .dt_id = TEGRA124_CLK_VI, .present = true },\n\t[tegra_clk_vi_sensor_8] = { .dt_id = TEGRA124_CLK_VI_SENSOR, .present = true },\n\t[tegra_clk_fuse] = { .dt_id = TEGRA124_CLK_FUSE, .present = true },\n\t[tegra_clk_fuse_burn] = { .dt_id = TEGRA124_CLK_FUSE_BURN, .present = true },\n\t[tegra_clk_clk_32k] = { .dt_id = TEGRA124_CLK_CLK_32K, .present = true },\n\t[tegra_clk_clk_m] = { .dt_id = TEGRA124_CLK_CLK_M, .present = true },\n\t[tegra_clk_osc] = { .dt_id = TEGRA124_CLK_OSC, .present = true },\n\t[tegra_clk_osc_div2] = { .dt_id = TEGRA124_CLK_OSC_DIV2, .present = true },\n\t[tegra_clk_osc_div4] = { .dt_id = TEGRA124_CLK_OSC_DIV4, .present = true },\n\t[tegra_clk_pll_ref] = { .dt_id = TEGRA124_CLK_PLL_REF, .present = true },\n\t[tegra_clk_pll_c] = { .dt_id = TEGRA124_CLK_PLL_C, .present = true },\n\t[tegra_clk_pll_c_out1] = { .dt_id = TEGRA124_CLK_PLL_C_OUT1, .present = true },\n\t[tegra_clk_pll_c2] = { .dt_id = TEGRA124_CLK_PLL_C2, .present = true },\n\t[tegra_clk_pll_c3] = { .dt_id = TEGRA124_CLK_PLL_C3, .present = true },\n\t[tegra_clk_pll_m] = { .dt_id = TEGRA124_CLK_PLL_M, .present = true },\n\t[tegra_clk_pll_m_out1] = { .dt_id = TEGRA124_CLK_PLL_M_OUT1, .present = true },\n\t[tegra_clk_pll_p] = { .dt_id = TEGRA124_CLK_PLL_P, .present = true },\n\t[tegra_clk_pll_p_out1] = { .dt_id = TEGRA124_CLK_PLL_P_OUT1, .present = true },\n\t[tegra_clk_pll_p_out2] = { .dt_id = TEGRA124_CLK_PLL_P_OUT2, .present = true },\n\t[tegra_clk_pll_p_out3] = { .dt_id = TEGRA124_CLK_PLL_P_OUT3, .present = true },\n\t[tegra_clk_pll_p_out4] = { .dt_id = TEGRA124_CLK_PLL_P_OUT4, .present = true },\n\t[tegra_clk_pll_a] = { .dt_id = TEGRA124_CLK_PLL_A, .present = true },\n\t[tegra_clk_pll_a_out0] = { .dt_id = TEGRA124_CLK_PLL_A_OUT0, .present = true },\n\t[tegra_clk_pll_d] = { .dt_id = TEGRA124_CLK_PLL_D, .present = true },\n\t[tegra_clk_pll_d_out0] = { .dt_id = TEGRA124_CLK_PLL_D_OUT0, .present = true },\n\t[tegra_clk_pll_d2] = { .dt_id = TEGRA124_CLK_PLL_D2, .present = true },\n\t[tegra_clk_pll_d2_out0] = { .dt_id = TEGRA124_CLK_PLL_D2_OUT0, .present = true },\n\t[tegra_clk_pll_u] = { .dt_id = TEGRA124_CLK_PLL_U, .present = true },\n\t[tegra_clk_pll_u_480m] = { .dt_id = TEGRA124_CLK_PLL_U_480M, .present = true },\n\t[tegra_clk_pll_u_60m] = { .dt_id = TEGRA124_CLK_PLL_U_60M, .present = true },\n\t[tegra_clk_pll_u_48m] = { .dt_id = TEGRA124_CLK_PLL_U_48M, .present = true },\n\t[tegra_clk_pll_u_12m] = { .dt_id = TEGRA124_CLK_PLL_U_12M, .present = true },\n\t[tegra_clk_pll_x] = { .dt_id = TEGRA124_CLK_PLL_X, .present = true },\n\t[tegra_clk_pll_x_out0] = { .dt_id = TEGRA124_CLK_PLL_X_OUT0, .present = true },\n\t[tegra_clk_pll_re_vco] = { .dt_id = TEGRA124_CLK_PLL_RE_VCO, .present = true },\n\t[tegra_clk_pll_re_out] = { .dt_id = TEGRA124_CLK_PLL_RE_OUT, .present = true },\n\t[tegra_clk_spdif_in_sync] = { .dt_id = TEGRA124_CLK_SPDIF_IN_SYNC, .present = true },\n\t[tegra_clk_i2s0_sync] = { .dt_id = TEGRA124_CLK_I2S0_SYNC, .present = true },\n\t[tegra_clk_i2s1_sync] = { .dt_id = TEGRA124_CLK_I2S1_SYNC, .present = true },\n\t[tegra_clk_i2s2_sync] = { .dt_id = TEGRA124_CLK_I2S2_SYNC, .present = true },\n\t[tegra_clk_i2s3_sync] = { .dt_id = TEGRA124_CLK_I2S3_SYNC, .present = true },\n\t[tegra_clk_i2s4_sync] = { .dt_id = TEGRA124_CLK_I2S4_SYNC, .present = true },\n\t[tegra_clk_vimclk_sync] = { .dt_id = TEGRA124_CLK_VIMCLK_SYNC, .present = true },\n\t[tegra_clk_audio0] = { .dt_id = TEGRA124_CLK_AUDIO0, .present = true },\n\t[tegra_clk_audio1] = { .dt_id = TEGRA124_CLK_AUDIO1, .present = true },\n\t[tegra_clk_audio2] = { .dt_id = TEGRA124_CLK_AUDIO2, .present = true },\n\t[tegra_clk_audio3] = { .dt_id = TEGRA124_CLK_AUDIO3, .present = true },\n\t[tegra_clk_audio4] = { .dt_id = TEGRA124_CLK_AUDIO4, .present = true },\n\t[tegra_clk_spdif] = { .dt_id = TEGRA124_CLK_SPDIF, .present = true },\n\t[tegra_clk_xusb_host_src] = { .dt_id = TEGRA124_CLK_XUSB_HOST_SRC, .present = true },\n\t[tegra_clk_xusb_falcon_src] = { .dt_id = TEGRA124_CLK_XUSB_FALCON_SRC, .present = true },\n\t[tegra_clk_xusb_fs_src] = { .dt_id = TEGRA124_CLK_XUSB_FS_SRC, .present = true },\n\t[tegra_clk_xusb_ss_src] = { .dt_id = TEGRA124_CLK_XUSB_SS_SRC, .present = true },\n\t[tegra_clk_xusb_ss_div2] = { .dt_id = TEGRA124_CLK_XUSB_SS_DIV2, .present = true },\n\t[tegra_clk_xusb_dev_src] = { .dt_id = TEGRA124_CLK_XUSB_DEV_SRC, .present = true },\n\t[tegra_clk_xusb_dev] = { .dt_id = TEGRA124_CLK_XUSB_DEV, .present = true },\n\t[tegra_clk_xusb_hs_src] = { .dt_id = TEGRA124_CLK_XUSB_HS_SRC, .present = true },\n\t[tegra_clk_sclk] = { .dt_id = TEGRA124_CLK_SCLK, .present = true },\n\t[tegra_clk_hclk] = { .dt_id = TEGRA124_CLK_HCLK, .present = true },\n\t[tegra_clk_pclk] = { .dt_id = TEGRA124_CLK_PCLK, .present = true },\n\t[tegra_clk_cclk_g] = { .dt_id = TEGRA124_CLK_CCLK_G, .present = true },\n\t[tegra_clk_cclk_lp] = { .dt_id = TEGRA124_CLK_CCLK_LP, .present = true },\n\t[tegra_clk_dfll_ref] = { .dt_id = TEGRA124_CLK_DFLL_REF, .present = true },\n\t[tegra_clk_dfll_soc] = { .dt_id = TEGRA124_CLK_DFLL_SOC, .present = true },\n\t[tegra_clk_vi_sensor2] = { .dt_id = TEGRA124_CLK_VI_SENSOR2, .present = true },\n\t[tegra_clk_pll_p_out5] = { .dt_id = TEGRA124_CLK_PLL_P_OUT5, .present = true },\n\t[tegra_clk_pll_c4] = { .dt_id = TEGRA124_CLK_PLL_C4, .present = true },\n\t[tegra_clk_pll_dp] = { .dt_id = TEGRA124_CLK_PLL_DP, .present = true },\n\t[tegra_clk_audio0_mux] = { .dt_id = TEGRA124_CLK_AUDIO0_MUX, .present = true },\n\t[tegra_clk_audio1_mux] = { .dt_id = TEGRA124_CLK_AUDIO1_MUX, .present = true },\n\t[tegra_clk_audio2_mux] = { .dt_id = TEGRA124_CLK_AUDIO2_MUX, .present = true },\n\t[tegra_clk_audio3_mux] = { .dt_id = TEGRA124_CLK_AUDIO3_MUX, .present = true },\n\t[tegra_clk_audio4_mux] = { .dt_id = TEGRA124_CLK_AUDIO4_MUX, .present = true },\n\t[tegra_clk_spdif_mux] = { .dt_id = TEGRA124_CLK_SPDIF_MUX, .present = true },\n\t[tegra_clk_cec] = { .dt_id = TEGRA124_CLK_CEC, .present = true },\n};\n\nstatic struct tegra_devclk devclks[] __initdata = {\n\t{ .con_id = \"clk_m\", .dt_id = TEGRA124_CLK_CLK_M },\n\t{ .con_id = \"pll_ref\", .dt_id = TEGRA124_CLK_PLL_REF },\n\t{ .con_id = \"clk_32k\", .dt_id = TEGRA124_CLK_CLK_32K },\n\t{ .con_id = \"osc\", .dt_id = TEGRA124_CLK_OSC },\n\t{ .con_id = \"osc_div2\", .dt_id = TEGRA124_CLK_OSC_DIV2 },\n\t{ .con_id = \"osc_div4\", .dt_id = TEGRA124_CLK_OSC_DIV4 },\n\t{ .con_id = \"pll_c\", .dt_id = TEGRA124_CLK_PLL_C },\n\t{ .con_id = \"pll_c_out1\", .dt_id = TEGRA124_CLK_PLL_C_OUT1 },\n\t{ .con_id = \"pll_c2\", .dt_id = TEGRA124_CLK_PLL_C2 },\n\t{ .con_id = \"pll_c3\", .dt_id = TEGRA124_CLK_PLL_C3 },\n\t{ .con_id = \"pll_p\", .dt_id = TEGRA124_CLK_PLL_P },\n\t{ .con_id = \"pll_p_out1\", .dt_id = TEGRA124_CLK_PLL_P_OUT1 },\n\t{ .con_id = \"pll_p_out2\", .dt_id = TEGRA124_CLK_PLL_P_OUT2 },\n\t{ .con_id = \"pll_p_out3\", .dt_id = TEGRA124_CLK_PLL_P_OUT3 },\n\t{ .con_id = \"pll_p_out4\", .dt_id = TEGRA124_CLK_PLL_P_OUT4 },\n\t{ .con_id = \"pll_m\", .dt_id = TEGRA124_CLK_PLL_M },\n\t{ .con_id = \"pll_m_out1\", .dt_id = TEGRA124_CLK_PLL_M_OUT1 },\n\t{ .con_id = \"pll_x\", .dt_id = TEGRA124_CLK_PLL_X },\n\t{ .con_id = \"pll_x_out0\", .dt_id = TEGRA124_CLK_PLL_X_OUT0 },\n\t{ .con_id = \"pll_u\", .dt_id = TEGRA124_CLK_PLL_U },\n\t{ .con_id = \"pll_u_480M\", .dt_id = TEGRA124_CLK_PLL_U_480M },\n\t{ .con_id = \"pll_u_60M\", .dt_id = TEGRA124_CLK_PLL_U_60M },\n\t{ .con_id = \"pll_u_48M\", .dt_id = TEGRA124_CLK_PLL_U_48M },\n\t{ .con_id = \"pll_u_12M\", .dt_id = TEGRA124_CLK_PLL_U_12M },\n\t{ .con_id = \"pll_d\", .dt_id = TEGRA124_CLK_PLL_D },\n\t{ .con_id = \"pll_d_out0\", .dt_id = TEGRA124_CLK_PLL_D_OUT0 },\n\t{ .con_id = \"pll_d2\", .dt_id = TEGRA124_CLK_PLL_D2 },\n\t{ .con_id = \"pll_d2_out0\", .dt_id = TEGRA124_CLK_PLL_D2_OUT0 },\n\t{ .con_id = \"pll_a\", .dt_id = TEGRA124_CLK_PLL_A },\n\t{ .con_id = \"pll_a_out0\", .dt_id = TEGRA124_CLK_PLL_A_OUT0 },\n\t{ .con_id = \"pll_re_vco\", .dt_id = TEGRA124_CLK_PLL_RE_VCO },\n\t{ .con_id = \"pll_re_out\", .dt_id = TEGRA124_CLK_PLL_RE_OUT },\n\t{ .con_id = \"spdif_in_sync\", .dt_id = TEGRA124_CLK_SPDIF_IN_SYNC },\n\t{ .con_id = \"i2s0_sync\", .dt_id = TEGRA124_CLK_I2S0_SYNC },\n\t{ .con_id = \"i2s1_sync\", .dt_id = TEGRA124_CLK_I2S1_SYNC },\n\t{ .con_id = \"i2s2_sync\", .dt_id = TEGRA124_CLK_I2S2_SYNC },\n\t{ .con_id = \"i2s3_sync\", .dt_id = TEGRA124_CLK_I2S3_SYNC },\n\t{ .con_id = \"i2s4_sync\", .dt_id = TEGRA124_CLK_I2S4_SYNC },\n\t{ .con_id = \"vimclk_sync\", .dt_id = TEGRA124_CLK_VIMCLK_SYNC },\n\t{ .con_id = \"audio0\", .dt_id = TEGRA124_CLK_AUDIO0 },\n\t{ .con_id = \"audio1\", .dt_id = TEGRA124_CLK_AUDIO1 },\n\t{ .con_id = \"audio2\", .dt_id = TEGRA124_CLK_AUDIO2 },\n\t{ .con_id = \"audio3\", .dt_id = TEGRA124_CLK_AUDIO3 },\n\t{ .con_id = \"audio4\", .dt_id = TEGRA124_CLK_AUDIO4 },\n\t{ .con_id = \"spdif\", .dt_id = TEGRA124_CLK_SPDIF },\n\t{ .con_id = \"audio0_2x\", .dt_id = TEGRA124_CLK_AUDIO0_2X },\n\t{ .con_id = \"audio1_2x\", .dt_id = TEGRA124_CLK_AUDIO1_2X },\n\t{ .con_id = \"audio2_2x\", .dt_id = TEGRA124_CLK_AUDIO2_2X },\n\t{ .con_id = \"audio3_2x\", .dt_id = TEGRA124_CLK_AUDIO3_2X },\n\t{ .con_id = \"audio4_2x\", .dt_id = TEGRA124_CLK_AUDIO4_2X },\n\t{ .con_id = \"spdif_2x\", .dt_id = TEGRA124_CLK_SPDIF_2X },\n\t{ .con_id = \"extern1\", .dt_id = TEGRA124_CLK_EXTERN1 },\n\t{ .con_id = \"extern2\", .dt_id = TEGRA124_CLK_EXTERN2 },\n\t{ .con_id = \"extern3\", .dt_id = TEGRA124_CLK_EXTERN3 },\n\t{ .con_id = \"cclk_g\", .dt_id = TEGRA124_CLK_CCLK_G },\n\t{ .con_id = \"cclk_lp\", .dt_id = TEGRA124_CLK_CCLK_LP },\n\t{ .con_id = \"sclk\", .dt_id = TEGRA124_CLK_SCLK },\n\t{ .con_id = \"hclk\", .dt_id = TEGRA124_CLK_HCLK },\n\t{ .con_id = \"pclk\", .dt_id = TEGRA124_CLK_PCLK },\n\t{ .con_id = \"fuse\", .dt_id = TEGRA124_CLK_FUSE },\n\t{ .dev_id = \"rtc-tegra\", .dt_id = TEGRA124_CLK_RTC },\n\t{ .dev_id = \"timer\", .dt_id = TEGRA124_CLK_TIMER },\n\t{ .con_id = \"hda\", .dt_id = TEGRA124_CLK_HDA },\n\t{ .con_id = \"hda2codec_2x\", .dt_id = TEGRA124_CLK_HDA2CODEC_2X },\n\t{ .con_id = \"hda2hdmi\", .dt_id = TEGRA124_CLK_HDA2HDMI },\n};\n\nstatic const char * const sor0_parents[] = {\n\t\"pll_p_out0\", \"pll_m_out0\", \"pll_d_out0\", \"pll_a_out0\", \"pll_c_out0\",\n\t\"pll_d2_out0\", \"clk_m\",\n};\n\nstatic const char * const sor0_out_parents[] = {\n\t\"clk_m\", \"sor0_pad_clkout\",\n};\n\nstatic struct tegra_periph_init_data tegra124_periph[] = {\n\tTEGRA_INIT_DATA_TABLE(\"sor0\", NULL, NULL, sor0_parents,\n\t\t\t      CLK_SOURCE_SOR0, 29, 0x7, 0, 0, 0, 0,\n\t\t\t      0, 182, 0, tegra_clk_sor0, NULL, 0,\n\t\t\t      &sor0_lock),\n\tTEGRA_INIT_DATA_TABLE(\"sor0_out\", NULL, NULL, sor0_out_parents,\n\t\t\t      CLK_SOURCE_SOR0, 14, 0x1, 0, 0, 0, 0,\n\t\t\t      0, 0, TEGRA_PERIPH_NO_GATE, tegra_clk_sor0_out,\n\t\t\t      NULL, 0, &sor0_lock),\n};\n\nstatic struct clk **clks;\n\nstatic __init void tegra124_periph_clk_init(void __iomem *clk_base,\n\t\t\t\t\t    void __iomem *pmc_base)\n{\n\tstruct clk *clk;\n\tunsigned int i;\n\n\t \n\tclk = clk_register_fixed_factor(NULL, \"xusb_ss_div2\", \"xusb_ss_src\", 0,\n\t\t\t\t\t1, 2);\n\tclks[TEGRA124_CLK_XUSB_SS_DIV2] = clk;\n\n\tclk = tegra_clk_register_periph_fixed(\"dpaux\", \"pll_p\", 0, clk_base,\n\t\t\t\t\t      1, 17, 181);\n\tclks[TEGRA124_CLK_DPAUX] = clk;\n\n\tclk = clk_register_gate(NULL, \"pll_d_dsi_out\", \"pll_d_out0\", 0,\n\t\t\t\tclk_base + PLLD_MISC, 30, 0, &pll_d_lock);\n\tclks[TEGRA124_CLK_PLL_D_DSI_OUT] = clk;\n\n\tclk = tegra_clk_register_periph_gate(\"dsia\", \"pll_d_dsi_out\", 0,\n\t\t\t\t\t     clk_base, 0, 48,\n\t\t\t\t\t     periph_clk_enb_refcnt);\n\tclks[TEGRA124_CLK_DSIA] = clk;\n\n\tclk = tegra_clk_register_periph_gate(\"dsib\", \"pll_d_dsi_out\", 0,\n\t\t\t\t\t     clk_base, 0, 82,\n\t\t\t\t\t     periph_clk_enb_refcnt);\n\tclks[TEGRA124_CLK_DSIB] = clk;\n\n\tclk = tegra_clk_register_mc(\"mc\", \"emc\", clk_base + CLK_SOURCE_EMC,\n\t\t\t\t    &emc_lock);\n\tclks[TEGRA124_CLK_MC] = clk;\n\n\t \n\tclk = clk_register_gate(NULL, \"cml0\", \"pll_e\", 0, clk_base + PLLE_AUX,\n\t\t\t\t0, 0, &pll_e_lock);\n\tclk_register_clkdev(clk, \"cml0\", NULL);\n\tclks[TEGRA124_CLK_CML0] = clk;\n\n\t \n\tclk = clk_register_gate(NULL, \"cml1\", \"pll_e\", 0, clk_base + PLLE_AUX,\n\t\t\t\t1, 0, &pll_e_lock);\n\tclk_register_clkdev(clk, \"cml1\", NULL);\n\tclks[TEGRA124_CLK_CML1] = clk;\n\n\tfor (i = 0; i < ARRAY_SIZE(tegra124_periph); i++) {\n\t\tstruct tegra_periph_init_data *init = &tegra124_periph[i];\n\t\tstruct clk **clkp;\n\n\t\tclkp = tegra_lookup_dt_id(init->clk_id, tegra124_clks);\n\t\tif (!clkp) {\n\t\t\tpr_warn(\"clock %u not found\\n\", init->clk_id);\n\t\t\tcontinue;\n\t\t}\n\n\t\tclk = tegra_clk_register_periph_data(clk_base, init);\n\t\t*clkp = clk;\n\t}\n\n\ttegra_periph_clk_init(clk_base, pmc_base, tegra124_clks, &pll_p_params);\n}\n\nstatic void __init tegra124_pll_init(void __iomem *clk_base,\n\t\t\t\t     void __iomem *pmc)\n{\n\tstruct clk *clk;\n\n\t \n\tclk = tegra_clk_register_pllxc(\"pll_c\", \"pll_ref\", clk_base,\n\t\t\tpmc, 0, &pll_c_params, NULL);\n\tclk_register_clkdev(clk, \"pll_c\", NULL);\n\tclks[TEGRA124_CLK_PLL_C] = clk;\n\n\t \n\tclk = tegra_clk_register_divider(\"pll_c_out1_div\", \"pll_c\",\n\t\t\tclk_base + PLLC_OUT, 0, TEGRA_DIVIDER_ROUND_UP,\n\t\t\t8, 8, 1, NULL);\n\tclk = tegra_clk_register_pll_out(\"pll_c_out1\", \"pll_c_out1_div\",\n\t\t\t\tclk_base + PLLC_OUT, 1, 0,\n\t\t\t\tCLK_SET_RATE_PARENT, 0, NULL);\n\tclk_register_clkdev(clk, \"pll_c_out1\", NULL);\n\tclks[TEGRA124_CLK_PLL_C_OUT1] = clk;\n\n\t \n\tclk = clk_register_fixed_factor(NULL, \"pll_c_ud\", \"pll_c\",\n\t\t\t\t\tCLK_SET_RATE_PARENT, 1, 1);\n\tclk_register_clkdev(clk, \"pll_c_ud\", NULL);\n\tclks[TEGRA124_CLK_PLL_C_UD] = clk;\n\n\t \n\tclk = tegra_clk_register_pllc(\"pll_c2\", \"pll_ref\", clk_base, pmc, 0,\n\t\t\t     &pll_c2_params, NULL);\n\tclk_register_clkdev(clk, \"pll_c2\", NULL);\n\tclks[TEGRA124_CLK_PLL_C2] = clk;\n\n\t \n\tclk = tegra_clk_register_pllc(\"pll_c3\", \"pll_ref\", clk_base, pmc, 0,\n\t\t\t     &pll_c3_params, NULL);\n\tclk_register_clkdev(clk, \"pll_c3\", NULL);\n\tclks[TEGRA124_CLK_PLL_C3] = clk;\n\n\t \n\tclk = tegra_clk_register_pllm(\"pll_m\", \"pll_ref\", clk_base, pmc,\n\t\t\t     CLK_SET_RATE_GATE, &pll_m_params, NULL);\n\tclk_register_clkdev(clk, \"pll_m\", NULL);\n\tclks[TEGRA124_CLK_PLL_M] = clk;\n\n\t \n\tclk = tegra_clk_register_divider(\"pll_m_out1_div\", \"pll_m\",\n\t\t\t\tclk_base + PLLM_OUT, 0, TEGRA_DIVIDER_ROUND_UP,\n\t\t\t\t8, 8, 1, NULL);\n\tclk = tegra_clk_register_pll_out(\"pll_m_out1\", \"pll_m_out1_div\",\n\t\t\t\tclk_base + PLLM_OUT, 1, 0,\n\t\t\t\tCLK_SET_RATE_PARENT, 0, NULL);\n\tclk_register_clkdev(clk, \"pll_m_out1\", NULL);\n\tclks[TEGRA124_CLK_PLL_M_OUT1] = clk;\n\n\t \n\tclk = clk_register_fixed_factor(NULL, \"pll_m_ud\", \"pll_m\",\n\t\t\t\t\tCLK_SET_RATE_PARENT, 1, 1);\n\tclk_register_clkdev(clk, \"pll_m_ud\", NULL);\n\tclks[TEGRA124_CLK_PLL_M_UD] = clk;\n\n\t \n\tclk = tegra_clk_register_pllu_tegra114(\"pll_u\", \"pll_ref\", clk_base, 0,\n\t\t\t\t\t       &pll_u_params, &pll_u_lock);\n\tclk_register_clkdev(clk, \"pll_u\", NULL);\n\tclks[TEGRA124_CLK_PLL_U] = clk;\n\n\t \n\tclk = clk_register_gate(NULL, \"pll_u_480M\", \"pll_u\",\n\t\t\t\tCLK_SET_RATE_PARENT, clk_base + PLLU_BASE,\n\t\t\t\t22, 0, &pll_u_lock);\n\tclk_register_clkdev(clk, \"pll_u_480M\", NULL);\n\tclks[TEGRA124_CLK_PLL_U_480M] = clk;\n\n\t \n\tclk = clk_register_fixed_factor(NULL, \"pll_u_60M\", \"pll_u\",\n\t\t\t\t\tCLK_SET_RATE_PARENT, 1, 8);\n\tclk_register_clkdev(clk, \"pll_u_60M\", NULL);\n\tclks[TEGRA124_CLK_PLL_U_60M] = clk;\n\n\t \n\tclk = clk_register_fixed_factor(NULL, \"pll_u_48M\", \"pll_u\",\n\t\t\t\t\tCLK_SET_RATE_PARENT, 1, 10);\n\tclk_register_clkdev(clk, \"pll_u_48M\", NULL);\n\tclks[TEGRA124_CLK_PLL_U_48M] = clk;\n\n\t \n\tclk = clk_register_fixed_factor(NULL, \"pll_u_12M\", \"pll_u\",\n\t\t\t\t\tCLK_SET_RATE_PARENT, 1, 40);\n\tclk_register_clkdev(clk, \"pll_u_12M\", NULL);\n\tclks[TEGRA124_CLK_PLL_U_12M] = clk;\n\n\t \n\tclk = tegra_clk_register_pll(\"pll_d\", \"pll_ref\", clk_base, pmc, 0,\n\t\t\t    &pll_d_params, &pll_d_lock);\n\tclk_register_clkdev(clk, \"pll_d\", NULL);\n\tclks[TEGRA124_CLK_PLL_D] = clk;\n\n\t \n\tclk = clk_register_fixed_factor(NULL, \"pll_d_out0\", \"pll_d\",\n\t\t\t\t\tCLK_SET_RATE_PARENT, 1, 2);\n\tclk_register_clkdev(clk, \"pll_d_out0\", NULL);\n\tclks[TEGRA124_CLK_PLL_D_OUT0] = clk;\n\n\t \n\tclk = tegra_clk_register_pllre(\"pll_re_vco\", \"pll_ref\", clk_base, pmc,\n\t\t\t     0, &pll_re_vco_params, &pll_re_lock, pll_ref_freq);\n\tclk_register_clkdev(clk, \"pll_re_vco\", NULL);\n\tclks[TEGRA124_CLK_PLL_RE_VCO] = clk;\n\n\tclk = clk_register_divider_table(NULL, \"pll_re_out\", \"pll_re_vco\", 0,\n\t\t\t\t\t clk_base + PLLRE_BASE, 16, 4, 0,\n\t\t\t\t\t pll_re_div_table, &pll_re_lock);\n\tclk_register_clkdev(clk, \"pll_re_out\", NULL);\n\tclks[TEGRA124_CLK_PLL_RE_OUT] = clk;\n\n\t \n\tclk = tegra_clk_register_plle_tegra114(\"pll_e\", \"pll_ref\",\n\t\t\t\t      clk_base, 0, &pll_e_params, NULL);\n\tclk_register_clkdev(clk, \"pll_e\", NULL);\n\tclks[TEGRA124_CLK_PLL_E] = clk;\n\n\t \n\tclk = tegra_clk_register_pllss(\"pll_c4\", \"pll_ref\", clk_base, 0,\n\t\t\t\t\t&pll_c4_params, NULL);\n\tclk_register_clkdev(clk, \"pll_c4\", NULL);\n\tclks[TEGRA124_CLK_PLL_C4] = clk;\n\n\t \n\tclk = tegra_clk_register_pllss(\"pll_dp\", \"pll_ref\", clk_base, 0,\n\t\t\t\t\t&pll_dp_params, NULL);\n\tclk_register_clkdev(clk, \"pll_dp\", NULL);\n\tclks[TEGRA124_CLK_PLL_DP] = clk;\n\n\t \n\tclk = tegra_clk_register_pllss(\"pll_d2\", \"pll_ref\", clk_base, 0,\n\t\t\t\t\t&tegra124_pll_d2_params, NULL);\n\tclk_register_clkdev(clk, \"pll_d2\", NULL);\n\tclks[TEGRA124_CLK_PLL_D2] = clk;\n\n\t \n\tclk = clk_register_fixed_factor(NULL, \"pll_d2_out0\", \"pll_d2\",\n\t\t\t\t\tCLK_SET_RATE_PARENT, 1, 1);\n\tclk_register_clkdev(clk, \"pll_d2_out0\", NULL);\n\tclks[TEGRA124_CLK_PLL_D2_OUT0] = clk;\n\n}\n\n \nstatic void tegra124_wait_cpu_in_reset(u32 cpu)\n{\n\tunsigned int reg;\n\n\tdo {\n\t\treg = readl(clk_base + CLK_RST_CONTROLLER_CPU_CMPLX_STATUS);\n\t\tcpu_relax();\n\t} while (!(reg & (1 << cpu)));   \n}\n\nstatic void tegra124_disable_cpu_clock(u32 cpu)\n{\n\t \n}\n\n#ifdef CONFIG_PM_SLEEP\nstatic void tegra124_cpu_clock_suspend(void)\n{\n\t \n\ttegra124_cpu_clk_sctx.clk_csite_src =\n\t\t\t\treadl(clk_base + CLK_SOURCE_CSITE);\n\twritel(3 << 30, clk_base + CLK_SOURCE_CSITE);\n\n\ttegra124_cpu_clk_sctx.cclkg_burst =\n\t\t\t\treadl(clk_base + CCLKG_BURST_POLICY);\n\ttegra124_cpu_clk_sctx.cclkg_divider =\n\t\t\t\treadl(clk_base + CCLKG_BURST_POLICY + 4);\n}\n\nstatic void tegra124_cpu_clock_resume(void)\n{\n\twritel(tegra124_cpu_clk_sctx.clk_csite_src,\n\t\t\t\tclk_base + CLK_SOURCE_CSITE);\n\n\twritel(tegra124_cpu_clk_sctx.cclkg_burst,\n\t\t\t\t\tclk_base + CCLKG_BURST_POLICY);\n\twritel(tegra124_cpu_clk_sctx.cclkg_divider,\n\t\t\t\t\tclk_base + CCLKG_BURST_POLICY + 4);\n}\n#endif\n\nstatic struct tegra_cpu_car_ops tegra124_cpu_car_ops = {\n\t.wait_for_reset\t= tegra124_wait_cpu_in_reset,\n\t.disable_clock\t= tegra124_disable_cpu_clock,\n#ifdef CONFIG_PM_SLEEP\n\t.suspend\t= tegra124_cpu_clock_suspend,\n\t.resume\t\t= tegra124_cpu_clock_resume,\n#endif\n};\n\nstatic const struct of_device_id pmc_match[] __initconst = {\n\t{ .compatible = \"nvidia,tegra124-pmc\" },\n\t{ },\n};\n\nstatic struct tegra_clk_init_table common_init_table[] __initdata = {\n\t{ TEGRA124_CLK_UARTA, TEGRA124_CLK_PLL_P, 408000000, 0 },\n\t{ TEGRA124_CLK_UARTB, TEGRA124_CLK_PLL_P, 408000000, 0 },\n\t{ TEGRA124_CLK_UARTC, TEGRA124_CLK_PLL_P, 408000000, 0 },\n\t{ TEGRA124_CLK_UARTD, TEGRA124_CLK_PLL_P, 408000000, 0 },\n\t{ TEGRA124_CLK_PLL_A, TEGRA124_CLK_CLK_MAX, 282240000, 0 },\n\t{ TEGRA124_CLK_PLL_A_OUT0, TEGRA124_CLK_CLK_MAX, 11289600, 0 },\n\t{ TEGRA124_CLK_I2S0, TEGRA124_CLK_PLL_A_OUT0, 11289600, 0 },\n\t{ TEGRA124_CLK_I2S1, TEGRA124_CLK_PLL_A_OUT0, 11289600, 0 },\n\t{ TEGRA124_CLK_I2S2, TEGRA124_CLK_PLL_A_OUT0, 11289600, 0 },\n\t{ TEGRA124_CLK_I2S3, TEGRA124_CLK_PLL_A_OUT0, 11289600, 0 },\n\t{ TEGRA124_CLK_I2S4, TEGRA124_CLK_PLL_A_OUT0, 11289600, 0 },\n\t{ TEGRA124_CLK_VDE, TEGRA124_CLK_PLL_C3, 600000000, 0 },\n\t{ TEGRA124_CLK_HOST1X, TEGRA124_CLK_PLL_P, 136000000, 1 },\n\t{ TEGRA124_CLK_DSIALP, TEGRA124_CLK_PLL_P, 68000000, 0 },\n\t{ TEGRA124_CLK_DSIBLP, TEGRA124_CLK_PLL_P, 68000000, 0 },\n\t{ TEGRA124_CLK_SCLK, TEGRA124_CLK_PLL_P_OUT2, 102000000, 0 },\n\t{ TEGRA124_CLK_DFLL_SOC, TEGRA124_CLK_PLL_P, 51000000, 1 },\n\t{ TEGRA124_CLK_DFLL_REF, TEGRA124_CLK_PLL_P, 51000000, 1 },\n\t{ TEGRA124_CLK_PLL_C, TEGRA124_CLK_CLK_MAX, 768000000, 0 },\n\t{ TEGRA124_CLK_PLL_C_OUT1, TEGRA124_CLK_CLK_MAX, 100000000, 0 },\n\t{ TEGRA124_CLK_SBC4, TEGRA124_CLK_PLL_P, 12000000, 1 },\n\t{ TEGRA124_CLK_TSEC, TEGRA124_CLK_PLL_C3, 0, 0 },\n\t{ TEGRA124_CLK_MSENC, TEGRA124_CLK_PLL_C3, 0, 0 },\n\t{ TEGRA124_CLK_PLL_RE_VCO, TEGRA124_CLK_CLK_MAX, 672000000, 0 },\n\t{ TEGRA124_CLK_XUSB_SS_SRC, TEGRA124_CLK_PLL_U_480M, 120000000, 0 },\n\t{ TEGRA124_CLK_XUSB_FS_SRC, TEGRA124_CLK_PLL_U_48M, 48000000, 0 },\n\t{ TEGRA124_CLK_XUSB_HS_SRC, TEGRA124_CLK_PLL_U_60M, 60000000, 0 },\n\t{ TEGRA124_CLK_XUSB_FALCON_SRC, TEGRA124_CLK_PLL_RE_OUT, 224000000, 0 },\n\t{ TEGRA124_CLK_XUSB_HOST_SRC, TEGRA124_CLK_PLL_RE_OUT, 112000000, 0 },\n\t{ TEGRA124_CLK_SATA, TEGRA124_CLK_PLL_P, 104000000, 0 },\n\t{ TEGRA124_CLK_SATA_OOB, TEGRA124_CLK_PLL_P, 204000000, 0 },\n\t{ TEGRA124_CLK_MSELECT, TEGRA124_CLK_CLK_MAX, 0, 1 },\n\t{ TEGRA124_CLK_CSITE, TEGRA124_CLK_CLK_MAX, 0, 1 },\n\t{ TEGRA124_CLK_TSENSOR, TEGRA124_CLK_CLK_M, 400000, 0 },\n\t{ TEGRA124_CLK_VIC03, TEGRA124_CLK_PLL_C3, 0, 0 },\n\t{ TEGRA124_CLK_SPDIF_IN_SYNC, TEGRA124_CLK_CLK_MAX, 24576000, 0 },\n\t{ TEGRA124_CLK_I2S0_SYNC, TEGRA124_CLK_CLK_MAX, 24576000, 0 },\n\t{ TEGRA124_CLK_I2S1_SYNC, TEGRA124_CLK_CLK_MAX, 24576000, 0 },\n\t{ TEGRA124_CLK_I2S2_SYNC, TEGRA124_CLK_CLK_MAX, 24576000, 0 },\n\t{ TEGRA124_CLK_I2S3_SYNC, TEGRA124_CLK_CLK_MAX, 24576000, 0 },\n\t{ TEGRA124_CLK_I2S4_SYNC, TEGRA124_CLK_CLK_MAX, 24576000, 0 },\n\t{ TEGRA124_CLK_VIMCLK_SYNC, TEGRA124_CLK_CLK_MAX, 24576000, 0 },\n\t{ TEGRA124_CLK_PWM, TEGRA124_CLK_PLL_P, 408000000, 0 },\n\t \n\t{ TEGRA124_CLK_CLK_MAX, TEGRA124_CLK_CLK_MAX, 0, 0 },\n};\n\nstatic struct tegra_clk_init_table tegra124_init_table[] __initdata = {\n\t{ TEGRA124_CLK_SOC_THERM, TEGRA124_CLK_PLL_P, 51000000, 0 },\n\t{ TEGRA124_CLK_CCLK_G, TEGRA124_CLK_CLK_MAX, 0, 1 },\n\t{ TEGRA124_CLK_HDA, TEGRA124_CLK_PLL_P, 102000000, 0 },\n\t{ TEGRA124_CLK_HDA2CODEC_2X, TEGRA124_CLK_PLL_P, 48000000, 0 },\n\t \n\t{ TEGRA124_CLK_CLK_MAX, TEGRA124_CLK_CLK_MAX, 0, 0 },\n};\n\n \nstatic struct tegra_clk_init_table tegra132_init_table[] __initdata = {\n\t{ TEGRA124_CLK_SOC_THERM, TEGRA124_CLK_PLL_P, 51000000, 1 },\n\t \n\t{ TEGRA124_CLK_CLK_MAX, TEGRA124_CLK_CLK_MAX, 0, 0 },\n};\n\nstatic struct tegra_audio_clk_info tegra124_audio_plls[] = {\n\t{ \"pll_a\", &pll_a_params, tegra_clk_pll_a, \"pll_p_out1\" },\n};\n\n \nstatic void __init tegra124_clock_apply_init_table(void)\n{\n\ttegra_init_from_table(common_init_table, clks, TEGRA124_CLK_CLK_MAX);\n\ttegra_init_from_table(tegra124_init_table, clks, TEGRA124_CLK_CLK_MAX);\n}\n\n \nstatic void tegra124_car_barrier(void)\n{\n\treadl_relaxed(clk_base + RST_DFLL_DVCO);\n}\n\n \nstatic void tegra124_clock_assert_dfll_dvco_reset(void)\n{\n\tu32 v;\n\n\tv = readl_relaxed(clk_base + RST_DFLL_DVCO);\n\tv |= (1 << DVFS_DFLL_RESET_SHIFT);\n\twritel_relaxed(v, clk_base + RST_DFLL_DVCO);\n\ttegra124_car_barrier();\n}\n\n \nstatic void tegra124_clock_deassert_dfll_dvco_reset(void)\n{\n\tu32 v;\n\n\tv = readl_relaxed(clk_base + RST_DFLL_DVCO);\n\tv &= ~(1 << DVFS_DFLL_RESET_SHIFT);\n\twritel_relaxed(v, clk_base + RST_DFLL_DVCO);\n\ttegra124_car_barrier();\n}\n\nstatic int tegra124_reset_assert(unsigned long id)\n{\n\tif (id == TEGRA124_RST_DFLL_DVCO)\n\t\ttegra124_clock_assert_dfll_dvco_reset();\n\telse\n\t\treturn -EINVAL;\n\n\treturn 0;\n}\n\nstatic int tegra124_reset_deassert(unsigned long id)\n{\n\tif (id == TEGRA124_RST_DFLL_DVCO)\n\t\ttegra124_clock_deassert_dfll_dvco_reset();\n\telse\n\t\treturn -EINVAL;\n\n\treturn 0;\n}\n\n \nstatic void __init tegra132_clock_apply_init_table(void)\n{\n\ttegra_init_from_table(common_init_table, clks, TEGRA124_CLK_CLK_MAX);\n\ttegra_init_from_table(tegra132_init_table, clks, TEGRA124_CLK_CLK_MAX);\n}\n\n \nstatic void __init tegra124_132_clock_init_pre(struct device_node *np)\n{\n\tstruct device_node *node;\n\tu32 plld_base;\n\n\tclk_base = of_iomap(np, 0);\n\tif (!clk_base) {\n\t\tpr_err(\"ioremap tegra124/tegra132 CAR failed\\n\");\n\t\treturn;\n\t}\n\n\tnode = of_find_matching_node(NULL, pmc_match);\n\tif (!node) {\n\t\tpr_err(\"Failed to find pmc node\\n\");\n\t\tWARN_ON(1);\n\t\treturn;\n\t}\n\n\tpmc_base = of_iomap(node, 0);\n\tof_node_put(node);\n\tif (!pmc_base) {\n\t\tpr_err(\"Can't map pmc registers\\n\");\n\t\tWARN_ON(1);\n\t\treturn;\n\t}\n\n\tclks = tegra_clk_init(clk_base, TEGRA124_CLK_CLK_MAX,\n\t\t\t      TEGRA124_CAR_BANK_COUNT);\n\tif (!clks)\n\t\treturn;\n\n\tif (tegra_osc_clk_init(clk_base, tegra124_clks, tegra124_input_freq,\n\t\t\t       ARRAY_SIZE(tegra124_input_freq), 1, &osc_freq,\n\t\t\t       &pll_ref_freq) < 0)\n\t\treturn;\n\n\ttegra_fixed_clk_init(tegra124_clks);\n\ttegra124_pll_init(clk_base, pmc_base);\n\ttegra124_periph_clk_init(clk_base, pmc_base);\n\ttegra_audio_clk_init(clk_base, pmc_base, tegra124_clks,\n\t\t\t     tegra124_audio_plls,\n\t\t\t     ARRAY_SIZE(tegra124_audio_plls), 24576000);\n\n\t \n\tplld_base = readl(clk_base + PLLD_BASE);\n\tplld_base &= ~BIT(25);\n\twritel(plld_base, clk_base + PLLD_BASE);\n}\n\nstatic struct clk *tegra124_clk_src_onecell_get(struct of_phandle_args *clkspec,\n\t\t\t\t\t\tvoid *data)\n{\n\tstruct clk_hw *hw;\n\tstruct clk *clk;\n\n\tclk = of_clk_src_onecell_get(clkspec, data);\n\tif (IS_ERR(clk))\n\t\treturn clk;\n\n\thw = __clk_get_hw(clk);\n\n\tif (clkspec->args[0] == TEGRA124_CLK_EMC) {\n\t\tif (!tegra124_clk_emc_driver_available(hw))\n\t\t\treturn ERR_PTR(-EPROBE_DEFER);\n\t}\n\n\treturn clk;\n}\n\n \nstatic void __init tegra124_132_clock_init_post(struct device_node *np)\n{\n\ttegra_super_clk_gen4_init(clk_base, pmc_base, tegra124_clks,\n\t\t\t\t  &pll_x_params);\n\ttegra_init_special_resets(1, tegra124_reset_assert,\n\t\t\t\t  tegra124_reset_deassert);\n\ttegra_add_of_provider(np, tegra124_clk_src_onecell_get);\n\n\tclks[TEGRA124_CLK_EMC] = tegra124_clk_register_emc(clk_base, np,\n\t\t\t\t\t\t\t   &emc_lock);\n\n\ttegra_register_devclks(devclks, ARRAY_SIZE(devclks));\n\n\ttegra_cpu_car_ops = &tegra124_cpu_car_ops;\n}\n\n \nstatic void __init tegra124_clock_init(struct device_node *np)\n{\n\ttegra124_132_clock_init_pre(np);\n\ttegra_clk_apply_init_table = tegra124_clock_apply_init_table;\n\ttegra124_132_clock_init_post(np);\n}\n\n \nstatic void __init tegra132_clock_init(struct device_node *np)\n{\n\ttegra124_132_clock_init_pre(np);\n\n\t \n\ttegra124_clks[tegra_clk_cclk_g].present = false;\n\ttegra124_clks[tegra_clk_cclk_lp].present = false;\n\ttegra124_clks[tegra_clk_pll_x].present = false;\n\ttegra124_clks[tegra_clk_pll_x_out0].present = false;\n\n\ttegra_clk_apply_init_table = tegra132_clock_apply_init_table;\n\ttegra124_132_clock_init_post(np);\n}\nCLK_OF_DECLARE(tegra124, \"nvidia,tegra124-car\", tegra124_clock_init);\nCLK_OF_DECLARE(tegra132, \"nvidia,tegra132-car\", tegra132_clock_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}