# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_34_segment.srcs/sources_1/new/display_34.vhd"
vhdl xil_defaultlib  "../../../project_34_segment.srcs/sources_1/new/nombres.vhd"
vhdl xil_defaultlib  "../../../project_34_segment.srcs/sources_1/new/segment_decoder_34.vhd"
vhdl xil_defaultlib  "../../../project_34_segment.srcs/sources_1/new/test_imp.vhd"
vhdl xil_defaultlib  "../../../project_34_segment.srcs/sim_1/new/test_imp_sim.vhd"

# Do not sort compile order
nosort
