rst_ddr4_0_300M.vhd,vhdl,xil_defaultlib,../../../../Axi_DDR_project.srcs/sources_1/ip/rst_ddr4_0_300M/sim/rst_ddr4_0_300M.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
