# 默认硬件配置 —— 当前 8-core digital SRAM CIM 模板
#
# MIREDO HardwareSpec 的默认值；MIREDO 和 baseline 都从这里派生硬件实例。
# 换技术节点或换硬件：直接修改下方 _DEFAULT_SPEC_DICT 字段
# （memory r_cost/w_cost/leakage 需重新跑 CACTI 填入）。
#
# 能耗源：memory r_cost / w_cost / leakage_per_cycle_nJ 全部由
# utils/Cacti_wrapper/ 下本地 CACTI 7.0 在 tech_node = 28nm（→ CACTI 32nm anchor
# × 0.81 电压平方缩放）一次性跑出；Sensitivity 变体经 Evaluation/common/
# HardwareVariants.py 重算，走同一条 CACTI 路径，不引入第二 tech node。

from __future__ import annotations

from Architecture.HardwareSpec import HardwareSpec


_DEFAULT_SPEC_DICT = {
    "cores": 8,
    "cycle_time_ns": None,
    "leakage_per_cycle_nJ": 0.09727659377110834,
    "macro": {
        "dimX": 32,
        "dimY": 16,
        "compartment_depth": 8,
        "input_bit_per_cycle": 1,
        "precision": {"I": 8, "W": 8, "psum": 16, "O_final": 8},
        "logic_energies_pJ": {
            "mult_1b": 0.0002835,
            "adder_1b": 0.003401999999999999,
            "reg_1b": 0.0017009999999999996,
        },
        "tech_params": {
            "tech_node": 0.028,
            "vdd": 0.9,
            "nd2_cap": 0.0007,
            "xor2_cap": 0.0010499999999999997,
            "dff_cap": 0.0020999999999999994,
            "nd2_area": 6.14e-07,
            "xor2_area": 1.4736e-06,
            "dff_area": 3.6840000000000002e-06,
            "nd2_dly": 0.0478,
            "xor2_dly": 0.11472,
        },
        "spatial_axes": [
            {
                "name": "cores",
                "size": 8,
                "allowed_loops": ["P", "Q", "K", "G"],
                "source_memory_per_operand": {
                    "I": "Global_buffer",
                    "W": "Global_buffer",
                    "O": "Global_buffer",
                },
            },
            {
                "name": "dimX",
                "size": 32,
                "allowed_loops": ["R", "S", "C"],
                "source_memory_per_operand": {
                    "I": "Input_buffer",
                    "W": "Global_buffer",
                    "O": "OReg",
                },
            },
            {
                "name": "dimY",
                "size": 16,
                "allowed_loops": ["K"],
                "source_memory_per_operand": {
                    "I": "IReg",
                    "W": "Global_buffer",
                    "O": "Output_buffer",
                },
            },
        ],
    },
    "memory_hierarchy": [
        {
            "name": "Dram",
            "size_bits": 8589934592,
            "replication": "shared_all_cores",
            "r_bw_bits_per_cycle": 64,
            "w_bw_bits_per_cycle": 64,
            "r_cost_per_bit_pJ": 7.91,
            "w_cost_per_bit_pJ": 7.91,
            "operands": ["I", "W", "O"],
            "served_dimensions_zigzag": "all",
            "area_mm2": 0.0,
            "r_latency_cycles": 1,
            "w_latency_cycles": 1,
            "ports": {"r": 0, "w": 0, "rw": 1},
            "min_r_granularity_bits": 4,
            "min_w_granularity_bits": 4,
        },
        {
            "name": "Global_buffer",
            "size_bits": 2097152,
            "replication": "shared_all_cores",
            "r_bw_bits_per_cycle": 128,
            "w_bw_bits_per_cycle": 128,
            "r_cost_per_bit_pJ": 0.197874140625,
            "w_cost_per_bit_pJ": 0.14280603750000004,
            "operands": ["I", "W", "O"],
            "served_dimensions_zigzag": "all",
            "area_mm2": 0.8022823,
            "r_latency_cycles": 1,
            "w_latency_cycles": 1,
            "ports": {"r": 0, "w": 0, "rw": 1},
            "min_r_granularity_bits": 8,
            "min_w_granularity_bits": 8,
        },
        {
            "name": "Output_buffer",
            "size_bits": 16384,
            "replication": "per_core",
            "r_bw_bits_per_cycle": 128,
            "w_bw_bits_per_cycle": 128,
            "r_cost_per_bit_pJ": 0.01083506625,
            "w_cost_per_bit_pJ": 0.0220722215625,
            "operands": ["O"],
            "served_dimensions_zigzag": [[0, 1, 0], [1, 0, 0]],
            "area_mm2": 0.0068512,
            "r_latency_cycles": 1,
            "w_latency_cycles": 1,
            "ports": {"r": 0, "w": 0, "rw": 1},
            "min_r_granularity_bits": 8,
            "min_w_granularity_bits": 8,
        },
        {
            "name": "Input_buffer",
            "size_bits": 16384,
            "replication": "per_core",
            "r_bw_bits_per_cycle": 128,
            "w_bw_bits_per_cycle": 128,
            "r_cost_per_bit_pJ": 0.01083506625,
            "w_cost_per_bit_pJ": 0.0220722215625,
            "operands": ["I"],
            "served_dimensions_zigzag": [[0, 1, 0], [1, 0, 0]],
            "area_mm2": 0.0068512,
            "r_latency_cycles": 1,
            "w_latency_cycles": 1,
            "ports": {"r": 0, "w": 0, "rw": 1},
            "min_r_granularity_bits": 8,
            "min_w_granularity_bits": 8,
        },
        {
            "name": "OReg",
            "size_bits": 16,
            "replication": "per_core",
            "r_bw_bits_per_cycle": 16,
            "w_bw_bits_per_cycle": 16,
            "r_cost_per_bit_pJ": 0.0,
            "w_cost_per_bit_pJ": 0.0017009999999999996,
            "operands": ["O"],
            "served_dimensions_zigzag": [[0, 1, 0]],
            "area_mm2": 5.8944000000000003e-05,
            "r_latency_cycles": 1,
            "w_latency_cycles": 1,
            "ports": {"r": 0, "w": 0, "rw": 1},
            "min_r_granularity_bits": None,
            "min_w_granularity_bits": None,
        },
        {
            "name": "IReg",
            "size_bits": 8,
            "replication": "per_core",
            "r_bw_bits_per_cycle": 8,
            "w_bw_bits_per_cycle": 8,
            "r_cost_per_bit_pJ": 0.0,
            "w_cost_per_bit_pJ": 0.0017009999999999996,
            "operands": ["I"],
            "served_dimensions_zigzag": [[1, 0, 0]],
            "area_mm2": 2.9472000000000002e-05,
            "r_latency_cycles": 1,
            "w_latency_cycles": 1,
            "ports": {"r": 0, "w": 0, "rw": 1},
            "min_r_granularity_bits": None,
            "min_w_granularity_bits": None,
        },
        {
            "name": "Macro",
            "size_bits": 64,
            "replication": "per_core",
            "r_bw_bits_per_cycle": 8,
            "w_bw_bits_per_cycle": 8,
            "r_cost_per_bit_pJ": 0.0,
            "w_cost_per_bit_pJ": 0.02575,
            "operands": ["W"],
            "served_dimensions_zigzag": [],
            "area_mm2": 0.0,
            "r_latency_cycles": 0,
            "w_latency_cycles": 0,
            "ports": {"r": 0, "w": 0, "rw": 1},
            "min_r_granularity_bits": None,
            "min_w_granularity_bits": None,
        },
    ],
    "metadata": {
        "tech_node": "28nm",
        "imc_family": "digital_SRAM_IMC",
        "notes": "8-core digital SRAM CIM, 28nm, I=W=8b, psum=16b",
    },
}


def default_spec() -> HardwareSpec:
    return HardwareSpec.from_dict(_DEFAULT_SPEC_DICT)
