==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 214.012 MB.
INFO: [HLS 200-10] Analyzing design file 'rsa.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (rsa.cpp:39:6)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file rsa.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.75 seconds. CPU system time: 1.18 seconds. Elapsed time: 11.92 seconds; current allocated memory: 218.281 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.74 seconds. CPU system time: 0.41 seconds. Elapsed time: 2.16 seconds; current allocated memory: 218.699 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 218.699 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 221.703 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 225.648 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'rsa' (rsa.cpp:31:1), detected/extracted 1 process function(s): 
	 'Block_entry45_proc2'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 250.477 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 261.504 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry45_proc2_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
WARNING: [HLS 200-880] The II Violation in module 'Block_entry45_proc2_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Block_entry45_proc2_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Block_entry45_proc2_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Block_entry45_proc2_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Block_entry45_proc2_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Block_entry45_proc2_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Block_entry45_proc2_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Block_entry45_proc2_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Block_entry45_proc2_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Block_entry45_proc2_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Block_entry45_proc2_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Block_entry45_proc2_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_12_1': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 264.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.26 seconds; current allocated memory: 271.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry45_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 271.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 272.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.02 seconds; current allocated memory: 214.289 MB.
INFO: [HLS 200-10] Analyzing design file 'rsa.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (rsa.cpp:39:6)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file rsa.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.62 seconds. CPU system time: 1.35 seconds. Elapsed time: 11.97 seconds; current allocated memory: 218.281 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.72 seconds. CPU system time: 0.4 seconds. Elapsed time: 2.11 seconds; current allocated memory: 218.695 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 218.695 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 221.691 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 225.645 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' in function 'mod_exp' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'rsa' (rsa.cpp:31:1), detected/extracted 1 process function(s): 
	 'Block_entry45_proc2'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 250.426 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 261.480 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry45_proc2_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
WARNING: [HLS 200-880] The II Violation in module 'Block_entry45_proc2_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Block_entry45_proc2_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Block_entry45_proc2_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Block_entry45_proc2_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Block_entry45_proc2_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Block_entry45_proc2_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Block_entry45_proc2_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Block_entry45_proc2_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Block_entry45_proc2_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Block_entry45_proc2_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Block_entry45_proc2_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Block_entry45_proc2_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between 'urem' operation ('urem_ln1514_1') and 'mul' operation ('ret.V').
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_12_1': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 264.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.26 seconds. CPU system time: 0 seconds. Elapsed time: 2.26 seconds; current allocated memory: 271.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry45_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 271.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 272.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./baseline/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 214.012 MB.
INFO: [HLS 200-10] Analyzing design file 'rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.17 seconds. CPU system time: 1.36 seconds. Elapsed time: 11.53 seconds; current allocated memory: 218.453 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.72 seconds. CPU system time: 0.35 seconds. Elapsed time: 2.07 seconds; current allocated memory: 218.828 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 218.828 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 221.773 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 225.656 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 250.277 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 266.039 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_exp_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (29.7ns)  of 'mul' operation ('ret.V') exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 2.7ns, effective cycle time: 7.3ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln18', rsa.cpp:18) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs_load') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln18', rsa.cpp:18) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs_load') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln18', rsa.cpp:18) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs_load') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln18', rsa.cpp:18) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs_load') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln18', rsa.cpp:18) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs_load') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln18', rsa.cpp:18) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs_load') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln18', rsa.cpp:18) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs_load') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln18', rsa.cpp:18) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs_load') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln18', rsa.cpp:18) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs_load') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln18', rsa.cpp:18) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs_load') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln18', rsa.cpp:18) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs_load') on local variable 'lhs'.
WARNING: [HLS 200-880] The II Violation in module 'mod_exp_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 0) between 'store' operation ('lhs_write_ln18', rsa.cpp:18) of variable 'ret.V' on local variable 'lhs' and 'load' operation ('lhs_load') on local variable 'lhs'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_12_1': unable to pipeline.
WARNING: [HLS 200-871] Estimated clock period (29.749ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'mod_exp_Pipeline_VITIS_LOOP_12_1' consists of the following:	'load' operation ('rhs_load') on local variable 'rhs' [35]  (0 ns)
	'mul' operation ('ret.V') [40]  (29.7 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 266.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./baseline/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.02 seconds; current allocated memory: 214.012 MB.
INFO: [HLS 200-10] Analyzing design file 'rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.27 seconds. CPU system time: 1.22 seconds. Elapsed time: 11.5 seconds; current allocated memory: 218.453 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.64 seconds. CPU system time: 0.4 seconds. Elapsed time: 2.02 seconds; current allocated memory: 218.828 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 218.828 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 221.781 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 225.680 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 250.312 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 251.785 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (29.7ns)  of 'mul' operation ('ret.V') exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 2.7ns, effective cycle time: 7.3ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
WARNING: [HLS 200-880] The II Violation in module 'mod_exp' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('b_V_write_ln12', rsa.cpp:12) of variable 'ret.V' on local variable 'b.V' and 'load' operation ('b_V_load', rsa.cpp:10) on local variable 'b.V'.
WARNING: [HLS 200-880] The II Violation in module 'mod_exp' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('b_V_write_ln12', rsa.cpp:12) of variable 'ret.V' on local variable 'b.V' and 'load' operation ('b_V_load', rsa.cpp:10) on local variable 'b.V'.
WARNING: [HLS 200-880] The II Violation in module 'mod_exp' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('b_V_write_ln12', rsa.cpp:12) of variable 'ret.V' on local variable 'b.V' and 'load' operation ('b_V_load', rsa.cpp:10) on local variable 'b.V'.
WARNING: [HLS 200-880] The II Violation in module 'mod_exp' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('b_V_write_ln12', rsa.cpp:12) of variable 'ret.V' on local variable 'b.V' and 'load' operation ('b_V_load', rsa.cpp:10) on local variable 'b.V'.
WARNING: [HLS 200-880] The II Violation in module 'mod_exp' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 0) between 'store' operation ('b_V_write_ln12', rsa.cpp:12) of variable 'ret.V' on local variable 'b.V' and 'load' operation ('b_V_load', rsa.cpp:10) on local variable 'b.V'.
WARNING: [HLS 200-880] The II Violation in module 'mod_exp' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 0) between 'store' operation ('b_V_write_ln12', rsa.cpp:12) of variable 'ret.V' on local variable 'b.V' and 'load' operation ('b_V_load', rsa.cpp:10) on local variable 'b.V'.
WARNING: [HLS 200-880] The II Violation in module 'mod_exp' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 0) between 'store' operation ('b_V_write_ln12', rsa.cpp:12) of variable 'ret.V' on local variable 'b.V' and 'load' operation ('b_V_load', rsa.cpp:10) on local variable 'b.V'.
WARNING: [HLS 200-880] The II Violation in module 'mod_exp' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 0) between 'store' operation ('b_V_write_ln12', rsa.cpp:12) of variable 'ret.V' on local variable 'b.V' and 'load' operation ('b_V_load', rsa.cpp:10) on local variable 'b.V'.
WARNING: [HLS 200-880] The II Violation in module 'mod_exp' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 0) between 'store' operation ('b_V_write_ln12', rsa.cpp:12) of variable 'ret.V' on local variable 'b.V' and 'load' operation ('b_V_load', rsa.cpp:10) on local variable 'b.V'.
WARNING: [HLS 200-880] The II Violation in module 'mod_exp' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 0) between 'store' operation ('b_V_write_ln12', rsa.cpp:12) of variable 'ret.V' on local variable 'b.V' and 'load' operation ('b_V_load', rsa.cpp:10) on local variable 'b.V'.
WARNING: [HLS 200-880] The II Violation in module 'mod_exp' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 0) between 'store' operation ('b_V_write_ln12', rsa.cpp:12) of variable 'ret.V' on local variable 'b.V' and 'load' operation ('b_V_load', rsa.cpp:10) on local variable 'b.V'.
WARNING: [HLS 200-880] The II Violation in module 'mod_exp' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 0) between 'store' operation ('b_V_write_ln12', rsa.cpp:12) of variable 'ret.V' on local variable 'b.V' and 'load' operation ('b_V_load', rsa.cpp:10) on local variable 'b.V'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_12_1': unable to pipeline.
WARNING: [HLS 200-871] Estimated clock period (29.749ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'mod_exp' consists of the following:	'load' operation ('lhs_load') on local variable 'lhs' [34]  (0 ns)
	'mul' operation ('ret.V') [36]  (29.7 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 253.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.92 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 255.445 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./baseline/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rsa rsa 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 214.289 MB.
INFO: [HLS 200-10] Analyzing design file 'rsa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.36 seconds. CPU system time: 1.19 seconds. Elapsed time: 11.56 seconds; current allocated memory: 218.445 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.67 seconds. CPU system time: 0.38 seconds. Elapsed time: 2.04 seconds; current allocated memory: 218.820 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 218.820 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 221.766 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 225.660 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rsa.cpp:13:9) to (rsa.cpp:21:13) in function 'mod_exp'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 250.266 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 261.434 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rsa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_exp_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (29.7ns)  of 'mul' operation ('ret.V') exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 2.7ns, effective cycle time: 7.3ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_1'
WARNING: [HLS 200-871] Estimated clock period (29.749ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'mod_exp_Pipeline_VITIS_LOOP_12_1' consists of the following:	'load' operation ('rhs_load') on local variable 'rhs' [25]  (0 ns)
	'mul' operation ('ret.V') [44]  (29.7 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 263.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 263.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mod_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 263.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 263.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 263.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 263.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mod_exp_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_256s_256s_256_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mod_exp_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 264.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mod_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'urem_256ns_256ns_256_260_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mod_exp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 268.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/d' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rsa/x' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rsa' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd', 'N', 'y', 'x' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rsa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 269.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
