<profile>

<section name = "Vitis HLS Report for 'fft_stage'" level="0">
<item name = "Date">Fri Jun 30 11:19:41 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">fft_baseline</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.297 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">522, 522, 5.220 us, 5.220 us, 522, 522, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- dft_loop">520, 520, 10, 1, 1, 512, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 44, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 18, 1318, 1528, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 763, 160, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_3_full_dsp_1_U6">fadd_32ns_32ns_32_3_full_dsp_1, 0, 2, 177, 229, 0</column>
<column name="fadd_32ns_32ns_32_3_full_dsp_1_U9">fadd_32ns_32ns_32_3_full_dsp_1, 0, 2, 177, 229, 0</column>
<column name="fadd_32ns_32ns_32_3_full_dsp_1_U10">fadd_32ns_32ns_32_3_full_dsp_1, 0, 2, 177, 229, 0</column>
<column name="fmul_32ns_32ns_32_2_max_dsp_1_U11">fmul_32ns_32ns_32_2_max_dsp_1, 0, 3, 128, 77, 0</column>
<column name="fmul_32ns_32ns_32_2_max_dsp_1_U12">fmul_32ns_32ns_32_2_max_dsp_1, 0, 3, 128, 77, 0</column>
<column name="fsub_32ns_32ns_32_3_full_dsp_1_U5">fsub_32ns_32ns_32_3_full_dsp_1, 0, 2, 177, 229, 0</column>
<column name="fsub_32ns_32ns_32_3_full_dsp_1_U7">fsub_32ns_32ns_32_3_full_dsp_1, 0, 2, 177, 229, 0</column>
<column name="fsub_32ns_32ns_32_3_full_dsp_1_U8">fsub_32ns_32ns_32_3_full_dsp_1, 0, 2, 177, 229, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln46_fu_190_p2">+, 0, 0, 17, 10, 1</column>
<column name="ap_condition_249">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln46_fu_184_p2">icmp, 0, 0, 11, 10, 11</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="or_ln53_fu_202_p2">or, 0, 0, 10, 10, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_t_1">9, 2, 10, 20</column>
<column name="t_fu_36">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="X_I_load_10_reg_312">32, 0, 32, 0</column>
<column name="X_I_load_reg_262">32, 0, 32, 0</column>
<column name="X_R_load_10_reg_306">32, 0, 32, 0</column>
<column name="X_R_load_reg_256">32, 0, 32, 0</column>
<column name="add1_reg_333">32, 0, 32, 0</column>
<column name="add_reg_328">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="mul1_reg_268">32, 0, 32, 0</column>
<column name="mul_reg_273">32, 0, 32, 0</column>
<column name="shl_ln47_reg_235">9, 0, 10, 1</column>
<column name="sub1_reg_323">32, 0, 32, 0</column>
<column name="sub_reg_318">32, 0, 32, 0</column>
<column name="t_fu_36">10, 0, 10, 0</column>
<column name="temp_I_reg_300">32, 0, 32, 0</column>
<column name="temp_R_reg_294">32, 0, 32, 0</column>
<column name="zext_ln53_reg_278">9, 0, 64, 55</column>
<column name="zext_ln54_reg_240">9, 0, 64, 55</column>
<column name="X_I_load_reg_262">64, 32, 32, 0</column>
<column name="X_R_load_reg_256">64, 32, 32, 0</column>
<column name="shl_ln47_reg_235">64, 32, 10, 1</column>
<column name="zext_ln53_reg_278">64, 32, 64, 55</column>
<column name="zext_ln54_reg_240">64, 32, 64, 55</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fft_stage, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fft_stage, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fft_stage, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fft_stage, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, fft_stage, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fft_stage, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fft_stage, return value</column>
<column name="X_R_address0">out, 10, ap_memory, X_R, array</column>
<column name="X_R_ce0">out, 1, ap_memory, X_R, array</column>
<column name="X_R_q0">in, 32, ap_memory, X_R, array</column>
<column name="X_R_address1">out, 10, ap_memory, X_R, array</column>
<column name="X_R_ce1">out, 1, ap_memory, X_R, array</column>
<column name="X_R_q1">in, 32, ap_memory, X_R, array</column>
<column name="X_I_address0">out, 10, ap_memory, X_I, array</column>
<column name="X_I_ce0">out, 1, ap_memory, X_I, array</column>
<column name="X_I_q0">in, 32, ap_memory, X_I, array</column>
<column name="X_I_address1">out, 10, ap_memory, X_I, array</column>
<column name="X_I_ce1">out, 1, ap_memory, X_I, array</column>
<column name="X_I_q1">in, 32, ap_memory, X_I, array</column>
<column name="Out_R_address0">out, 10, ap_memory, Out_R, array</column>
<column name="Out_R_ce0">out, 1, ap_memory, Out_R, array</column>
<column name="Out_R_we0">out, 1, ap_memory, Out_R, array</column>
<column name="Out_R_d0">out, 32, ap_memory, Out_R, array</column>
<column name="Out_R_address1">out, 10, ap_memory, Out_R, array</column>
<column name="Out_R_ce1">out, 1, ap_memory, Out_R, array</column>
<column name="Out_R_we1">out, 1, ap_memory, Out_R, array</column>
<column name="Out_R_d1">out, 32, ap_memory, Out_R, array</column>
<column name="Out_I_address0">out, 10, ap_memory, Out_I, array</column>
<column name="Out_I_ce0">out, 1, ap_memory, Out_I, array</column>
<column name="Out_I_we0">out, 1, ap_memory, Out_I, array</column>
<column name="Out_I_d0">out, 32, ap_memory, Out_I, array</column>
<column name="Out_I_address1">out, 10, ap_memory, Out_I, array</column>
<column name="Out_I_ce1">out, 1, ap_memory, Out_I, array</column>
<column name="Out_I_we1">out, 1, ap_memory, Out_I, array</column>
<column name="Out_I_d1">out, 32, ap_memory, Out_I, array</column>
</table>
</item>
</section>
</profile>
