
main course2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001470  080001c8  080001c8  000101c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08001638  08001638  00011638  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001648  08001648  000200a8  2**0
                  CONTENTS
  4 .ARM          00000000  08001648  08001648  000200a8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001648  08001648  000200a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001648  08001648  00011648  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800164c  0800164c  0001164c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a8  20000000  08001650  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000034  200000a8  080016f8  000200a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000dc  080016f8  000200dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000341d  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000cde  00000000  00000000  000234f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000220  00000000  00000000  000241d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000168  00000000  00000000  000243f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ca27  00000000  00000000  00024560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000040d4  00000000  00000000  00040f87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009f006  00000000  00000000  0004505b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e4061  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000005f4  00000000  00000000  000e40b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	200000a8 	.word	0x200000a8
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08001620 	.word	0x08001620

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	200000ac 	.word	0x200000ac
 8000204:	08001620 	.word	0x08001620

08000208 <__aeabi_dmul>:
 8000208:	b570      	push	{r4, r5, r6, lr}
 800020a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800020e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000212:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000216:	bf1d      	ittte	ne
 8000218:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800021c:	ea94 0f0c 	teqne	r4, ip
 8000220:	ea95 0f0c 	teqne	r5, ip
 8000224:	f000 f8de 	bleq	80003e4 <__aeabi_dmul+0x1dc>
 8000228:	442c      	add	r4, r5
 800022a:	ea81 0603 	eor.w	r6, r1, r3
 800022e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000232:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000236:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800023a:	bf18      	it	ne
 800023c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000240:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000244:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000248:	d038      	beq.n	80002bc <__aeabi_dmul+0xb4>
 800024a:	fba0 ce02 	umull	ip, lr, r0, r2
 800024e:	f04f 0500 	mov.w	r5, #0
 8000252:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000256:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800025a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800025e:	f04f 0600 	mov.w	r6, #0
 8000262:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000266:	f09c 0f00 	teq	ip, #0
 800026a:	bf18      	it	ne
 800026c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000270:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000274:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000278:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800027c:	d204      	bcs.n	8000288 <__aeabi_dmul+0x80>
 800027e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000282:	416d      	adcs	r5, r5
 8000284:	eb46 0606 	adc.w	r6, r6, r6
 8000288:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800028c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000290:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000294:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000298:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800029c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80002a0:	bf88      	it	hi
 80002a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80002a6:	d81e      	bhi.n	80002e6 <__aeabi_dmul+0xde>
 80002a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80002ac:	bf08      	it	eq
 80002ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002b2:	f150 0000 	adcs.w	r0, r0, #0
 80002b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ba:	bd70      	pop	{r4, r5, r6, pc}
 80002bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80002c0:	ea46 0101 	orr.w	r1, r6, r1
 80002c4:	ea40 0002 	orr.w	r0, r0, r2
 80002c8:	ea81 0103 	eor.w	r1, r1, r3
 80002cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002d0:	bfc2      	ittt	gt
 80002d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002da:	bd70      	popgt	{r4, r5, r6, pc}
 80002dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002e0:	f04f 0e00 	mov.w	lr, #0
 80002e4:	3c01      	subs	r4, #1
 80002e6:	f300 80ab 	bgt.w	8000440 <__aeabi_dmul+0x238>
 80002ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002ee:	bfde      	ittt	le
 80002f0:	2000      	movle	r0, #0
 80002f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80002f6:	bd70      	pople	{r4, r5, r6, pc}
 80002f8:	f1c4 0400 	rsb	r4, r4, #0
 80002fc:	3c20      	subs	r4, #32
 80002fe:	da35      	bge.n	800036c <__aeabi_dmul+0x164>
 8000300:	340c      	adds	r4, #12
 8000302:	dc1b      	bgt.n	800033c <__aeabi_dmul+0x134>
 8000304:	f104 0414 	add.w	r4, r4, #20
 8000308:	f1c4 0520 	rsb	r5, r4, #32
 800030c:	fa00 f305 	lsl.w	r3, r0, r5
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f205 	lsl.w	r2, r1, r5
 8000318:	ea40 0002 	orr.w	r0, r0, r2
 800031c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000320:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000324:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000328:	fa21 f604 	lsr.w	r6, r1, r4
 800032c:	eb42 0106 	adc.w	r1, r2, r6
 8000330:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000334:	bf08      	it	eq
 8000336:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800033a:	bd70      	pop	{r4, r5, r6, pc}
 800033c:	f1c4 040c 	rsb	r4, r4, #12
 8000340:	f1c4 0520 	rsb	r5, r4, #32
 8000344:	fa00 f304 	lsl.w	r3, r0, r4
 8000348:	fa20 f005 	lsr.w	r0, r0, r5
 800034c:	fa01 f204 	lsl.w	r2, r1, r4
 8000350:	ea40 0002 	orr.w	r0, r0, r2
 8000354:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000358:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000364:	bf08      	it	eq
 8000366:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800036a:	bd70      	pop	{r4, r5, r6, pc}
 800036c:	f1c4 0520 	rsb	r5, r4, #32
 8000370:	fa00 f205 	lsl.w	r2, r0, r5
 8000374:	ea4e 0e02 	orr.w	lr, lr, r2
 8000378:	fa20 f304 	lsr.w	r3, r0, r4
 800037c:	fa01 f205 	lsl.w	r2, r1, r5
 8000380:	ea43 0302 	orr.w	r3, r3, r2
 8000384:	fa21 f004 	lsr.w	r0, r1, r4
 8000388:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800038c:	fa21 f204 	lsr.w	r2, r1, r4
 8000390:	ea20 0002 	bic.w	r0, r0, r2
 8000394:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000398:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800039c:	bf08      	it	eq
 800039e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003a2:	bd70      	pop	{r4, r5, r6, pc}
 80003a4:	f094 0f00 	teq	r4, #0
 80003a8:	d10f      	bne.n	80003ca <__aeabi_dmul+0x1c2>
 80003aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80003ae:	0040      	lsls	r0, r0, #1
 80003b0:	eb41 0101 	adc.w	r1, r1, r1
 80003b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003b8:	bf08      	it	eq
 80003ba:	3c01      	subeq	r4, #1
 80003bc:	d0f7      	beq.n	80003ae <__aeabi_dmul+0x1a6>
 80003be:	ea41 0106 	orr.w	r1, r1, r6
 80003c2:	f095 0f00 	teq	r5, #0
 80003c6:	bf18      	it	ne
 80003c8:	4770      	bxne	lr
 80003ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80003ce:	0052      	lsls	r2, r2, #1
 80003d0:	eb43 0303 	adc.w	r3, r3, r3
 80003d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80003d8:	bf08      	it	eq
 80003da:	3d01      	subeq	r5, #1
 80003dc:	d0f7      	beq.n	80003ce <__aeabi_dmul+0x1c6>
 80003de:	ea43 0306 	orr.w	r3, r3, r6
 80003e2:	4770      	bx	lr
 80003e4:	ea94 0f0c 	teq	r4, ip
 80003e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003ec:	bf18      	it	ne
 80003ee:	ea95 0f0c 	teqne	r5, ip
 80003f2:	d00c      	beq.n	800040e <__aeabi_dmul+0x206>
 80003f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003f8:	bf18      	it	ne
 80003fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003fe:	d1d1      	bne.n	80003a4 <__aeabi_dmul+0x19c>
 8000400:	ea81 0103 	eor.w	r1, r1, r3
 8000404:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000408:	f04f 0000 	mov.w	r0, #0
 800040c:	bd70      	pop	{r4, r5, r6, pc}
 800040e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000412:	bf06      	itte	eq
 8000414:	4610      	moveq	r0, r2
 8000416:	4619      	moveq	r1, r3
 8000418:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800041c:	d019      	beq.n	8000452 <__aeabi_dmul+0x24a>
 800041e:	ea94 0f0c 	teq	r4, ip
 8000422:	d102      	bne.n	800042a <__aeabi_dmul+0x222>
 8000424:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000428:	d113      	bne.n	8000452 <__aeabi_dmul+0x24a>
 800042a:	ea95 0f0c 	teq	r5, ip
 800042e:	d105      	bne.n	800043c <__aeabi_dmul+0x234>
 8000430:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000434:	bf1c      	itt	ne
 8000436:	4610      	movne	r0, r2
 8000438:	4619      	movne	r1, r3
 800043a:	d10a      	bne.n	8000452 <__aeabi_dmul+0x24a>
 800043c:	ea81 0103 	eor.w	r1, r1, r3
 8000440:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000444:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000448:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800044c:	f04f 0000 	mov.w	r0, #0
 8000450:	bd70      	pop	{r4, r5, r6, pc}
 8000452:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000456:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800045a:	bd70      	pop	{r4, r5, r6, pc}

0800045c <__aeabi_drsub>:
 800045c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000460:	e002      	b.n	8000468 <__adddf3>
 8000462:	bf00      	nop

08000464 <__aeabi_dsub>:
 8000464:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000468 <__adddf3>:
 8000468:	b530      	push	{r4, r5, lr}
 800046a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800046e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000472:	ea94 0f05 	teq	r4, r5
 8000476:	bf08      	it	eq
 8000478:	ea90 0f02 	teqeq	r0, r2
 800047c:	bf1f      	itttt	ne
 800047e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000482:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000486:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800048a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800048e:	f000 80e2 	beq.w	8000656 <__adddf3+0x1ee>
 8000492:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000496:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800049a:	bfb8      	it	lt
 800049c:	426d      	neglt	r5, r5
 800049e:	dd0c      	ble.n	80004ba <__adddf3+0x52>
 80004a0:	442c      	add	r4, r5
 80004a2:	ea80 0202 	eor.w	r2, r0, r2
 80004a6:	ea81 0303 	eor.w	r3, r1, r3
 80004aa:	ea82 0000 	eor.w	r0, r2, r0
 80004ae:	ea83 0101 	eor.w	r1, r3, r1
 80004b2:	ea80 0202 	eor.w	r2, r0, r2
 80004b6:	ea81 0303 	eor.w	r3, r1, r3
 80004ba:	2d36      	cmp	r5, #54	; 0x36
 80004bc:	bf88      	it	hi
 80004be:	bd30      	pophi	{r4, r5, pc}
 80004c0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80004c4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004c8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80004cc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004d0:	d002      	beq.n	80004d8 <__adddf3+0x70>
 80004d2:	4240      	negs	r0, r0
 80004d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004d8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004e0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004e4:	d002      	beq.n	80004ec <__adddf3+0x84>
 80004e6:	4252      	negs	r2, r2
 80004e8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004ec:	ea94 0f05 	teq	r4, r5
 80004f0:	f000 80a7 	beq.w	8000642 <__adddf3+0x1da>
 80004f4:	f1a4 0401 	sub.w	r4, r4, #1
 80004f8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004fc:	db0d      	blt.n	800051a <__adddf3+0xb2>
 80004fe:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000502:	fa22 f205 	lsr.w	r2, r2, r5
 8000506:	1880      	adds	r0, r0, r2
 8000508:	f141 0100 	adc.w	r1, r1, #0
 800050c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000510:	1880      	adds	r0, r0, r2
 8000512:	fa43 f305 	asr.w	r3, r3, r5
 8000516:	4159      	adcs	r1, r3
 8000518:	e00e      	b.n	8000538 <__adddf3+0xd0>
 800051a:	f1a5 0520 	sub.w	r5, r5, #32
 800051e:	f10e 0e20 	add.w	lr, lr, #32
 8000522:	2a01      	cmp	r2, #1
 8000524:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000528:	bf28      	it	cs
 800052a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800052e:	fa43 f305 	asr.w	r3, r3, r5
 8000532:	18c0      	adds	r0, r0, r3
 8000534:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	d507      	bpl.n	800054e <__adddf3+0xe6>
 800053e:	f04f 0e00 	mov.w	lr, #0
 8000542:	f1dc 0c00 	rsbs	ip, ip, #0
 8000546:	eb7e 0000 	sbcs.w	r0, lr, r0
 800054a:	eb6e 0101 	sbc.w	r1, lr, r1
 800054e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000552:	d31b      	bcc.n	800058c <__adddf3+0x124>
 8000554:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000558:	d30c      	bcc.n	8000574 <__adddf3+0x10c>
 800055a:	0849      	lsrs	r1, r1, #1
 800055c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000560:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000564:	f104 0401 	add.w	r4, r4, #1
 8000568:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800056c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000570:	f080 809a 	bcs.w	80006a8 <__adddf3+0x240>
 8000574:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000578:	bf08      	it	eq
 800057a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800057e:	f150 0000 	adcs.w	r0, r0, #0
 8000582:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000586:	ea41 0105 	orr.w	r1, r1, r5
 800058a:	bd30      	pop	{r4, r5, pc}
 800058c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000590:	4140      	adcs	r0, r0
 8000592:	eb41 0101 	adc.w	r1, r1, r1
 8000596:	3c01      	subs	r4, #1
 8000598:	bf28      	it	cs
 800059a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800059e:	d2e9      	bcs.n	8000574 <__adddf3+0x10c>
 80005a0:	f091 0f00 	teq	r1, #0
 80005a4:	bf04      	itt	eq
 80005a6:	4601      	moveq	r1, r0
 80005a8:	2000      	moveq	r0, #0
 80005aa:	fab1 f381 	clz	r3, r1
 80005ae:	bf08      	it	eq
 80005b0:	3320      	addeq	r3, #32
 80005b2:	f1a3 030b 	sub.w	r3, r3, #11
 80005b6:	f1b3 0220 	subs.w	r2, r3, #32
 80005ba:	da0c      	bge.n	80005d6 <__adddf3+0x16e>
 80005bc:	320c      	adds	r2, #12
 80005be:	dd08      	ble.n	80005d2 <__adddf3+0x16a>
 80005c0:	f102 0c14 	add.w	ip, r2, #20
 80005c4:	f1c2 020c 	rsb	r2, r2, #12
 80005c8:	fa01 f00c 	lsl.w	r0, r1, ip
 80005cc:	fa21 f102 	lsr.w	r1, r1, r2
 80005d0:	e00c      	b.n	80005ec <__adddf3+0x184>
 80005d2:	f102 0214 	add.w	r2, r2, #20
 80005d6:	bfd8      	it	le
 80005d8:	f1c2 0c20 	rsble	ip, r2, #32
 80005dc:	fa01 f102 	lsl.w	r1, r1, r2
 80005e0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005e4:	bfdc      	itt	le
 80005e6:	ea41 010c 	orrle.w	r1, r1, ip
 80005ea:	4090      	lslle	r0, r2
 80005ec:	1ae4      	subs	r4, r4, r3
 80005ee:	bfa2      	ittt	ge
 80005f0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005f4:	4329      	orrge	r1, r5
 80005f6:	bd30      	popge	{r4, r5, pc}
 80005f8:	ea6f 0404 	mvn.w	r4, r4
 80005fc:	3c1f      	subs	r4, #31
 80005fe:	da1c      	bge.n	800063a <__adddf3+0x1d2>
 8000600:	340c      	adds	r4, #12
 8000602:	dc0e      	bgt.n	8000622 <__adddf3+0x1ba>
 8000604:	f104 0414 	add.w	r4, r4, #20
 8000608:	f1c4 0220 	rsb	r2, r4, #32
 800060c:	fa20 f004 	lsr.w	r0, r0, r4
 8000610:	fa01 f302 	lsl.w	r3, r1, r2
 8000614:	ea40 0003 	orr.w	r0, r0, r3
 8000618:	fa21 f304 	lsr.w	r3, r1, r4
 800061c:	ea45 0103 	orr.w	r1, r5, r3
 8000620:	bd30      	pop	{r4, r5, pc}
 8000622:	f1c4 040c 	rsb	r4, r4, #12
 8000626:	f1c4 0220 	rsb	r2, r4, #32
 800062a:	fa20 f002 	lsr.w	r0, r0, r2
 800062e:	fa01 f304 	lsl.w	r3, r1, r4
 8000632:	ea40 0003 	orr.w	r0, r0, r3
 8000636:	4629      	mov	r1, r5
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	fa21 f004 	lsr.w	r0, r1, r4
 800063e:	4629      	mov	r1, r5
 8000640:	bd30      	pop	{r4, r5, pc}
 8000642:	f094 0f00 	teq	r4, #0
 8000646:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800064a:	bf06      	itte	eq
 800064c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000650:	3401      	addeq	r4, #1
 8000652:	3d01      	subne	r5, #1
 8000654:	e74e      	b.n	80004f4 <__adddf3+0x8c>
 8000656:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800065a:	bf18      	it	ne
 800065c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000660:	d029      	beq.n	80006b6 <__adddf3+0x24e>
 8000662:	ea94 0f05 	teq	r4, r5
 8000666:	bf08      	it	eq
 8000668:	ea90 0f02 	teqeq	r0, r2
 800066c:	d005      	beq.n	800067a <__adddf3+0x212>
 800066e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000672:	bf04      	itt	eq
 8000674:	4619      	moveq	r1, r3
 8000676:	4610      	moveq	r0, r2
 8000678:	bd30      	pop	{r4, r5, pc}
 800067a:	ea91 0f03 	teq	r1, r3
 800067e:	bf1e      	ittt	ne
 8000680:	2100      	movne	r1, #0
 8000682:	2000      	movne	r0, #0
 8000684:	bd30      	popne	{r4, r5, pc}
 8000686:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800068a:	d105      	bne.n	8000698 <__adddf3+0x230>
 800068c:	0040      	lsls	r0, r0, #1
 800068e:	4149      	adcs	r1, r1
 8000690:	bf28      	it	cs
 8000692:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd30      	pop	{r4, r5, pc}
 8000698:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800069c:	bf3c      	itt	cc
 800069e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80006a2:	bd30      	popcc	{r4, r5, pc}
 80006a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006a8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80006ac:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80006b0:	f04f 0000 	mov.w	r0, #0
 80006b4:	bd30      	pop	{r4, r5, pc}
 80006b6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006ba:	bf1a      	itte	ne
 80006bc:	4619      	movne	r1, r3
 80006be:	4610      	movne	r0, r2
 80006c0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006c4:	bf1c      	itt	ne
 80006c6:	460b      	movne	r3, r1
 80006c8:	4602      	movne	r2, r0
 80006ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006ce:	bf06      	itte	eq
 80006d0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006d4:	ea91 0f03 	teqeq	r1, r3
 80006d8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006dc:	bd30      	pop	{r4, r5, pc}
 80006de:	bf00      	nop

080006e0 <__aeabi_ui2d>:
 80006e0:	f090 0f00 	teq	r0, #0
 80006e4:	bf04      	itt	eq
 80006e6:	2100      	moveq	r1, #0
 80006e8:	4770      	bxeq	lr
 80006ea:	b530      	push	{r4, r5, lr}
 80006ec:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006f0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006f4:	f04f 0500 	mov.w	r5, #0
 80006f8:	f04f 0100 	mov.w	r1, #0
 80006fc:	e750      	b.n	80005a0 <__adddf3+0x138>
 80006fe:	bf00      	nop

08000700 <__aeabi_i2d>:
 8000700:	f090 0f00 	teq	r0, #0
 8000704:	bf04      	itt	eq
 8000706:	2100      	moveq	r1, #0
 8000708:	4770      	bxeq	lr
 800070a:	b530      	push	{r4, r5, lr}
 800070c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000710:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000714:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000718:	bf48      	it	mi
 800071a:	4240      	negmi	r0, r0
 800071c:	f04f 0100 	mov.w	r1, #0
 8000720:	e73e      	b.n	80005a0 <__adddf3+0x138>
 8000722:	bf00      	nop

08000724 <__aeabi_f2d>:
 8000724:	0042      	lsls	r2, r0, #1
 8000726:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800072a:	ea4f 0131 	mov.w	r1, r1, rrx
 800072e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000732:	bf1f      	itttt	ne
 8000734:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000738:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800073c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000740:	4770      	bxne	lr
 8000742:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000746:	bf08      	it	eq
 8000748:	4770      	bxeq	lr
 800074a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800074e:	bf04      	itt	eq
 8000750:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000754:	4770      	bxeq	lr
 8000756:	b530      	push	{r4, r5, lr}
 8000758:	f44f 7460 	mov.w	r4, #896	; 0x380
 800075c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	e71c      	b.n	80005a0 <__adddf3+0x138>
 8000766:	bf00      	nop

08000768 <__aeabi_ul2d>:
 8000768:	ea50 0201 	orrs.w	r2, r0, r1
 800076c:	bf08      	it	eq
 800076e:	4770      	bxeq	lr
 8000770:	b530      	push	{r4, r5, lr}
 8000772:	f04f 0500 	mov.w	r5, #0
 8000776:	e00a      	b.n	800078e <__aeabi_l2d+0x16>

08000778 <__aeabi_l2d>:
 8000778:	ea50 0201 	orrs.w	r2, r0, r1
 800077c:	bf08      	it	eq
 800077e:	4770      	bxeq	lr
 8000780:	b530      	push	{r4, r5, lr}
 8000782:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000786:	d502      	bpl.n	800078e <__aeabi_l2d+0x16>
 8000788:	4240      	negs	r0, r0
 800078a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800078e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000792:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000796:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800079a:	f43f aed8 	beq.w	800054e <__adddf3+0xe6>
 800079e:	f04f 0203 	mov.w	r2, #3
 80007a2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007a6:	bf18      	it	ne
 80007a8:	3203      	addne	r2, #3
 80007aa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007ae:	bf18      	it	ne
 80007b0:	3203      	addne	r2, #3
 80007b2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007b6:	f1c2 0320 	rsb	r3, r2, #32
 80007ba:	fa00 fc03 	lsl.w	ip, r0, r3
 80007be:	fa20 f002 	lsr.w	r0, r0, r2
 80007c2:	fa01 fe03 	lsl.w	lr, r1, r3
 80007c6:	ea40 000e 	orr.w	r0, r0, lr
 80007ca:	fa21 f102 	lsr.w	r1, r1, r2
 80007ce:	4414      	add	r4, r2
 80007d0:	e6bd      	b.n	800054e <__adddf3+0xe6>
 80007d2:	bf00      	nop

080007d4 <__aeabi_d2f>:
 80007d4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80007d8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80007dc:	bf24      	itt	cs
 80007de:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80007e2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80007e6:	d90d      	bls.n	8000804 <__aeabi_d2f+0x30>
 80007e8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80007ec:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80007f0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80007f4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80007f8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80007fc:	bf08      	it	eq
 80007fe:	f020 0001 	biceq.w	r0, r0, #1
 8000802:	4770      	bx	lr
 8000804:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000808:	d121      	bne.n	800084e <__aeabi_d2f+0x7a>
 800080a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800080e:	bfbc      	itt	lt
 8000810:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000814:	4770      	bxlt	lr
 8000816:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800081a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800081e:	f1c2 0218 	rsb	r2, r2, #24
 8000822:	f1c2 0c20 	rsb	ip, r2, #32
 8000826:	fa10 f30c 	lsls.w	r3, r0, ip
 800082a:	fa20 f002 	lsr.w	r0, r0, r2
 800082e:	bf18      	it	ne
 8000830:	f040 0001 	orrne.w	r0, r0, #1
 8000834:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000838:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800083c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000840:	ea40 000c 	orr.w	r0, r0, ip
 8000844:	fa23 f302 	lsr.w	r3, r3, r2
 8000848:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800084c:	e7cc      	b.n	80007e8 <__aeabi_d2f+0x14>
 800084e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000852:	d107      	bne.n	8000864 <__aeabi_d2f+0x90>
 8000854:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000858:	bf1e      	ittt	ne
 800085a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800085e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000862:	4770      	bxne	lr
 8000864:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000868:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800086c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000870:	4770      	bx	lr
 8000872:	bf00      	nop

08000874 <DMA2_Stream0_IRQHandler>:
void shift_and_scale(void);
void set_shifts(void);
void protect_software(void);
void integral_protect(void);

void DMA2_Stream0_IRQHandler(void) {
 8000874:	b580      	push	{r7, lr}
 8000876:	b082      	sub	sp, #8
 8000878:	af00      	add	r7, sp, #0
	// Сброс флага прерывания DMA2_Stream0 по окончанию передачи данных.
	DMA2->LIFCR |= DMA_LIFCR_CTCIF0;
 800087a:	4b27      	ldr	r3, [pc, #156]	; (8000918 <DMA2_Stream0_IRQHandler+0xa4>)
 800087c:	689b      	ldr	r3, [r3, #8]
 800087e:	4a26      	ldr	r2, [pc, #152]	; (8000918 <DMA2_Stream0_IRQHandler+0xa4>)
 8000880:	f043 0320 	orr.w	r3, r3, #32
 8000884:	6093      	str	r3, [r2, #8]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8000886:	f3bf 8f6f 	isb	sy
}
 800088a:	bf00      	nop

	// Ожидание выполнения всех инструкций в конвейере (pipeline).
	__ISB();

	shift_and_scale();
 800088c:	f000 f84c 	bl	8000928 <shift_and_scale>
	protect_software();
 8000890:	f000 f906 	bl	8000aa0 <protect_software>
	set_shifts();
 8000894:	f000 f8c6 	bl	8000a24 <set_shifts>
	unsigned int dac1, dac2;
	// вывод температуры
	Boost_Measure.dac[0].data = Boost_Measure.data.inj;
 8000898:	4b20      	ldr	r3, [pc, #128]	; (800091c <DMA2_Stream0_IRQHandler+0xa8>)
 800089a:	685b      	ldr	r3, [r3, #4]
 800089c:	4a1f      	ldr	r2, [pc, #124]	; (800091c <DMA2_Stream0_IRQHandler+0xa8>)
 800089e:	6653      	str	r3, [r2, #100]	; 0x64
	//Boost_Measure.dac[1].data = MovingFloatFilter(&FILTER_MOV, Boost_Measure.data.inj);
	Boost_Measure.dac[1].data = Low_Filter_1st_Order(&FILTER_1ORD,Boost_Measure.data.inj);
 80008a0:	4b1e      	ldr	r3, [pc, #120]	; (800091c <DMA2_Stream0_IRQHandler+0xa8>)
 80008a2:	edd3 7a01 	vldr	s15, [r3, #4]
 80008a6:	eeb0 0a67 	vmov.f32	s0, s15
 80008aa:	481d      	ldr	r0, [pc, #116]	; (8000920 <DMA2_Stream0_IRQHandler+0xac>)
 80008ac:	f000 f9ae 	bl	8000c0c <Low_Filter_1st_Order>
 80008b0:	eef0 7a40 	vmov.f32	s15, s0
 80008b4:	4b19      	ldr	r3, [pc, #100]	; (800091c <DMA2_Stream0_IRQHandler+0xa8>)
 80008b6:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70


	dac1 = Boost_Measure.dac[0].scale * Boost_Measure.dac[0].data
 80008ba:	4b18      	ldr	r3, [pc, #96]	; (800091c <DMA2_Stream0_IRQHandler+0xa8>)
 80008bc:	ed93 7a1b 	vldr	s14, [r3, #108]	; 0x6c
 80008c0:	4b16      	ldr	r3, [pc, #88]	; (800091c <DMA2_Stream0_IRQHandler+0xa8>)
 80008c2:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80008c6:	ee27 7a27 	vmul.f32	s14, s14, s15
			+ Boost_Measure.dac[0].shift;
 80008ca:	4b14      	ldr	r3, [pc, #80]	; (800091c <DMA2_Stream0_IRQHandler+0xa8>)
 80008cc:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 80008d0:	ee77 7a27 	vadd.f32	s15, s14, s15
	dac1 = Boost_Measure.dac[0].scale * Boost_Measure.dac[0].data
 80008d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80008d8:	ee17 3a90 	vmov	r3, s15
 80008dc:	607b      	str	r3, [r7, #4]
	dac2 = Boost_Measure.dac[1].scale * Boost_Measure.dac[1].data
 80008de:	4b0f      	ldr	r3, [pc, #60]	; (800091c <DMA2_Stream0_IRQHandler+0xa8>)
 80008e0:	ed93 7a1e 	vldr	s14, [r3, #120]	; 0x78
 80008e4:	4b0d      	ldr	r3, [pc, #52]	; (800091c <DMA2_Stream0_IRQHandler+0xa8>)
 80008e6:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 80008ea:	ee27 7a27 	vmul.f32	s14, s14, s15
			+ Boost_Measure.dac[1].shift;
 80008ee:	4b0b      	ldr	r3, [pc, #44]	; (800091c <DMA2_Stream0_IRQHandler+0xa8>)
 80008f0:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 80008f4:	ee77 7a27 	vadd.f32	s15, s14, s15
	dac2 = Boost_Measure.dac[1].scale * Boost_Measure.dac[1].data
 80008f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80008fc:	ee17 3a90 	vmov	r3, s15
 8000900:	603b      	str	r3, [r7, #0]

	// Запись чисел в ЦАП1 и ЦАП2.
	DAC->DHR12RD = dac1 | (dac2 << 16);
 8000902:	683b      	ldr	r3, [r7, #0]
 8000904:	041a      	lsls	r2, r3, #16
 8000906:	4907      	ldr	r1, [pc, #28]	; (8000924 <DMA2_Stream0_IRQHandler+0xb0>)
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	4313      	orrs	r3, r2
 800090c:	620b      	str	r3, [r1, #32]

}
 800090e:	bf00      	nop
 8000910:	3708      	adds	r7, #8
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	40026400 	.word	0x40026400
 800091c:	20000000 	.word	0x20000000
 8000920:	20000098 	.word	0x20000098
 8000924:	40007400 	.word	0x40007400

08000928 <shift_and_scale>:
/**
 * *\
 *
 */

void shift_and_scale(void) {
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0
	extern volatile unsigned int ADC_Buffer[];

	Boost_Measure.data.inj = Boost_Measure.scale.inj * ADC_Buffer[0]
 800092c:	4b3b      	ldr	r3, [pc, #236]	; (8000a1c <shift_and_scale+0xf4>)
 800092e:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8000932:	4b3b      	ldr	r3, [pc, #236]	; (8000a20 <shift_and_scale+0xf8>)
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	ee07 3a90 	vmov	s15, r3
 800093a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800093e:	ee27 7a27 	vmul.f32	s14, s14, s15
			+ Boost_Measure.shift.inj;
 8000942:	4b36      	ldr	r3, [pc, #216]	; (8000a1c <shift_and_scale+0xf4>)
 8000944:	edd3 7a07 	vldr	s15, [r3, #28]
 8000948:	ee77 7a27 	vadd.f32	s15, s14, s15
	Boost_Measure.data.inj = Boost_Measure.scale.inj * ADC_Buffer[0]
 800094c:	4b33      	ldr	r3, [pc, #204]	; (8000a1c <shift_and_scale+0xf4>)
 800094e:	edc3 7a01 	vstr	s15, [r3, #4]
	Boost_Measure.data.u2 = Boost_Measure.scale.u2 * ADC_Buffer[1]
 8000952:	4b32      	ldr	r3, [pc, #200]	; (8000a1c <shift_and_scale+0xf4>)
 8000954:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8000958:	4b31      	ldr	r3, [pc, #196]	; (8000a20 <shift_and_scale+0xf8>)
 800095a:	685b      	ldr	r3, [r3, #4]
 800095c:	ee07 3a90 	vmov	s15, r3
 8000960:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000964:	ee27 7a27 	vmul.f32	s14, s14, s15
			+ Boost_Measure.shift.u2;
 8000968:	4b2c      	ldr	r3, [pc, #176]	; (8000a1c <shift_and_scale+0xf4>)
 800096a:	edd3 7a08 	vldr	s15, [r3, #32]
 800096e:	ee77 7a27 	vadd.f32	s15, s14, s15
	Boost_Measure.data.u2 = Boost_Measure.scale.u2 * ADC_Buffer[1]
 8000972:	4b2a      	ldr	r3, [pc, #168]	; (8000a1c <shift_and_scale+0xf4>)
 8000974:	edc3 7a02 	vstr	s15, [r3, #8]
	Boost_Measure.data.iL = Boost_Measure.scale.iL * ADC_Buffer[2]
 8000978:	4b28      	ldr	r3, [pc, #160]	; (8000a1c <shift_and_scale+0xf4>)
 800097a:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 800097e:	4b28      	ldr	r3, [pc, #160]	; (8000a20 <shift_and_scale+0xf8>)
 8000980:	689b      	ldr	r3, [r3, #8]
 8000982:	ee07 3a90 	vmov	s15, r3
 8000986:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800098a:	ee27 7a27 	vmul.f32	s14, s14, s15
			+ Boost_Measure.shift.iL;
 800098e:	4b23      	ldr	r3, [pc, #140]	; (8000a1c <shift_and_scale+0xf4>)
 8000990:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8000994:	ee77 7a27 	vadd.f32	s15, s14, s15
	Boost_Measure.data.iL = Boost_Measure.scale.iL * ADC_Buffer[2]
 8000998:	4b20      	ldr	r3, [pc, #128]	; (8000a1c <shift_and_scale+0xf4>)
 800099a:	edc3 7a03 	vstr	s15, [r3, #12]
	Boost_Measure.data.temperature = Boost_Measure.scale.temperature
 800099e:	4b1f      	ldr	r3, [pc, #124]	; (8000a1c <shift_and_scale+0xf4>)
 80009a0:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
			* ADC_Buffer[3] + Boost_Measure.shift.temperature;
 80009a4:	4b1e      	ldr	r3, [pc, #120]	; (8000a20 <shift_and_scale+0xf8>)
 80009a6:	68db      	ldr	r3, [r3, #12]
 80009a8:	ee07 3a90 	vmov	s15, r3
 80009ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80009b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80009b4:	4b19      	ldr	r3, [pc, #100]	; (8000a1c <shift_and_scale+0xf4>)
 80009b6:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80009ba:	ee77 7a27 	vadd.f32	s15, s14, s15
	Boost_Measure.data.temperature = Boost_Measure.scale.temperature
 80009be:	4b17      	ldr	r3, [pc, #92]	; (8000a1c <shift_and_scale+0xf4>)
 80009c0:	edc3 7a04 	vstr	s15, [r3, #16]
	Boost_Measure.data.u1 = Boost_Measure.scale.u1 * ADC_Buffer[4]
 80009c4:	4b15      	ldr	r3, [pc, #84]	; (8000a1c <shift_and_scale+0xf4>)
 80009c6:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 80009ca:	4b15      	ldr	r3, [pc, #84]	; (8000a20 <shift_and_scale+0xf8>)
 80009cc:	691b      	ldr	r3, [r3, #16]
 80009ce:	ee07 3a90 	vmov	s15, r3
 80009d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80009d6:	ee27 7a27 	vmul.f32	s14, s14, s15
			+ Boost_Measure.shift.u1;
 80009da:	4b10      	ldr	r3, [pc, #64]	; (8000a1c <shift_and_scale+0xf4>)
 80009dc:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80009e0:	ee77 7a27 	vadd.f32	s15, s14, s15
	Boost_Measure.data.u1 = Boost_Measure.scale.u1 * ADC_Buffer[4]
 80009e4:	4b0d      	ldr	r3, [pc, #52]	; (8000a1c <shift_and_scale+0xf4>)
 80009e6:	edc3 7a05 	vstr	s15, [r3, #20]
	Boost_Measure.data.in = Boost_Measure.scale.in * ADC_Buffer[5]
 80009ea:	4b0c      	ldr	r3, [pc, #48]	; (8000a1c <shift_and_scale+0xf4>)
 80009ec:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 80009f0:	4b0b      	ldr	r3, [pc, #44]	; (8000a20 <shift_and_scale+0xf8>)
 80009f2:	695b      	ldr	r3, [r3, #20]
 80009f4:	ee07 3a90 	vmov	s15, r3
 80009f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80009fc:	ee27 7a27 	vmul.f32	s14, s14, s15
			+ Boost_Measure.shift.in;
 8000a00:	4b06      	ldr	r3, [pc, #24]	; (8000a1c <shift_and_scale+0xf4>)
 8000a02:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8000a06:	ee77 7a27 	vadd.f32	s15, s14, s15
	Boost_Measure.data.in = Boost_Measure.scale.in * ADC_Buffer[5]
 8000a0a:	4b04      	ldr	r3, [pc, #16]	; (8000a1c <shift_and_scale+0xf4>)
 8000a0c:	edc3 7a06 	vstr	s15, [r3, #24]

}
 8000a10:	bf00      	nop
 8000a12:	46bd      	mov	sp, r7
 8000a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop
 8000a1c:	20000000 	.word	0x20000000
 8000a20:	200000c4 	.word	0x200000c4

08000a24 <set_shifts>:

void set_shifts(void) {
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0
	if (Boost_Measure.count == 0)
 8000a28:	4b1b      	ldr	r3, [pc, #108]	; (8000a98 <set_shifts+0x74>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d02e      	beq.n	8000a8e <set_shifts+0x6a>
		return;

	if (Boost_Measure.count == SET_SHIFTS_MAX_COUNT)
 8000a30:	4b19      	ldr	r3, [pc, #100]	; (8000a98 <set_shifts+0x74>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	f24c 3250 	movw	r2, #50000	; 0xc350
 8000a38:	4293      	cmp	r3, r2
 8000a3a:	d107      	bne.n	8000a4c <set_shifts+0x28>
		Boost_Measure.shift.inj = Boost_Measure.sum.inj = 0;
 8000a3c:	4b16      	ldr	r3, [pc, #88]	; (8000a98 <set_shifts+0x74>)
 8000a3e:	f04f 0200 	mov.w	r2, #0
 8000a42:	64da      	str	r2, [r3, #76]	; 0x4c
 8000a44:	4b14      	ldr	r3, [pc, #80]	; (8000a98 <set_shifts+0x74>)
 8000a46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a48:	4a13      	ldr	r2, [pc, #76]	; (8000a98 <set_shifts+0x74>)
 8000a4a:	61d3      	str	r3, [r2, #28]
	//
	// Накапливаем сумму.
	Boost_Measure.sum.inj += Boost_Measure.data.inj
 8000a4c:	4b12      	ldr	r3, [pc, #72]	; (8000a98 <set_shifts+0x74>)
 8000a4e:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8000a52:	4b11      	ldr	r3, [pc, #68]	; (8000a98 <set_shifts+0x74>)
 8000a54:	edd3 7a01 	vldr	s15, [r3, #4]
			* (1.f / SET_SHIFTS_MAX_COUNT);
 8000a58:	eddf 6a10 	vldr	s13, [pc, #64]	; 8000a9c <set_shifts+0x78>
 8000a5c:	ee67 7aa6 	vmul.f32	s15, s15, s13
	Boost_Measure.sum.inj += Boost_Measure.data.inj
 8000a60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a64:	4b0c      	ldr	r3, [pc, #48]	; (8000a98 <set_shifts+0x74>)
 8000a66:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c

	// Декремент счётчика и проверка окончания автоопределения смещений.
	if (--Boost_Measure.count == 0)
 8000a6a:	4b0b      	ldr	r3, [pc, #44]	; (8000a98 <set_shifts+0x74>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	3b01      	subs	r3, #1
 8000a70:	4a09      	ldr	r2, [pc, #36]	; (8000a98 <set_shifts+0x74>)
 8000a72:	6013      	str	r3, [r2, #0]
 8000a74:	4b08      	ldr	r3, [pc, #32]	; (8000a98 <set_shifts+0x74>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d109      	bne.n	8000a90 <set_shifts+0x6c>
		Boost_Measure.shift.inj = -Boost_Measure.sum.inj;
 8000a7c:	4b06      	ldr	r3, [pc, #24]	; (8000a98 <set_shifts+0x74>)
 8000a7e:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8000a82:	eef1 7a67 	vneg.f32	s15, s15
 8000a86:	4b04      	ldr	r3, [pc, #16]	; (8000a98 <set_shifts+0x74>)
 8000a88:	edc3 7a07 	vstr	s15, [r3, #28]
 8000a8c:	e000      	b.n	8000a90 <set_shifts+0x6c>
		return;
 8000a8e:	bf00      	nop

}
 8000a90:	46bd      	mov	sp, r7
 8000a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a96:	4770      	bx	lr
 8000a98:	20000000 	.word	0x20000000
 8000a9c:	37a7c5ac 	.word	0x37a7c5ac

08000aa0 <protect_software>:

/**
 * \brief Функция программных защит
 */
void protect_software(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0
	if(Boost_Measure.data.iL > Boost_Protect.iL_max)
 8000aa4:	4b27      	ldr	r3, [pc, #156]	; (8000b44 <protect_software+0xa4>)
 8000aa6:	ed93 7a03 	vldr	s14, [r3, #12]
 8000aaa:	4b27      	ldr	r3, [pc, #156]	; (8000b48 <protect_software+0xa8>)
 8000aac:	edd3 7a00 	vldr	s15, [r3]
 8000ab0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000ab4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ab8:	dd07      	ble.n	8000aca <protect_software+0x2a>
	{
		timer_PWM_off();
 8000aba:	f000 fd53 	bl	8001564 <timer_PWM_off>
		GPIOD->ODR|= 1<<2;
 8000abe:	4b23      	ldr	r3, [pc, #140]	; (8000b4c <protect_software+0xac>)
 8000ac0:	695b      	ldr	r3, [r3, #20]
 8000ac2:	4a22      	ldr	r2, [pc, #136]	; (8000b4c <protect_software+0xac>)
 8000ac4:	f043 0304 	orr.w	r3, r3, #4
 8000ac8:	6153      	str	r3, [r2, #20]
	}
	if(Boost_Measure.data.in > Boost_Protect.in_max)
 8000aca:	4b1e      	ldr	r3, [pc, #120]	; (8000b44 <protect_software+0xa4>)
 8000acc:	ed93 7a06 	vldr	s14, [r3, #24]
 8000ad0:	4b1d      	ldr	r3, [pc, #116]	; (8000b48 <protect_software+0xa8>)
 8000ad2:	edd3 7a01 	vldr	s15, [r3, #4]
 8000ad6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000ada:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ade:	dd07      	ble.n	8000af0 <protect_software+0x50>
	{
		timer_PWM_off();
 8000ae0:	f000 fd40 	bl	8001564 <timer_PWM_off>
		GPIOD->ODR|= 1<<3;
 8000ae4:	4b19      	ldr	r3, [pc, #100]	; (8000b4c <protect_software+0xac>)
 8000ae6:	695b      	ldr	r3, [r3, #20]
 8000ae8:	4a18      	ldr	r2, [pc, #96]	; (8000b4c <protect_software+0xac>)
 8000aea:	f043 0308 	orr.w	r3, r3, #8
 8000aee:	6153      	str	r3, [r2, #20]
	}
	if(Boost_Measure.data.u1 > Boost_Protect.u1_max)
 8000af0:	4b14      	ldr	r3, [pc, #80]	; (8000b44 <protect_software+0xa4>)
 8000af2:	ed93 7a05 	vldr	s14, [r3, #20]
 8000af6:	4b14      	ldr	r3, [pc, #80]	; (8000b48 <protect_software+0xa8>)
 8000af8:	edd3 7a02 	vldr	s15, [r3, #8]
 8000afc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000b00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b04:	dd07      	ble.n	8000b16 <protect_software+0x76>
	{
		timer_PWM_off();
 8000b06:	f000 fd2d 	bl	8001564 <timer_PWM_off>
		GPIOD->ODR|= 1<<4;
 8000b0a:	4b10      	ldr	r3, [pc, #64]	; (8000b4c <protect_software+0xac>)
 8000b0c:	695b      	ldr	r3, [r3, #20]
 8000b0e:	4a0f      	ldr	r2, [pc, #60]	; (8000b4c <protect_software+0xac>)
 8000b10:	f043 0310 	orr.w	r3, r3, #16
 8000b14:	6153      	str	r3, [r2, #20]
	}
	if(Boost_Measure.data.u2 > Boost_Protect.u2_max)
 8000b16:	4b0b      	ldr	r3, [pc, #44]	; (8000b44 <protect_software+0xa4>)
 8000b18:	ed93 7a02 	vldr	s14, [r3, #8]
 8000b1c:	4b0a      	ldr	r3, [pc, #40]	; (8000b48 <protect_software+0xa8>)
 8000b1e:	edd3 7a03 	vldr	s15, [r3, #12]
 8000b22:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000b26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b2a:	dd07      	ble.n	8000b3c <protect_software+0x9c>
	{
		timer_PWM_off();
 8000b2c:	f000 fd1a 	bl	8001564 <timer_PWM_off>
		GPIOD->ODR|= 1<<5;
 8000b30:	4b06      	ldr	r3, [pc, #24]	; (8000b4c <protect_software+0xac>)
 8000b32:	695b      	ldr	r3, [r3, #20]
 8000b34:	4a05      	ldr	r2, [pc, #20]	; (8000b4c <protect_software+0xac>)
 8000b36:	f043 0320 	orr.w	r3, r3, #32
 8000b3a:	6153      	str	r3, [r2, #20]
	}
	//
integral_protect();
 8000b3c:	f000 f808 	bl	8000b50 <integral_protect>
}
 8000b40:	bf00      	nop
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	20000000 	.word	0x20000000
 8000b48:	2000007c 	.word	0x2000007c
 8000b4c:	40020c00 	.word	0x40020c00

08000b50 <integral_protect>:
/**
 *\brief Функция интегрально-токовой защиты по ток реактора(входному току)
 *
 */
void integral_protect(void)
{
 8000b50:	b5b0      	push	{r4, r5, r7, lr}
 8000b52:	b082      	sub	sp, #8
 8000b54:	af00      	add	r7, sp, #0
	//Разница между токами реактора и номинальным значением
	float x = Boost_Measure.data.iL - Boost_Protect.iL_n;
 8000b56:	4b2a      	ldr	r3, [pc, #168]	; (8000c00 <integral_protect+0xb0>)
 8000b58:	ed93 7a03 	vldr	s14, [r3, #12]
 8000b5c:	4b29      	ldr	r3, [pc, #164]	; (8000c04 <integral_protect+0xb4>)
 8000b5e:	edd3 7a06 	vldr	s15, [r3, #24]
 8000b62:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000b66:	edc7 7a01 	vstr	s15, [r7, #4]

	Boost_Protect.iL_int_sum = Boost_Protect.iL_int_sum +x*TS;
 8000b6a:	4b26      	ldr	r3, [pc, #152]	; (8000c04 <integral_protect+0xb4>)
 8000b6c:	691b      	ldr	r3, [r3, #16]
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f7ff fdd8 	bl	8000724 <__aeabi_f2d>
 8000b74:	4604      	mov	r4, r0
 8000b76:	460d      	mov	r5, r1
 8000b78:	6878      	ldr	r0, [r7, #4]
 8000b7a:	f7ff fdd3 	bl	8000724 <__aeabi_f2d>
 8000b7e:	a31e      	add	r3, pc, #120	; (adr r3, 8000bf8 <integral_protect+0xa8>)
 8000b80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b84:	f7ff fb40 	bl	8000208 <__aeabi_dmul>
 8000b88:	4602      	mov	r2, r0
 8000b8a:	460b      	mov	r3, r1
 8000b8c:	4620      	mov	r0, r4
 8000b8e:	4629      	mov	r1, r5
 8000b90:	f7ff fc6a 	bl	8000468 <__adddf3>
 8000b94:	4602      	mov	r2, r0
 8000b96:	460b      	mov	r3, r1
 8000b98:	4610      	mov	r0, r2
 8000b9a:	4619      	mov	r1, r3
 8000b9c:	f7ff fe1a 	bl	80007d4 <__aeabi_d2f>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	4a18      	ldr	r2, [pc, #96]	; (8000c04 <integral_protect+0xb4>)
 8000ba4:	6113      	str	r3, [r2, #16]

	//Обнулим интегратор сумму в нормальном режиме работы.
	if (Boost_Protect.iL_int_sum<0)
 8000ba6:	4b17      	ldr	r3, [pc, #92]	; (8000c04 <integral_protect+0xb4>)
 8000ba8:	edd3 7a04 	vldr	s15, [r3, #16]
 8000bac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000bb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bb4:	d503      	bpl.n	8000bbe <integral_protect+0x6e>
		Boost_Protect.iL_int_sum =0;
 8000bb6:	4b13      	ldr	r3, [pc, #76]	; (8000c04 <integral_protect+0xb4>)
 8000bb8:	f04f 0200 	mov.w	r2, #0
 8000bbc:	611a      	str	r2, [r3, #16]

	//Условия срабатывания защиты
	if(Boost_Protect.iL_int_sum> Boost_Protect.iL_int_max)
 8000bbe:	4b11      	ldr	r3, [pc, #68]	; (8000c04 <integral_protect+0xb4>)
 8000bc0:	ed93 7a04 	vldr	s14, [r3, #16]
 8000bc4:	4b0f      	ldr	r3, [pc, #60]	; (8000c04 <integral_protect+0xb4>)
 8000bc6:	edd3 7a05 	vldr	s15, [r3, #20]
 8000bca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000bce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bd2:	dc00      	bgt.n	8000bd6 <integral_protect+0x86>
		Boost_Protect.iL_int_sum = 0;
		timer_PWM_off();
		GPIOD->ODR|= 1<<1;

	}
}
 8000bd4:	e00b      	b.n	8000bee <integral_protect+0x9e>
		Boost_Protect.iL_int_sum = 0;
 8000bd6:	4b0b      	ldr	r3, [pc, #44]	; (8000c04 <integral_protect+0xb4>)
 8000bd8:	f04f 0200 	mov.w	r2, #0
 8000bdc:	611a      	str	r2, [r3, #16]
		timer_PWM_off();
 8000bde:	f000 fcc1 	bl	8001564 <timer_PWM_off>
		GPIOD->ODR|= 1<<1;
 8000be2:	4b09      	ldr	r3, [pc, #36]	; (8000c08 <integral_protect+0xb8>)
 8000be4:	695b      	ldr	r3, [r3, #20]
 8000be6:	4a08      	ldr	r2, [pc, #32]	; (8000c08 <integral_protect+0xb8>)
 8000be8:	f043 0302 	orr.w	r3, r3, #2
 8000bec:	6153      	str	r3, [r2, #20]
}
 8000bee:	bf00      	nop
 8000bf0:	3708      	adds	r7, #8
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bdb0      	pop	{r4, r5, r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	88e368f1 	.word	0x88e368f1
 8000bfc:	3ee4f8b5 	.word	0x3ee4f8b5
 8000c00:	20000000 	.word	0x20000000
 8000c04:	2000007c 	.word	0x2000007c
 8000c08:	40020c00 	.word	0x40020c00

08000c0c <Low_Filter_1st_Order>:
 *\brief функция фильтра нижних частот 1го порядка.
 *\
 *
 */
float Low_Filter_1st_Order(Low_Filter_1st_Order_Struct*filter, float x)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	b085      	sub	sp, #20
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
 8000c14:	ed87 0a00 	vstr	s0, [r7]
	float y = x*filter->b0-filter->yn*filter->a1;
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	ed93 7a01 	vldr	s14, [r3, #4]
 8000c1e:	edd7 7a00 	vldr	s15, [r7]
 8000c22:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	edd3 6a00 	vldr	s13, [r3]
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	edd3 7a02 	vldr	s15, [r3, #8]
 8000c32:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000c36:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c3a:	edc7 7a03 	vstr	s15, [r7, #12]
	// сохраняем выходную переменную для следущего такта расчета.
	filter->yn = y;
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	68fa      	ldr	r2, [r7, #12]
 8000c42:	601a      	str	r2, [r3, #0]

	return y;
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	ee07 3a90 	vmov	s15, r3
}
 8000c4a:	eeb0 0a67 	vmov.f32	s0, s15
 8000c4e:	3714      	adds	r7, #20
 8000c50:	46bd      	mov	sp, r7
 8000c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c56:	4770      	bx	lr

08000c58 <main>:
#include "dma.h"
#include "dac.h"
#include "control.h"

int main(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000c5c:	b672      	cpsid	i
}
 8000c5e:	bf00      	nop
	 __disable_irq();

	init_RCC();
 8000c60:	f000 fb9a 	bl	8001398 <init_RCC>
	init_INTERRUPT();
 8000c64:	f000 fb6f 	bl	8001346 <init_INTERRUPT>
	init_GPIO();
 8000c68:	f000 f9e4 	bl	8001034 <init_GPIO>
	init_DMA();
 8000c6c:	f000 f996 	bl	8000f9c <init_DMA>
	init_ADC();
 8000c70:	f000 f8b8 	bl	8000de4 <init_ADC>
	init_TIMER8();
 8000c74:	f000 fc20 	bl	80014b8 <init_TIMER8>
	init_DAC();
 8000c78:	f000 f978 	bl	8000f6c <init_DAC>
  __ASM volatile ("cpsie i" : : : "memory");
 8000c7c:	b662      	cpsie	i
}
 8000c7e:	bf00      	nop
    for(;;)
    {
       // for(int i = 0; i < 100000; i++);
       // GPIOD->ODR ^= 1 << 1;

        if (!(GPIOB->IDR&(1<<1)))
 8000c80:	4b0c      	ldr	r3, [pc, #48]	; (8000cb4 <main+0x5c>)
 8000c82:	691b      	ldr	r3, [r3, #16]
 8000c84:	f003 0302 	and.w	r3, r3, #2
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d103      	bne.n	8000c94 <main+0x3c>
        	Boost_Measure.count = SET_SHIFTS_MAX_COUNT;
 8000c8c:	4b0a      	ldr	r3, [pc, #40]	; (8000cb8 <main+0x60>)
 8000c8e:	f24c 3250 	movw	r2, #50000	; 0xc350
 8000c92:	601a      	str	r2, [r3, #0]

        if (!(GPIOB->IDR&(1<<2)))
 8000c94:	4b07      	ldr	r3, [pc, #28]	; (8000cb4 <main+0x5c>)
 8000c96:	691b      	ldr	r3, [r3, #16]
 8000c98:	f003 0304 	and.w	r3, r3, #4
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d1ef      	bne.n	8000c80 <main+0x28>
        {
        	timer_PWM_on();
 8000ca0:	f000 fc50 	bl	8001544 <timer_PWM_on>
        	GPIOD->ODR &= ~((1<<1)|(1<<2)|(1<<3)|(1<<4)|(1<<5));
 8000ca4:	4b05      	ldr	r3, [pc, #20]	; (8000cbc <main+0x64>)
 8000ca6:	695b      	ldr	r3, [r3, #20]
 8000ca8:	4a04      	ldr	r2, [pc, #16]	; (8000cbc <main+0x64>)
 8000caa:	f023 033e 	bic.w	r3, r3, #62	; 0x3e
 8000cae:	6153      	str	r3, [r2, #20]
        if (!(GPIOB->IDR&(1<<1)))
 8000cb0:	e7e6      	b.n	8000c80 <main+0x28>
 8000cb2:	bf00      	nop
 8000cb4:	40020400 	.word	0x40020400
 8000cb8:	20000000 	.word	0x20000000
 8000cbc:	40020c00 	.word	0x40020c00

08000cc0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cc4:	4b06      	ldr	r3, [pc, #24]	; (8000ce0 <SystemInit+0x20>)
 8000cc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cca:	4a05      	ldr	r2, [pc, #20]	; (8000ce0 <SystemInit+0x20>)
 8000ccc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000cd0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cd4:	bf00      	nop
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cdc:	4770      	bx	lr
 8000cde:	bf00      	nop
 8000ce0:	e000ed00 	.word	0xe000ed00

08000ce4 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	b087      	sub	sp, #28
 8000ce8:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000cea:	2300      	movs	r3, #0
 8000cec:	613b      	str	r3, [r7, #16]
 8000cee:	2300      	movs	r3, #0
 8000cf0:	617b      	str	r3, [r7, #20]
 8000cf2:	2302      	movs	r3, #2
 8000cf4:	60fb      	str	r3, [r7, #12]
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	60bb      	str	r3, [r7, #8]
 8000cfa:	2302      	movs	r3, #2
 8000cfc:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000cfe:	4b34      	ldr	r3, [pc, #208]	; (8000dd0 <SystemCoreClockUpdate+0xec>)
 8000d00:	689b      	ldr	r3, [r3, #8]
 8000d02:	f003 030c 	and.w	r3, r3, #12
 8000d06:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8000d08:	693b      	ldr	r3, [r7, #16]
 8000d0a:	2b08      	cmp	r3, #8
 8000d0c:	d011      	beq.n	8000d32 <SystemCoreClockUpdate+0x4e>
 8000d0e:	693b      	ldr	r3, [r7, #16]
 8000d10:	2b08      	cmp	r3, #8
 8000d12:	d844      	bhi.n	8000d9e <SystemCoreClockUpdate+0xba>
 8000d14:	693b      	ldr	r3, [r7, #16]
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d003      	beq.n	8000d22 <SystemCoreClockUpdate+0x3e>
 8000d1a:	693b      	ldr	r3, [r7, #16]
 8000d1c:	2b04      	cmp	r3, #4
 8000d1e:	d004      	beq.n	8000d2a <SystemCoreClockUpdate+0x46>
 8000d20:	e03d      	b.n	8000d9e <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000d22:	4b2c      	ldr	r3, [pc, #176]	; (8000dd4 <SystemCoreClockUpdate+0xf0>)
 8000d24:	4a2c      	ldr	r2, [pc, #176]	; (8000dd8 <SystemCoreClockUpdate+0xf4>)
 8000d26:	601a      	str	r2, [r3, #0]
      break;
 8000d28:	e03d      	b.n	8000da6 <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000d2a:	4b2a      	ldr	r3, [pc, #168]	; (8000dd4 <SystemCoreClockUpdate+0xf0>)
 8000d2c:	4a2b      	ldr	r2, [pc, #172]	; (8000ddc <SystemCoreClockUpdate+0xf8>)
 8000d2e:	601a      	str	r2, [r3, #0]
      break;
 8000d30:	e039      	b.n	8000da6 <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000d32:	4b27      	ldr	r3, [pc, #156]	; (8000dd0 <SystemCoreClockUpdate+0xec>)
 8000d34:	685b      	ldr	r3, [r3, #4]
 8000d36:	0d9b      	lsrs	r3, r3, #22
 8000d38:	f003 0301 	and.w	r3, r3, #1
 8000d3c:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000d3e:	4b24      	ldr	r3, [pc, #144]	; (8000dd0 <SystemCoreClockUpdate+0xec>)
 8000d40:	685b      	ldr	r3, [r3, #4]
 8000d42:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000d46:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8000d48:	68bb      	ldr	r3, [r7, #8]
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d00c      	beq.n	8000d68 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000d4e:	4a23      	ldr	r2, [pc, #140]	; (8000ddc <SystemCoreClockUpdate+0xf8>)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d56:	4a1e      	ldr	r2, [pc, #120]	; (8000dd0 <SystemCoreClockUpdate+0xec>)
 8000d58:	6852      	ldr	r2, [r2, #4]
 8000d5a:	0992      	lsrs	r2, r2, #6
 8000d5c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000d60:	fb02 f303 	mul.w	r3, r2, r3
 8000d64:	617b      	str	r3, [r7, #20]
 8000d66:	e00b      	b.n	8000d80 <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000d68:	4a1b      	ldr	r2, [pc, #108]	; (8000dd8 <SystemCoreClockUpdate+0xf4>)
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d70:	4a17      	ldr	r2, [pc, #92]	; (8000dd0 <SystemCoreClockUpdate+0xec>)
 8000d72:	6852      	ldr	r2, [r2, #4]
 8000d74:	0992      	lsrs	r2, r2, #6
 8000d76:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000d7a:	fb02 f303 	mul.w	r3, r2, r3
 8000d7e:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000d80:	4b13      	ldr	r3, [pc, #76]	; (8000dd0 <SystemCoreClockUpdate+0xec>)
 8000d82:	685b      	ldr	r3, [r3, #4]
 8000d84:	0c1b      	lsrs	r3, r3, #16
 8000d86:	f003 0303 	and.w	r3, r3, #3
 8000d8a:	3301      	adds	r3, #1
 8000d8c:	005b      	lsls	r3, r3, #1
 8000d8e:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8000d90:	697a      	ldr	r2, [r7, #20]
 8000d92:	68fb      	ldr	r3, [r7, #12]
 8000d94:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d98:	4a0e      	ldr	r2, [pc, #56]	; (8000dd4 <SystemCoreClockUpdate+0xf0>)
 8000d9a:	6013      	str	r3, [r2, #0]
      break;
 8000d9c:	e003      	b.n	8000da6 <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 8000d9e:	4b0d      	ldr	r3, [pc, #52]	; (8000dd4 <SystemCoreClockUpdate+0xf0>)
 8000da0:	4a0d      	ldr	r2, [pc, #52]	; (8000dd8 <SystemCoreClockUpdate+0xf4>)
 8000da2:	601a      	str	r2, [r3, #0]
      break;
 8000da4:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000da6:	4b0a      	ldr	r3, [pc, #40]	; (8000dd0 <SystemCoreClockUpdate+0xec>)
 8000da8:	689b      	ldr	r3, [r3, #8]
 8000daa:	091b      	lsrs	r3, r3, #4
 8000dac:	f003 030f 	and.w	r3, r3, #15
 8000db0:	4a0b      	ldr	r2, [pc, #44]	; (8000de0 <SystemCoreClockUpdate+0xfc>)
 8000db2:	5cd3      	ldrb	r3, [r2, r3]
 8000db4:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8000db6:	4b07      	ldr	r3, [pc, #28]	; (8000dd4 <SystemCoreClockUpdate+0xf0>)
 8000db8:	681a      	ldr	r2, [r3, #0]
 8000dba:	693b      	ldr	r3, [r7, #16]
 8000dbc:	fa22 f303 	lsr.w	r3, r2, r3
 8000dc0:	4a04      	ldr	r2, [pc, #16]	; (8000dd4 <SystemCoreClockUpdate+0xf0>)
 8000dc2:	6013      	str	r3, [r2, #0]
}
 8000dc4:	bf00      	nop
 8000dc6:	371c      	adds	r7, #28
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dce:	4770      	bx	lr
 8000dd0:	40023800 	.word	0x40023800
 8000dd4:	200000a4 	.word	0x200000a4
 8000dd8:	00f42400 	.word	0x00f42400
 8000ddc:	017d7840 	.word	0x017d7840
 8000de0:	08001638 	.word	0x08001638

08000de4 <init_ADC>:
#include "stm32f7xx.h"
#include "adc.h"

void init_ADC(void) {
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0
	//
	RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 8000de8:	4b5b      	ldr	r3, [pc, #364]	; (8000f58 <init_ADC+0x174>)
 8000dea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dec:	4a5a      	ldr	r2, [pc, #360]	; (8000f58 <init_ADC+0x174>)
 8000dee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000df2:	6453      	str	r3, [r2, #68]	; 0x44
	RCC->APB2ENR |= RCC_APB2ENR_ADC2EN;
 8000df4:	4b58      	ldr	r3, [pc, #352]	; (8000f58 <init_ADC+0x174>)
 8000df6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000df8:	4a57      	ldr	r2, [pc, #348]	; (8000f58 <init_ADC+0x174>)
 8000dfa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000dfe:	6453      	str	r3, [r2, #68]	; 0x44
	RCC->APB2ENR |= RCC_APB2ENR_ADC3EN;
 8000e00:	4b55      	ldr	r3, [pc, #340]	; (8000f58 <init_ADC+0x174>)
 8000e02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e04:	4a54      	ldr	r2, [pc, #336]	; (8000f58 <init_ADC+0x174>)
 8000e06:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e0a:	6453      	str	r3, [r2, #68]	; 0x44

	//Вкл АЦП 1 2 3
	ADC1->CR2 |= ADC_CR2_ADON;
 8000e0c:	4b53      	ldr	r3, [pc, #332]	; (8000f5c <init_ADC+0x178>)
 8000e0e:	689b      	ldr	r3, [r3, #8]
 8000e10:	4a52      	ldr	r2, [pc, #328]	; (8000f5c <init_ADC+0x178>)
 8000e12:	f043 0301 	orr.w	r3, r3, #1
 8000e16:	6093      	str	r3, [r2, #8]
	ADC2->CR2 |= ADC_CR2_ADON;
 8000e18:	4b51      	ldr	r3, [pc, #324]	; (8000f60 <init_ADC+0x17c>)
 8000e1a:	689b      	ldr	r3, [r3, #8]
 8000e1c:	4a50      	ldr	r2, [pc, #320]	; (8000f60 <init_ADC+0x17c>)
 8000e1e:	f043 0301 	orr.w	r3, r3, #1
 8000e22:	6093      	str	r3, [r2, #8]
	ADC3->CR2 |= ADC_CR2_ADON;
 8000e24:	4b4f      	ldr	r3, [pc, #316]	; (8000f64 <init_ADC+0x180>)
 8000e26:	689b      	ldr	r3, [r3, #8]
 8000e28:	4a4e      	ldr	r2, [pc, #312]	; (8000f64 <init_ADC+0x180>)
 8000e2a:	f043 0301 	orr.w	r3, r3, #1
 8000e2e:	6093      	str	r3, [r2, #8]

	// Выбираем 18 канал ADC1(датчик температуры)
	ADC1->SQR3 |= 3; // Cигнал инжекции
 8000e30:	4b4a      	ldr	r3, [pc, #296]	; (8000f5c <init_ADC+0x178>)
 8000e32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e34:	4a49      	ldr	r2, [pc, #292]	; (8000f5c <init_ADC+0x178>)
 8000e36:	f043 0303 	orr.w	r3, r3, #3
 8000e3a:	6353      	str	r3, [r2, #52]	; 0x34
	ADC2->SQR3 |= 0; //Выходное напряжение
 8000e3c:	4b48      	ldr	r3, [pc, #288]	; (8000f60 <init_ADC+0x17c>)
 8000e3e:	4a48      	ldr	r2, [pc, #288]	; (8000f60 <init_ADC+0x17c>)
 8000e40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e42:	6353      	str	r3, [r2, #52]	; 0x34
	ADC3->SQR3 |= 14; //Ток реактора
 8000e44:	4b47      	ldr	r3, [pc, #284]	; (8000f64 <init_ADC+0x180>)
 8000e46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e48:	4a46      	ldr	r2, [pc, #280]	; (8000f64 <init_ADC+0x180>)
 8000e4a:	f043 030e 	orr.w	r3, r3, #14
 8000e4e:	6353      	str	r3, [r2, #52]	; 0x34

	//Выбираем каналы
	ADC1->SQR3 |= 18 << 5; //Температура
 8000e50:	4b42      	ldr	r3, [pc, #264]	; (8000f5c <init_ADC+0x178>)
 8000e52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e54:	4a41      	ldr	r2, [pc, #260]	; (8000f5c <init_ADC+0x178>)
 8000e56:	f443 7310 	orr.w	r3, r3, #576	; 0x240
 8000e5a:	6353      	str	r3, [r2, #52]	; 0x34
	ADC2->SQR3 |= 13 << 5; //Выходное напряжение
 8000e5c:	4b40      	ldr	r3, [pc, #256]	; (8000f60 <init_ADC+0x17c>)
 8000e5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e60:	4a3f      	ldr	r2, [pc, #252]	; (8000f60 <init_ADC+0x17c>)
 8000e62:	f443 73d0 	orr.w	r3, r3, #416	; 0x1a0
 8000e66:	6353      	str	r3, [r2, #52]	; 0x34
	ADC3->SQR3 |= 12 << 5; //Выходной ток
 8000e68:	4b3e      	ldr	r3, [pc, #248]	; (8000f64 <init_ADC+0x180>)
 8000e6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e6c:	4a3d      	ldr	r2, [pc, #244]	; (8000f64 <init_ADC+0x180>)
 8000e6e:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8000e72:	6353      	str	r3, [r2, #52]	; 0x34
	//Выбираем
	ADC1->SQR1 |= 1 << 20;
 8000e74:	4b39      	ldr	r3, [pc, #228]	; (8000f5c <init_ADC+0x178>)
 8000e76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e78:	4a38      	ldr	r2, [pc, #224]	; (8000f5c <init_ADC+0x178>)
 8000e7a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000e7e:	62d3      	str	r3, [r2, #44]	; 0x2c
	ADC2->SQR1 |= 1 << 20;
 8000e80:	4b37      	ldr	r3, [pc, #220]	; (8000f60 <init_ADC+0x17c>)
 8000e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e84:	4a36      	ldr	r2, [pc, #216]	; (8000f60 <init_ADC+0x17c>)
 8000e86:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000e8a:	62d3      	str	r3, [r2, #44]	; 0x2c
	ADC3->SQR1 |= 1 << 20;
 8000e8c:	4b35      	ldr	r3, [pc, #212]	; (8000f64 <init_ADC+0x180>)
 8000e8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e90:	4a34      	ldr	r2, [pc, #208]	; (8000f64 <init_ADC+0x180>)
 8000e92:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000e96:	62d3      	str	r3, [r2, #44]	; 0x2c

	//Включение режима сканирования
	ADC1->CR1 |= ADC_CR1_SCAN;
 8000e98:	4b30      	ldr	r3, [pc, #192]	; (8000f5c <init_ADC+0x178>)
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	4a2f      	ldr	r2, [pc, #188]	; (8000f5c <init_ADC+0x178>)
 8000e9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ea2:	6053      	str	r3, [r2, #4]
	ADC2->CR1 |= ADC_CR1_SCAN;
 8000ea4:	4b2e      	ldr	r3, [pc, #184]	; (8000f60 <init_ADC+0x17c>)
 8000ea6:	685b      	ldr	r3, [r3, #4]
 8000ea8:	4a2d      	ldr	r2, [pc, #180]	; (8000f60 <init_ADC+0x17c>)
 8000eaa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000eae:	6053      	str	r3, [r2, #4]
	ADC3->CR1 |= ADC_CR1_SCAN;
 8000eb0:	4b2c      	ldr	r3, [pc, #176]	; (8000f64 <init_ADC+0x180>)
 8000eb2:	685b      	ldr	r3, [r3, #4]
 8000eb4:	4a2b      	ldr	r2, [pc, #172]	; (8000f64 <init_ADC+0x180>)
 8000eb6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000eba:	6053      	str	r3, [r2, #4]

	// ВКл режим преобразования непрерывный
	//ADC1->CR2 |= ADC_CR2_CONT;

	//Устанавливаем циклов 480
	ADC1->SMPR1 |= ADC_SMPR1_SMP18_0;
 8000ebc:	4b27      	ldr	r3, [pc, #156]	; (8000f5c <init_ADC+0x178>)
 8000ebe:	68db      	ldr	r3, [r3, #12]
 8000ec0:	4a26      	ldr	r2, [pc, #152]	; (8000f5c <init_ADC+0x178>)
 8000ec2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000ec6:	60d3      	str	r3, [r2, #12]
	ADC1->SMPR2 |= ADC_SMPR2_SMP3_0;
 8000ec8:	4b24      	ldr	r3, [pc, #144]	; (8000f5c <init_ADC+0x178>)
 8000eca:	691b      	ldr	r3, [r3, #16]
 8000ecc:	4a23      	ldr	r2, [pc, #140]	; (8000f5c <init_ADC+0x178>)
 8000ece:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ed2:	6113      	str	r3, [r2, #16]

	ADC2->SMPR2 |= ADC_SMPR2_SMP0_0;
 8000ed4:	4b22      	ldr	r3, [pc, #136]	; (8000f60 <init_ADC+0x17c>)
 8000ed6:	691b      	ldr	r3, [r3, #16]
 8000ed8:	4a21      	ldr	r2, [pc, #132]	; (8000f60 <init_ADC+0x17c>)
 8000eda:	f043 0301 	orr.w	r3, r3, #1
 8000ede:	6113      	str	r3, [r2, #16]
	ADC2->SMPR1 |= ADC_SMPR1_SMP13_0;
 8000ee0:	4b1f      	ldr	r3, [pc, #124]	; (8000f60 <init_ADC+0x17c>)
 8000ee2:	68db      	ldr	r3, [r3, #12]
 8000ee4:	4a1e      	ldr	r2, [pc, #120]	; (8000f60 <init_ADC+0x17c>)
 8000ee6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000eea:	60d3      	str	r3, [r2, #12]

	ADC3->SMPR1 |= ADC_SMPR1_SMP14_0;
 8000eec:	4b1d      	ldr	r3, [pc, #116]	; (8000f64 <init_ADC+0x180>)
 8000eee:	68db      	ldr	r3, [r3, #12]
 8000ef0:	4a1c      	ldr	r2, [pc, #112]	; (8000f64 <init_ADC+0x180>)
 8000ef2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000ef6:	60d3      	str	r3, [r2, #12]
	ADC3->SMPR1 |= ADC_SMPR1_SMP12_0;
 8000ef8:	4b1a      	ldr	r3, [pc, #104]	; (8000f64 <init_ADC+0x180>)
 8000efa:	68db      	ldr	r3, [r3, #12]
 8000efc:	4a19      	ldr	r2, [pc, #100]	; (8000f64 <init_ADC+0x180>)
 8000efe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f02:	60d3      	str	r3, [r2, #12]

	// Вкл запуск ацп от сигнала Tim8 TRG0
	ADC1->CR2 |= ADC_CR2_EXTSEL_0 | ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_2;
 8000f04:	4b15      	ldr	r3, [pc, #84]	; (8000f5c <init_ADC+0x178>)
 8000f06:	689b      	ldr	r3, [r3, #8]
 8000f08:	4a14      	ldr	r2, [pc, #80]	; (8000f5c <init_ADC+0x178>)
 8000f0a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000f0e:	6093      	str	r3, [r2, #8]

	// Запуск АЦП от TIM8 TRGO по нарастающему фронту.
	ADC1->CR2 |= ADC_CR2_EXTEN_0;
 8000f10:	4b12      	ldr	r3, [pc, #72]	; (8000f5c <init_ADC+0x178>)
 8000f12:	689b      	ldr	r3, [r3, #8]
 8000f14:	4a11      	ldr	r2, [pc, #68]	; (8000f5c <init_ADC+0x178>)
 8000f16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f1a:	6093      	str	r3, [r2, #8]

	ADC->CCR |= ADC_CCR_TSVREFE;
 8000f1c:	4b12      	ldr	r3, [pc, #72]	; (8000f68 <init_ADC+0x184>)
 8000f1e:	685b      	ldr	r3, [r3, #4]
 8000f20:	4a11      	ldr	r2, [pc, #68]	; (8000f68 <init_ADC+0x184>)
 8000f22:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000f26:	6053      	str	r3, [r2, #4]

	//Режим работы с ДМА 1
	ADC->CCR |= ADC_CCR_DMA_0;
 8000f28:	4b0f      	ldr	r3, [pc, #60]	; (8000f68 <init_ADC+0x184>)
 8000f2a:	685b      	ldr	r3, [r3, #4]
 8000f2c:	4a0e      	ldr	r2, [pc, #56]	; (8000f68 <init_ADC+0x184>)
 8000f2e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f32:	6053      	str	r3, [r2, #4]
	//Вкл запуск запрооса дма по окончанию преобразования
	ADC->CCR |= ADC_CCR_DDS;
 8000f34:	4b0c      	ldr	r3, [pc, #48]	; (8000f68 <init_ADC+0x184>)
 8000f36:	685b      	ldr	r3, [r3, #4]
 8000f38:	4a0b      	ldr	r2, [pc, #44]	; (8000f68 <init_ADC+0x184>)
 8000f3a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000f3e:	6053      	str	r3, [r2, #4]
	 if else (num<=12)
	 ADC1->SQR2|= 18<<(5*(num-1));
	 */

	// Режим Triple ADC Mode.
	ADC->CCR |= ADC_CCR_MULTI_1 | ADC_CCR_MULTI_2 | ADC_CCR_MULTI_4;
 8000f40:	4b09      	ldr	r3, [pc, #36]	; (8000f68 <init_ADC+0x184>)
 8000f42:	685b      	ldr	r3, [r3, #4]
 8000f44:	4a08      	ldr	r2, [pc, #32]	; (8000f68 <init_ADC+0x184>)
 8000f46:	f043 0316 	orr.w	r3, r3, #22
 8000f4a:	6053      	str	r3, [r2, #4]

}
 8000f4c:	bf00      	nop
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop
 8000f58:	40023800 	.word	0x40023800
 8000f5c:	40012000 	.word	0x40012000
 8000f60:	40012100 	.word	0x40012100
 8000f64:	40012200 	.word	0x40012200
 8000f68:	40012300 	.word	0x40012300

08000f6c <init_DAC>:

#include "stm32f7xx.h"
#include "dac.h"

void init_DAC(void)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	af00      	add	r7, sp, #0
    // Вкл. тактирование ЦАП.
    RCC->APB1ENR |= RCC_APB1ENR_DACEN;
 8000f70:	4b08      	ldr	r3, [pc, #32]	; (8000f94 <init_DAC+0x28>)
 8000f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f74:	4a07      	ldr	r2, [pc, #28]	; (8000f94 <init_DAC+0x28>)
 8000f76:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000f7a:	6413      	str	r3, [r2, #64]	; 0x40

    // Вкл. ЦАП1 и ЦАП2.
    DAC->CR |= DAC_CR_EN1 | DAC_CR_EN2;
 8000f7c:	4b06      	ldr	r3, [pc, #24]	; (8000f98 <init_DAC+0x2c>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a05      	ldr	r2, [pc, #20]	; (8000f98 <init_DAC+0x2c>)
 8000f82:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8000f86:	6013      	str	r3, [r2, #0]
}
 8000f88:	bf00      	nop
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop
 8000f94:	40023800 	.word	0x40023800
 8000f98:	40007400 	.word	0x40007400

08000f9c <init_DMA>:
#include "stm32f7xx.h"
#include "dma.h"

volatile unsigned int ADC_Buffer[6];

void init_DMA(void) {
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
	//Включение тактирования ДМА
	RCC->AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 8000fa0:	4b20      	ldr	r3, [pc, #128]	; (8001024 <init_DMA+0x88>)
 8000fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fa4:	4a1f      	ldr	r2, [pc, #124]	; (8001024 <init_DMA+0x88>)
 8000fa6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000faa:	6313      	str	r3, [r2, #48]	; 0x30

	//настраиваем адрес источника данных
	DMA2_Stream0->PAR = (unsigned int) &(ADC->CDR);
 8000fac:	4b1e      	ldr	r3, [pc, #120]	; (8001028 <init_DMA+0x8c>)
 8000fae:	4a1f      	ldr	r2, [pc, #124]	; (800102c <init_DMA+0x90>)
 8000fb0:	609a      	str	r2, [r3, #8]

	//Адрес места записи данных ацп , назначение массива

	DMA2_Stream0->M0AR = (unsigned int) &ADC_Buffer[0];
 8000fb2:	4b1d      	ldr	r3, [pc, #116]	; (8001028 <init_DMA+0x8c>)
 8000fb4:	4a1e      	ldr	r2, [pc, #120]	; (8001030 <init_DMA+0x94>)
 8000fb6:	60da      	str	r2, [r3, #12]

	//Колличество
	DMA2_Stream0->NDTR = 6;
 8000fb8:	4b1b      	ldr	r3, [pc, #108]	; (8001028 <init_DMA+0x8c>)
 8000fba:	2206      	movs	r2, #6
 8000fbc:	605a      	str	r2, [r3, #4]
	//Выбираем канал 0 , из таблиы 26 ДМА2  стрим 0 --> каналу о, нам надо 0 в регистре сдвинуть на 25
	DMA2_Stream0->CR |= 0 << 25;
 8000fbe:	4b1a      	ldr	r3, [pc, #104]	; (8001028 <init_DMA+0x8c>)
 8000fc0:	4a19      	ldr	r2, [pc, #100]	; (8001028 <init_DMA+0x8c>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	6013      	str	r3, [r2, #0]

	// Установка приоритета при выборе потоков ДМА для передачи
	//данных по шине данных = very high.

	DMA2_Stream0->CR |= DMA_SxCR_PL_0 | DMA_SxCR_PL_1;
 8000fc6:	4b18      	ldr	r3, [pc, #96]	; (8001028 <init_DMA+0x8c>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	4a17      	ldr	r2, [pc, #92]	; (8001028 <init_DMA+0x8c>)
 8000fcc:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 8000fd0:	6013      	str	r3, [r2, #0]

	// Размер данных в месте назначения(ADC) = 32 бита
	DMA2_Stream0->CR |= DMA_SxCR_PSIZE_1;
 8000fd2:	4b15      	ldr	r3, [pc, #84]	; (8001028 <init_DMA+0x8c>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	4a14      	ldr	r2, [pc, #80]	; (8001028 <init_DMA+0x8c>)
 8000fd8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000fdc:	6013      	str	r3, [r2, #0]

	// Размер данных в месте назначения(массив) = 32 бита
	DMA2_Stream0->CR |= DMA_SxCR_MSIZE_1;
 8000fde:	4b12      	ldr	r3, [pc, #72]	; (8001028 <init_DMA+0x8c>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	4a11      	ldr	r2, [pc, #68]	; (8001028 <init_DMA+0x8c>)
 8000fe4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fe8:	6013      	str	r3, [r2, #0]

	// Вкл. увеличение адрес в месте назначения (массив) при последовательной записи элементов.
	DMA2_Stream0->CR |= DMA_SxCR_MINC;
 8000fea:	4b0f      	ldr	r3, [pc, #60]	; (8001028 <init_DMA+0x8c>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	4a0e      	ldr	r2, [pc, #56]	; (8001028 <init_DMA+0x8c>)
 8000ff0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000ff4:	6013      	str	r3, [r2, #0]

	// Вкл режим  циклической передачи
	DMA2_Stream0->CR |= DMA_SxCR_CIRC;
 8000ff6:	4b0c      	ldr	r3, [pc, #48]	; (8001028 <init_DMA+0x8c>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	4a0b      	ldr	r2, [pc, #44]	; (8001028 <init_DMA+0x8c>)
 8000ffc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001000:	6013      	str	r3, [r2, #0]

	//ВКл. прерывание по окончанию передачи
	DMA2_Stream0->CR |= DMA_SxCR_TCIE;
 8001002:	4b09      	ldr	r3, [pc, #36]	; (8001028 <init_DMA+0x8c>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	4a08      	ldr	r2, [pc, #32]	; (8001028 <init_DMA+0x8c>)
 8001008:	f043 0310 	orr.w	r3, r3, #16
 800100c:	6013      	str	r3, [r2, #0]

	//ВКл. DMA2 Stream0
	DMA2_Stream0->CR |= DMA_SxCR_EN;
 800100e:	4b06      	ldr	r3, [pc, #24]	; (8001028 <init_DMA+0x8c>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	4a05      	ldr	r2, [pc, #20]	; (8001028 <init_DMA+0x8c>)
 8001014:	f043 0301 	orr.w	r3, r3, #1
 8001018:	6013      	str	r3, [r2, #0]

}
 800101a:	bf00      	nop
 800101c:	46bd      	mov	sp, r7
 800101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001022:	4770      	bx	lr
 8001024:	40023800 	.word	0x40023800
 8001028:	40026410 	.word	0x40026410
 800102c:	40012308 	.word	0x40012308
 8001030:	200000c4 	.word	0x200000c4

08001034 <init_GPIO>:
void init_GPIO_Output(GPIO_TypeDef * gpio, unsigned int pin);
void init_GPIO_AFunction(GPIO_TypeDef * gpio, unsigned int pin, unsigned int AF);
void init_GPIO_Analog(GPIO_TypeDef * gpio, unsigned int pin);

void init_GPIO(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 8001038:	4b34      	ldr	r3, [pc, #208]	; (800110c <init_GPIO+0xd8>)
 800103a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800103c:	4a33      	ldr	r2, [pc, #204]	; (800110c <init_GPIO+0xd8>)
 800103e:	f043 0304 	orr.w	r3, r3, #4
 8001042:	6313      	str	r3, [r2, #48]	; 0x30
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 8001044:	4b31      	ldr	r3, [pc, #196]	; (800110c <init_GPIO+0xd8>)
 8001046:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001048:	4a30      	ldr	r2, [pc, #192]	; (800110c <init_GPIO+0xd8>)
 800104a:	f043 0302 	orr.w	r3, r3, #2
 800104e:	6313      	str	r3, [r2, #48]	; 0x30
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN;
 8001050:	4b2e      	ldr	r3, [pc, #184]	; (800110c <init_GPIO+0xd8>)
 8001052:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001054:	4a2d      	ldr	r2, [pc, #180]	; (800110c <init_GPIO+0xd8>)
 8001056:	f043 0308 	orr.w	r3, r3, #8
 800105a:	6313      	str	r3, [r2, #48]	; 0x30
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 800105c:	4b2b      	ldr	r3, [pc, #172]	; (800110c <init_GPIO+0xd8>)
 800105e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001060:	4a2a      	ldr	r2, [pc, #168]	; (800110c <init_GPIO+0xd8>)
 8001062:	f043 0301 	orr.w	r3, r3, #1
 8001066:	6313      	str	r3, [r2, #48]	; 0x30
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOFEN;
 8001068:	4b28      	ldr	r3, [pc, #160]	; (800110c <init_GPIO+0xd8>)
 800106a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800106c:	4a27      	ldr	r2, [pc, #156]	; (800110c <init_GPIO+0xd8>)
 800106e:	f043 0320 	orr.w	r3, r3, #32
 8001072:	6313      	str	r3, [r2, #48]	; 0x30
// led
    init_GPIO_Output(GPIOD, 1); //HL1.
 8001074:	2101      	movs	r1, #1
 8001076:	4826      	ldr	r0, [pc, #152]	; (8001110 <init_GPIO+0xdc>)
 8001078:	f000 f854 	bl	8001124 <init_GPIO_Output>
    init_GPIO_Output(GPIOD, 2); //HL1.
 800107c:	2102      	movs	r1, #2
 800107e:	4824      	ldr	r0, [pc, #144]	; (8001110 <init_GPIO+0xdc>)
 8001080:	f000 f850 	bl	8001124 <init_GPIO_Output>
    init_GPIO_Output(GPIOD, 3); //HL1.
 8001084:	2103      	movs	r1, #3
 8001086:	4822      	ldr	r0, [pc, #136]	; (8001110 <init_GPIO+0xdc>)
 8001088:	f000 f84c 	bl	8001124 <init_GPIO_Output>
    init_GPIO_Output(GPIOD, 4); //HL1.
 800108c:	2104      	movs	r1, #4
 800108e:	4820      	ldr	r0, [pc, #128]	; (8001110 <init_GPIO+0xdc>)
 8001090:	f000 f848 	bl	8001124 <init_GPIO_Output>
    init_GPIO_Output(GPIOD, 5); //HL5.
 8001094:	2105      	movs	r1, #5
 8001096:	481e      	ldr	r0, [pc, #120]	; (8001110 <init_GPIO+0xdc>)
 8001098:	f000 f844 	bl	8001124 <init_GPIO_Output>

 // Тестовые выводы
    init_GPIO_Output(GPIOD, 6); //5
 800109c:	2106      	movs	r1, #6
 800109e:	481c      	ldr	r0, [pc, #112]	; (8001110 <init_GPIO+0xdc>)
 80010a0:	f000 f840 	bl	8001124 <init_GPIO_Output>
    init_GPIO_Output(GPIOD, 7); //6
 80010a4:	2107      	movs	r1, #7
 80010a6:	481a      	ldr	r0, [pc, #104]	; (8001110 <init_GPIO+0xdc>)
 80010a8:	f000 f83c 	bl	8001124 <init_GPIO_Output>
    init_GPIO_Output(GPIOG, 9);  //7
 80010ac:	2109      	movs	r1, #9
 80010ae:	4819      	ldr	r0, [pc, #100]	; (8001114 <init_GPIO+0xe0>)
 80010b0:	f000 f838 	bl	8001124 <init_GPIO_Output>
    init_GPIO_Output(GPIOG, 10);  //8
 80010b4:	210a      	movs	r1, #10
 80010b6:	4817      	ldr	r0, [pc, #92]	; (8001114 <init_GPIO+0xe0>)
 80010b8:	f000 f834 	bl	8001124 <init_GPIO_Output>
    init_GPIO_Output(GPIOG, 11);  //9
 80010bc:	210b      	movs	r1, #11
 80010be:	4815      	ldr	r0, [pc, #84]	; (8001114 <init_GPIO+0xe0>)
 80010c0:	f000 f830 	bl	8001124 <init_GPIO_Output>

    //
    init_GPIO_AFunction(GPIOC, 6, 3);
 80010c4:	2203      	movs	r2, #3
 80010c6:	2106      	movs	r1, #6
 80010c8:	4813      	ldr	r0, [pc, #76]	; (8001118 <init_GPIO+0xe4>)
 80010ca:	f000 f840 	bl	800114e <init_GPIO_AFunction>

    init_GPIO_Analog(GPIOA, 0);     // Выходное напряжение.
 80010ce:	2100      	movs	r1, #0
 80010d0:	4812      	ldr	r0, [pc, #72]	; (800111c <init_GPIO+0xe8>)
 80010d2:	f000 f875 	bl	80011c0 <init_GPIO_Analog>
    init_GPIO_Analog(GPIOC, 2);     // Выходной ток.
 80010d6:	2102      	movs	r1, #2
 80010d8:	480f      	ldr	r0, [pc, #60]	; (8001118 <init_GPIO+0xe4>)
 80010da:	f000 f871 	bl	80011c0 <init_GPIO_Analog>
    init_GPIO_Analog(GPIOC, 3);     // Входное напряжение.
 80010de:	2103      	movs	r1, #3
 80010e0:	480d      	ldr	r0, [pc, #52]	; (8001118 <init_GPIO+0xe4>)
 80010e2:	f000 f86d 	bl	80011c0 <init_GPIO_Analog>
    init_GPIO_Analog(GPIOF, 4);     // Ток дросселя (входной ток).
 80010e6:	2104      	movs	r1, #4
 80010e8:	480d      	ldr	r0, [pc, #52]	; (8001120 <init_GPIO+0xec>)
 80010ea:	f000 f869 	bl	80011c0 <init_GPIO_Analog>
    init_GPIO_Analog(GPIOA, 3);     // Сигнал инжекции (для частотных характеристик).
 80010ee:	2103      	movs	r1, #3
 80010f0:	480a      	ldr	r0, [pc, #40]	; (800111c <init_GPIO+0xe8>)
 80010f2:	f000 f865 	bl	80011c0 <init_GPIO_Analog>

    init_GPIO_Analog(GPIOA, 4);     // ЦАП1.
 80010f6:	2104      	movs	r1, #4
 80010f8:	4808      	ldr	r0, [pc, #32]	; (800111c <init_GPIO+0xe8>)
 80010fa:	f000 f861 	bl	80011c0 <init_GPIO_Analog>
    init_GPIO_Analog(GPIOA, 5);     // ЦАП2.
 80010fe:	2105      	movs	r1, #5
 8001100:	4806      	ldr	r0, [pc, #24]	; (800111c <init_GPIO+0xe8>)
 8001102:	f000 f85d 	bl	80011c0 <init_GPIO_Analog>
}
 8001106:	bf00      	nop
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	40023800 	.word	0x40023800
 8001110:	40020c00 	.word	0x40020c00
 8001114:	40021800 	.word	0x40021800
 8001118:	40020800 	.word	0x40020800
 800111c:	40020000 	.word	0x40020000
 8001120:	40021400 	.word	0x40021400

08001124 <init_GPIO_Output>:

void init_GPIO_Output(GPIO_TypeDef * gpio, unsigned int pin)
{
 8001124:	b480      	push	{r7}
 8001126:	b083      	sub	sp, #12
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
 800112c:	6039      	str	r1, [r7, #0]
    gpio->MODER |= 1 << (2*pin);
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	683a      	ldr	r2, [r7, #0]
 8001134:	0052      	lsls	r2, r2, #1
 8001136:	2101      	movs	r1, #1
 8001138:	fa01 f202 	lsl.w	r2, r1, r2
 800113c:	431a      	orrs	r2, r3
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	601a      	str	r2, [r3, #0]
}
 8001142:	bf00      	nop
 8001144:	370c      	adds	r7, #12
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr

0800114e <init_GPIO_AFunction>:

void init_GPIO_AFunction(GPIO_TypeDef * gpio, unsigned int pin, unsigned int AF)
{
 800114e:	b480      	push	{r7}
 8001150:	b085      	sub	sp, #20
 8001152:	af00      	add	r7, sp, #0
 8001154:	60f8      	str	r0, [r7, #12]
 8001156:	60b9      	str	r1, [r7, #8]
 8001158:	607a      	str	r2, [r7, #4]
    if (pin < 8)
 800115a:	68bb      	ldr	r3, [r7, #8]
 800115c:	2b07      	cmp	r3, #7
 800115e:	d80a      	bhi.n	8001176 <init_GPIO_AFunction+0x28>
        gpio->AFR[0] |= AF << (4*pin);
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	6a1a      	ldr	r2, [r3, #32]
 8001164:	68bb      	ldr	r3, [r7, #8]
 8001166:	009b      	lsls	r3, r3, #2
 8001168:	6879      	ldr	r1, [r7, #4]
 800116a:	fa01 f303 	lsl.w	r3, r1, r3
 800116e:	431a      	orrs	r2, r3
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	621a      	str	r2, [r3, #32]
 8001174:	e00a      	b.n	800118c <init_GPIO_AFunction+0x3e>
    else
        gpio->AFR[1] |= AF << (4*(pin - 8));
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800117a:	68bb      	ldr	r3, [r7, #8]
 800117c:	3b08      	subs	r3, #8
 800117e:	009b      	lsls	r3, r3, #2
 8001180:	6879      	ldr	r1, [r7, #4]
 8001182:	fa01 f303 	lsl.w	r3, r1, r3
 8001186:	431a      	orrs	r2, r3
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	625a      	str	r2, [r3, #36]	; 0x24

    gpio->MODER |= 2 << (2*pin);
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	68ba      	ldr	r2, [r7, #8]
 8001192:	0052      	lsls	r2, r2, #1
 8001194:	2102      	movs	r1, #2
 8001196:	fa01 f202 	lsl.w	r2, r1, r2
 800119a:	431a      	orrs	r2, r3
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	601a      	str	r2, [r3, #0]
    gpio->OSPEEDR |= 3 << (2*pin);
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	689b      	ldr	r3, [r3, #8]
 80011a4:	68ba      	ldr	r2, [r7, #8]
 80011a6:	0052      	lsls	r2, r2, #1
 80011a8:	2103      	movs	r1, #3
 80011aa:	fa01 f202 	lsl.w	r2, r1, r2
 80011ae:	431a      	orrs	r2, r3
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	609a      	str	r2, [r3, #8]
}
 80011b4:	bf00      	nop
 80011b6:	3714      	adds	r7, #20
 80011b8:	46bd      	mov	sp, r7
 80011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011be:	4770      	bx	lr

080011c0 <init_GPIO_Analog>:

void init_GPIO_Analog(GPIO_TypeDef * gpio, unsigned int pin)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b083      	sub	sp, #12
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	6039      	str	r1, [r7, #0]
    gpio->MODER |= 3 << (2*pin);
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	683a      	ldr	r2, [r7, #0]
 80011d0:	0052      	lsls	r2, r2, #1
 80011d2:	2103      	movs	r1, #3
 80011d4:	fa01 f202 	lsl.w	r2, r1, r2
 80011d8:	431a      	orrs	r2, r3
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	601a      	str	r2, [r3, #0]
}
 80011de:	bf00      	nop
 80011e0:	370c      	adds	r7, #12
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr
	...

080011ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b085      	sub	sp, #20
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	f003 0307 	and.w	r3, r3, #7
 80011fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011fc:	4b0b      	ldr	r3, [pc, #44]	; (800122c <__NVIC_SetPriorityGrouping+0x40>)
 80011fe:	68db      	ldr	r3, [r3, #12]
 8001200:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001202:	68ba      	ldr	r2, [r7, #8]
 8001204:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001208:	4013      	ands	r3, r2
 800120a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001210:	68bb      	ldr	r3, [r7, #8]
 8001212:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001214:	4b06      	ldr	r3, [pc, #24]	; (8001230 <__NVIC_SetPriorityGrouping+0x44>)
 8001216:	4313      	orrs	r3, r2
 8001218:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800121a:	4a04      	ldr	r2, [pc, #16]	; (800122c <__NVIC_SetPriorityGrouping+0x40>)
 800121c:	68bb      	ldr	r3, [r7, #8]
 800121e:	60d3      	str	r3, [r2, #12]
}
 8001220:	bf00      	nop
 8001222:	3714      	adds	r7, #20
 8001224:	46bd      	mov	sp, r7
 8001226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122a:	4770      	bx	lr
 800122c:	e000ed00 	.word	0xe000ed00
 8001230:	05fa0000 	.word	0x05fa0000

08001234 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001238:	4b04      	ldr	r3, [pc, #16]	; (800124c <__NVIC_GetPriorityGrouping+0x18>)
 800123a:	68db      	ldr	r3, [r3, #12]
 800123c:	0a1b      	lsrs	r3, r3, #8
 800123e:	f003 0307 	and.w	r3, r3, #7
}
 8001242:	4618      	mov	r0, r3
 8001244:	46bd      	mov	sp, r7
 8001246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124a:	4770      	bx	lr
 800124c:	e000ed00 	.word	0xe000ed00

08001250 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001250:	b480      	push	{r7}
 8001252:	b083      	sub	sp, #12
 8001254:	af00      	add	r7, sp, #0
 8001256:	4603      	mov	r3, r0
 8001258:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800125a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800125e:	2b00      	cmp	r3, #0
 8001260:	db0b      	blt.n	800127a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001262:	79fb      	ldrb	r3, [r7, #7]
 8001264:	f003 021f 	and.w	r2, r3, #31
 8001268:	4907      	ldr	r1, [pc, #28]	; (8001288 <__NVIC_EnableIRQ+0x38>)
 800126a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800126e:	095b      	lsrs	r3, r3, #5
 8001270:	2001      	movs	r0, #1
 8001272:	fa00 f202 	lsl.w	r2, r0, r2
 8001276:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800127a:	bf00      	nop
 800127c:	370c      	adds	r7, #12
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr
 8001286:	bf00      	nop
 8001288:	e000e100 	.word	0xe000e100

0800128c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800128c:	b480      	push	{r7}
 800128e:	b083      	sub	sp, #12
 8001290:	af00      	add	r7, sp, #0
 8001292:	4603      	mov	r3, r0
 8001294:	6039      	str	r1, [r7, #0]
 8001296:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001298:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800129c:	2b00      	cmp	r3, #0
 800129e:	db0a      	blt.n	80012b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	b2da      	uxtb	r2, r3
 80012a4:	490c      	ldr	r1, [pc, #48]	; (80012d8 <__NVIC_SetPriority+0x4c>)
 80012a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012aa:	0112      	lsls	r2, r2, #4
 80012ac:	b2d2      	uxtb	r2, r2
 80012ae:	440b      	add	r3, r1
 80012b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012b4:	e00a      	b.n	80012cc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	b2da      	uxtb	r2, r3
 80012ba:	4908      	ldr	r1, [pc, #32]	; (80012dc <__NVIC_SetPriority+0x50>)
 80012bc:	79fb      	ldrb	r3, [r7, #7]
 80012be:	f003 030f 	and.w	r3, r3, #15
 80012c2:	3b04      	subs	r3, #4
 80012c4:	0112      	lsls	r2, r2, #4
 80012c6:	b2d2      	uxtb	r2, r2
 80012c8:	440b      	add	r3, r1
 80012ca:	761a      	strb	r2, [r3, #24]
}
 80012cc:	bf00      	nop
 80012ce:	370c      	adds	r7, #12
 80012d0:	46bd      	mov	sp, r7
 80012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d6:	4770      	bx	lr
 80012d8:	e000e100 	.word	0xe000e100
 80012dc:	e000ed00 	.word	0xe000ed00

080012e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012e0:	b480      	push	{r7}
 80012e2:	b089      	sub	sp, #36	; 0x24
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	60f8      	str	r0, [r7, #12]
 80012e8:	60b9      	str	r1, [r7, #8]
 80012ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	f003 0307 	and.w	r3, r3, #7
 80012f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012f4:	69fb      	ldr	r3, [r7, #28]
 80012f6:	f1c3 0307 	rsb	r3, r3, #7
 80012fa:	2b04      	cmp	r3, #4
 80012fc:	bf28      	it	cs
 80012fe:	2304      	movcs	r3, #4
 8001300:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001302:	69fb      	ldr	r3, [r7, #28]
 8001304:	3304      	adds	r3, #4
 8001306:	2b06      	cmp	r3, #6
 8001308:	d902      	bls.n	8001310 <NVIC_EncodePriority+0x30>
 800130a:	69fb      	ldr	r3, [r7, #28]
 800130c:	3b03      	subs	r3, #3
 800130e:	e000      	b.n	8001312 <NVIC_EncodePriority+0x32>
 8001310:	2300      	movs	r3, #0
 8001312:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001314:	f04f 32ff 	mov.w	r2, #4294967295
 8001318:	69bb      	ldr	r3, [r7, #24]
 800131a:	fa02 f303 	lsl.w	r3, r2, r3
 800131e:	43da      	mvns	r2, r3
 8001320:	68bb      	ldr	r3, [r7, #8]
 8001322:	401a      	ands	r2, r3
 8001324:	697b      	ldr	r3, [r7, #20]
 8001326:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001328:	f04f 31ff 	mov.w	r1, #4294967295
 800132c:	697b      	ldr	r3, [r7, #20]
 800132e:	fa01 f303 	lsl.w	r3, r1, r3
 8001332:	43d9      	mvns	r1, r3
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001338:	4313      	orrs	r3, r2
         );
}
 800133a:	4618      	mov	r0, r3
 800133c:	3724      	adds	r7, #36	; 0x24
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr

08001346 <init_INTERRUPT>:
#include "interrupt.h"
#include "dsp.h"

//volatile float TEMPERATURA;
//extern volatile float TEMPERATURE;
void init_INTERRUPT(void) {
 8001346:	b580      	push	{r7, lr}
 8001348:	af00      	add	r7, sp, #0
	//Выбор варианта группирования прерывания 3 ( 16 групп по 16 подприоритет)
	NVIC_SetPriorityGrouping(3);
 800134a:	2003      	movs	r0, #3
 800134c:	f7ff ff4e 	bl	80011ec <__NVIC_SetPriorityGrouping>

	//Включаем прерываний TIM8_UP_TIM13 в NVIC
	//NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);

	// Установка приоритет прерывания DMA2_Stream0_IRQn: группа 2, подприоритет 1.
	NVIC_SetPriority(DMA2_Stream0_IRQn,
 8001350:	f7ff ff70 	bl	8001234 <__NVIC_GetPriorityGrouping>
 8001354:	4603      	mov	r3, r0
 8001356:	2201      	movs	r2, #1
 8001358:	2102      	movs	r1, #2
 800135a:	4618      	mov	r0, r3
 800135c:	f7ff ffc0 	bl	80012e0 <NVIC_EncodePriority>
 8001360:	4603      	mov	r3, r0
 8001362:	4619      	mov	r1, r3
 8001364:	2038      	movs	r0, #56	; 0x38
 8001366:	f7ff ff91 	bl	800128c <__NVIC_SetPriority>
			NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 2, 1));

	// Включаем прерываний DMA2_Stream0_IRQn в NVIC.
	NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800136a:	2038      	movs	r0, #56	; 0x38
 800136c:	f7ff ff70 	bl	8001250 <__NVIC_EnableIRQ>
}
 8001370:	bf00      	nop
 8001372:	bd80      	pop	{r7, pc}

08001374 <TIM8_UP_TIM13_IRQHandler>:

void TIM8_UP_TIM13_IRQHandler(void) {
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0
// Сброс флага прерывания TIM8 по обновлению.
	TIM8->SR &= ~TIM_SR_UIF;
 8001378:	4b06      	ldr	r3, [pc, #24]	; (8001394 <TIM8_UP_TIM13_IRQHandler+0x20>)
 800137a:	691b      	ldr	r3, [r3, #16]
 800137c:	4a05      	ldr	r2, [pc, #20]	; (8001394 <TIM8_UP_TIM13_IRQHandler+0x20>)
 800137e:	f023 0301 	bic.w	r3, r3, #1
 8001382:	6113      	str	r3, [r2, #16]
  __ASM volatile ("isb 0xF":::"memory");
 8001384:	f3bf 8f6f 	isb	sy
}
 8001388:	bf00      	nop
	__ISB();

//GPIOD->ODR ^= 1 << 6;
//GPIOD->ODR ^= GPIO_ODR_OD6;
//GPIOD->ODR = GPIOD->ODR ^ (1 << 6);
}
 800138a:	bf00      	nop
 800138c:	46bd      	mov	sp, r7
 800138e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001392:	4770      	bx	lr
 8001394:	40010400 	.word	0x40010400

08001398 <init_RCC>:

#include "stm32f7xx.h"
#include "rcc.h"

void init_RCC(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
    RCC->AHB1RSTR = 0xFFFFFFFF;
 800139e:	4b43      	ldr	r3, [pc, #268]	; (80014ac <init_RCC+0x114>)
 80013a0:	f04f 32ff 	mov.w	r2, #4294967295
 80013a4:	611a      	str	r2, [r3, #16]
    RCC->AHB1RSTR = 0x00000000;
 80013a6:	4b41      	ldr	r3, [pc, #260]	; (80014ac <init_RCC+0x114>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	611a      	str	r2, [r3, #16]

    RCC->AHB2RSTR = 0xFFFFFFFF;
 80013ac:	4b3f      	ldr	r3, [pc, #252]	; (80014ac <init_RCC+0x114>)
 80013ae:	f04f 32ff 	mov.w	r2, #4294967295
 80013b2:	615a      	str	r2, [r3, #20]
    RCC->AHB2RSTR = 0x00000000;
 80013b4:	4b3d      	ldr	r3, [pc, #244]	; (80014ac <init_RCC+0x114>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	615a      	str	r2, [r3, #20]

    RCC->APB1RSTR = 0xFFFFFFFF;
 80013ba:	4b3c      	ldr	r3, [pc, #240]	; (80014ac <init_RCC+0x114>)
 80013bc:	f04f 32ff 	mov.w	r2, #4294967295
 80013c0:	621a      	str	r2, [r3, #32]
    RCC->APB1RSTR = 0x00000000;
 80013c2:	4b3a      	ldr	r3, [pc, #232]	; (80014ac <init_RCC+0x114>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	621a      	str	r2, [r3, #32]

    RCC->APB2RSTR = 0xFFFFFFFF;
 80013c8:	4b38      	ldr	r3, [pc, #224]	; (80014ac <init_RCC+0x114>)
 80013ca:	f04f 32ff 	mov.w	r2, #4294967295
 80013ce:	625a      	str	r2, [r3, #36]	; 0x24
    RCC->APB2RSTR = 0x00000000;
 80013d0:	4b36      	ldr	r3, [pc, #216]	; (80014ac <init_RCC+0x114>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	625a      	str	r2, [r3, #36]	; 0x24

    // Обновление переменной с частотой тактирования

    SystemCoreClockUpdate();
 80013d6:	f7ff fc85 	bl	8000ce4 <SystemCoreClockUpdate>

   // return;

    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80013da:	4b34      	ldr	r3, [pc, #208]	; (80014ac <init_RCC+0x114>)
 80013dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013de:	4a33      	ldr	r2, [pc, #204]	; (80014ac <init_RCC+0x114>)
 80013e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013e4:	6413      	str	r3, [r2, #64]	; 0x40
    // включение внешенего тактирования
    RCC->CR |= RCC_CR_HSEBYP;
 80013e6:	4b31      	ldr	r3, [pc, #196]	; (80014ac <init_RCC+0x114>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4a30      	ldr	r2, [pc, #192]	; (80014ac <init_RCC+0x114>)
 80013ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013f0:	6013      	str	r3, [r2, #0]
    RCC->CR |= RCC_CR_HSEON;//переключение тактирования на внутреннее
 80013f2:	4b2e      	ldr	r3, [pc, #184]	; (80014ac <init_RCC+0x114>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a2d      	ldr	r2, [pc, #180]	; (80014ac <init_RCC+0x114>)
 80013f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013fc:	6013      	str	r3, [r2, #0]
    while(!(RCC->CR & RCC_CR_HSERDY));
 80013fe:	bf00      	nop
 8001400:	4b2a      	ldr	r3, [pc, #168]	; (80014ac <init_RCC+0x114>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001408:	2b00      	cmp	r3, #0
 800140a:	d0f9      	beq.n	8001400 <init_RCC+0x68>

    //Выключение PLL  пред делитель
    RCC->CR &= ~RCC_CR_PLLON;
 800140c:	4b27      	ldr	r3, [pc, #156]	; (80014ac <init_RCC+0x114>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	4a26      	ldr	r2, [pc, #152]	; (80014ac <init_RCC+0x114>)
 8001412:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001416:	6013      	str	r3, [r2, #0]
    while(RCC->CR & RCC_CR_PLLRDY);
 8001418:	bf00      	nop
 800141a:	4b24      	ldr	r3, [pc, #144]	; (80014ac <init_RCC+0x114>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001422:	2b00      	cmp	r3, #0
 8001424:	d1f9      	bne.n	800141a <init_RCC+0x82>

    RCC->CFGR |= RCC_CFGR_HPRE_DIV1 | RCC_CFGR_PPRE1_DIV4 | RCC_CFGR_PPRE2_DIV2;//настройки делителей на выходе
 8001426:	4b21      	ldr	r3, [pc, #132]	; (80014ac <init_RCC+0x114>)
 8001428:	689b      	ldr	r3, [r3, #8]
 800142a:	4a20      	ldr	r2, [pc, #128]	; (80014ac <init_RCC+0x114>)
 800142c:	f443 4314 	orr.w	r3, r3, #37888	; 0x9400
 8001430:	6093      	str	r3, [r2, #8]

    //Настройка предделителя PLL
    uint32_t pllcfgr = 0;
 8001432:	2300      	movs	r3, #0
 8001434:	607b      	str	r3, [r7, #4]
    //пред делитель ноль это два
    pllcfgr |= RCC_PLLCFGR_PLLSRC_HSE;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800143c:	607b      	str	r3, [r7, #4]
    pllcfgr |= 25 << RCC_PLLCFGR_PLLM_Pos;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	f043 0319 	orr.w	r3, r3, #25
 8001444:	607b      	str	r3, [r7, #4]
    pllcfgr |= 432 << RCC_PLLCFGR_PLLN_Pos;
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	f443 43d8 	orr.w	r3, r3, #27648	; 0x6c00
 800144c:	607b      	str	r3, [r7, #4]
    pllcfgr |= 0 << RCC_PLLCFGR_PLLP_Pos;

    RCC->PLLCFGR = pllcfgr;
 800144e:	4a17      	ldr	r2, [pc, #92]	; (80014ac <init_RCC+0x114>)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	6053      	str	r3, [r2, #4]

    //Настройка latency  на 1  для 32 МГц
    FLASH->ACR |= (7 << FLASH_ACR_LATENCY_Pos);
 8001454:	4b16      	ldr	r3, [pc, #88]	; (80014b0 <init_RCC+0x118>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a15      	ldr	r2, [pc, #84]	; (80014b0 <init_RCC+0x118>)
 800145a:	f043 0307 	orr.w	r3, r3, #7
 800145e:	6013      	str	r3, [r2, #0]

    RCC->CR |= RCC_CR_PLLON;
 8001460:	4b12      	ldr	r3, [pc, #72]	; (80014ac <init_RCC+0x114>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4a11      	ldr	r2, [pc, #68]	; (80014ac <init_RCC+0x114>)
 8001466:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800146a:	6013      	str	r3, [r2, #0]
    while(!(RCC->CR & RCC_CR_PLLRDY));
 800146c:	bf00      	nop
 800146e:	4b0f      	ldr	r3, [pc, #60]	; (80014ac <init_RCC+0x114>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001476:	2b00      	cmp	r3, #0
 8001478:	d0f9      	beq.n	800146e <init_RCC+0xd6>

    //включение овердрайв нужен для максимальной частоте, НЕОБХОДИМО СДЕЛАТЬ РАНЬШЕ ЧЕМ ПЕРЕХОД PLL
    PWR->CR1 |= (uint32_t)PWR_CR1_ODEN;
 800147a:	4b0e      	ldr	r3, [pc, #56]	; (80014b4 <init_RCC+0x11c>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	4a0d      	ldr	r2, [pc, #52]	; (80014b4 <init_RCC+0x11c>)
 8001480:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001484:	6013      	str	r3, [r2, #0]
    PWR->CR1 |= (uint32_t)PWR_CR1_ODSWEN;
 8001486:	4b0b      	ldr	r3, [pc, #44]	; (80014b4 <init_RCC+0x11c>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	4a0a      	ldr	r2, [pc, #40]	; (80014b4 <init_RCC+0x11c>)
 800148c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001490:	6013      	str	r3, [r2, #0]

    //Выбор PLL  как основного источника тактирования
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8001492:	4b06      	ldr	r3, [pc, #24]	; (80014ac <init_RCC+0x114>)
 8001494:	689b      	ldr	r3, [r3, #8]
 8001496:	4a05      	ldr	r2, [pc, #20]	; (80014ac <init_RCC+0x114>)
 8001498:	f043 0302 	orr.w	r3, r3, #2
 800149c:	6093      	str	r3, [r2, #8]



    SystemCoreClockUpdate();
 800149e:	f7ff fc21 	bl	8000ce4 <SystemCoreClockUpdate>
}
 80014a2:	bf00      	nop
 80014a4:	3708      	adds	r7, #8
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	40023800 	.word	0x40023800
 80014b0:	40023c00 	.word	0x40023c00
 80014b4:	40007000 	.word	0x40007000

080014b8 <init_TIMER8>:

#include "stm32f7xx.h"
#include "timer.h"

void init_TIMER8(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
    // Вкл. тактирование модуля TIM8.
    RCC->APB2ENR |= RCC_APB2ENR_TIM8EN;
 80014bc:	4b1f      	ldr	r3, [pc, #124]	; (800153c <init_TIMER8+0x84>)
 80014be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014c0:	4a1e      	ldr	r2, [pc, #120]	; (800153c <init_TIMER8+0x84>)
 80014c2:	f043 0302 	orr.w	r3, r3, #2
 80014c6:	6453      	str	r3, [r2, #68]	; 0x44

    // Настраиваем:
    //      Предделитель: 1
    //      Макс. счёт: 1080 (100 кГц)
    TIM8->PSC = 0;
 80014c8:	4b1d      	ldr	r3, [pc, #116]	; (8001540 <init_TIMER8+0x88>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	629a      	str	r2, [r3, #40]	; 0x28
    TIM8->ARR = 216000000/100000/2;
 80014ce:	4b1c      	ldr	r3, [pc, #112]	; (8001540 <init_TIMER8+0x88>)
 80014d0:	f44f 6287 	mov.w	r2, #1080	; 0x438
 80014d4:	62da      	str	r2, [r3, #44]	; 0x2c

    // Регистр сравнения: 540 (50% заполнение).
    TIM8->CCR1 = TIM8->ARR / 2;
 80014d6:	4b1a      	ldr	r3, [pc, #104]	; (8001540 <init_TIMER8+0x88>)
 80014d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014da:	4a19      	ldr	r2, [pc, #100]	; (8001540 <init_TIMER8+0x88>)
 80014dc:	085b      	lsrs	r3, r3, #1
 80014de:	6353      	str	r3, [r2, #52]	; 0x34

    // Симметричный счёт (режим 2).
    TIM8->CR1 |= TIM_CR1_CMS_1;
 80014e0:	4b17      	ldr	r3, [pc, #92]	; (8001540 <init_TIMER8+0x88>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a16      	ldr	r2, [pc, #88]	; (8001540 <init_TIMER8+0x88>)
 80014e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80014ea:	6013      	str	r3, [r2, #0]

    // Вкл. канал сравнения.
    TIM8->CCER |= TIM_CCER_CC1E;
 80014ec:	4b14      	ldr	r3, [pc, #80]	; (8001540 <init_TIMER8+0x88>)
 80014ee:	6a1b      	ldr	r3, [r3, #32]
 80014f0:	4a13      	ldr	r2, [pc, #76]	; (8001540 <init_TIMER8+0x88>)
 80014f2:	f043 0301 	orr.w	r3, r3, #1
 80014f6:	6213      	str	r3, [r2, #32]

    // Включение  ШИМ 1.
    timer_PWM_on();
 80014f8:	f000 f824 	bl	8001544 <timer_PWM_on>

    // Вкл. буферизацию.
    TIM8->CCMR1 |= TIM_CCMR1_OC1PE;
 80014fc:	4b10      	ldr	r3, [pc, #64]	; (8001540 <init_TIMER8+0x88>)
 80014fe:	699b      	ldr	r3, [r3, #24]
 8001500:	4a0f      	ldr	r2, [pc, #60]	; (8001540 <init_TIMER8+0x88>)
 8001502:	f043 0308 	orr.w	r3, r3, #8
 8001506:	6193      	str	r3, [r2, #24]

    // Вкл. физический канал выхода.
    TIM8->BDTR |= TIM_BDTR_MOE;
 8001508:	4b0d      	ldr	r3, [pc, #52]	; (8001540 <init_TIMER8+0x88>)
 800150a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800150c:	4a0c      	ldr	r2, [pc, #48]	; (8001540 <init_TIMER8+0x88>)
 800150e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001512:	6453      	str	r3, [r2, #68]	; 0x44

    // Включение прерывания по обновлению.
    TIM8->DIER |= TIM_DIER_UIE;
 8001514:	4b0a      	ldr	r3, [pc, #40]	; (8001540 <init_TIMER8+0x88>)
 8001516:	68db      	ldr	r3, [r3, #12]
 8001518:	4a09      	ldr	r2, [pc, #36]	; (8001540 <init_TIMER8+0x88>)
 800151a:	f043 0301 	orr.w	r3, r3, #1
 800151e:	60d3      	str	r3, [r2, #12]

    // Вкл. генерацию TRGO по событию обновления (Update).
    TIM8->CR2 |= TIM_CR2_MMS_1;
 8001520:	4b07      	ldr	r3, [pc, #28]	; (8001540 <init_TIMER8+0x88>)
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	4a06      	ldr	r2, [pc, #24]	; (8001540 <init_TIMER8+0x88>)
 8001526:	f043 0320 	orr.w	r3, r3, #32
 800152a:	6053      	str	r3, [r2, #4]

    // Вкл. счёт таймера.
    TIM8->CR1 |= TIM_CR1_CEN;
 800152c:	4b04      	ldr	r3, [pc, #16]	; (8001540 <init_TIMER8+0x88>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a03      	ldr	r2, [pc, #12]	; (8001540 <init_TIMER8+0x88>)
 8001532:	f043 0301 	orr.w	r3, r3, #1
 8001536:	6013      	str	r3, [r2, #0]
}
 8001538:	bf00      	nop
 800153a:	bd80      	pop	{r7, pc}
 800153c:	40023800 	.word	0x40023800
 8001540:	40010400 	.word	0x40010400

08001544 <timer_PWM_on>:
/**
 * \brief Функция включения ШИМ таймера 8.
 *
 */
void timer_PWM_on(void)
{
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0
	// Режим ШИМ 1.
	    TIM8->CCMR1 |= TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2;
 8001548:	4b05      	ldr	r3, [pc, #20]	; (8001560 <timer_PWM_on+0x1c>)
 800154a:	699b      	ldr	r3, [r3, #24]
 800154c:	4a04      	ldr	r2, [pc, #16]	; (8001560 <timer_PWM_on+0x1c>)
 800154e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001552:	6193      	str	r3, [r2, #24]
}
 8001554:	bf00      	nop
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr
 800155e:	bf00      	nop
 8001560:	40010400 	.word	0x40010400

08001564 <timer_PWM_off>:
/**
 * \brief Функция выключения ШИМ таймера 8.
 *
 */
void timer_PWM_off(void)
{
 8001564:	b480      	push	{r7}
 8001566:	af00      	add	r7, sp, #0
	// Режим принудительного логического 0.
		    TIM8->CCMR1 &= ~TIM_CCMR1_OC1M_1;
 8001568:	4b05      	ldr	r3, [pc, #20]	; (8001580 <timer_PWM_off+0x1c>)
 800156a:	699b      	ldr	r3, [r3, #24]
 800156c:	4a04      	ldr	r2, [pc, #16]	; (8001580 <timer_PWM_off+0x1c>)
 800156e:	f023 0320 	bic.w	r3, r3, #32
 8001572:	6193      	str	r3, [r2, #24]
}
 8001574:	bf00      	nop
 8001576:	46bd      	mov	sp, r7
 8001578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157c:	4770      	bx	lr
 800157e:	bf00      	nop
 8001580:	40010400 	.word	0x40010400

08001584 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001584:	480d      	ldr	r0, [pc, #52]	; (80015bc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001586:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001588:	f7ff fb9a 	bl	8000cc0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800158c:	480c      	ldr	r0, [pc, #48]	; (80015c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800158e:	490d      	ldr	r1, [pc, #52]	; (80015c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001590:	4a0d      	ldr	r2, [pc, #52]	; (80015c8 <LoopForever+0xe>)
  movs r3, #0
 8001592:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001594:	e002      	b.n	800159c <LoopCopyDataInit>

08001596 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001596:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001598:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800159a:	3304      	adds	r3, #4

0800159c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800159c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800159e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015a0:	d3f9      	bcc.n	8001596 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015a2:	4a0a      	ldr	r2, [pc, #40]	; (80015cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80015a4:	4c0a      	ldr	r4, [pc, #40]	; (80015d0 <LoopForever+0x16>)
  movs r3, #0
 80015a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015a8:	e001      	b.n	80015ae <LoopFillZerobss>

080015aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015ac:	3204      	adds	r2, #4

080015ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015b0:	d3fb      	bcc.n	80015aa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80015b2:	f000 f811 	bl	80015d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80015b6:	f7ff fb4f 	bl	8000c58 <main>

080015ba <LoopForever>:

LoopForever:
    b LoopForever
 80015ba:	e7fe      	b.n	80015ba <LoopForever>
  ldr   r0, =_estack
 80015bc:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80015c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015c4:	200000a8 	.word	0x200000a8
  ldr r2, =_sidata
 80015c8:	08001650 	.word	0x08001650
  ldr r2, =_sbss
 80015cc:	200000a8 	.word	0x200000a8
  ldr r4, =_ebss
 80015d0:	200000dc 	.word	0x200000dc

080015d4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80015d4:	e7fe      	b.n	80015d4 <ADC_IRQHandler>
	...

080015d8 <__libc_init_array>:
 80015d8:	b570      	push	{r4, r5, r6, lr}
 80015da:	4d0d      	ldr	r5, [pc, #52]	; (8001610 <__libc_init_array+0x38>)
 80015dc:	4c0d      	ldr	r4, [pc, #52]	; (8001614 <__libc_init_array+0x3c>)
 80015de:	1b64      	subs	r4, r4, r5
 80015e0:	10a4      	asrs	r4, r4, #2
 80015e2:	2600      	movs	r6, #0
 80015e4:	42a6      	cmp	r6, r4
 80015e6:	d109      	bne.n	80015fc <__libc_init_array+0x24>
 80015e8:	4d0b      	ldr	r5, [pc, #44]	; (8001618 <__libc_init_array+0x40>)
 80015ea:	4c0c      	ldr	r4, [pc, #48]	; (800161c <__libc_init_array+0x44>)
 80015ec:	f000 f818 	bl	8001620 <_init>
 80015f0:	1b64      	subs	r4, r4, r5
 80015f2:	10a4      	asrs	r4, r4, #2
 80015f4:	2600      	movs	r6, #0
 80015f6:	42a6      	cmp	r6, r4
 80015f8:	d105      	bne.n	8001606 <__libc_init_array+0x2e>
 80015fa:	bd70      	pop	{r4, r5, r6, pc}
 80015fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8001600:	4798      	blx	r3
 8001602:	3601      	adds	r6, #1
 8001604:	e7ee      	b.n	80015e4 <__libc_init_array+0xc>
 8001606:	f855 3b04 	ldr.w	r3, [r5], #4
 800160a:	4798      	blx	r3
 800160c:	3601      	adds	r6, #1
 800160e:	e7f2      	b.n	80015f6 <__libc_init_array+0x1e>
 8001610:	08001648 	.word	0x08001648
 8001614:	08001648 	.word	0x08001648
 8001618:	08001648 	.word	0x08001648
 800161c:	0800164c 	.word	0x0800164c

08001620 <_init>:
 8001620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001622:	bf00      	nop
 8001624:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001626:	bc08      	pop	{r3}
 8001628:	469e      	mov	lr, r3
 800162a:	4770      	bx	lr

0800162c <_fini>:
 800162c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800162e:	bf00      	nop
 8001630:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001632:	bc08      	pop	{r3}
 8001634:	469e      	mov	lr, r3
 8001636:	4770      	bx	lr
