

================================================================
== Vivado HLS Report for 'make_symmetrical'
================================================================
* Date:           Sun Apr 12 22:43:16 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        VivadoHLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.501|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2049|  2049|  2049|  2049|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  2048|  2048|         2|          -|          -|  1024|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %a) nounwind, !map !11"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @make_symmetrical_str) nounwind"   --->   Operation 5 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [VivadoHLS/math_testing.c:17]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0 = phi i11 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 7 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.88ns)   --->   "%icmp_ln17 = icmp eq i11 %i_0, -1024" [VivadoHLS/math_testing.c:17]   --->   Operation 8 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.63ns)   --->   "%i = add i11 %i_0, 1" [VivadoHLS/math_testing.c:17]   --->   Operation 10 'add' 'i' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %3, label %2" [VivadoHLS/math_testing.c:17]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i11 %i_0 to i64" [VivadoHLS/math_testing.c:19]   --->   Operation 12 'zext' 'zext_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [1024 x float]* %a, i64 0, i64 %zext_ln19" [VivadoHLS/math_testing.c:19]   --->   Operation 13 'getelementptr' 'a_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (3.25ns)   --->   "%a_load = load float* %a_addr, align 4" [VivadoHLS/math_testing.c:19]   --->   Operation 14 'load' 'a_load' <Predicate = (!icmp_ln17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "ret void" [VivadoHLS/math_testing.c:24]   --->   Operation 15 'ret' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.50>
ST_3 : Operation 16 [1/2] (3.25ns)   --->   "%a_load = load float* %a_addr, align 4" [VivadoHLS/math_testing.c:19]   --->   Operation 16 'load' 'a_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%p2 = bitcast float %a_load to i32" [VivadoHLS/math_testing.c:19]   --->   Operation 17 'bitcast' 'p2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.99ns)   --->   "%p2_1 = xor i32 %p2, -2147483648" [VivadoHLS/fast_math.h:12->VivadoHLS/math_testing.c:19]   --->   Operation 18 'xor' 'p2_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%bitcast_ln13 = bitcast i32 %p2_1 to float" [VivadoHLS/fast_math.h:13->VivadoHLS/math_testing.c:19]   --->   Operation 19 'bitcast' 'bitcast_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (3.25ns)   --->   "store float %bitcast_ln13, float* %a_addr, align 4" [VivadoHLS/math_testing.c:19]   --->   Operation 20 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "br label %1" [VivadoHLS/math_testing.c:17]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', VivadoHLS/math_testing.c:17) [6]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', VivadoHLS/math_testing.c:17) [6]  (0 ns)
	'getelementptr' operation ('a_addr', VivadoHLS/math_testing.c:19) [13]  (0 ns)
	'load' operation ('a_load', VivadoHLS/math_testing.c:19) on array 'a' [14]  (3.25 ns)

 <State 3>: 7.5ns
The critical path consists of the following:
	'load' operation ('a_load', VivadoHLS/math_testing.c:19) on array 'a' [14]  (3.25 ns)
	'xor' operation ('p2', VivadoHLS/fast_math.h:12->VivadoHLS/math_testing.c:19) [16]  (0.993 ns)
	'store' operation ('store_ln19', VivadoHLS/math_testing.c:19) of variable 'bitcast_ln13', VivadoHLS/fast_math.h:13->VivadoHLS/math_testing.c:19 on array 'a' [18]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
