	component DECA_QSYS is
		port (
			clk_clk                            : in    std_logic                    := 'X';             -- clk
			i2c_opencores_0_export_scl_pad_io  : inout std_logic                    := 'X';             -- scl_pad_io
			i2c_opencores_0_export_sda_pad_io  : inout std_logic                    := 'X';             -- sda_pad_io
			pio_key_external_connection_export : in    std_logic_vector(1 downto 0) := (others => 'X'); -- export
			pio_led_external_connection_export : out   std_logic_vector(7 downto 0);                    -- export
			pio_sw_external_connection_export  : in    std_logic_vector(1 downto 0) := (others => 'X'); -- export
			reset_reset_n                      : in    std_logic                    := 'X'              -- reset_n
		);
	end component DECA_QSYS;

