Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.89 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.89 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Luis\Desktop\Proyecto\Canasta\vga_sync.v" into library work
Parsing module <vga_sync>.
Analyzing Verilog file "C:\Users\Luis\Desktop\Proyecto\Canasta\UART.v" into library work
Parsing module <UART>.
Analyzing Verilog file "C:\Users\Luis\Desktop\Proyecto\Canasta\timer.v" into library work
Parsing module <timer>.
Analyzing Verilog file "C:\Users\Luis\Desktop\Proyecto\Canasta\selector_posicion_x.v" into library work
Parsing module <selector_posicion_x>.
Analyzing Verilog file "C:\Users\Luis\Desktop\Proyecto\Canasta\seleccionador_color_cubo.v" into library work
Parsing module <seleccionador_color_cubo>.
Analyzing Verilog file "C:\Users\Luis\Desktop\Proyecto\Canasta\registro_siguiente_cubo.v" into library work
Parsing module <registro_siguiente_cubo>.
Analyzing Verilog file "C:\Users\Luis\Desktop\Proyecto\Canasta\MUX_RGB.v" into library work
Parsing module <MUX_RGB>.
Analyzing Verilog file "C:\Users\Luis\Desktop\Proyecto\Canasta\LFSR.v" into library work
Parsing module <LFSR>.
Parsing module <LFSR_3bits>.
Parsing module <LFSR_5bits>.
Analyzing Verilog file "C:\Users\Luis\Desktop\Proyecto\Canasta\habilitador_cubos.v" into library work
Parsing module <habilitador_cubos>.
Analyzing Verilog file "C:\Users\Luis\Desktop\Proyecto\Canasta\deco_configuracion_cubos.v" into library work
Parsing module <deco_configuracion_cubos>.
Analyzing Verilog file "C:\Users\Luis\Desktop\Proyecto\Canasta\Cubo.v" into library work
Parsing module <Cubo>.
Analyzing Verilog file "C:\Users\Luis\Desktop\Proyecto\Canasta\Convertidor.v" into library work
Parsing module <Convertidor>.
Analyzing Verilog file "C:\Users\Luis\Desktop\Proyecto\Canasta\control_posiciones.v" into library work
Parsing module <control_posiciones>.
Analyzing Verilog file "C:\Users\Luis\Desktop\Proyecto\Canasta\control_cubos.v" into library work
Parsing module <control_cubos>.
Analyzing Verilog file "C:\Users\Luis\Desktop\Proyecto\Canasta\Canasta.v" into library work
Parsing module <Canasta>.
Analyzing Verilog file "C:\Users\Luis\Desktop\Proyecto\Canasta\main.v" into library work
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <Canasta>.

Elaborating module <UART>.
WARNING:HDLCompiler:413 - "C:\Users\Luis\Desktop\Proyecto\Canasta\UART.v" Line 66: Result of 32-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Luis\Desktop\Proyecto\Canasta\UART.v" Line 69: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Luis\Desktop\Proyecto\Canasta\UART.v" Line 109: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Luis\Desktop\Proyecto\Canasta\UART.v" Line 110: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Luis\Desktop\Proyecto\Canasta\UART.v" Line 118: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Luis\Desktop\Proyecto\Canasta\UART.v" Line 124: Result of 32-bit expression is truncated to fit in 3-bit target.

Elaborating module <Convertidor>.

Elaborating module <control_cubos>.
WARNING:HDLCompiler:295 - "C:\Users\Luis\Desktop\Proyecto\Canasta\control_cubos.v" Line 63: case condition never applies

Elaborating module <timer>.
WARNING:HDLCompiler:413 - "C:\Users\Luis\Desktop\Proyecto\Canasta\timer.v" Line 44: Result of 31-bit expression is truncated to fit in 30-bit target.

Elaborating module <LFSR_5bits>.
WARNING:HDLCompiler:413 - "C:\Users\Luis\Desktop\Proyecto\Canasta\LFSR.v" Line 90: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <selector_posicion_x>.

Elaborating module <control_posiciones>.

Elaborating module <registro_siguiente_cubo>.
WARNING:HDLCompiler:413 - "C:\Users\Luis\Desktop\Proyecto\Canasta\registro_siguiente_cubo.v" Line 23: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <habilitador_cubos>.
WARNING:HDLCompiler:413 - "C:\Users\Luis\Desktop\Proyecto\Canasta\habilitador_cubos.v" Line 25: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <LFSR_3bits>.
WARNING:HDLCompiler:413 - "C:\Users\Luis\Desktop\Proyecto\Canasta\LFSR.v" Line 61: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <deco_configuracion_cubos>.

Elaborating module <vga_sync>.
WARNING:HDLCompiler:413 - "C:\Users\Luis\Desktop\Proyecto\Canasta\vga_sync.v" Line 50: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Luis\Desktop\Proyecto\Canasta\vga_sync.v" Line 73: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Luis\Desktop\Proyecto\Canasta\vga_sync.v" Line 83: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <Cubo>.

Elaborating module <seleccionador_color_cubo>.

Elaborating module <MUX_RGB>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "C:\Users\Luis\Desktop\Proyecto\Canasta\main.v".
INFO:Xst:3210 - "C:\Users\Luis\Desktop\Proyecto\Canasta\main.v" line 52: Output port <pos_x_actual> of the instance <canasta> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Luis\Desktop\Proyecto\Canasta\main.v" line 63: Output port <received> of the instance <UART> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Luis\Desktop\Proyecto\Canasta\main.v" line 63: Output port <is_receiving> of the instance <UART> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Luis\Desktop\Proyecto\Canasta\main.v" line 63: Output port <recv_error> of the instance <UART> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Luis\Desktop\Proyecto\Canasta\main.v" line 147: Output port <p_tick> of the instance <controlador_vga> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Luis\Desktop\Proyecto\Canasta\main.v" line 159: Output port <posicion_y_actual> of the instance <cubo1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Luis\Desktop\Proyecto\Canasta\main.v" line 159: Output port <terminadoCubo> of the instance <cubo1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Luis\Desktop\Proyecto\Canasta\main.v" line 175: Output port <posicion_y_actual> of the instance <cubo2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Luis\Desktop\Proyecto\Canasta\main.v" line 175: Output port <terminadoCubo> of the instance <cubo2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Luis\Desktop\Proyecto\Canasta\main.v" line 192: Output port <posicion_y_actual> of the instance <cubo3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Luis\Desktop\Proyecto\Canasta\main.v" line 192: Output port <terminadoCubo> of the instance <cubo3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Luis\Desktop\Proyecto\Canasta\main.v" line 208: Output port <posicion_y_actual> of the instance <cubo4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Luis\Desktop\Proyecto\Canasta\main.v" line 208: Output port <terminadoCubo> of the instance <cubo4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Luis\Desktop\Proyecto\Canasta\main.v" line 224: Output port <posicion_y_actual> of the instance <cubo5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Luis\Desktop\Proyecto\Canasta\main.v" line 224: Output port <terminadoCubo> of the instance <cubo5> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <Canasta>.
    Related source file is "C:\Users\Luis\Desktop\Proyecto\Canasta\Canasta.v".
    Found 10-bit register for signal <pos_x_actual>.
    Found 2-bit register for signal <E_ACTUAL>.
    Found finite state machine <FSM_0> for signal <E_ACTUAL>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 19                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit subtractor for signal <pos_x_actual[9]_GND_2_o_sub_10_OUT> created at line 72.
    Found 11-bit adder for signal <n0060> created at line 82.
    Found 10-bit adder for signal <pos_x_actual[9]_GND_2_o_add_18_OUT> created at line 83.
    Found 10-bit comparator greater for signal <pos_x_mano[9]_pos_x_actual[9]_LessThan_15_o> created at line 79
    Found 10-bit comparator greater for signal <pos_x_actual[9]_pos_x_mano[9]_LessThan_16_o> created at line 82
    Found 11-bit comparator greater for signal <BUS_0002_GND_2_o_LessThan_18_o> created at line 82
    Found 10-bit comparator lessequal for signal <n0027> created at line 109
    Found 11-bit comparator lessequal for signal <n0029> created at line 110
    Found 10-bit comparator lessequal for signal <n0032> created at line 111
    Found 10-bit comparator greater for signal <pixel_y[9]_GND_2_o_LessThan_38_o> created at line 111
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred   1 Finite State Machine(s).
Unit <Canasta> synthesized.

Synthesizing Unit <UART>.
    Related source file is "C:\Users\Luis\Desktop\Proyecto\Canasta\UART.v".
        CLOCK_DIVIDE = 2604
        RX_IDLE = 0
        RX_CHECK_START = 1
        RX_READ_BITS = 2
        RX_CHECK_STOP = 3
        RX_DELAY_RESTART = 4
        RX_ERROR = 5
        RX_RECEIVED = 6
    Found 13-bit register for signal <rx_clk_divider>.
    Found 6-bit register for signal <rx_countdown>.
    Found 8-bit register for signal <rx_data>.
    Found 4-bit register for signal <rx_bits_remaining>.
    Found 3-bit register for signal <recv_state>.
    Found 13-bit subtractor for signal <GND_3_o_GND_3_o_sub_7_OUT<12:0>> created at line 66.
    Found 6-bit subtractor for signal <GND_3_o_GND_3_o_sub_9_OUT<5:0>> created at line 69.
    Found 4-bit subtractor for signal <GND_3_o_GND_3_o_sub_23_OUT<3:0>> created at line 109.
    Found 3-bit 8-to-1 multiplexer for signal <recv_state[2]_recv_state[2]_wide_mux_34_OUT> created at line 73.
    Found 6-bit 7-to-1 multiplexer for signal <recv_state[2]_rx_countdown[5]_wide_mux_35_OUT> created at line 73.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <UART> synthesized.

Synthesizing Unit <Convertidor>.
    Related source file is "C:\Users\Luis\Desktop\Proyecto\Canasta\Convertidor.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8x3-bit multiplier for signal <n0002> created at line 28.
    Summary:
	inferred   1 Multiplier(s).
Unit <Convertidor> synthesized.

Synthesizing Unit <control_cubos>.
    Related source file is "C:\Users\Luis\Desktop\Proyecto\Canasta\control_cubos.v".
    Found 1-bit register for signal <activar_timer1_reg>.
    Found 2-bit register for signal <e_actual>.
    Found finite state machine <FSM_1> for signal <e_actual>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 4                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <control_cubos> synthesized.

Synthesizing Unit <timer>.
    Related source file is "C:\Users\Luis\Desktop\Proyecto\Canasta\timer.v".
        CANTIDAD_UNIDADES_TIEMPO = 1
        CANTIDAD_PULSOS_CUENTA = 50000000
    Found 30-bit register for signal <conteo>.
    Found 30-bit register for signal <limite>.
    Found 30-bit adder for signal <conteo[29]_GND_7_o_add_1_OUT> created at line 44.
    Found 30-bit comparator equal for signal <pulsoTiempo> created at line 51
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  60 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <timer> synthesized.

Synthesizing Unit <LFSR_5bits>.
    Related source file is "C:\Users\Luis\Desktop\Proyecto\Canasta\LFSR.v".
    Found 5-bit register for signal <out>.
    Found 5-bit adder for signal <out[4]_GND_8_o_add_2_OUT> created at line 90.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <LFSR_5bits> synthesized.

Synthesizing Unit <selector_posicion_x>.
    Related source file is "C:\Users\Luis\Desktop\Proyecto\Canasta\selector_posicion_x.v".
    Found 5-bit comparator lessequal for signal <n0000> created at line 11
    Found 5-bit comparator lessequal for signal <n0002> created at line 15
    Found 5-bit comparator lessequal for signal <n0004> created at line 15
    Found 5-bit comparator lessequal for signal <n0007> created at line 19
    Found 5-bit comparator lessequal for signal <n0009> created at line 19
    Found 5-bit comparator lessequal for signal <n0012> created at line 23
    Found 5-bit comparator lessequal for signal <n0014> created at line 23
    Found 5-bit comparator lessequal for signal <n0017> created at line 27
    Found 5-bit comparator lessequal for signal <n0019> created at line 27
    Found 5-bit comparator lessequal for signal <n0022> created at line 31
    Found 5-bit comparator lessequal for signal <n0024> created at line 31
    Found 5-bit comparator lessequal for signal <n0027> created at line 35
    Found 5-bit comparator lessequal for signal <n0029> created at line 35
    Found 5-bit comparator lessequal for signal <n0032> created at line 39
    Found 5-bit comparator lessequal for signal <n0034> created at line 39
    Found 5-bit comparator lessequal for signal <n0037> created at line 43
    Found 5-bit comparator lessequal for signal <n0039> created at line 43
    Summary:
	inferred  17 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <selector_posicion_x> synthesized.

Synthesizing Unit <control_posiciones>.
    Related source file is "C:\Users\Luis\Desktop\Proyecto\Canasta\control_posiciones.v".
    Found 9-bit register for signal <posicion_x_reg>.
    Found 2-bit register for signal <e_actual>.
    Found finite state machine <FSM_2> for signal <e_actual>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit comparator equal for signal <posicion_x_reg[8]_pos_x_c1[8]_equal_8_o> created at line 54
    Found 9-bit comparator equal for signal <posicion_x_reg[8]_pos_x_c2[8]_equal_9_o> created at line 55
    Found 9-bit comparator equal for signal <posicion_x_reg[8]_pos_x_c4[8]_equal_10_o> created at line 56
    Found 9-bit comparator equal for signal <posicion_x_reg[8]_pos_x_c5[8]_equal_11_o> created at line 57
    Found 9-bit comparator equal for signal <posicion_x_reg[8]_pos_x_c3[8]_equal_12_o> created at line 58
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred   1 Finite State Machine(s).
Unit <control_posiciones> synthesized.

Synthesizing Unit <registro_siguiente_cubo>.
    Related source file is "C:\Users\Luis\Desktop\Proyecto\Canasta\registro_siguiente_cubo.v".
    Found 5-bit register for signal <cubos>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <registro_siguiente_cubo> synthesized.

Synthesizing Unit <habilitador_cubos>.
    Related source file is "C:\Users\Luis\Desktop\Proyecto\Canasta\habilitador_cubos.v".
    Summary:
	inferred   2 Multiplexer(s).
Unit <habilitador_cubos> synthesized.

Synthesizing Unit <LFSR_3bits>.
    Related source file is "C:\Users\Luis\Desktop\Proyecto\Canasta\LFSR.v".
    Found 3-bit register for signal <out>.
    Found 3-bit adder for signal <out[2]_GND_13_o_add_2_OUT> created at line 61.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <LFSR_3bits> synthesized.

Synthesizing Unit <deco_configuracion_cubos>.
    Related source file is "C:\Users\Luis\Desktop\Proyecto\Canasta\deco_configuracion_cubos.v".
    Found 8x10-bit Read Only RAM for signal <_n0013>
    Summary:
	inferred   1 RAM(s).
Unit <deco_configuracion_cubos> synthesized.

Synthesizing Unit <vga_sync>.
    Related source file is "C:\Users\Luis\Desktop\Proyecto\Canasta\vga_sync.v".
    Found 1-bit register for signal <bandera_cambiar_pulso>.
    Found 10-bit register for signal <v_count_reg>.
    Found 10-bit register for signal <h_count_reg>.
    Found 1-bit register for signal <v_sync_reg>.
    Found 1-bit register for signal <h_sync_reg>.
    Found 1-bit register for signal <mod2_reg>.
    Found 1-bit adder for signal <bandera_cambiar_pulso_PWR_18_o_add_1_OUT<0>> created at line 50.
    Found 10-bit adder for signal <h_count_reg[9]_GND_15_o_add_10_OUT> created at line 73.
    Found 10-bit adder for signal <v_count_reg[9]_GND_15_o_add_14_OUT> created at line 83.
    Found 10-bit comparator lessequal for signal <n0026> created at line 90
    Found 10-bit comparator lessequal for signal <n0028> created at line 90
    Found 10-bit comparator lessequal for signal <n0031> created at line 92
    Found 10-bit comparator lessequal for signal <n0033> created at line 92
    Found 10-bit comparator greater for signal <h_count_reg[9]_PWR_18_o_LessThan_22_o> created at line 95
    Found 10-bit comparator greater for signal <v_count_reg[9]_GND_15_o_LessThan_23_o> created at line 95
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <vga_sync> synthesized.

Synthesizing Unit <Cubo>.
    Related source file is "C:\Users\Luis\Desktop\Proyecto\Canasta\Cubo.v".
    Found 2-bit register for signal <e_actual>.
    Found 9-bit register for signal <posicion_x>.
    Found 2-bit register for signal <velocidad_cubo>.
    Found 8-bit register for signal <color_cubo>.
    Found 9-bit register for signal <posicion_y_actual>.
    Found finite state machine <FSM_3> for signal <e_actual>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit subtractor for signal <GND_16_o_GND_16_o_sub_33_OUT> created at line 121.
    Found 9-bit adder for signal <posicion_y_actual[8]_GND_16_o_add_19_OUT> created at line 102.
    Found 10-bit adder for signal <n0086> created at line 120.
    Found 10-bit comparator lessequal for signal <n0029> created at line 119
    Found 10-bit comparator lessequal for signal <n0032> created at line 120
    Found 32-bit comparator lessequal for signal <n0036> created at line 121
    Found 10-bit comparator lessequal for signal <n0039> created at line 122
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Cubo> synthesized.

Synthesizing Unit <seleccionador_color_cubo>.
    Related source file is "C:\Users\Luis\Desktop\Proyecto\Canasta\seleccionador_color_cubo.v".
    Summary:
	no macro.
Unit <seleccionador_color_cubo> synthesized.

Synthesizing Unit <MUX_RGB>.
    Related source file is "C:\Users\Luis\Desktop\Proyecto\Canasta\MUX_RGB.v".
    Found 8-bit register for signal <RGB_temporal>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <MUX_RGB> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x10-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 1
 8x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 26
 1-bit adder                                           : 1
 10-bit adder                                          : 7
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 5
 11-bit adder                                          : 1
 13-bit subtractor                                     : 1
 3-bit adder                                           : 1
 30-bit adder                                          : 1
 4-bit subtractor                                      : 1
 5-bit adder                                           : 1
 6-bit subtractor                                      : 1
 9-bit adder                                           : 5
# Registers                                            : 40
 1-bit register                                        : 5
 10-bit register                                       : 3
 13-bit register                                       : 1
 2-bit register                                        : 5
 3-bit register                                        : 2
 30-bit register                                       : 2
 4-bit register                                        : 1
 5-bit register                                        : 2
 6-bit register                                        : 1
 8-bit register                                        : 7
 9-bit register                                        : 11
# Comparators                                          : 56
 10-bit comparator greater                             : 5
 10-bit comparator lessequal                           : 21
 11-bit comparator greater                             : 1
 11-bit comparator lessequal                           : 1
 30-bit comparator equal                               : 1
 32-bit comparator lessequal                           : 5
 5-bit comparator lessequal                            : 17
 9-bit comparator equal                                : 5
# Multiplexers                                         : 52
 1-bit 2-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 2
 13-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 7
 3-bit 8-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 5
 6-bit 2-to-1 multiplexer                              : 5
 6-bit 7-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 23
# FSMs                                                 : 8
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <limite_7> in Unit <tiempo_1_s> is equivalent to the following 11 FFs/Latches, which will be removed : <limite_12> <limite_13> <limite_14> <limite_15> <limite_17> <limite_19> <limite_20> <limite_21> <limite_22> <limite_23> <limite_25> 
INFO:Xst:2261 - The FF/Latch <limite_0> in Unit <tiempo_1_s> is equivalent to the following 17 FFs/Latches, which will be removed : <limite_1> <limite_2> <limite_3> <limite_4> <limite_5> <limite_6> <limite_8> <limite_9> <limite_10> <limite_11> <limite_16> <limite_18> <limite_24> <limite_26> <limite_27> <limite_28> <limite_29> 
WARNING:Xst:1710 - FF/Latch <limite_0> (without init value) has a constant value of 0 in block <tiempo_1_s>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <limite_7> (without init value) has a constant value of 1 in block <tiempo_1_s>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <limite<29:26>> (without init value) have a constant value of 0 in block <timer>.

Synthesizing (advanced) Unit <Canasta>.
The following registers are absorbed into counter <pos_x_actual>: 1 register on signal <pos_x_actual>.
Unit <Canasta> synthesized (advanced).

Synthesizing (advanced) Unit <Cubo>.
The following registers are absorbed into accumulator <posicion_y_actual>: 1 register on signal <posicion_y_actual>.
Unit <Cubo> synthesized (advanced).

Synthesizing (advanced) Unit <deco_configuracion_cubos>.
INFO:Xst:3231 - The small RAM <Mram__n0013> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <tipo_cubo>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <deco_configuracion_cubos> synthesized (advanced).

Synthesizing (advanced) Unit <timer>.
The following registers are absorbed into counter <conteo>: 1 register on signal <conteo>.
Unit <timer> synthesized (advanced).

Synthesizing (advanced) Unit <vga_sync>.
The following registers are absorbed into counter <bandera_cambiar_pulso>: 1 register on signal <bandera_cambiar_pulso>.
The following registers are absorbed into counter <v_count_reg>: 1 register on signal <v_count_reg>.
The following registers are absorbed into counter <h_count_reg>: 1 register on signal <h_count_reg>.
Unit <vga_sync> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x10-bit single-port distributed Read Only RAM        : 1
# Multipliers                                          : 1
 8x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 16
 10-bit adder                                          : 5
 10-bit subtractor                                     : 5
 11-bit adder                                          : 1
 13-bit subtractor                                     : 1
 3-bit adder                                           : 1
 4-bit subtractor                                      : 1
 5-bit adder                                           : 1
 6-bit subtractor                                      : 1
# Counters                                             : 5
 1-bit up counter                                      : 1
 10-bit up counter                                     : 2
 10-bit updown counter                                 : 1
 30-bit up counter                                     : 1
# Accumulators                                         : 5
 9-bit up loadable accumulator                         : 5
# Registers                                            : 189
 Flip-Flops                                            : 189
# Comparators                                          : 56
 10-bit comparator greater                             : 5
 10-bit comparator lessequal                           : 21
 11-bit comparator greater                             : 1
 11-bit comparator lessequal                           : 1
 30-bit comparator equal                               : 1
 32-bit comparator lessequal                           : 5
 5-bit comparator lessequal                            : 17
 9-bit comparator equal                                : 5
# Multiplexers                                         : 48
 1-bit 2-to-1 multiplexer                              : 6
 13-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 7
 3-bit 8-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 5
 6-bit 2-to-1 multiplexer                              : 4
 6-bit 7-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 18
# FSMs                                                 : 8
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <limite_25> (without init value) has a constant value of 1 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_24> (without init value) has a constant value of 0 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_23> (without init value) has a constant value of 1 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_22> (without init value) has a constant value of 1 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_21> (without init value) has a constant value of 1 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_20> (without init value) has a constant value of 1 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_19> (without init value) has a constant value of 1 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_18> (without init value) has a constant value of 0 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_17> (without init value) has a constant value of 1 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_16> (without init value) has a constant value of 0 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_15> (without init value) has a constant value of 1 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_14> (without init value) has a constant value of 1 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_13> (without init value) has a constant value of 1 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_12> (without init value) has a constant value of 1 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_11> (without init value) has a constant value of 0 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_10> (without init value) has a constant value of 0 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_9> (without init value) has a constant value of 0 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_8> (without init value) has a constant value of 0 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_7> (without init value) has a constant value of 1 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_6> (without init value) has a constant value of 0 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_5> (without init value) has a constant value of 0 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_4> (without init value) has a constant value of 0 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_3> (without init value) has a constant value of 0 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_2> (without init value) has a constant value of 0 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_1> (without init value) has a constant value of 0 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_0> (without init value) has a constant value of 0 in block <timer>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <e_actual[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 0
 01    | 1
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <e_actual[1:2]> with user encoding.
Optimizing FSM <FSM_3> on signal <e_actual[1:2]> with user encoding.
Optimizing FSM <FSM_3> on signal <e_actual[1:2]> with user encoding.
Optimizing FSM <FSM_3> on signal <e_actual[1:2]> with user encoding.
Optimizing FSM <FSM_3> on signal <e_actual[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <canasta/FSM_0> on signal <E_ACTUAL[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <controlPosiciones/FSM_2> on signal <e_actual[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
INFO:Xst:2261 - The FF/Latch <cubo1/color_cubo_2> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <cubo1/color_cubo_1> <cubo1/color_cubo_0> 
INFO:Xst:2261 - The FF/Latch <cubo2/color_cubo_7> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <cubo2/color_cubo_6> 
INFO:Xst:2261 - The FF/Latch <cubo1/color_cubo_5> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <cubo1/color_cubo_4> <cubo1/color_cubo_3> 
INFO:Xst:2261 - The FF/Latch <cubo4/color_cubo_2> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <cubo4/color_cubo_1> <cubo4/color_cubo_0> 
INFO:Xst:2261 - The FF/Latch <cubo1/color_cubo_7> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <cubo1/color_cubo_6> 
INFO:Xst:2261 - The FF/Latch <cubo4/color_cubo_5> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <cubo4/color_cubo_4> <cubo4/color_cubo_3> 
INFO:Xst:2261 - The FF/Latch <cubo3/color_cubo_2> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <cubo3/color_cubo_1> <cubo3/color_cubo_0> 
INFO:Xst:2261 - The FF/Latch <cubo4/color_cubo_7> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <cubo4/color_cubo_6> 
INFO:Xst:2261 - The FF/Latch <cubo3/color_cubo_5> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <cubo3/color_cubo_4> <cubo3/color_cubo_3> 
INFO:Xst:2261 - The FF/Latch <cubo3/color_cubo_7> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <cubo3/color_cubo_6> 
INFO:Xst:2261 - The FF/Latch <cubo5/color_cubo_2> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <cubo5/color_cubo_1> <cubo5/color_cubo_0> 
INFO:Xst:2261 - The FF/Latch <cubo5/color_cubo_5> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <cubo5/color_cubo_4> <cubo5/color_cubo_3> 
INFO:Xst:2261 - The FF/Latch <cubo5/color_cubo_7> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <cubo5/color_cubo_6> 
INFO:Xst:2261 - The FF/Latch <cubo2/color_cubo_2> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <cubo2/color_cubo_1> <cubo2/color_cubo_0> 
INFO:Xst:2261 - The FF/Latch <cubo2/color_cubo_5> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <cubo2/color_cubo_4> <cubo2/color_cubo_3> 

Optimizing unit <main> ...

Optimizing unit <Canasta> ...

Optimizing unit <UART> ...

Optimizing unit <LFSR_5bits> ...

Optimizing unit <control_posiciones> ...

Optimizing unit <registro_siguiente_cubo> ...

Optimizing unit <LFSR_3bits> ...

Optimizing unit <vga_sync> ...

Optimizing unit <MUX_RGB> ...
WARNING:Xst:1293 - FF/Latch <UART/rx_clk_divider_12> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <mux_colores/RGB_temporal_2> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <mux_colores/RGB_temporal_1> <mux_colores/RGB_temporal_0> 
INFO:Xst:2261 - The FF/Latch <cubo3/posicion_x_5> in Unit <main> is equivalent to the following 5 FFs/Latches, which will be removed : <cubo3/posicion_x_4> <cubo3/posicion_x_3> <cubo3/posicion_x_2> <cubo3/posicion_x_1> <cubo3/posicion_x_0> 
INFO:Xst:2261 - The FF/Latch <mux_colores/RGB_temporal_5> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <mux_colores/RGB_temporal_4> <mux_colores/RGB_temporal_3> 
INFO:Xst:2261 - The FF/Latch <mux_colores/RGB_temporal_7> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <mux_colores/RGB_temporal_6> 
INFO:Xst:2261 - The FF/Latch <cubo4/posicion_x_5> in Unit <main> is equivalent to the following 5 FFs/Latches, which will be removed : <cubo4/posicion_x_4> <cubo4/posicion_x_3> <cubo4/posicion_x_2> <cubo4/posicion_x_1> <cubo4/posicion_x_0> 
INFO:Xst:2261 - The FF/Latch <cubo2/posicion_x_5> in Unit <main> is equivalent to the following 5 FFs/Latches, which will be removed : <cubo2/posicion_x_4> <cubo2/posicion_x_3> <cubo2/posicion_x_2> <cubo2/posicion_x_1> <cubo2/posicion_x_0> 
INFO:Xst:2261 - The FF/Latch <controlPosiciones/posicion_x_reg_5> in Unit <main> is equivalent to the following 5 FFs/Latches, which will be removed : <controlPosiciones/posicion_x_reg_4> <controlPosiciones/posicion_x_reg_3> <controlPosiciones/posicion_x_reg_2> <controlPosiciones/posicion_x_reg_1> <controlPosiciones/posicion_x_reg_0> 
INFO:Xst:2261 - The FF/Latch <cubo1/posicion_x_5> in Unit <main> is equivalent to the following 5 FFs/Latches, which will be removed : <cubo1/posicion_x_4> <cubo1/posicion_x_3> <cubo1/posicion_x_2> <cubo1/posicion_x_1> <cubo1/posicion_x_0> 
INFO:Xst:2261 - The FF/Latch <cubo5/posicion_x_5> in Unit <main> is equivalent to the following 5 FFs/Latches, which will be removed : <cubo5/posicion_x_4> <cubo5/posicion_x_3> <cubo5/posicion_x_2> <cubo5/posicion_x_1> <cubo5/posicion_x_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 9.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 223
 Flip-Flops                                            : 223

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 966
#      GND                         : 1
#      INV                         : 27
#      LUT1                        : 1
#      LUT2                        : 77
#      LUT3                        : 164
#      LUT4                        : 214
#      LUT5                        : 78
#      LUT6                        : 135
#      MUXCY                       : 194
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 73
# FlipFlops/Latches                : 223
#      FD                          : 30
#      FDE                         : 62
#      FDR                         : 51
#      FDRE                        : 78
#      FDSE                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 3
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             223  out of  18224     1%  
 Number of Slice LUTs:                  696  out of   9112     7%  
    Number used as Logic:               696  out of   9112     7%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    740
   Number with an unused Flip Flop:     517  out of    740    69%  
   Number with an unused LUT:            44  out of    740     5%  
   Number of fully used LUT-FF pairs:   179  out of    740    24%  
   Number of unique control sets:        35

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 223   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.050ns (Maximum Frequency: 124.220MHz)
   Minimum input arrival time before clock: 5.682ns
   Maximum output required time after clock: 3.668ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.050ns (frequency: 124.220MHz)
  Total number of paths / destination ports: 45374 / 405
-------------------------------------------------------------------------
Delay:               8.050ns (Levels of Logic = 8)
  Source:            cubo2/posicion_y_actual_4 (FF)
  Destination:       mux_colores/RGB_temporal_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cubo2/posicion_y_actual_4 to mux_colores/RGB_temporal_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            13   0.447   1.161  cubo2/posicion_y_actual_4 (cubo2/posicion_y_actual_4)
     LUT3:I0->O            3   0.205   0.651  cubo2/Msub_GND_16_o_GND_16_o_sub_33_OUT_xor<5>111 (cubo2/Msub_GND_16_o_GND_16_o_sub_33_OUT_xor<5>11)
     LUT5:I4->O            2   0.205   0.864  cubo2/Msub_GND_16_o_GND_16_o_sub_33_OUT_xor<9>11 (cubo2/GND_16_o_GND_16_o_sub_33_OUT<9>)
     LUT4:I0->O            1   0.203   0.000  cubo2/Mcompar_GND_16_o_GND_16_o_LessThan_34_o_lut<4> (cubo2/Mcompar_GND_16_o_GND_16_o_LessThan_34_o_lut<4>)
     MUXCY:S->O            1   0.366   0.580  cubo2/Mcompar_GND_16_o_GND_16_o_LessThan_34_o_cy<4> (cubo2/GND_16_o_GND_16_o_LessThan_34_o)
     LUT5:I4->O            9   0.205   1.058  cubo2/pintar_cubo1_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy (estado_cubos<1>)
     LUT6:I3->O            1   0.205   0.808  color_final<0>1 (color_final<0>1)
     LUT6:I3->O            1   0.205   0.580  color_final<0>4 (color_final<0>)
     LUT3:I2->O            1   0.205   0.000  mux_colores/RGB_temporal_2_glue_set (mux_colores/RGB_temporal_2_glue_set)
     FDR:D                     0.102          mux_colores/RGB_temporal_2
    ----------------------------------------
    Total                      8.050ns (2.348ns logic, 5.702ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 254 / 198
-------------------------------------------------------------------------
Offset:              5.682ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       cubo5/posicion_x_8 (FF)
  Destination Clock: clk rising

  Data Path: reset to cubo5/posicion_x_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           147   1.222   2.229  reset_IBUF (reset_IBUF)
     LUT3:I0->O            5   0.205   0.819  cubo1/_n0139_inv11 (cubo1/_n0139_inv1)
     LUT6:I4->O            4   0.203   0.683  cubo1/_n0139_inv1 (cubo1/_n0139_inv)
     FDE:CE                    0.322          cubo1/posicion_x_5
    ----------------------------------------
    Total                      5.682ns (1.952ns logic, 3.730ns route)
                                       (34.4% logic, 65.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            mux_colores/RGB_temporal_5 (FF)
  Destination:       rgb<5> (PAD)
  Source Clock:      clk rising

  Data Path: mux_colores/RGB_temporal_5 to rgb<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.650  mux_colores/RGB_temporal_5 (mux_colores/RGB_temporal_5)
     OBUF:I->O                 2.571          rgb_5_OBUF (rgb<5>)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.050|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 18.84 secs
 
--> 

Total memory usage is 352324 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   46 (   0 filtered)
Number of infos    :   42 (   0 filtered)

