#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55f67286ba00 .scope module, "axil_reg_template" "axil_reg_template" 2 5;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "bram_addr"
    .port_info 1 /OUTPUT 1 "addr_valid"
    .port_info 2 /OUTPUT 1 "finish"
    .port_info 3 /OUTPUT 32 "default_val"
    .port_info 4 /INPUT 1 "S_AXI_ACLK"
    .port_info 5 /INPUT 1 "S_AXI_ARESETN"
    .port_info 6 /INPUT 5 "S_AXI_AWADDR"
    .port_info 7 /INPUT 3 "S_AXI_AWPROT"
    .port_info 8 /INPUT 1 "S_AXI_AWVALID"
    .port_info 9 /OUTPUT 1 "S_AXI_AWREADY"
    .port_info 10 /INPUT 32 "S_AXI_WDATA"
    .port_info 11 /INPUT 4 "S_AXI_WSTRB"
    .port_info 12 /INPUT 1 "S_AXI_WVALID"
    .port_info 13 /OUTPUT 1 "S_AXI_WREADY"
    .port_info 14 /OUTPUT 2 "S_AXI_BRESP"
    .port_info 15 /OUTPUT 1 "S_AXI_BVALID"
    .port_info 16 /INPUT 1 "S_AXI_BREADY"
    .port_info 17 /INPUT 5 "S_AXI_ARADDR"
    .port_info 18 /INPUT 3 "S_AXI_ARPROT"
    .port_info 19 /INPUT 1 "S_AXI_ARVALID"
    .port_info 20 /OUTPUT 1 "S_AXI_ARREADY"
    .port_info 21 /OUTPUT 32 "S_AXI_RDATA"
    .port_info 22 /OUTPUT 2 "S_AXI_RRESP"
    .port_info 23 /OUTPUT 1 "S_AXI_RVALID"
    .port_info 24 /INPUT 1 "S_AXI_RREADY"
P_0x55f67286a210 .param/l "ADDR_LSB" 1 2 51, +C4<00000000000000000000000000000010>;
P_0x55f67286a250 .param/l "BRAM_ADDR" 0 2 6, +C4<00000000000000000000000000001011>;
P_0x55f67286a290 .param/l "C_S_AXI_ADDR_WIDTH" 0 2 8, +C4<00000000000000000000000000000101>;
P_0x55f67286a2d0 .param/l "C_S_AXI_DATA_WIDTH" 0 2 7, +C4<00000000000000000000000000100000>;
P_0x55f67286a310 .param/l "OPT_MEM_ADDR_BITS" 1 2 52, +C4<00000000000000000000000000000010>;
L_0x55f67283aa20 .functor BUFZ 1, v0x55f6728a0b60_0, C4<0>, C4<0>, C4<0>;
L_0x55f67283b010 .functor BUFZ 1, v0x55f6728a1040_0, C4<0>, C4<0>, C4<0>;
L_0x55f67283ace0 .functor BUFZ 2, v0x55f6728a0c20_0, C4<00>, C4<00>, C4<00>;
L_0x55f672841db0 .functor BUFZ 1, v0x55f6728a0d00_0, C4<0>, C4<0>, C4<0>;
L_0x55f6728420a0 .functor BUFZ 1, v0x55f6728a09c0_0, C4<0>, C4<0>, C4<0>;
L_0x55f6727fe7c0 .functor BUFZ 32, v0x55f6728a0dc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f6728a2420 .functor BUFZ 2, v0x55f6728a0ea0_0, C4<00>, C4<00>, C4<00>;
L_0x55f6728a24c0 .functor BUFZ 1, v0x55f6728a0f80_0, C4<0>, C4<0>, C4<0>;
o0x7fcb1fa37708 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55f6728a25e0 .functor AND 1, v0x55f6728a1040_0, o0x7fcb1fa37708, C4<1>, C4<1>;
L_0x55f6728a2680 .functor AND 1, L_0x55f6728a25e0, v0x55f6728a0b60_0, C4<1>, C4<1>;
o0x7fcb1fa374f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55f6728a2820 .functor AND 1, L_0x55f6728a2680, o0x7fcb1fa374f8, C4<1>, C4<1>;
o0x7fcb1fa37438 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55f6728a2890 .functor AND 1, v0x55f6728a09c0_0, o0x7fcb1fa37438, C4<1>, C4<1>;
L_0x55f6728a29c0 .functor NOT 1, v0x55f6728a0f80_0, C4<0>, C4<0>, C4<0>;
L_0x55f6728a2ab0 .functor AND 1, L_0x55f6728a2890, L_0x55f6728a29c0, C4<1>, C4<1>;
L_0x55f6728a2fd0 .functor BUFZ 32, v0x55f6728a1660_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x7fcb1fa370a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f67289f3c0_0 .net "S_AXI_ACLK", 0 0, o0x7fcb1fa370a8;  0 drivers
o0x7fcb1fa37378 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x55f67289f480_0 .net "S_AXI_ARADDR", 4 0, o0x7fcb1fa37378;  0 drivers
o0x7fcb1fa373a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f67289f540_0 .net "S_AXI_ARESETN", 0 0, o0x7fcb1fa373a8;  0 drivers
o0x7fcb1fa373d8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x55f67289f5e0_0 .net "S_AXI_ARPROT", 2 0, o0x7fcb1fa373d8;  0 drivers
v0x55f67289f6c0_0 .net "S_AXI_ARREADY", 0 0, L_0x55f6728420a0;  1 drivers
v0x55f67289f780_0 .net "S_AXI_ARVALID", 0 0, o0x7fcb1fa37438;  0 drivers
o0x7fcb1fa37468 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x55f67289f840_0 .net "S_AXI_AWADDR", 4 0, o0x7fcb1fa37468;  0 drivers
o0x7fcb1fa37498 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x55f67289f920_0 .net "S_AXI_AWPROT", 2 0, o0x7fcb1fa37498;  0 drivers
v0x55f67289fa00_0 .net "S_AXI_AWREADY", 0 0, L_0x55f67283aa20;  1 drivers
v0x55f67289fac0_0 .net "S_AXI_AWVALID", 0 0, o0x7fcb1fa374f8;  0 drivers
o0x7fcb1fa37528 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f67289fb80_0 .net "S_AXI_BREADY", 0 0, o0x7fcb1fa37528;  0 drivers
v0x55f67289fc40_0 .net "S_AXI_BRESP", 1 0, L_0x55f67283ace0;  1 drivers
v0x55f67289fd20_0 .net "S_AXI_BVALID", 0 0, L_0x55f672841db0;  1 drivers
v0x55f67289fde0_0 .net "S_AXI_RDATA", 31 0, L_0x55f6727fe7c0;  1 drivers
o0x7fcb1fa375e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f67289fec0_0 .net "S_AXI_RREADY", 0 0, o0x7fcb1fa375e8;  0 drivers
v0x55f67289ff80_0 .net "S_AXI_RRESP", 1 0, L_0x55f6728a2420;  1 drivers
v0x55f6728a0060_0 .net "S_AXI_RVALID", 0 0, L_0x55f6728a24c0;  1 drivers
o0x7fcb1fa37678 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55f6728a0120_0 .net "S_AXI_WDATA", 31 0, o0x7fcb1fa37678;  0 drivers
v0x55f6728a0200_0 .net "S_AXI_WREADY", 0 0, L_0x55f67283b010;  1 drivers
o0x7fcb1fa376d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55f6728a02c0_0 .net "S_AXI_WSTRB", 3 0, o0x7fcb1fa376d8;  0 drivers
v0x55f6728a03a0_0 .net "S_AXI_WVALID", 0 0, o0x7fcb1fa37708;  0 drivers
v0x55f6728a0460_0 .net *"_s16", 0 0, L_0x55f6728a25e0;  1 drivers
v0x55f6728a0520_0 .net *"_s18", 0 0, L_0x55f6728a2680;  1 drivers
v0x55f6728a05e0_0 .net *"_s22", 0 0, L_0x55f6728a2890;  1 drivers
v0x55f6728a06c0_0 .net *"_s24", 0 0, L_0x55f6728a29c0;  1 drivers
v0x55f6728a07a0_0 .net "addr_valid", 0 0, L_0x55f6728a2d30;  1 drivers
v0x55f6728a0840_0 .var "aw_en", 0 0;
v0x55f6728a08e0_0 .var "axi_araddr", 4 0;
v0x55f6728a09c0_0 .var "axi_arready", 0 0;
v0x55f6728a0a80_0 .var "axi_awaddr", 4 0;
v0x55f6728a0b60_0 .var "axi_awready", 0 0;
v0x55f6728a0c20_0 .var "axi_bresp", 1 0;
v0x55f6728a0d00_0 .var "axi_bvalid", 0 0;
v0x55f6728a0dc0_0 .var "axi_rdata", 31 0;
v0x55f6728a0ea0_0 .var "axi_rresp", 1 0;
v0x55f6728a0f80_0 .var "axi_rvalid", 0 0;
v0x55f6728a1040_0 .var "axi_wready", 0 0;
v0x55f6728a1100_0 .net "bram_addr", 31 0, L_0x55f6728a2eb0;  1 drivers
v0x55f6728a11e0_0 .var/i "byte_index", 31 0;
v0x55f6728a12c0_0 .net "default_val", 31 0, L_0x55f6728a2fd0;  1 drivers
v0x55f6728a13a0_0 .net "en", 0 0, L_0x55f6728a2c40;  1 drivers
v0x55f6728a1440_0 .net "finish", 0 0, L_0x55f6728a2df0;  1 drivers
v0x55f6728a14e0_0 .var "reg_data_out", 31 0;
v0x55f6728a1580_0 .var "slv_reg0", 31 0;
v0x55f6728a1660_0 .var "slv_reg1", 31 0;
v0x55f6728a1740_0 .var "slv_reg2", 31 0;
v0x55f6728a1800_0 .var "slv_reg3", 31 0;
v0x55f6728a18c0_0 .var "slv_reg4", 31 0;
v0x55f6728a19a0_0 .var "slv_reg5", 31 0;
v0x55f6728a1a80_0 .var "slv_reg6", 31 0;
v0x55f6728a1b60_0 .var "slv_reg7", 31 0;
v0x55f6728a1c40_0 .net "slv_reg_rden", 0 0, L_0x55f6728a2ab0;  1 drivers
v0x55f6728a1d00_0 .net "slv_reg_wren", 0 0, L_0x55f6728a2820;  1 drivers
E_0x55f6728343e0/0 .event edge, v0x55f6728a08e0_0, v0x55f6728a1580_0, v0x55f6728a1660_0, v0x55f67289ef20_0;
E_0x55f6728343e0/1 .event edge, v0x55f6728a1800_0, v0x55f6728a18c0_0, v0x55f6728a19a0_0, v0x55f6728a1a80_0;
E_0x55f6728343e0/2 .event edge, v0x55f6728a1b60_0;
E_0x55f6728343e0 .event/or E_0x55f6728343e0/0, E_0x55f6728343e0/1, E_0x55f6728343e0/2;
L_0x55f6728a2c40 .part v0x55f6728a1580_0, 0, 1;
L_0x55f6728a2eb0 .part/pv v0x55f67286e830_0, 0, 11, 32;
S_0x55f67286a560 .scope module, "addr_counter_inst" "addr_counter" 2 324, 3 2 0, S_0x55f67286ba00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "en"
    .port_info 2 /INPUT 32 "decimate"
    .port_info 3 /OUTPUT 11 "addr"
    .port_info 4 /OUTPUT 1 "addr_valid"
    .port_info 5 /OUTPUT 1 "finish"
P_0x55f67286da10 .param/l "ADDR_SIZE" 0 3 3, +C4<00000000000000000000000000001011>;
L_0x55f6728a2d30 .functor BUFZ 1, v0x55f67287e780_0, C4<0>, C4<0>, C4<0>;
L_0x55f6728a2df0 .functor BUFZ 1, v0x55f67289f240_0, C4<0>, C4<0>, C4<0>;
v0x55f67287ced0_0 .net "addr", 10 0, v0x55f67286e830_0;  1 drivers
v0x55f67287da40_0 .net "addr_valid", 0 0, L_0x55f6728a2d30;  alias, 1 drivers
v0x55f67287e780_0 .var "addr_valid_r", 0 0;
v0x55f672880420_0 .net "clk", 0 0, o0x7fcb1fa370a8;  alias, 0 drivers
v0x55f67286e830_0 .var "counter", 10 0;
v0x55f67286ff40_0 .var "dec_counter", 31 0;
v0x55f67289ee40_0 .var "dec_factor", 31 0;
v0x55f67289ef20_0 .net "decimate", 31 0, v0x55f6728a1740_0;  1 drivers
v0x55f67289f000_0 .net "en", 0 0, L_0x55f6728a2c40;  alias, 1 drivers
v0x55f67289f0c0_0 .var "en_r", 0 0;
v0x55f67289f180_0 .net "finish", 0 0, L_0x55f6728a2df0;  alias, 1 drivers
v0x55f67289f240_0 .var "stop", 0 0;
E_0x55f672835ab0 .event posedge, v0x55f672880420_0;
    .scope S_0x55f67286a560;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f67289f0c0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x55f67286a560;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f67287e780_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x55f67286a560;
T_2 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x55f67286e830_0, 0, 11;
    %end;
    .thread T_2;
    .scope S_0x55f67286a560;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f67286ff40_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x55f67286a560;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f67289ee40_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x55f67286a560;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f67289f240_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x55f67286a560;
T_6 ;
    %wait E_0x55f672835ab0;
    %load/vec4 v0x55f67289f000_0;
    %assign/vec4 v0x55f67289f0c0_0, 0;
    %load/vec4 v0x55f67289ef20_0;
    %assign/vec4 v0x55f67289ee40_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55f67286a560;
T_7 ;
    %wait E_0x55f672835ab0;
    %load/vec4 v0x55f67289f0c0_0;
    %load/vec4 v0x55f67289f000_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f67286ff40_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x55f67286e830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f67287e780_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55f67289f0c0_0;
    %load/vec4 v0x55f67289f000_0;
    %and;
    %load/vec4 v0x55f67289f240_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55f67286ff40_0;
    %load/vec4 v0x55f67289ee40_0;
    %cmp/e;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f67286ff40_0, 0;
    %load/vec4 v0x55f67286e830_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x55f67286e830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f67287e780_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55f67286ff40_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55f67286ff40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f67287e780_0, 0;
T_7.5 ;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55f67286ff40_0;
    %assign/vec4 v0x55f67286ff40_0, 0;
    %load/vec4 v0x55f67286e830_0;
    %assign/vec4 v0x55f67286e830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f67287e780_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55f67286a560;
T_8 ;
    %wait E_0x55f672835ab0;
    %load/vec4 v0x55f67289f0c0_0;
    %load/vec4 v0x55f67289f000_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f67289f240_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55f67286e830_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f67289f240_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55f67289f240_0;
    %assign/vec4 v0x55f67289f240_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55f67286ba00;
T_9 ;
    %wait E_0x55f672835ab0;
    %load/vec4 v0x55f67289f540_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f6728a0b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f6728a0840_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55f6728a0b60_0;
    %inv;
    %load/vec4 v0x55f67289fac0_0;
    %and;
    %load/vec4 v0x55f6728a03a0_0;
    %and;
    %load/vec4 v0x55f6728a0840_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f6728a0b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f6728a0840_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x55f67289fb80_0;
    %load/vec4 v0x55f6728a0d00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f6728a0840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f6728a0b60_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f6728a0b60_0, 0;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55f67286ba00;
T_10 ;
    %wait E_0x55f672835ab0;
    %load/vec4 v0x55f67289f540_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f6728a0a80_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55f6728a0b60_0;
    %inv;
    %load/vec4 v0x55f67289fac0_0;
    %and;
    %load/vec4 v0x55f6728a03a0_0;
    %and;
    %load/vec4 v0x55f6728a0840_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x55f67289f840_0;
    %assign/vec4 v0x55f6728a0a80_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55f67286ba00;
T_11 ;
    %wait E_0x55f672835ab0;
    %load/vec4 v0x55f67289f540_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f6728a1040_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55f6728a1040_0;
    %inv;
    %load/vec4 v0x55f6728a03a0_0;
    %and;
    %load/vec4 v0x55f67289fac0_0;
    %and;
    %load/vec4 v0x55f6728a0840_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f6728a1040_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f6728a1040_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55f67286ba00;
T_12 ;
    %wait E_0x55f672835ab0;
    %load/vec4 v0x55f67289f540_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f6728a1580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f6728a1660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f6728a1740_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f6728a1800_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f6728a18c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f6728a19a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f6728a1a80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f6728a1b60_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55f6728a1d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x55f6728a0a80_0;
    %parti/s 3, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %load/vec4 v0x55f6728a1580_0;
    %assign/vec4 v0x55f6728a1580_0, 0;
    %load/vec4 v0x55f6728a1660_0;
    %assign/vec4 v0x55f6728a1660_0, 0;
    %load/vec4 v0x55f6728a1740_0;
    %assign/vec4 v0x55f6728a1740_0, 0;
    %load/vec4 v0x55f6728a1800_0;
    %assign/vec4 v0x55f6728a1800_0, 0;
    %load/vec4 v0x55f6728a18c0_0;
    %assign/vec4 v0x55f6728a18c0_0, 0;
    %load/vec4 v0x55f6728a19a0_0;
    %assign/vec4 v0x55f6728a19a0_0, 0;
    %load/vec4 v0x55f6728a1a80_0;
    %assign/vec4 v0x55f6728a1a80_0, 0;
    %load/vec4 v0x55f6728a1b60_0;
    %assign/vec4 v0x55f6728a1b60_0, 0;
    %jmp T_12.13;
T_12.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f6728a11e0_0, 0, 32;
T_12.14 ;
    %load/vec4 v0x55f6728a11e0_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_12.15, 5;
    %load/vec4 v0x55f6728a02c0_0;
    %load/vec4 v0x55f6728a11e0_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.16, 4;
    %load/vec4 v0x55f6728a0120_0;
    %load/vec4 v0x55f6728a11e0_0;
    %muli 8, 0, 32;
    %part/s 8;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55f6728a11e0_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55f6728a1580_0, 4, 5;
T_12.16 ;
    %load/vec4 v0x55f6728a11e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f6728a11e0_0, 0, 32;
    %jmp T_12.14;
T_12.15 ;
    %jmp T_12.13;
T_12.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f6728a11e0_0, 0, 32;
T_12.18 ;
    %load/vec4 v0x55f6728a11e0_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_12.19, 5;
    %load/vec4 v0x55f6728a02c0_0;
    %load/vec4 v0x55f6728a11e0_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.20, 4;
    %load/vec4 v0x55f6728a0120_0;
    %load/vec4 v0x55f6728a11e0_0;
    %muli 8, 0, 32;
    %part/s 8;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55f6728a11e0_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55f6728a1660_0, 4, 5;
T_12.20 ;
    %load/vec4 v0x55f6728a11e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f6728a11e0_0, 0, 32;
    %jmp T_12.18;
T_12.19 ;
    %jmp T_12.13;
T_12.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f6728a11e0_0, 0, 32;
T_12.22 ;
    %load/vec4 v0x55f6728a11e0_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_12.23, 5;
    %load/vec4 v0x55f6728a02c0_0;
    %load/vec4 v0x55f6728a11e0_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.24, 4;
    %load/vec4 v0x55f6728a0120_0;
    %load/vec4 v0x55f6728a11e0_0;
    %muli 8, 0, 32;
    %part/s 8;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55f6728a11e0_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55f6728a1740_0, 4, 5;
T_12.24 ;
    %load/vec4 v0x55f6728a11e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f6728a11e0_0, 0, 32;
    %jmp T_12.22;
T_12.23 ;
    %jmp T_12.13;
T_12.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f6728a11e0_0, 0, 32;
T_12.26 ;
    %load/vec4 v0x55f6728a11e0_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_12.27, 5;
    %load/vec4 v0x55f6728a02c0_0;
    %load/vec4 v0x55f6728a11e0_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.28, 4;
    %load/vec4 v0x55f6728a0120_0;
    %load/vec4 v0x55f6728a11e0_0;
    %muli 8, 0, 32;
    %part/s 8;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55f6728a11e0_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55f6728a1800_0, 4, 5;
T_12.28 ;
    %load/vec4 v0x55f6728a11e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f6728a11e0_0, 0, 32;
    %jmp T_12.26;
T_12.27 ;
    %jmp T_12.13;
T_12.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f6728a11e0_0, 0, 32;
T_12.30 ;
    %load/vec4 v0x55f6728a11e0_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_12.31, 5;
    %load/vec4 v0x55f6728a02c0_0;
    %load/vec4 v0x55f6728a11e0_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.32, 4;
    %load/vec4 v0x55f6728a0120_0;
    %load/vec4 v0x55f6728a11e0_0;
    %muli 8, 0, 32;
    %part/s 8;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55f6728a11e0_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55f6728a18c0_0, 4, 5;
T_12.32 ;
    %load/vec4 v0x55f6728a11e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f6728a11e0_0, 0, 32;
    %jmp T_12.30;
T_12.31 ;
    %jmp T_12.13;
T_12.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f6728a11e0_0, 0, 32;
T_12.34 ;
    %load/vec4 v0x55f6728a11e0_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_12.35, 5;
    %load/vec4 v0x55f6728a02c0_0;
    %load/vec4 v0x55f6728a11e0_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.36, 4;
    %load/vec4 v0x55f6728a0120_0;
    %load/vec4 v0x55f6728a11e0_0;
    %muli 8, 0, 32;
    %part/s 8;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55f6728a11e0_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55f6728a19a0_0, 4, 5;
T_12.36 ;
    %load/vec4 v0x55f6728a11e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f6728a11e0_0, 0, 32;
    %jmp T_12.34;
T_12.35 ;
    %jmp T_12.13;
T_12.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f6728a11e0_0, 0, 32;
T_12.38 ;
    %load/vec4 v0x55f6728a11e0_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_12.39, 5;
    %load/vec4 v0x55f6728a02c0_0;
    %load/vec4 v0x55f6728a11e0_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.40, 4;
    %load/vec4 v0x55f6728a0120_0;
    %load/vec4 v0x55f6728a11e0_0;
    %muli 8, 0, 32;
    %part/s 8;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55f6728a11e0_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55f6728a1a80_0, 4, 5;
T_12.40 ;
    %load/vec4 v0x55f6728a11e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f6728a11e0_0, 0, 32;
    %jmp T_12.38;
T_12.39 ;
    %jmp T_12.13;
T_12.11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f6728a11e0_0, 0, 32;
T_12.42 ;
    %load/vec4 v0x55f6728a11e0_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_12.43, 5;
    %load/vec4 v0x55f6728a02c0_0;
    %load/vec4 v0x55f6728a11e0_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.44, 4;
    %load/vec4 v0x55f6728a0120_0;
    %load/vec4 v0x55f6728a11e0_0;
    %muli 8, 0, 32;
    %part/s 8;
    %ix/load 5, 0, 0;
    %load/vec4 v0x55f6728a11e0_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x55f6728a1b60_0, 4, 5;
T_12.44 ;
    %load/vec4 v0x55f6728a11e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f6728a11e0_0, 0, 32;
    %jmp T_12.42;
T_12.43 ;
    %jmp T_12.13;
T_12.13 ;
    %pop/vec4 1;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55f67286ba00;
T_13 ;
    %wait E_0x55f672835ab0;
    %load/vec4 v0x55f67289f540_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f6728a0d00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f6728a0c20_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55f6728a0b60_0;
    %load/vec4 v0x55f67289fac0_0;
    %and;
    %load/vec4 v0x55f6728a0d00_0;
    %inv;
    %and;
    %load/vec4 v0x55f6728a1040_0;
    %and;
    %load/vec4 v0x55f6728a03a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f6728a0d00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f6728a0c20_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x55f67289fb80_0;
    %load/vec4 v0x55f6728a0d00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f6728a0d00_0, 0;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55f67286ba00;
T_14 ;
    %wait E_0x55f672835ab0;
    %load/vec4 v0x55f67289f540_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f6728a09c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f6728a08e0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55f6728a09c0_0;
    %inv;
    %load/vec4 v0x55f67289f780_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f6728a09c0_0, 0;
    %load/vec4 v0x55f67289f480_0;
    %assign/vec4 v0x55f6728a08e0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f6728a09c0_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55f67286ba00;
T_15 ;
    %wait E_0x55f672835ab0;
    %load/vec4 v0x55f67289f540_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f6728a0f80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f6728a0ea0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55f6728a09c0_0;
    %load/vec4 v0x55f67289f780_0;
    %and;
    %load/vec4 v0x55f6728a0f80_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f6728a0f80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f6728a0ea0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x55f6728a0f80_0;
    %load/vec4 v0x55f67289fec0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f6728a0f80_0, 0;
T_15.4 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55f67286ba00;
T_16 ;
    %wait E_0x55f6728343e0;
    %load/vec4 v0x55f6728a08e0_0;
    %parti/s 3, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f6728a14e0_0, 0;
    %jmp T_16.9;
T_16.0 ;
    %load/vec4 v0x55f6728a1580_0;
    %assign/vec4 v0x55f6728a14e0_0, 0;
    %jmp T_16.9;
T_16.1 ;
    %load/vec4 v0x55f6728a1660_0;
    %assign/vec4 v0x55f6728a14e0_0, 0;
    %jmp T_16.9;
T_16.2 ;
    %load/vec4 v0x55f6728a1740_0;
    %assign/vec4 v0x55f6728a14e0_0, 0;
    %jmp T_16.9;
T_16.3 ;
    %load/vec4 v0x55f6728a1800_0;
    %assign/vec4 v0x55f6728a14e0_0, 0;
    %jmp T_16.9;
T_16.4 ;
    %load/vec4 v0x55f6728a18c0_0;
    %assign/vec4 v0x55f6728a14e0_0, 0;
    %jmp T_16.9;
T_16.5 ;
    %load/vec4 v0x55f6728a19a0_0;
    %assign/vec4 v0x55f6728a14e0_0, 0;
    %jmp T_16.9;
T_16.6 ;
    %load/vec4 v0x55f6728a1a80_0;
    %assign/vec4 v0x55f6728a14e0_0, 0;
    %jmp T_16.9;
T_16.7 ;
    %load/vec4 v0x55f6728a1b60_0;
    %assign/vec4 v0x55f6728a14e0_0, 0;
    %jmp T_16.9;
T_16.9 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55f67286ba00;
T_17 ;
    %wait E_0x55f672835ab0;
    %load/vec4 v0x55f67289f540_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f6728a0dc0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55f6728a1c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x55f6728a14e0_0;
    %assign/vec4 v0x55f6728a0dc0_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "axil_reg_template.v";
    "./addr_counter.v";
