{
    "code": "module TopModule (\n    input logic clk,\n    input logic load,\n    input logic [1:0] ena,\n    input logic [99:0] data,\n    output logic [99:0] q\n);\n\nalways @(posedge clk) begin\n    if (load) begin\n        q <= data;\n    end else begin\n        case (ena)\n            2'b01: begin\n                q <= {q[0], q[99:1]}; // Rotate right\n            end\n            2'b10: begin\n                q <= {q[98:0], q[99]}; // Rotate left\n            end\n            default: begin\n                q <= q; // No rotation\n            end\n        endcase\n    end\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}