<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\DOC\hardware_project\hard_ware_led\impl\gwsynthesis\hard_ware_led.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\DOC\hardware_project\hard_ware_led\src\hard_ware_led.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\DOC\hardware_project\hard_ware_led\src\hard_ware_led.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu May 02 22:14:16 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>133</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>68</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>gclk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>gclk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>gclk</td>
<td>27.000(MHz)</td>
<td>101.577(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>gclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>gclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>27.192</td>
<td>cnt_18_s0/Q</td>
<td>cnt_18_s0/RESET</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.801</td>
</tr>
<tr>
<td>2</td>
<td>27.192</td>
<td>cnt_18_s0/Q</td>
<td>cnt_19_s0/RESET</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.801</td>
</tr>
<tr>
<td>3</td>
<td>27.192</td>
<td>cnt_18_s0/Q</td>
<td>cnt_20_s0/RESET</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.801</td>
</tr>
<tr>
<td>4</td>
<td>27.192</td>
<td>cnt_18_s0/Q</td>
<td>cnt_21_s0/RESET</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.801</td>
</tr>
<tr>
<td>5</td>
<td>27.192</td>
<td>cnt_18_s0/Q</td>
<td>cnt_22_s0/RESET</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.801</td>
</tr>
<tr>
<td>6</td>
<td>27.192</td>
<td>cnt_18_s0/Q</td>
<td>cnt_23_s0/RESET</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.801</td>
</tr>
<tr>
<td>7</td>
<td>27.192</td>
<td>cnt_18_s0/Q</td>
<td>cnt_24_s0/RESET</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.801</td>
</tr>
<tr>
<td>8</td>
<td>27.192</td>
<td>cnt_18_s0/Q</td>
<td>cnt_25_s0/RESET</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.801</td>
</tr>
<tr>
<td>9</td>
<td>27.192</td>
<td>cnt_18_s0/Q</td>
<td>cnt_26_s0/RESET</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.801</td>
</tr>
<tr>
<td>10</td>
<td>27.192</td>
<td>cnt_18_s0/Q</td>
<td>cnt_27_s0/RESET</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.801</td>
</tr>
<tr>
<td>11</td>
<td>27.192</td>
<td>cnt_18_s0/Q</td>
<td>cnt_28_s0/RESET</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.801</td>
</tr>
<tr>
<td>12</td>
<td>27.192</td>
<td>cnt_18_s0/Q</td>
<td>cnt_29_s0/RESET</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.801</td>
</tr>
<tr>
<td>13</td>
<td>27.207</td>
<td>cnt_18_s0/Q</td>
<td>cnt_31_s0/RESET</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.787</td>
</tr>
<tr>
<td>14</td>
<td>27.207</td>
<td>cnt_18_s0/Q</td>
<td>cnt_30_s0/RESET</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.787</td>
</tr>
<tr>
<td>15</td>
<td>27.927</td>
<td>cnt_18_s0/Q</td>
<td>cnt_1_s0/RESET</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.066</td>
</tr>
<tr>
<td>16</td>
<td>27.927</td>
<td>cnt_18_s0/Q</td>
<td>cnt_2_s0/RESET</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.066</td>
</tr>
<tr>
<td>17</td>
<td>27.927</td>
<td>cnt_18_s0/Q</td>
<td>cnt_3_s0/RESET</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.066</td>
</tr>
<tr>
<td>18</td>
<td>27.927</td>
<td>cnt_18_s0/Q</td>
<td>cnt_4_s0/RESET</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.066</td>
</tr>
<tr>
<td>19</td>
<td>27.927</td>
<td>cnt_18_s0/Q</td>
<td>cnt_5_s0/RESET</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.066</td>
</tr>
<tr>
<td>20</td>
<td>27.927</td>
<td>cnt_18_s0/Q</td>
<td>cnt_6_s0/RESET</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.066</td>
</tr>
<tr>
<td>21</td>
<td>27.927</td>
<td>cnt_18_s0/Q</td>
<td>cnt_7_s0/RESET</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.066</td>
</tr>
<tr>
<td>22</td>
<td>27.927</td>
<td>cnt_18_s0/Q</td>
<td>cnt_8_s0/RESET</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.066</td>
</tr>
<tr>
<td>23</td>
<td>27.927</td>
<td>cnt_18_s0/Q</td>
<td>cnt_9_s0/RESET</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.066</td>
</tr>
<tr>
<td>24</td>
<td>27.927</td>
<td>cnt_18_s0/Q</td>
<td>cnt_10_s0/RESET</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.066</td>
</tr>
<tr>
<td>25</td>
<td>27.927</td>
<td>cnt_18_s0/Q</td>
<td>cnt_11_s0/RESET</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.066</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>led_s3/Q</td>
<td>led_s3/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>cnt_0_s0/Q</td>
<td>cnt_0_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.730</td>
<td>cnt_2_s0/Q</td>
<td>cnt_2_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>4</td>
<td>0.730</td>
<td>cnt_6_s0/Q</td>
<td>cnt_6_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>5</td>
<td>0.730</td>
<td>cnt_12_s0/Q</td>
<td>cnt_12_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>6</td>
<td>0.730</td>
<td>cnt_14_s0/Q</td>
<td>cnt_14_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>7</td>
<td>0.730</td>
<td>cnt_24_s0/Q</td>
<td>cnt_24_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>8</td>
<td>0.730</td>
<td>cnt_26_s0/Q</td>
<td>cnt_26_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>9</td>
<td>0.730</td>
<td>cnt_30_s0/Q</td>
<td>cnt_30_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>10</td>
<td>0.731</td>
<td>cnt_8_s0/Q</td>
<td>cnt_8_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>11</td>
<td>0.731</td>
<td>cnt_18_s0/Q</td>
<td>cnt_18_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>12</td>
<td>0.731</td>
<td>cnt_20_s0/Q</td>
<td>cnt_20_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>13</td>
<td>0.853</td>
<td>cnt_1_s0/Q</td>
<td>cnt_1_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>14</td>
<td>0.962</td>
<td>cnt_5_s0/Q</td>
<td>cnt_5_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.962</td>
</tr>
<tr>
<td>15</td>
<td>0.962</td>
<td>cnt_25_s0/Q</td>
<td>cnt_25_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.962</td>
</tr>
<tr>
<td>16</td>
<td>0.965</td>
<td>cnt_10_s0/Q</td>
<td>cnt_10_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>17</td>
<td>0.965</td>
<td>cnt_11_s0/Q</td>
<td>cnt_11_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>18</td>
<td>0.966</td>
<td>cnt_27_s0/Q</td>
<td>cnt_27_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.966</td>
</tr>
<tr>
<td>19</td>
<td>0.966</td>
<td>cnt_15_s0/Q</td>
<td>cnt_15_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.966</td>
</tr>
<tr>
<td>20</td>
<td>0.966</td>
<td>cnt_16_s0/Q</td>
<td>cnt_16_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.966</td>
</tr>
<tr>
<td>21</td>
<td>0.966</td>
<td>cnt_21_s0/Q</td>
<td>cnt_21_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.966</td>
</tr>
<tr>
<td>22</td>
<td>0.967</td>
<td>cnt_17_s0/Q</td>
<td>cnt_17_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.967</td>
</tr>
<tr>
<td>23</td>
<td>0.967</td>
<td>cnt_23_s0/Q</td>
<td>cnt_23_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.967</td>
</tr>
<tr>
<td>24</td>
<td>0.968</td>
<td>cnt_22_s0/Q</td>
<td>cnt_22_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.968</td>
</tr>
<tr>
<td>25</td>
<td>0.970</td>
<td>cnt_31_s0/Q</td>
<td>cnt_31_s0/D</td>
<td>gclk:[R]</td>
<td>gclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.970</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>16.368</td>
<td>17.618</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gclk</td>
<td>cnt_30_s0</td>
</tr>
<tr>
<td>2</td>
<td>16.368</td>
<td>17.618</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gclk</td>
<td>cnt_28_s0</td>
</tr>
<tr>
<td>3</td>
<td>16.368</td>
<td>17.618</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gclk</td>
<td>cnt_24_s0</td>
</tr>
<tr>
<td>4</td>
<td>16.368</td>
<td>17.618</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gclk</td>
<td>cnt_16_s0</td>
</tr>
<tr>
<td>5</td>
<td>16.368</td>
<td>17.618</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gclk</td>
<td>cnt_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>16.368</td>
<td>17.618</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gclk</td>
<td>cnt_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>16.368</td>
<td>17.618</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gclk</td>
<td>cnt_17_s0</td>
</tr>
<tr>
<td>8</td>
<td>16.368</td>
<td>17.618</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gclk</td>
<td>cnt_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>16.368</td>
<td>17.618</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gclk</td>
<td>cnt_3_s0</td>
</tr>
<tr>
<td>10</td>
<td>16.368</td>
<td>17.618</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gclk</td>
<td>cnt_25_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>cnt_18_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R6C10[0][A]</td>
<td style=" font-weight:bold;">cnt_18_s0/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td>n242_s4/I0</td>
</tr>
<tr>
<td>5.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[0][B]</td>
<td style=" background: #97FFFF;">n242_s4/F</td>
</tr>
<tr>
<td>5.233</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>n242_s8/I3</td>
</tr>
<tr>
<td>6.332</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" background: #97FFFF;">n242_s8/F</td>
</tr>
<tr>
<td>7.792</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>n242_s2/I3</td>
</tr>
<tr>
<td>8.824</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td style=" background: #97FFFF;">n242_s2/F</td>
</tr>
<tr>
<td>8.829</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>n242_s0/I1</td>
</tr>
<tr>
<td>9.631</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">n242_s0/F</td>
</tr>
<tr>
<td>12.145</td>
<td>2.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td style=" font-weight:bold;">cnt_18_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>cnt_18_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>cnt_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 41.137%; route: 5.311, 54.187%; tC2Q: 0.458, 4.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>cnt_18_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R6C10[0][A]</td>
<td style=" font-weight:bold;">cnt_18_s0/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td>n242_s4/I0</td>
</tr>
<tr>
<td>5.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[0][B]</td>
<td style=" background: #97FFFF;">n242_s4/F</td>
</tr>
<tr>
<td>5.233</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>n242_s8/I3</td>
</tr>
<tr>
<td>6.332</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" background: #97FFFF;">n242_s8/F</td>
</tr>
<tr>
<td>7.792</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>n242_s2/I3</td>
</tr>
<tr>
<td>8.824</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td style=" background: #97FFFF;">n242_s2/F</td>
</tr>
<tr>
<td>8.829</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>n242_s0/I1</td>
</tr>
<tr>
<td>9.631</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">n242_s0/F</td>
</tr>
<tr>
<td>12.145</td>
<td>2.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][B]</td>
<td style=" font-weight:bold;">cnt_19_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][B]</td>
<td>cnt_19_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C10[0][B]</td>
<td>cnt_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 41.137%; route: 5.311, 54.187%; tC2Q: 0.458, 4.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>cnt_18_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R6C10[0][A]</td>
<td style=" font-weight:bold;">cnt_18_s0/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td>n242_s4/I0</td>
</tr>
<tr>
<td>5.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[0][B]</td>
<td style=" background: #97FFFF;">n242_s4/F</td>
</tr>
<tr>
<td>5.233</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>n242_s8/I3</td>
</tr>
<tr>
<td>6.332</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" background: #97FFFF;">n242_s8/F</td>
</tr>
<tr>
<td>7.792</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>n242_s2/I3</td>
</tr>
<tr>
<td>8.824</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td style=" background: #97FFFF;">n242_s2/F</td>
</tr>
<tr>
<td>8.829</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>n242_s0/I1</td>
</tr>
<tr>
<td>9.631</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">n242_s0/F</td>
</tr>
<tr>
<td>12.145</td>
<td>2.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[1][A]</td>
<td style=" font-weight:bold;">cnt_20_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[1][A]</td>
<td>cnt_20_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C10[1][A]</td>
<td>cnt_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 41.137%; route: 5.311, 54.187%; tC2Q: 0.458, 4.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>cnt_18_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R6C10[0][A]</td>
<td style=" font-weight:bold;">cnt_18_s0/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td>n242_s4/I0</td>
</tr>
<tr>
<td>5.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[0][B]</td>
<td style=" background: #97FFFF;">n242_s4/F</td>
</tr>
<tr>
<td>5.233</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>n242_s8/I3</td>
</tr>
<tr>
<td>6.332</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" background: #97FFFF;">n242_s8/F</td>
</tr>
<tr>
<td>7.792</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>n242_s2/I3</td>
</tr>
<tr>
<td>8.824</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td style=" background: #97FFFF;">n242_s2/F</td>
</tr>
<tr>
<td>8.829</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>n242_s0/I1</td>
</tr>
<tr>
<td>9.631</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">n242_s0/F</td>
</tr>
<tr>
<td>12.145</td>
<td>2.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[1][B]</td>
<td style=" font-weight:bold;">cnt_21_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[1][B]</td>
<td>cnt_21_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C10[1][B]</td>
<td>cnt_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 41.137%; route: 5.311, 54.187%; tC2Q: 0.458, 4.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>cnt_18_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R6C10[0][A]</td>
<td style=" font-weight:bold;">cnt_18_s0/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td>n242_s4/I0</td>
</tr>
<tr>
<td>5.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[0][B]</td>
<td style=" background: #97FFFF;">n242_s4/F</td>
</tr>
<tr>
<td>5.233</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>n242_s8/I3</td>
</tr>
<tr>
<td>6.332</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" background: #97FFFF;">n242_s8/F</td>
</tr>
<tr>
<td>7.792</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>n242_s2/I3</td>
</tr>
<tr>
<td>8.824</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td style=" background: #97FFFF;">n242_s2/F</td>
</tr>
<tr>
<td>8.829</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>n242_s0/I1</td>
</tr>
<tr>
<td>9.631</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">n242_s0/F</td>
</tr>
<tr>
<td>12.145</td>
<td>2.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[2][A]</td>
<td style=" font-weight:bold;">cnt_22_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[2][A]</td>
<td>cnt_22_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C10[2][A]</td>
<td>cnt_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 41.137%; route: 5.311, 54.187%; tC2Q: 0.458, 4.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>cnt_18_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R6C10[0][A]</td>
<td style=" font-weight:bold;">cnt_18_s0/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td>n242_s4/I0</td>
</tr>
<tr>
<td>5.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[0][B]</td>
<td style=" background: #97FFFF;">n242_s4/F</td>
</tr>
<tr>
<td>5.233</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>n242_s8/I3</td>
</tr>
<tr>
<td>6.332</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" background: #97FFFF;">n242_s8/F</td>
</tr>
<tr>
<td>7.792</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>n242_s2/I3</td>
</tr>
<tr>
<td>8.824</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td style=" background: #97FFFF;">n242_s2/F</td>
</tr>
<tr>
<td>8.829</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>n242_s0/I1</td>
</tr>
<tr>
<td>9.631</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">n242_s0/F</td>
</tr>
<tr>
<td>12.145</td>
<td>2.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[2][B]</td>
<td style=" font-weight:bold;">cnt_23_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[2][B]</td>
<td>cnt_23_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C10[2][B]</td>
<td>cnt_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 41.137%; route: 5.311, 54.187%; tC2Q: 0.458, 4.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>cnt_18_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R6C10[0][A]</td>
<td style=" font-weight:bold;">cnt_18_s0/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td>n242_s4/I0</td>
</tr>
<tr>
<td>5.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[0][B]</td>
<td style=" background: #97FFFF;">n242_s4/F</td>
</tr>
<tr>
<td>5.233</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>n242_s8/I3</td>
</tr>
<tr>
<td>6.332</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" background: #97FFFF;">n242_s8/F</td>
</tr>
<tr>
<td>7.792</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>n242_s2/I3</td>
</tr>
<tr>
<td>8.824</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td style=" background: #97FFFF;">n242_s2/F</td>
</tr>
<tr>
<td>8.829</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>n242_s0/I1</td>
</tr>
<tr>
<td>9.631</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">n242_s0/F</td>
</tr>
<tr>
<td>12.145</td>
<td>2.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[0][A]</td>
<td style=" font-weight:bold;">cnt_24_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[0][A]</td>
<td>cnt_24_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C11[0][A]</td>
<td>cnt_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 41.137%; route: 5.311, 54.187%; tC2Q: 0.458, 4.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>cnt_18_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R6C10[0][A]</td>
<td style=" font-weight:bold;">cnt_18_s0/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td>n242_s4/I0</td>
</tr>
<tr>
<td>5.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[0][B]</td>
<td style=" background: #97FFFF;">n242_s4/F</td>
</tr>
<tr>
<td>5.233</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>n242_s8/I3</td>
</tr>
<tr>
<td>6.332</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" background: #97FFFF;">n242_s8/F</td>
</tr>
<tr>
<td>7.792</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>n242_s2/I3</td>
</tr>
<tr>
<td>8.824</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td style=" background: #97FFFF;">n242_s2/F</td>
</tr>
<tr>
<td>8.829</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>n242_s0/I1</td>
</tr>
<tr>
<td>9.631</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">n242_s0/F</td>
</tr>
<tr>
<td>12.145</td>
<td>2.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[0][B]</td>
<td style=" font-weight:bold;">cnt_25_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[0][B]</td>
<td>cnt_25_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C11[0][B]</td>
<td>cnt_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 41.137%; route: 5.311, 54.187%; tC2Q: 0.458, 4.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>cnt_18_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R6C10[0][A]</td>
<td style=" font-weight:bold;">cnt_18_s0/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td>n242_s4/I0</td>
</tr>
<tr>
<td>5.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[0][B]</td>
<td style=" background: #97FFFF;">n242_s4/F</td>
</tr>
<tr>
<td>5.233</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>n242_s8/I3</td>
</tr>
<tr>
<td>6.332</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" background: #97FFFF;">n242_s8/F</td>
</tr>
<tr>
<td>7.792</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>n242_s2/I3</td>
</tr>
<tr>
<td>8.824</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td style=" background: #97FFFF;">n242_s2/F</td>
</tr>
<tr>
<td>8.829</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>n242_s0/I1</td>
</tr>
<tr>
<td>9.631</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">n242_s0/F</td>
</tr>
<tr>
<td>12.145</td>
<td>2.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[1][A]</td>
<td style=" font-weight:bold;">cnt_26_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[1][A]</td>
<td>cnt_26_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C11[1][A]</td>
<td>cnt_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 41.137%; route: 5.311, 54.187%; tC2Q: 0.458, 4.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>cnt_18_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R6C10[0][A]</td>
<td style=" font-weight:bold;">cnt_18_s0/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td>n242_s4/I0</td>
</tr>
<tr>
<td>5.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[0][B]</td>
<td style=" background: #97FFFF;">n242_s4/F</td>
</tr>
<tr>
<td>5.233</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>n242_s8/I3</td>
</tr>
<tr>
<td>6.332</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" background: #97FFFF;">n242_s8/F</td>
</tr>
<tr>
<td>7.792</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>n242_s2/I3</td>
</tr>
<tr>
<td>8.824</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td style=" background: #97FFFF;">n242_s2/F</td>
</tr>
<tr>
<td>8.829</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>n242_s0/I1</td>
</tr>
<tr>
<td>9.631</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">n242_s0/F</td>
</tr>
<tr>
<td>12.145</td>
<td>2.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[1][B]</td>
<td style=" font-weight:bold;">cnt_27_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[1][B]</td>
<td>cnt_27_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C11[1][B]</td>
<td>cnt_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 41.137%; route: 5.311, 54.187%; tC2Q: 0.458, 4.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>cnt_18_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R6C10[0][A]</td>
<td style=" font-weight:bold;">cnt_18_s0/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td>n242_s4/I0</td>
</tr>
<tr>
<td>5.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[0][B]</td>
<td style=" background: #97FFFF;">n242_s4/F</td>
</tr>
<tr>
<td>5.233</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>n242_s8/I3</td>
</tr>
<tr>
<td>6.332</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" background: #97FFFF;">n242_s8/F</td>
</tr>
<tr>
<td>7.792</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>n242_s2/I3</td>
</tr>
<tr>
<td>8.824</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td style=" background: #97FFFF;">n242_s2/F</td>
</tr>
<tr>
<td>8.829</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>n242_s0/I1</td>
</tr>
<tr>
<td>9.631</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">n242_s0/F</td>
</tr>
<tr>
<td>12.145</td>
<td>2.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[2][A]</td>
<td style=" font-weight:bold;">cnt_28_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[2][A]</td>
<td>cnt_28_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C11[2][A]</td>
<td>cnt_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 41.137%; route: 5.311, 54.187%; tC2Q: 0.458, 4.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>cnt_18_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R6C10[0][A]</td>
<td style=" font-weight:bold;">cnt_18_s0/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td>n242_s4/I0</td>
</tr>
<tr>
<td>5.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[0][B]</td>
<td style=" background: #97FFFF;">n242_s4/F</td>
</tr>
<tr>
<td>5.233</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>n242_s8/I3</td>
</tr>
<tr>
<td>6.332</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" background: #97FFFF;">n242_s8/F</td>
</tr>
<tr>
<td>7.792</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>n242_s2/I3</td>
</tr>
<tr>
<td>8.824</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td style=" background: #97FFFF;">n242_s2/F</td>
</tr>
<tr>
<td>8.829</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>n242_s0/I1</td>
</tr>
<tr>
<td>9.631</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">n242_s0/F</td>
</tr>
<tr>
<td>12.145</td>
<td>2.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[2][B]</td>
<td style=" font-weight:bold;">cnt_29_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[2][B]</td>
<td>cnt_29_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C11[2][B]</td>
<td>cnt_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 41.137%; route: 5.311, 54.187%; tC2Q: 0.458, 4.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>cnt_18_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R6C10[0][A]</td>
<td style=" font-weight:bold;">cnt_18_s0/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td>n242_s4/I0</td>
</tr>
<tr>
<td>5.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[0][B]</td>
<td style=" background: #97FFFF;">n242_s4/F</td>
</tr>
<tr>
<td>5.233</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>n242_s8/I3</td>
</tr>
<tr>
<td>6.332</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" background: #97FFFF;">n242_s8/F</td>
</tr>
<tr>
<td>7.792</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>n242_s2/I3</td>
</tr>
<tr>
<td>8.824</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td style=" background: #97FFFF;">n242_s2/F</td>
</tr>
<tr>
<td>8.829</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>n242_s0/I1</td>
</tr>
<tr>
<td>9.631</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">n242_s0/F</td>
</tr>
<tr>
<td>12.130</td>
<td>2.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[0][B]</td>
<td style=" font-weight:bold;">cnt_31_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[0][B]</td>
<td>cnt_31_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C12[0][B]</td>
<td>cnt_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 41.199%; route: 5.296, 54.118%; tC2Q: 0.458, 4.683%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>cnt_18_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R6C10[0][A]</td>
<td style=" font-weight:bold;">cnt_18_s0/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td>n242_s4/I0</td>
</tr>
<tr>
<td>5.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[0][B]</td>
<td style=" background: #97FFFF;">n242_s4/F</td>
</tr>
<tr>
<td>5.233</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>n242_s8/I3</td>
</tr>
<tr>
<td>6.332</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" background: #97FFFF;">n242_s8/F</td>
</tr>
<tr>
<td>7.792</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>n242_s2/I3</td>
</tr>
<tr>
<td>8.824</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td style=" background: #97FFFF;">n242_s2/F</td>
</tr>
<tr>
<td>8.829</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>n242_s0/I1</td>
</tr>
<tr>
<td>9.631</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">n242_s0/F</td>
</tr>
<tr>
<td>12.130</td>
<td>2.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[0][A]</td>
<td style=" font-weight:bold;">cnt_30_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[0][A]</td>
<td>cnt_30_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C12[0][A]</td>
<td>cnt_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 41.199%; route: 5.296, 54.118%; tC2Q: 0.458, 4.683%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>cnt_18_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R6C10[0][A]</td>
<td style=" font-weight:bold;">cnt_18_s0/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td>n242_s4/I0</td>
</tr>
<tr>
<td>5.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[0][B]</td>
<td style=" background: #97FFFF;">n242_s4/F</td>
</tr>
<tr>
<td>5.233</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>n242_s8/I3</td>
</tr>
<tr>
<td>6.332</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" background: #97FFFF;">n242_s8/F</td>
</tr>
<tr>
<td>7.792</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>n242_s2/I3</td>
</tr>
<tr>
<td>8.824</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td style=" background: #97FFFF;">n242_s2/F</td>
</tr>
<tr>
<td>8.829</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>n242_s0/I1</td>
</tr>
<tr>
<td>9.631</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">n242_s0/F</td>
</tr>
<tr>
<td>11.409</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[0][B]</td>
<td style=" font-weight:bold;">cnt_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[0][B]</td>
<td>cnt_1_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C7[0][B]</td>
<td>cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 44.473%; route: 4.576, 50.472%; tC2Q: 0.458, 5.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>cnt_18_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R6C10[0][A]</td>
<td style=" font-weight:bold;">cnt_18_s0/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td>n242_s4/I0</td>
</tr>
<tr>
<td>5.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[0][B]</td>
<td style=" background: #97FFFF;">n242_s4/F</td>
</tr>
<tr>
<td>5.233</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>n242_s8/I3</td>
</tr>
<tr>
<td>6.332</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" background: #97FFFF;">n242_s8/F</td>
</tr>
<tr>
<td>7.792</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>n242_s2/I3</td>
</tr>
<tr>
<td>8.824</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td style=" background: #97FFFF;">n242_s2/F</td>
</tr>
<tr>
<td>8.829</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>n242_s0/I1</td>
</tr>
<tr>
<td>9.631</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">n242_s0/F</td>
</tr>
<tr>
<td>11.409</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[1][A]</td>
<td style=" font-weight:bold;">cnt_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[1][A]</td>
<td>cnt_2_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C7[1][A]</td>
<td>cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 44.473%; route: 4.576, 50.472%; tC2Q: 0.458, 5.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>cnt_18_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R6C10[0][A]</td>
<td style=" font-weight:bold;">cnt_18_s0/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td>n242_s4/I0</td>
</tr>
<tr>
<td>5.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[0][B]</td>
<td style=" background: #97FFFF;">n242_s4/F</td>
</tr>
<tr>
<td>5.233</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>n242_s8/I3</td>
</tr>
<tr>
<td>6.332</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" background: #97FFFF;">n242_s8/F</td>
</tr>
<tr>
<td>7.792</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>n242_s2/I3</td>
</tr>
<tr>
<td>8.824</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td style=" background: #97FFFF;">n242_s2/F</td>
</tr>
<tr>
<td>8.829</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>n242_s0/I1</td>
</tr>
<tr>
<td>9.631</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">n242_s0/F</td>
</tr>
<tr>
<td>11.409</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[1][B]</td>
<td style=" font-weight:bold;">cnt_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[1][B]</td>
<td>cnt_3_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C7[1][B]</td>
<td>cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 44.473%; route: 4.576, 50.472%; tC2Q: 0.458, 5.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>cnt_18_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R6C10[0][A]</td>
<td style=" font-weight:bold;">cnt_18_s0/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td>n242_s4/I0</td>
</tr>
<tr>
<td>5.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[0][B]</td>
<td style=" background: #97FFFF;">n242_s4/F</td>
</tr>
<tr>
<td>5.233</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>n242_s8/I3</td>
</tr>
<tr>
<td>6.332</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" background: #97FFFF;">n242_s8/F</td>
</tr>
<tr>
<td>7.792</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>n242_s2/I3</td>
</tr>
<tr>
<td>8.824</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td style=" background: #97FFFF;">n242_s2/F</td>
</tr>
<tr>
<td>8.829</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>n242_s0/I1</td>
</tr>
<tr>
<td>9.631</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">n242_s0/F</td>
</tr>
<tr>
<td>11.409</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[2][A]</td>
<td style=" font-weight:bold;">cnt_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[2][A]</td>
<td>cnt_4_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C7[2][A]</td>
<td>cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 44.473%; route: 4.576, 50.472%; tC2Q: 0.458, 5.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>cnt_18_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R6C10[0][A]</td>
<td style=" font-weight:bold;">cnt_18_s0/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td>n242_s4/I0</td>
</tr>
<tr>
<td>5.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[0][B]</td>
<td style=" background: #97FFFF;">n242_s4/F</td>
</tr>
<tr>
<td>5.233</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>n242_s8/I3</td>
</tr>
<tr>
<td>6.332</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" background: #97FFFF;">n242_s8/F</td>
</tr>
<tr>
<td>7.792</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>n242_s2/I3</td>
</tr>
<tr>
<td>8.824</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td style=" background: #97FFFF;">n242_s2/F</td>
</tr>
<tr>
<td>8.829</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>n242_s0/I1</td>
</tr>
<tr>
<td>9.631</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">n242_s0/F</td>
</tr>
<tr>
<td>11.409</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td style=" font-weight:bold;">cnt_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>cnt_5_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 44.473%; route: 4.576, 50.472%; tC2Q: 0.458, 5.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>cnt_18_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R6C10[0][A]</td>
<td style=" font-weight:bold;">cnt_18_s0/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td>n242_s4/I0</td>
</tr>
<tr>
<td>5.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[0][B]</td>
<td style=" background: #97FFFF;">n242_s4/F</td>
</tr>
<tr>
<td>5.233</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>n242_s8/I3</td>
</tr>
<tr>
<td>6.332</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" background: #97FFFF;">n242_s8/F</td>
</tr>
<tr>
<td>7.792</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>n242_s2/I3</td>
</tr>
<tr>
<td>8.824</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td style=" background: #97FFFF;">n242_s2/F</td>
</tr>
<tr>
<td>8.829</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>n242_s0/I1</td>
</tr>
<tr>
<td>9.631</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">n242_s0/F</td>
</tr>
<tr>
<td>11.409</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][A]</td>
<td style=" font-weight:bold;">cnt_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][A]</td>
<td>cnt_6_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C8[0][A]</td>
<td>cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 44.473%; route: 4.576, 50.472%; tC2Q: 0.458, 5.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>cnt_18_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R6C10[0][A]</td>
<td style=" font-weight:bold;">cnt_18_s0/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td>n242_s4/I0</td>
</tr>
<tr>
<td>5.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[0][B]</td>
<td style=" background: #97FFFF;">n242_s4/F</td>
</tr>
<tr>
<td>5.233</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>n242_s8/I3</td>
</tr>
<tr>
<td>6.332</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" background: #97FFFF;">n242_s8/F</td>
</tr>
<tr>
<td>7.792</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>n242_s2/I3</td>
</tr>
<tr>
<td>8.824</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td style=" background: #97FFFF;">n242_s2/F</td>
</tr>
<tr>
<td>8.829</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>n242_s0/I1</td>
</tr>
<tr>
<td>9.631</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">n242_s0/F</td>
</tr>
<tr>
<td>11.409</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td style=" font-weight:bold;">cnt_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td>cnt_7_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C8[0][B]</td>
<td>cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 44.473%; route: 4.576, 50.472%; tC2Q: 0.458, 5.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>cnt_18_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R6C10[0][A]</td>
<td style=" font-weight:bold;">cnt_18_s0/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td>n242_s4/I0</td>
</tr>
<tr>
<td>5.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[0][B]</td>
<td style=" background: #97FFFF;">n242_s4/F</td>
</tr>
<tr>
<td>5.233</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>n242_s8/I3</td>
</tr>
<tr>
<td>6.332</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" background: #97FFFF;">n242_s8/F</td>
</tr>
<tr>
<td>7.792</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>n242_s2/I3</td>
</tr>
<tr>
<td>8.824</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td style=" background: #97FFFF;">n242_s2/F</td>
</tr>
<tr>
<td>8.829</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>n242_s0/I1</td>
</tr>
<tr>
<td>9.631</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">n242_s0/F</td>
</tr>
<tr>
<td>11.409</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" font-weight:bold;">cnt_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td>cnt_8_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C8[1][A]</td>
<td>cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 44.473%; route: 4.576, 50.472%; tC2Q: 0.458, 5.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>cnt_18_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R6C10[0][A]</td>
<td style=" font-weight:bold;">cnt_18_s0/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td>n242_s4/I0</td>
</tr>
<tr>
<td>5.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[0][B]</td>
<td style=" background: #97FFFF;">n242_s4/F</td>
</tr>
<tr>
<td>5.233</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>n242_s8/I3</td>
</tr>
<tr>
<td>6.332</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" background: #97FFFF;">n242_s8/F</td>
</tr>
<tr>
<td>7.792</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>n242_s2/I3</td>
</tr>
<tr>
<td>8.824</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td style=" background: #97FFFF;">n242_s2/F</td>
</tr>
<tr>
<td>8.829</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>n242_s0/I1</td>
</tr>
<tr>
<td>9.631</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">n242_s0/F</td>
</tr>
<tr>
<td>11.409</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td style=" font-weight:bold;">cnt_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cnt_9_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 44.473%; route: 4.576, 50.472%; tC2Q: 0.458, 5.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>cnt_18_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R6C10[0][A]</td>
<td style=" font-weight:bold;">cnt_18_s0/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td>n242_s4/I0</td>
</tr>
<tr>
<td>5.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[0][B]</td>
<td style=" background: #97FFFF;">n242_s4/F</td>
</tr>
<tr>
<td>5.233</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>n242_s8/I3</td>
</tr>
<tr>
<td>6.332</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" background: #97FFFF;">n242_s8/F</td>
</tr>
<tr>
<td>7.792</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>n242_s2/I3</td>
</tr>
<tr>
<td>8.824</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td style=" background: #97FFFF;">n242_s2/F</td>
</tr>
<tr>
<td>8.829</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>n242_s0/I1</td>
</tr>
<tr>
<td>9.631</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">n242_s0/F</td>
</tr>
<tr>
<td>11.409</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[2][A]</td>
<td style=" font-weight:bold;">cnt_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[2][A]</td>
<td>cnt_10_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C8[2][A]</td>
<td>cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 44.473%; route: 4.576, 50.472%; tC2Q: 0.458, 5.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>cnt_18_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R6C10[0][A]</td>
<td style=" font-weight:bold;">cnt_18_s0/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td>n242_s4/I0</td>
</tr>
<tr>
<td>5.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[0][B]</td>
<td style=" background: #97FFFF;">n242_s4/F</td>
</tr>
<tr>
<td>5.233</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>n242_s8/I3</td>
</tr>
<tr>
<td>6.332</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" background: #97FFFF;">n242_s8/F</td>
</tr>
<tr>
<td>7.792</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>n242_s2/I3</td>
</tr>
<tr>
<td>8.824</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td style=" background: #97FFFF;">n242_s2/F</td>
</tr>
<tr>
<td>8.829</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>n242_s0/I1</td>
</tr>
<tr>
<td>9.631</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">n242_s0/F</td>
</tr>
<tr>
<td>11.409</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[2][B]</td>
<td style=" font-weight:bold;">cnt_11_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>39.380</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[2][B]</td>
<td>cnt_11_s0/CLK</td>
</tr>
<tr>
<td>39.337</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C8[2][B]</td>
<td>cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 44.473%; route: 4.576, 50.472%; tC2Q: 0.458, 5.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>led_s3/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C9[0][A]</td>
<td style=" font-weight:bold;">led_s3/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>n205_s2/I0</td>
</tr>
<tr>
<td>2.518</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">n205_s2/F</td>
</tr>
<tr>
<td>2.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" font-weight:bold;">led_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>led_s3/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>led_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C7[0][A]</td>
<td style=" font-weight:bold;">cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>n72_s2/I0</td>
</tr>
<tr>
<td>2.518</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td style=" background: #97FFFF;">n72_s2/F</td>
</tr>
<tr>
<td>2.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td style=" font-weight:bold;">cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[1][A]</td>
<td>cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C7[1][A]</td>
<td style=" font-weight:bold;">cnt_2_s0/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C7[1][A]</td>
<td>n70_s/I1</td>
</tr>
<tr>
<td>2.540</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C7[1][A]</td>
<td style=" background: #97FFFF;">n70_s/SUM</td>
</tr>
<tr>
<td>2.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[1][A]</td>
<td style=" font-weight:bold;">cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[1][A]</td>
<td>cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C7[1][A]</td>
<td>cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][A]</td>
<td>cnt_6_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C8[0][A]</td>
<td style=" font-weight:bold;">cnt_6_s0/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[0][A]</td>
<td>n66_s/I1</td>
</tr>
<tr>
<td>2.540</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C8[0][A]</td>
<td style=" background: #97FFFF;">n66_s/SUM</td>
</tr>
<tr>
<td>2.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[0][A]</td>
<td style=" font-weight:bold;">cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][A]</td>
<td>cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C8[0][A]</td>
<td>cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[0][A]</td>
<td>cnt_12_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C9[0][A]</td>
<td style=" font-weight:bold;">cnt_12_s0/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C9[0][A]</td>
<td>n60_s/I1</td>
</tr>
<tr>
<td>2.540</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C9[0][A]</td>
<td style=" background: #97FFFF;">n60_s/SUM</td>
</tr>
<tr>
<td>2.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[0][A]</td>
<td style=" font-weight:bold;">cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[0][A]</td>
<td>cnt_12_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C9[0][A]</td>
<td>cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>cnt_14_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R6C9[1][A]</td>
<td style=" font-weight:bold;">cnt_14_s0/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C9[1][A]</td>
<td>n58_s/I1</td>
</tr>
<tr>
<td>2.540</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">n58_s/SUM</td>
</tr>
<tr>
<td>2.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td style=" font-weight:bold;">cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[0][A]</td>
<td>cnt_24_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C11[0][A]</td>
<td style=" font-weight:bold;">cnt_24_s0/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C11[0][A]</td>
<td>n48_s/I1</td>
</tr>
<tr>
<td>2.540</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C11[0][A]</td>
<td style=" background: #97FFFF;">n48_s/SUM</td>
</tr>
<tr>
<td>2.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[0][A]</td>
<td style=" font-weight:bold;">cnt_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[0][A]</td>
<td>cnt_24_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C11[0][A]</td>
<td>cnt_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[1][A]</td>
<td>cnt_26_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C11[1][A]</td>
<td style=" font-weight:bold;">cnt_26_s0/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C11[1][A]</td>
<td>n46_s/I1</td>
</tr>
<tr>
<td>2.540</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C11[1][A]</td>
<td style=" background: #97FFFF;">n46_s/SUM</td>
</tr>
<tr>
<td>2.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[1][A]</td>
<td style=" font-weight:bold;">cnt_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[1][A]</td>
<td>cnt_26_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C11[1][A]</td>
<td>cnt_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[0][A]</td>
<td>cnt_30_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C12[0][A]</td>
<td style=" font-weight:bold;">cnt_30_s0/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C12[0][A]</td>
<td>n42_s/I1</td>
</tr>
<tr>
<td>2.540</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C12[0][A]</td>
<td style=" background: #97FFFF;">n42_s/SUM</td>
</tr>
<tr>
<td>2.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[0][A]</td>
<td style=" font-weight:bold;">cnt_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[0][A]</td>
<td>cnt_30_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C12[0][A]</td>
<td>cnt_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td>cnt_8_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R6C8[1][A]</td>
<td style=" font-weight:bold;">cnt_8_s0/Q</td>
</tr>
<tr>
<td>2.148</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[1][A]</td>
<td>n64_s/I1</td>
</tr>
<tr>
<td>2.542</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">n64_s/SUM</td>
</tr>
<tr>
<td>2.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" font-weight:bold;">cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td>cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C8[1][A]</td>
<td>cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>cnt_18_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R6C10[0][A]</td>
<td style=" font-weight:bold;">cnt_18_s0/Q</td>
</tr>
<tr>
<td>2.148</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C10[0][A]</td>
<td>n54_s/I1</td>
</tr>
<tr>
<td>2.542</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td style=" background: #97FFFF;">n54_s/SUM</td>
</tr>
<tr>
<td>2.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td style=" font-weight:bold;">cnt_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>cnt_18_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>cnt_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[1][A]</td>
<td>cnt_20_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R6C10[1][A]</td>
<td style=" font-weight:bold;">cnt_20_s0/Q</td>
</tr>
<tr>
<td>2.148</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C10[1][A]</td>
<td>n52_s/I1</td>
</tr>
<tr>
<td>2.542</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C10[1][A]</td>
<td style=" background: #97FFFF;">n52_s/SUM</td>
</tr>
<tr>
<td>2.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[1][A]</td>
<td style=" font-weight:bold;">cnt_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[1][A]</td>
<td>cnt_20_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C10[1][A]</td>
<td>cnt_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.663</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[0][B]</td>
<td>cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C7[0][B]</td>
<td style=" font-weight:bold;">cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C7[0][B]</td>
<td>n71_s/I0</td>
</tr>
<tr>
<td>2.663</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C7[0][B]</td>
<td style=" background: #97FFFF;">n71_s/SUM</td>
</tr>
<tr>
<td>2.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[0][B]</td>
<td style=" font-weight:bold;">cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[0][B]</td>
<td>cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C7[0][B]</td>
<td>cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.773</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>cnt_5_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R6C7[2][B]</td>
<td style=" font-weight:bold;">cnt_5_s0/Q</td>
</tr>
<tr>
<td>2.379</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C7[2][B]</td>
<td>n67_s/I1</td>
</tr>
<tr>
<td>2.773</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">n67_s/SUM</td>
</tr>
<tr>
<td>2.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td style=" font-weight:bold;">cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.964%; route: 0.234, 24.379%; tC2Q: 0.333, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.773</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[0][B]</td>
<td>cnt_25_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R6C11[0][B]</td>
<td style=" font-weight:bold;">cnt_25_s0/Q</td>
</tr>
<tr>
<td>2.379</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C11[0][B]</td>
<td>n47_s/I1</td>
</tr>
<tr>
<td>2.773</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C11[0][B]</td>
<td style=" background: #97FFFF;">n47_s/SUM</td>
</tr>
<tr>
<td>2.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[0][B]</td>
<td style=" font-weight:bold;">cnt_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[0][B]</td>
<td>cnt_25_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C11[0][B]</td>
<td>cnt_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.964%; route: 0.234, 24.379%; tC2Q: 0.333, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[2][A]</td>
<td>cnt_10_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R6C8[2][A]</td>
<td style=" font-weight:bold;">cnt_10_s0/Q</td>
</tr>
<tr>
<td>2.382</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td>n62_s/I1</td>
</tr>
<tr>
<td>2.776</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">n62_s/SUM</td>
</tr>
<tr>
<td>2.776</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][A]</td>
<td style=" font-weight:bold;">cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[2][A]</td>
<td>cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C8[2][A]</td>
<td>cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.833%; route: 0.238, 24.621%; tC2Q: 0.333, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[2][B]</td>
<td>cnt_11_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R6C8[2][B]</td>
<td style=" font-weight:bold;">cnt_11_s0/Q</td>
</tr>
<tr>
<td>2.382</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[2][B]</td>
<td>n61_s/I1</td>
</tr>
<tr>
<td>2.776</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C8[2][B]</td>
<td style=" background: #97FFFF;">n61_s/SUM</td>
</tr>
<tr>
<td>2.776</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][B]</td>
<td style=" font-weight:bold;">cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[2][B]</td>
<td>cnt_11_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C8[2][B]</td>
<td>cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.833%; route: 0.238, 24.621%; tC2Q: 0.333, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[1][B]</td>
<td>cnt_27_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R6C11[1][B]</td>
<td style=" font-weight:bold;">cnt_27_s0/Q</td>
</tr>
<tr>
<td>2.382</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C11[1][B]</td>
<td>n45_s/I1</td>
</tr>
<tr>
<td>2.776</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C11[1][B]</td>
<td style=" background: #97FFFF;">n45_s/SUM</td>
</tr>
<tr>
<td>2.776</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[1][B]</td>
<td style=" font-weight:bold;">cnt_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[1][B]</td>
<td>cnt_27_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C11[1][B]</td>
<td>cnt_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.803%; route: 0.238, 24.676%; tC2Q: 0.333, 34.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td>cnt_15_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R6C9[1][B]</td>
<td style=" font-weight:bold;">cnt_15_s0/Q</td>
</tr>
<tr>
<td>2.383</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C9[1][B]</td>
<td>n57_s/I1</td>
</tr>
<tr>
<td>2.777</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td style=" background: #97FFFF;">n57_s/SUM</td>
</tr>
<tr>
<td>2.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td style=" font-weight:bold;">cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td>cnt_15_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C9[1][B]</td>
<td>cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.783%; route: 0.239, 24.713%; tC2Q: 0.333, 34.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[2][A]</td>
<td>cnt_16_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R6C9[2][A]</td>
<td style=" font-weight:bold;">cnt_16_s0/Q</td>
</tr>
<tr>
<td>2.383</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C9[2][A]</td>
<td>n56_s/I1</td>
</tr>
<tr>
<td>2.777</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C9[2][A]</td>
<td style=" background: #97FFFF;">n56_s/SUM</td>
</tr>
<tr>
<td>2.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[2][A]</td>
<td style=" font-weight:bold;">cnt_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[2][A]</td>
<td>cnt_16_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C9[2][A]</td>
<td>cnt_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.783%; route: 0.239, 24.713%; tC2Q: 0.333, 34.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[1][B]</td>
<td>cnt_21_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R6C10[1][B]</td>
<td style=" font-weight:bold;">cnt_21_s0/Q</td>
</tr>
<tr>
<td>2.383</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C10[1][B]</td>
<td>n51_s/I1</td>
</tr>
<tr>
<td>2.777</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C10[1][B]</td>
<td style=" background: #97FFFF;">n51_s/SUM</td>
</tr>
<tr>
<td>2.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[1][B]</td>
<td style=" font-weight:bold;">cnt_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[1][B]</td>
<td>cnt_21_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C10[1][B]</td>
<td>cnt_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.783%; route: 0.239, 24.713%; tC2Q: 0.333, 34.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[2][B]</td>
<td>cnt_17_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R6C9[2][B]</td>
<td style=" font-weight:bold;">cnt_17_s0/Q</td>
</tr>
<tr>
<td>2.384</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C9[2][B]</td>
<td>n55_s/I1</td>
</tr>
<tr>
<td>2.778</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C9[2][B]</td>
<td style=" background: #97FFFF;">n55_s/SUM</td>
</tr>
<tr>
<td>2.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[2][B]</td>
<td style=" font-weight:bold;">cnt_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[2][B]</td>
<td>cnt_17_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C9[2][B]</td>
<td>cnt_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.733%; route: 0.240, 24.805%; tC2Q: 0.333, 34.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[2][B]</td>
<td>cnt_23_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R6C10[2][B]</td>
<td style=" font-weight:bold;">cnt_23_s0/Q</td>
</tr>
<tr>
<td>2.384</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C10[2][B]</td>
<td>n49_s/I1</td>
</tr>
<tr>
<td>2.778</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C10[2][B]</td>
<td style=" background: #97FFFF;">n49_s/SUM</td>
</tr>
<tr>
<td>2.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[2][B]</td>
<td style=" font-weight:bold;">cnt_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[2][B]</td>
<td>cnt_23_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C10[2][B]</td>
<td>cnt_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.733%; route: 0.240, 24.805%; tC2Q: 0.333, 34.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[2][A]</td>
<td>cnt_22_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R6C10[2][A]</td>
<td style=" font-weight:bold;">cnt_22_s0/Q</td>
</tr>
<tr>
<td>2.385</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C10[2][A]</td>
<td>n50_s/I1</td>
</tr>
<tr>
<td>2.779</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C10[2][A]</td>
<td style=" background: #97FFFF;">n50_s/SUM</td>
</tr>
<tr>
<td>2.779</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[2][A]</td>
<td style=" font-weight:bold;">cnt_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[2][A]</td>
<td>cnt_22_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C10[2][A]</td>
<td>cnt_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.691%; route: 0.241, 24.884%; tC2Q: 0.333, 34.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[0][B]</td>
<td>cnt_31_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C12[0][B]</td>
<td style=" font-weight:bold;">cnt_31_s0/Q</td>
</tr>
<tr>
<td>2.387</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[0][B]</td>
<td>n41_s/I1</td>
</tr>
<tr>
<td>2.781</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C12[0][B]</td>
<td style=" background: #97FFFF;">n41_s/SUM</td>
</tr>
<tr>
<td>2.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[0][B]</td>
<td style=" font-weight:bold;">cnt_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT13[A]</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[0][B]</td>
<td>cnt_31_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C12[0][B]</td>
<td>cnt_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.621%; route: 0.243, 25.012%; tC2Q: 0.333, 34.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.368</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.618</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_30_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.368</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.618</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_28_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.368</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.618</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_24_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.368</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.618</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_16_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.368</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.618</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.368</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.618</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.368</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.618</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_17_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.368</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.618</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.368</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.618</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.368</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.618</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>21.229</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gclk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>gclk_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_25_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>33</td>
<td>gclk_d</td>
<td>27.192</td>
<td>1.727</td>
</tr>
<tr>
<td>32</td>
<td>n242_4</td>
<td>27.192</td>
<td>2.795</td>
</tr>
<tr>
<td>5</td>
<td>cnt[21]</td>
<td>27.801</td>
<td>0.991</td>
</tr>
<tr>
<td>5</td>
<td>cnt[22]</td>
<td>27.995</td>
<td>2.119</td>
</tr>
<tr>
<td>5</td>
<td>cnt[23]</td>
<td>27.928</td>
<td>2.130</td>
</tr>
<tr>
<td>4</td>
<td>cnt[17]</td>
<td>28.853</td>
<td>1.949</td>
</tr>
<tr>
<td>4</td>
<td>cnt[20]</td>
<td>27.687</td>
<td>1.631</td>
</tr>
<tr>
<td>4</td>
<td>cnt[18]</td>
<td>27.192</td>
<td>1.322</td>
</tr>
<tr>
<td>4</td>
<td>cnt[7]</td>
<td>28.204</td>
<td>1.466</td>
</tr>
<tr>
<td>4</td>
<td>cnt[10]</td>
<td>28.501</td>
<td>1.472</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R6C8</td>
<td>81.94%</td>
</tr>
<tr>
<td>R6C9</td>
<td>81.94%</td>
</tr>
<tr>
<td>R6C10</td>
<td>77.78%</td>
</tr>
<tr>
<td>R6C11</td>
<td>77.78%</td>
</tr>
<tr>
<td>R6C7</td>
<td>63.89%</td>
</tr>
<tr>
<td>R6C12</td>
<td>40.28%</td>
</tr>
<tr>
<td>R11C9</td>
<td>30.56%</td>
</tr>
<tr>
<td>R9C7</td>
<td>25.00%</td>
</tr>
<tr>
<td>R6C6</td>
<td>12.50%</td>
</tr>
<tr>
<td>R7C8</td>
<td>11.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name gclk -period 37.037 -waveform {0 18.518} [get_ports {gclk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
