{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463994316593 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463994316594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 23 19:05:16 2016 " "Processing started: Mon May 23 19:05:16 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463994316594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1463994316594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_70 -c DE2_70 " "Command: quartus_sta DE2_70 -c DE2_70" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1463994316594 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1463994316647 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1463994316825 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1463994316858 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1463994316858 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_m2o1 " "Entity dcfifo_m2o1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317102 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe18\|dffe19a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317102 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1463994317102 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1463994317102 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_70.sdc " "Reading SDC File: 'DE2_70.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1463994317117 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{sdram_pll:u6\|altpll:altpll_component\|_clk0\} \{u6\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{u6\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{sdram_pll:u6\|altpll:altpll_component\|_clk0\} \{u6\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317118 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 3 -phase -90.00 -duty_cycle 50.00 -name \{sdram_pll:u6\|altpll:altpll_component\|_clk1\} \{u6\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{u6\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 3 -phase -90.00 -duty_cycle 50.00 -name \{sdram_pll:u6\|altpll:altpll_component\|_clk1\} \{u6\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317118 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 3 -phase -90.00 -duty_cycle 50.00 -name \{sdram_pll:u6\|altpll:altpll_component\|_clk2\} \{u6\|altpll_component\|pll\|clk\[2\]\} " "create_generated_clock -source \{u6\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 3 -phase -90.00 -duty_cycle 50.00 -name \{sdram_pll:u6\|altpll:altpll_component\|_clk2\} \{u6\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317118 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u5\|altpll_component\|pll\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{vga_pll:u5\|altpll:altpll_component\|_clk0\} \{u5\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{u5\|altpll_component\|pll\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{vga_pll:u5\|altpll:altpll_component\|_clk0\} \{u5\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317118 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_70.sdc 100 CCD_Capture:u2\|mCCD_DATA port " "Ignored filter at DE2_70.sdc(100): CCD_Capture:u2\|mCCD_DATA could not be matched with a port" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1463994317120 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_70.sdc 100 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_70.sdc(100): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{CCD_Capture:u2\|mCCD_DATA\}\] " "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{CCD_Capture:u2\|mCCD_DATA\}\]" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317121 ""}  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1463994317121 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE2_70.sdc 101 Argument <to> is an empty collection " "Ignored set_max_delay at DE2_70.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{CCD_Capture:u2\|mCCD_DATA\}\] " "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{CCD_Capture:u2\|mCCD_DATA\}\]" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317122 ""}  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1463994317122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_70.sdc 103 CCD_Capture:u3\|Pre_FVAL port " "Ignored filter at DE2_70.sdc(103): CCD_Capture:u3\|Pre_FVAL could not be matched with a port" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1463994317122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_70.sdc 103 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_70.sdc(103): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{CCD_Capture:u3\|Pre_FVAL\}\] " "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{CCD_Capture:u3\|Pre_FVAL\}\]" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317122 ""}  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1463994317122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE2_70.sdc 104 Argument <to> is an empty collection " "Ignored set_max_delay at DE2_70.sdc(104): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{CCD_Capture:u3\|Pre_FVAL\}\] " "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{CCD_Capture:u3\|Pre_FVAL\}\]" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317122 ""}  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1463994317122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_70.sdc 106 CCD_Capture:u3\|mCCD_LVAL port " "Ignored filter at DE2_70.sdc(106): CCD_Capture:u3\|mCCD_LVAL could not be matched with a port" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1463994317122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_70.sdc 106 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_70.sdc(106): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{CCD_Capture:u3\|mCCD_LVAL\}\] " "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{CCD_Capture:u3\|mCCD_LVAL\}\]" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317123 ""}  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1463994317123 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE2_70.sdc 107 Argument <to> is an empty collection " "Ignored set_max_delay at DE2_70.sdc(107): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{CCD_Capture:u3\|mCCD_LVAL\}\] " "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{CCD_Capture:u3\|mCCD_LVAL\}\]" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317123 ""}  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1463994317123 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_70.sdc 112 Sdram_Control_4Port:u6\|mDATAOUT port " "Ignored filter at DE2_70.sdc(112): Sdram_Control_4Port:u6\|mDATAOUT could not be matched with a port" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 112 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1463994317123 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_70.sdc 112 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_70.sdc(112): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{Sdram_Control_4Port:u6\|mDATAOUT\}\] " "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{Sdram_Control_4Port:u6\|mDATAOUT\}\]" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317123 ""}  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1463994317123 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE2_70.sdc 113 Argument <to> is an empty collection " "Ignored set_max_delay at DE2_70.sdc(113): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{Sdram_Control_4Port:u6\|mDATAOUT\}\] " "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{Sdram_Control_4Port:u6\|mDATAOUT\}\]" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317124 ""}  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1463994317124 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_70.sdc 115 Sdram_Control_4Port:u11\|mDATAOUT port " "Ignored filter at DE2_70.sdc(115): Sdram_Control_4Port:u11\|mDATAOUT could not be matched with a port" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1463994317124 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_70.sdc 115 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_70.sdc(115): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{Sdram_Control_4Port:u11\|mDATAOUT\}\] " "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{Sdram_Control_4Port:u11\|mDATAOUT\}\]" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317124 ""}  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1463994317124 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE2_70.sdc 116 Argument <to> is an empty collection " "Ignored set_max_delay at DE2_70.sdc(116): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{Sdram_Control_4Port:u11\|mDATAOUT\}\] " "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{Sdram_Control_4Port:u11\|mDATAOUT\}\]" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317124 ""}  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1463994317124 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_70.sdc 126 GPIO_CLKOUT_N1 clock " "Ignored filter at DE2_70.sdc(126): GPIO_CLKOUT_N1 could not be matched with a clock" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 126 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1463994317124 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_70.sdc 126 GPIO_CLKIN_N1 clock " "Ignored filter at DE2_70.sdc(126): GPIO_CLKIN_N1 could not be matched with a clock" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 126 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1463994317125 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Reset_Delay:u1\|oRST_1 " "Node: Reset_Delay:u1\|oRST_1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1463994317134 "|DE2_70|Reset_Delay:u1|oRST_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK " "Node: lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1463994317134 "|DE2_70|lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u9\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u9\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1463994317134 "|DE2_70|I2C_CCD_Config:u9|mI2C_CTRL_CLK"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1463994317157 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1463994317172 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1463994317218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.678 " "Worst-case setup slack is -4.678" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.678      -143.041 N/C  " "   -4.678      -143.041 N/C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.330        -6.562 sdram_pll:u6\|altpll:altpll_component\|_clk0  " "   -0.330        -6.562 sdram_pll:u6\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.369         0.000 CCD_PIXCLK  " "    6.369         0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.235         0.000 iCLK_50  " "   10.235         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.275         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0  " "   22.275         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463994317222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.329 " "Worst-case hold slack is 0.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329         0.000 iCLK_50  " "    0.329         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 CCD_PIXCLK  " "    0.391         0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0  " "    0.391         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0  " "    0.391         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.476         0.000 N/C  " "    2.476         0.000 N/C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463994317237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.891 " "Worst-case recovery slack is -3.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.891      -846.510 CCD_PIXCLK  " "   -3.891      -846.510 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.442         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0  " "    1.442         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.739         0.000 iCLK_50  " "   10.739         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.533         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0  " "   12.533         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463994317244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.540 " "Worst-case removal slack is 2.540" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.540         0.000 CCD_PIXCLK  " "    2.540         0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.540         0.000 iCLK_50  " "    2.540         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.361         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0  " "    4.361         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.031         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0  " "   16.031         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463994317250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.953 " "Worst-case minimum pulse width slack is 0.953" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.953         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0  " "    0.953         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk1  " "    3.333         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.889         0.000 oDRAM0_CLK  " "    3.889         0.000 oDRAM0_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.953         0.000 CCD_PIXCLK  " "    5.953         0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.000         0.000 iCLK_50  " "    9.000         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000         0.000 iCLK_50_2  " "   10.000         0.000 iCLK_50_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000         0.000 iCLK_50_3  " "   10.000         0.000 iCLK_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.873         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0  " "   12.873         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.223         0.000 CCD_MCLK  " "   37.223         0.000 CCD_MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994317256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463994317256 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1463994318002 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -4.678 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -4.678" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{N/C\}\] " "-to_clock \[get_clocks \{N/C\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -4.678 (VIOLATED) " "Path #1: Setup slack is -4.678 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[13\] " "From Node    : Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DRAM_DQ\[29\] " "To Node      : DRAM_DQ\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : N/C " "Latch Clock  : N/C" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Max Delay Exception      : 1.000 " "Max Delay Exception      : 1.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.241      0.241  R        clock network delay " "     0.241      0.241  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.450      0.209     uTco  Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[13\] " "     0.450      0.209     uTco  Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[13\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] } "NODE_NAME" } } { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.538      0.088 RR  CELL  u8\|write_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\|portadataout\[4\] " "     0.538      0.088 RR  CELL  u8\|write_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\|portadataout\[4\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] } "NODE_NAME" } } { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.168      1.630 RR    IC  u8\|mDATAIN\[13\]~13\|datab " "     2.168      1.630 RR    IC  u8\|mDATAIN\[13\]~13\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|mDATAIN[13]~13 } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 188 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.587      0.419 RR  CELL  u8\|mDATAIN\[13\]~13\|combout " "     2.587      0.419 RR  CELL  u8\|mDATAIN\[13\]~13\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|mDATAIN[13]~13 } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 188 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.046      0.459 RR    IC  DRAM_DQ\[29\]\|datain " "     3.046      0.459 RR    IC  DRAM_DQ\[29\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 265 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.678      2.632 RR  CELL  DRAM_DQ\[29\] " "     5.678      2.632 RR  CELL  DRAM_DQ\[29\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 265 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "     1.000      1.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      0.000  R        clock network delay " "     1.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      0.000  R  oExt  DRAM_DQ\[29\] " "     1.000      0.000  R  oExt  DRAM_DQ\[29\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 265 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.678 " "Data Arrival Time  :     5.678" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.000 " "Data Required Time :     1.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -4.678 (VIOLATED) " "Slack              :    -4.678 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318004 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.330 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.330" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318011 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318011 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.330 (VIOLATED) " "Path #1: Setup slack is -0.330 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DRAM_DQ\[30\] " "From Node    : DRAM_DQ\[30\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u8\|mDATAOUT\[14\] " "To Node      : Sdram_Control_4Port:u8\|mDATAOUT\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : n/a " "Launch Clock : n/a" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Max Delay Exception      : 1.000 " "Max Delay Exception      : 1.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R  iExt  DRAM_DQ\[30\] " "     0.000      0.000  R  iExt  DRAM_DQ\[30\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 265 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.229      1.229 RR  CELL  Sdram_Control_4Port:u8\|mDATAOUT\[14\] " "     1.229      1.229 RR  CELL  Sdram_Control_4Port:u8\|mDATAOUT\[14\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|mDATAOUT[14] } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 343 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "     1.000      1.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.975     -0.025  R        clock network delay " "     0.975     -0.025  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.899     -0.076     uTsu  Sdram_Control_4Port:u8\|mDATAOUT\[14\] " "     0.899     -0.076     uTsu  Sdram_Control_4Port:u8\|mDATAOUT\[14\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|mDATAOUT[14] } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 343 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.229 " "Data Arrival Time  :     1.229" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.899 " "Data Required Time :     0.899" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.330 (VIOLATED) " "Slack              :    -0.330 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318011 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318011 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.369 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.369" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CCD_PIXCLK\}\] " "-to_clock \[get_clocks \{CCD_PIXCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318016 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318016 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 6.369  " "Path #1: Setup slack is 6.369 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : GPIO_1\[10\] " "From Node    : GPIO_1\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : rCCD_DATA\[1\] " "To Node      : rCCD_DATA\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : n/a " "Launch Clock : n/a" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CCD_PIXCLK " "Latch Clock  : CCD_PIXCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Max Delay Exception      : 5.000 " "Max Delay Exception      : 5.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R  iExt  GPIO_1\[10\] " "     0.000      0.000  R  iExt  GPIO_1\[10\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.229      1.229 RR  CELL  rCCD_DATA\[1\] " "     1.229      1.229 RR  CELL  rCCD_DATA\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rCCD_DATA[1] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 468 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      5.000           latch edge time " "     5.000      5.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.674      2.674  R        clock network delay " "     7.674      2.674  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.598     -0.076     uTsu  rCCD_DATA\[1\] " "     7.598     -0.076     uTsu  rCCD_DATA\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rCCD_DATA[1] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 468 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.229 " "Data Arrival Time  :     1.229" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.598 " "Data Required Time :     7.598" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.369  " "Slack              :     6.369 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318016 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318016 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.235 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.235" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK_50\}\] " "-to_clock \[get_clocks \{iCLK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.235  " "Path #1: Setup slack is 10.235 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK " "From Node    : lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK " "To Node      : lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK_50 " "Latch Clock  : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.130      2.130  R        clock network delay " "     2.130      2.130  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.380      0.250     uTco  lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK " "     2.380      0.250     uTco  lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.380      0.000 RR  CELL  u11\|u0\|mI2S_CLK\|regout " "     2.380      0.000 RR  CELL  u11\|u0\|mI2S_CLK\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.536      6.156 RR    IC  u11\|u0\|mI2S_CLK~0\|datac " "     8.536      6.156 RR    IC  u11\|u0\|mI2S_CLK~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK~0 } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.811      0.275 RR  CELL  u11\|u0\|mI2S_CLK~0\|combout " "     8.811      0.275 RR  CELL  u11\|u0\|mI2S_CLK~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK~0 } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.698      2.887 RR    IC  u11\|u0\|mI2S_CLK~feeder\|datad " "    11.698      2.887 RR    IC  u11\|u0\|mI2S_CLK~feeder\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK~feeder } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.847      0.149 RR  CELL  u11\|u0\|mI2S_CLK~feeder\|combout " "    11.847      0.149 RR  CELL  u11\|u0\|mI2S_CLK~feeder\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK~feeder } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.847      0.000 RR    IC  u11\|u0\|mI2S_CLK\|datain " "    11.847      0.000 RR    IC  u11\|u0\|mI2S_CLK\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.931      0.084 RR  CELL  lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK " "    11.931      0.084 RR  CELL  lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.130      2.130  R        clock network delay " "    22.130      2.130  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.166      0.036     uTsu  lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK " "    22.166      0.036     uTsu  lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.931 " "Data Arrival Time  :    11.931" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.166 " "Data Required Time :    22.166" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.235  " "Slack              :    10.235 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318019 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.275 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.275" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318022 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318022 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 22.275  " "Path #1: Setup slack is 22.275 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|rdptr_g\[3\] " "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|rdptr_g\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[9\] " "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.202      0.202  R        clock network delay " "     0.202      0.202  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.452      0.250     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|rdptr_g\[3\] " "     0.452      0.250     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|rdptr_g\[3\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3] } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 74 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.452      0.000 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\|regout " "     0.452      0.000 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3] } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 74 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.965      0.513 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]~4\|datab " "     0.965      0.513 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]~4\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp|aneb_result_wire[0]~4 } "NODE_NAME" } } { "db/cmpr_536.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/cmpr_536.tdf" 30 18 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.385      0.420 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]~4\|combout " "     1.385      0.420 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]~4\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp|aneb_result_wire[0]~4 } "NODE_NAME" } } { "db/cmpr_536.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/cmpr_536.tdf" 30 18 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.080      0.695 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]~5\|datac " "     2.080      0.695 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]~5\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp|aneb_result_wire[0]~5 } "NODE_NAME" } } { "db/cmpr_536.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/cmpr_536.tdf" 30 18 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.322      0.242 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]~5\|combout " "     2.322      0.242 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]~5\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp|aneb_result_wire[0]~5 } "NODE_NAME" } } { "db/cmpr_536.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/cmpr_536.tdf" 30 18 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.046      1.724 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~0\|dataa " "     4.046      1.724 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~0\|dataa" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena~0 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 94 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.456      0.410 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~0\|combout " "     4.456      0.410 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena~0 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 94 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.704      0.248 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~1\|datab " "     4.704      0.248 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~1\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena~1 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 94 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.124      0.420 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~1\|combout " "     5.124      0.420 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~1\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena~1 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 94 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.641      1.517 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~5\|datad " "     6.641      1.517 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~5\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|_~5 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.791      0.150 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~5\|combout " "     6.791      0.150 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~5\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|_~5 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.063      0.272 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~6\|datad " "     7.063      0.272 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~6\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|_~6 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.213      0.150 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~6\|combout " "     7.213      0.150 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~6\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|_~6 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.465      0.252 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[9\]~7\|datab " "     7.465      0.252 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[9\]~7\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]~7 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.885      0.420 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[9\]~7\|combout " "     7.885      0.420 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[9\]~7\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]~7 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.885      0.000 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[9\]\|datain " "     7.885      0.000 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[9\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.969      0.084 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[9\] " "     7.969      0.084 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           latch edge time " "    30.000     30.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.208      0.208  R        clock network delay " "    30.208      0.208  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.244      0.036     uTsu  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[9\] " "    30.244      0.036     uTsu  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.969 " "Data Arrival Time  :     7.969" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    30.244 " "Data Required Time :    30.244" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    22.275  " "Slack              :    22.275 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318023 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.329 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.329" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK_50\}\] " "-to_clock \[get_clocks \{iCLK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.329  " "Path #1: Hold slack is 0.329 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reset_Delay:u1\|Cont\[22\] " "From Node    : Reset_Delay:u1\|Cont\[22\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reset_Delay:u1\|oRST_1 " "To Node      : Reset_Delay:u1\|oRST_1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK_50 " "Latch Clock  : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.813      2.813  R        clock network delay " "     2.813      2.813  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.063      0.250     uTco  Reset_Delay:u1\|Cont\[22\] " "     3.063      0.250     uTco  Reset_Delay:u1\|Cont\[22\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|Cont[22] } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 63 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.063      0.000 RR  CELL  u1\|Cont\[22\]\|regout " "     3.063      0.000 RR  CELL  u1\|Cont\[22\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|Cont[22] } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 63 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.803      0.740 RR    IC  u1\|oRST_1~0\|datac " "     3.803      0.740 RR    IC  u1\|oRST_1~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1~0 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.045      0.242 RR  CELL  u1\|oRST_1~0\|combout " "     4.045      0.242 RR  CELL  u1\|oRST_1~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1~0 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.282      0.237 RR    IC  u1\|oRST_1~1\|datad " "     4.282      0.237 RR    IC  u1\|oRST_1~1\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1~1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.431      0.149 RR  CELL  u1\|oRST_1~1\|combout " "     4.431      0.149 RR  CELL  u1\|oRST_1~1\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1~1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.431      0.000 RR    IC  u1\|oRST_1\|datain " "     4.431      0.000 RR    IC  u1\|oRST_1\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.515      0.084 RR  CELL  Reset_Delay:u1\|oRST_1 " "     4.515      0.084 RR  CELL  Reset_Delay:u1\|oRST_1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.920      3.920  R        clock network delay " "     3.920      3.920  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.186      0.266      uTh  Reset_Delay:u1\|oRST_1 " "     4.186      0.266      uTh  Reset_Delay:u1\|oRST_1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.515 " "Data Arrival Time  :     4.515" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.186 " "Data Required Time :     4.186" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.329  " "Slack              :     0.329 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318027 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CCD_PIXCLK\}\] " "-to_clock \[get_clocks \{CCD_PIXCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318035 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318035 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.391  " "Path #1: Hold slack is 0.391 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : CCD_Capture:u2\|mSTART " "From Node    : CCD_Capture:u2\|mSTART" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : CCD_Capture:u2\|mSTART " "To Node      : CCD_Capture:u2\|mSTART" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CCD_PIXCLK " "Launch Clock : CCD_PIXCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CCD_PIXCLK " "Latch Clock  : CCD_PIXCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.884      2.884  R        clock network delay " "     2.884      2.884  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.134      0.250     uTco  CCD_Capture:u2\|mSTART " "     3.134      0.250     uTco  CCD_Capture:u2\|mSTART" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.134      0.000 RR  CELL  u2\|mSTART\|regout " "     3.134      0.000 RR  CELL  u2\|mSTART\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.134      0.000 RR    IC  u2\|mSTART~0\|datac " "     3.134      0.000 RR    IC  u2\|mSTART~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART~0 } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.457      0.323 RR  CELL  u2\|mSTART~0\|combout " "     3.457      0.323 RR  CELL  u2\|mSTART~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART~0 } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.457      0.000 RR    IC  u2\|mSTART\|datain " "     3.457      0.000 RR    IC  u2\|mSTART\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.541      0.084 RR  CELL  CCD_Capture:u2\|mSTART " "     3.541      0.084 RR  CELL  CCD_Capture:u2\|mSTART" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.884      2.884  R        clock network delay " "     2.884      2.884  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.150      0.266      uTh  CCD_Capture:u2\|mSTART " "     3.150      0.266      uTh  CCD_Capture:u2\|mSTART" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.541 " "Data Arrival Time  :     3.541" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.150 " "Data Required Time :     3.150" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.391  " "Slack              :     0.391 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318035 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318035 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318043 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318043 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.391  " "Path #1: Hold slack is 0.391 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\] " "From Node    : Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\] " "To Node      : Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.205      0.205  R        clock network delay " "     0.205      0.205  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.455      0.250     uTco  Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\] " "     0.455      0.250     uTco  Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0] } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.455      0.000 RR  CELL  u7\|control1\|init_timer\[0\]\|regout " "     0.455      0.000 RR  CELL  u7\|control1\|init_timer\[0\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0] } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.455      0.000 RR    IC  u7\|control1\|init_timer\[0\]~43\|datac " "     0.455      0.000 RR    IC  u7\|control1\|init_timer\[0\]~43\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]~43 } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.778      0.323 RR  CELL  u7\|control1\|init_timer\[0\]~43\|combout " "     0.778      0.323 RR  CELL  u7\|control1\|init_timer\[0\]~43\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]~43 } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.778      0.000 RR    IC  u7\|control1\|init_timer\[0\]\|datain " "     0.778      0.000 RR    IC  u7\|control1\|init_timer\[0\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0] } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.862      0.084 RR  CELL  Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\] " "     0.862      0.084 RR  CELL  Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0] } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.205      0.205  R        clock network delay " "     0.205      0.205  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.471      0.266      uTh  Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\] " "     0.471      0.266      uTh  Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0] } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.862 " "Data Arrival Time  :     0.862" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.471 " "Data Required Time :     0.471" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.391  " "Slack              :     0.391 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318043 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318043 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318047 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318047 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.391  " "Path #1: Hold slack is 0.391 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\] " "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\] " "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.208      0.208  R        clock network delay " "     0.208      0.208  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.458      0.250     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\] " "     0.458      0.250     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.458      0.000 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[0\]\|regout " "     0.458      0.000 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[0\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.458      0.000 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~0\|datac " "     0.458      0.000 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|_~0 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.781      0.323 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~0\|combout " "     0.781      0.323 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|_~0 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.781      0.000 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[0\]\|datain " "     0.781      0.000 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[0\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.865      0.084 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\] " "     0.865      0.084 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.208      0.208  R        clock network delay " "     0.208      0.208  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.474      0.266      uTh  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\] " "     0.474      0.266      uTh  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.865 " "Data Arrival Time  :     0.865" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.474 " "Data Required Time :     0.474" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.391  " "Slack              :     0.391 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318047 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318047 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.476 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.476" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{N/C\}\] " "-to_clock \[get_clocks \{N/C\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318050 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318050 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 2.476  " "Path #1: Hold slack is 2.476 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u8\|command:command1\|OE~_Duplicate_13 " "From Node    : Sdram_Control_4Port:u8\|command:command1\|OE~_Duplicate_13" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DRAM_DQ\[29\] " "To Node      : DRAM_DQ\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : N/C " "Latch Clock  : N/C" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.005     -0.005  R        clock network delay " "    -0.005     -0.005  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.147      0.152     uTco  Sdram_Control_4Port:u8\|command:command1\|OE~_Duplicate_13 " "     0.147      0.152     uTco  Sdram_Control_4Port:u8\|command:command1\|OE~_Duplicate_13" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_13 } "NODE_NAME" } } { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/command.v" 86 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.476      2.329 RR  CELL  DRAM_DQ\[29\] " "     2.476      2.329 RR  CELL  DRAM_DQ\[29\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 265 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R  oExt  DRAM_DQ\[29\] " "     0.000      0.000  R  oExt  DRAM_DQ\[29\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 265 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.476 " "Data Arrival Time  :     2.476" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.000 " "Data Required Time :     0.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.476  " "Slack              :     2.476 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318050 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318050 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -3.891 " "Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -3.891" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CCD_PIXCLK\}\] " "-to_clock \[get_clocks \{CCD_PIXCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318053 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318053 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is -3.891 (VIOLATED) " "Path #1: Recovery slack is -3.891 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reset_Delay:u1\|oRST_1 " "From Node    : Reset_Delay:u1\|oRST_1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RAW2RGB:u3\|oDval " "To Node      : RAW2RGB:u3\|oDval" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CCD_PIXCLK " "Latch Clock  : CCD_PIXCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166720.000  166720.000           launch edge time " "166720.000  166720.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166723.920      3.920  R        clock network delay " "166723.920      3.920  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166724.170      0.250     uTco  Reset_Delay:u1\|oRST_1 " "166724.170      0.250     uTco  Reset_Delay:u1\|oRST_1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166724.170      0.000 RR  CELL  u1\|oRST_1\|regout " "166724.170      0.000 RR  CELL  u1\|oRST_1\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166724.810      0.640 RR    IC  u1\|oRST_1~clkctrl\|inclk\[0\] " "166724.810      0.640 RR    IC  u1\|oRST_1~clkctrl\|inclk\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1~clkctrl } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166724.810      0.000 RR  CELL  u1\|oRST_1~clkctrl\|outclk " "166724.810      0.000 RR  CELL  u1\|oRST_1~clkctrl\|outclk" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1~clkctrl } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166726.034      1.224 RR    IC  u3\|oDval\|aclr " "166726.034      1.224 RR    IC  u3\|oDval\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u3|oDval } "NODE_NAME" } } { "raw2rgb.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/raw2rgb.v" 64 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166726.790      0.756 RR  CELL  RAW2RGB:u3\|oDval " "166726.790      0.756 RR  CELL  RAW2RGB:u3\|oDval" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u3|oDval } "NODE_NAME" } } { "raw2rgb.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/raw2rgb.v" 64 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166720.001  166720.001           latch edge time " "166720.001  166720.001           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166722.863      2.862  R        clock network delay " "166722.863      2.862  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166722.899      0.036     uTsu  RAW2RGB:u3\|oDval " "166722.899      0.036     uTsu  RAW2RGB:u3\|oDval" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u3|oDval } "NODE_NAME" } } { "raw2rgb.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/raw2rgb.v" 64 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  : 166726.790 " "Data Arrival Time  : 166726.790" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time : 166722.899 " "Data Required Time : 166722.899" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -3.891 (VIOLATED) " "Slack              :    -3.891 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318053 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318053 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.442 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.442" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318055 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318055 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 1.442  " "Path #1: Recovery slack is 1.442 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|sub_parity6a0 " "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|sub_parity6a0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.333      3.333           launch edge time " "     3.333      3.333           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.549      0.216  F        clock network delay " "     3.549      0.216  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.799      0.250     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "     3.799      0.250     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.799      0.000 RR  CELL  u7\|write_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout " "     3.799      0.000 RR  CELL  u7\|write_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.727      0.928 RR    IC  u7\|write_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity6a0\|aclr " "     4.727      0.928 RR    IC  u7\|write_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity6a0\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.483      0.756 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|sub_parity6a0 " "     5.483      0.756 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|sub_parity6a0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.666      6.666           latch edge time " "     6.666      6.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.889      0.223  R        clock network delay " "     6.889      0.223  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.925      0.036     uTsu  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|sub_parity6a0 " "     6.925      0.036     uTsu  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|sub_parity6a0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.483 " "Data Arrival Time  :     5.483" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.925 " "Data Required Time :     6.925" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.442  " "Slack              :     1.442 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318056 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318056 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.739 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.739" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK_50\}\] " "-to_clock \[get_clocks \{iCLK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 10.739  " "Path #1: Recovery slack is 10.739 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reset_Delay:u1\|oRST_1 " "From Node    : Reset_Delay:u1\|oRST_1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : I2C_CCD_Config:u9\|mI2C_CTRL_CLK " "To Node      : I2C_CCD_Config:u9\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK_50 " "Latch Clock  : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.920      3.920  R        clock network delay " "     3.920      3.920  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.170      0.250     uTco  Reset_Delay:u1\|oRST_1 " "     4.170      0.250     uTco  Reset_Delay:u1\|oRST_1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.170      0.000 FF  CELL  u1\|oRST_1\|regout " "     4.170      0.000 FF  CELL  u1\|oRST_1\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.131      3.961 FF    IC  u9\|i2c_reset~0\|datac " "     8.131      3.961 FF    IC  u9\|i2c_reset~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset~0 } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.406      0.275 FR  CELL  u9\|i2c_reset~0\|combout " "     8.406      0.275 FR  CELL  u9\|i2c_reset~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset~0 } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.646      0.240 RR    IC  u9\|i2c_reset\|datad " "     8.646      0.240 RR    IC  u9\|i2c_reset\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.795      0.149 RR  CELL  u9\|i2c_reset\|combout " "     8.795      0.149 RR  CELL  u9\|i2c_reset\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.671      1.876 RR    IC  u9\|mI2C_CTRL_CLK\|aclr " "    10.671      1.876 RR    IC  u9\|mI2C_CTRL_CLK\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|mI2C_CTRL_CLK } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.427      0.756 RF  CELL  I2C_CCD_Config:u9\|mI2C_CTRL_CLK " "    11.427      0.756 RF  CELL  I2C_CCD_Config:u9\|mI2C_CTRL_CLK" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|mI2C_CTRL_CLK } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.130      2.130  R        clock network delay " "    22.130      2.130  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.166      0.036     uTsu  I2C_CCD_Config:u9\|mI2C_CTRL_CLK " "    22.166      0.036     uTsu  I2C_CCD_Config:u9\|mI2C_CTRL_CLK" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|mI2C_CTRL_CLK } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.427 " "Data Arrival Time  :    11.427" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.166 " "Data Required Time :    22.166" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.739  " "Slack              :    10.739 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318058 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 12.533 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 12.533" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318060 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318060 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 12.533  " "Path #1: Recovery slack is 12.533 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\] " "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.000     15.000           launch edge time " "    15.000     15.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.218      0.218  F        clock network delay " "    15.218      0.218  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.468      0.250     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "    15.468      0.250     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.468      0.000 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout " "    15.468      0.000 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.955      1.487 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[0\]\|aclr " "    16.955      1.487 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[0\]\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.711      0.756 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\] " "    17.711      0.756 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           latch edge time " "    30.000     30.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.208      0.208  R        clock network delay " "    30.208      0.208  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.244      0.036     uTsu  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\] " "    30.244      0.036     uTsu  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.711 " "Data Arrival Time  :    17.711" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    30.244 " "Data Required Time :    30.244" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.533  " "Slack              :    12.533 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318060 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318060 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.540 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.540" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CCD_PIXCLK\}\] " "-to_clock \[get_clocks \{CCD_PIXCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318063 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318063 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 2.540  " "Path #1: Removal slack is 2.540 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reset_Delay:u1\|oRST_2 " "From Node    : Reset_Delay:u1\|oRST_2" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : CCD_Capture:u2\|Pre_FVAL " "To Node      : CCD_Capture:u2\|Pre_FVAL" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CCD_PIXCLK " "Latch Clock  : CCD_PIXCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.813      2.813  R        clock network delay " "     2.813      2.813  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.063      0.250     uTco  Reset_Delay:u1\|oRST_2 " "     3.063      0.250     uTco  Reset_Delay:u1\|oRST_2" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_2 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 48 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.063      0.000 RR  CELL  u1\|oRST_2\|regout " "     3.063      0.000 RR  CELL  u1\|oRST_2\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_2 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 48 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.688      0.625 RR    IC  u1\|oRST_2~clkctrl\|inclk\[0\] " "     3.688      0.625 RR    IC  u1\|oRST_2~clkctrl\|inclk\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_2~clkctrl } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 48 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.688      0.000 RR  CELL  u1\|oRST_2~clkctrl\|outclk " "     3.688      0.000 RR  CELL  u1\|oRST_2~clkctrl\|outclk" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_2~clkctrl } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 48 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.932      1.244 RR    IC  u2\|Pre_FVAL\|aclr " "     4.932      1.244 RR    IC  u2\|Pre_FVAL\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|Pre_FVAL } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.688      0.756 RR  CELL  CCD_Capture:u2\|Pre_FVAL " "     5.688      0.756 RR  CELL  CCD_Capture:u2\|Pre_FVAL" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|Pre_FVAL } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.882      2.882  R        clock network delay " "     2.882      2.882  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.148      0.266      uTh  CCD_Capture:u2\|Pre_FVAL " "     3.148      0.266      uTh  CCD_Capture:u2\|Pre_FVAL" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|Pre_FVAL } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.688 " "Data Arrival Time  :     5.688" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.148 " "Data Required Time :     3.148" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.540  " "Slack              :     2.540 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318064 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318064 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.540 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.540" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK_50\}\] " "-to_clock \[get_clocks \{iCLK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 2.540  " "Path #1: Removal slack is 2.540 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : I2C_CCD_Config:u9\|iexposure_adj_delay\[3\] " "From Node    : I2C_CCD_Config:u9\|iexposure_adj_delay\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : I2C_CCD_Config:u9\|mI2C_CLK_DIV\[0\] " "To Node      : I2C_CCD_Config:u9\|mI2C_CLK_DIV\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK_50 " "Latch Clock  : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.810      2.810  R        clock network delay " "     2.810      2.810  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.060      0.250     uTco  I2C_CCD_Config:u9\|iexposure_adj_delay\[3\] " "     3.060      0.250     uTco  I2C_CCD_Config:u9\|iexposure_adj_delay\[3\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|iexposure_adj_delay[3] } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 127 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.060      0.000 RR  CELL  u9\|iexposure_adj_delay\[3\]\|regout " "     3.060      0.000 RR  CELL  u9\|iexposure_adj_delay\[3\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|iexposure_adj_delay[3] } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 127 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.370      0.310 RR    IC  u9\|i2c_reset~0\|datad " "     3.370      0.310 RR    IC  u9\|i2c_reset~0\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset~0 } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.520      0.150 RR  CELL  u9\|i2c_reset~0\|combout " "     3.520      0.150 RR  CELL  u9\|i2c_reset~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset~0 } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.760      0.240 RR    IC  u9\|i2c_reset\|datad " "     3.760      0.240 RR    IC  u9\|i2c_reset\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.909      0.149 RR  CELL  u9\|i2c_reset\|combout " "     3.909      0.149 RR  CELL  u9\|i2c_reset\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.842      0.933 RR    IC  u9\|mI2C_CLK_DIV\[0\]\|aclr " "     4.842      0.933 RR    IC  u9\|mI2C_CLK_DIV\[0\]\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|mI2C_CLK_DIV[0] } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 194 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.598      0.756 RF  CELL  I2C_CCD_Config:u9\|mI2C_CLK_DIV\[0\] " "     5.598      0.756 RF  CELL  I2C_CCD_Config:u9\|mI2C_CLK_DIV\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|mI2C_CLK_DIV[0] } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 194 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.792      2.792  R        clock network delay " "     2.792      2.792  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.058      0.266      uTh  I2C_CCD_Config:u9\|mI2C_CLK_DIV\[0\] " "     3.058      0.266      uTh  I2C_CCD_Config:u9\|mI2C_CLK_DIV\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|mI2C_CLK_DIV[0] } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 194 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.598 " "Data Arrival Time  :     5.598" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.058 " "Data Required Time :     3.058" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.540  " "Slack              :     2.540 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318066 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 4.361 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 4.361" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318068 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318068 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 4.361  " "Path #1: Removal slack is 4.361 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr " "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.333      3.333           launch edge time " "     3.333      3.333           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.584      0.251  F        clock network delay " "     3.584      0.251  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.834      0.250     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "     3.834      0.250     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.834      0.000 RR  CELL  u7\|write_fifo2\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout " "     3.834      0.000 RR  CELL  u7\|write_fifo2\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.122      0.288 RR    IC  u7\|write_fifo2\|dcfifo_component\|auto_generated\|p0addr\|aclr " "     4.122      0.288 RR    IC  u7\|write_fifo2\|dcfifo_component\|auto_generated\|p0addr\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 70 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.878      0.756 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr " "     4.878      0.756 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 70 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.251      0.251  R        clock network delay " "     0.251      0.251  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.517      0.266      uTh  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr " "     0.517      0.266      uTh  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 70 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.878 " "Data Arrival Time  :     4.878" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.517 " "Data Required Time :     0.517" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.361  " "Slack              :     4.361 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318068 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318068 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318068 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 16.031 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 16.031" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318070 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318070 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 16.031  " "Path #1: Removal slack is 16.031 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr " "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.000     15.000           launch edge time " "    15.000     15.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.218      0.218  F        clock network delay " "    15.218      0.218  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.468      0.250     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "    15.468      0.250     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.468      0.000 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout " "    15.468      0.000 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.759      0.291 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|p0addr\|aclr " "    15.759      0.291 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|p0addr\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 70 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.515      0.756 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr " "    16.515      0.756 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 70 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.218      0.218  R        clock network delay " "     0.218      0.218  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.484      0.266      uTh  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr " "     0.484      0.266      uTh  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 70 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.515 " "Data Arrival Time  :    16.515" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.484 " "Data Required Time :     0.484" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.031  " "Slack              :    16.031 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318070 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318070 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 0.953 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 0.953" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\] " "Targets: \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318079 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318079 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318079 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318079 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 0.953  " "Path #1: slack is 0.953 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10~portb_memory_reg0 " "Node             : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10~portb_memory_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Clock            : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           iCLK_50_3 " "     0.000      0.000           iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.989      0.989 RR  CELL  iCLK_50_3\|combout " "     0.989      0.989 RR  CELL  iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.039      2.050 RR    IC  u6\|altpll_component\|pll\|inclk\[0\] " "     3.039      2.050 RR    IC  u6\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.594     -5.633 RR  CELL  u6\|altpll_component\|pll\|clk\[0\] " "    -2.594     -5.633 RR  CELL  u6\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.546      1.048 RR    IC  u6\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    -1.546      1.048 RR    IC  u6\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.546      0.000 RR  CELL  u6\|altpll_component\|_clk0~clkctrl\|outclk " "    -1.546      0.000 RR  CELL  u6\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.370      1.176 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk1 " "    -0.370      1.176 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.266      0.636 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10~portb_memory_reg0 " "     0.266      0.636 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10~portb_memory_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.333      3.333           launch edge time " "     3.333      3.333           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.333      0.000           source latency " "     3.333      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.333      0.000           iCLK_50_3 " "     3.333      0.000           iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.322      0.989 RR  CELL  iCLK_50_3\|combout " "     4.322      0.989 RR  CELL  iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.372      2.050 RR    IC  u6\|altpll_component\|pll\|inclk\[0\] " "     6.372      2.050 RR    IC  u6\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.739     -5.633 RR  CELL  u6\|altpll_component\|pll\|clk\[0\] " "     0.739     -5.633 RR  CELL  u6\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.787      1.048 FF    IC  u6\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "     1.787      1.048 FF    IC  u6\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.787      0.000 FF  CELL  u6\|altpll_component\|_clk0~clkctrl\|outclk " "     1.787      0.000 FF  CELL  u6\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.963      1.176 FF    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk1 " "     2.963      1.176 FF    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.599      0.636 FF  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10~portb_memory_reg0 " "     3.599      0.636 FF  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10~portb_memory_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.380 " "Required Width   :     2.380" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     3.333 " "Actual Width     :     3.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     0.953 " "Slack            :     0.953" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318080 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.333 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.333" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk1\}\] " "Targets: \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 3.333  " "Path #1: slack is 3.333 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : oDRAM0_CLK " "Node             : oDRAM0_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : sdram_pll:u6\|altpll:altpll_component\|_clk1 " "Clock            : sdram_pll:u6\|altpll:altpll_component\|_clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.666     -1.666           launch edge time " "    -1.666     -1.666           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.666      0.000           source latency " "    -1.666      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.666      0.000           iCLK_50_3 " "    -1.666      0.000           iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.677      0.989 RR  CELL  iCLK_50_3\|combout " "    -0.677      0.989 RR  CELL  iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.373      2.050 RR    IC  u6\|altpll_component\|pll\|inclk\[0\] " "     1.373      2.050 RR    IC  u6\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -4.260     -5.633 RR  CELL  u6\|altpll_component\|pll\|clk\[1\] " "    -4.260     -5.633 RR  CELL  u6\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -3.212      1.048 RR    IC  u6\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "    -3.212      1.048 RR    IC  u6\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -3.212      0.000 RR  CELL  u6\|altpll_component\|_clk1~clkctrl\|outclk " "    -3.212      0.000 RR  CELL  u6\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.610      1.602 RR    IC  oDRAM0_CLK\|datain " "    -1.610      1.602 RR    IC  oDRAM0_CLK\|datain" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.169      2.779 RR  CELL  oDRAM0_CLK " "     1.169      2.779 RR  CELL  oDRAM0_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.667      1.667           launch edge time " "     1.667      1.667           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.667      0.000           source latency " "     1.667      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.667      0.000           iCLK_50_3 " "     1.667      0.000           iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.656      0.989 RR  CELL  iCLK_50_3\|combout " "     2.656      0.989 RR  CELL  iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.706      2.050 RR    IC  u6\|altpll_component\|pll\|inclk\[0\] " "     4.706      2.050 RR    IC  u6\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.927     -5.633 RR  CELL  u6\|altpll_component\|pll\|clk\[1\] " "    -0.927     -5.633 RR  CELL  u6\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.121      1.048 FF    IC  u6\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "     0.121      1.048 FF    IC  u6\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.121      0.000 FF  CELL  u6\|altpll_component\|_clk1~clkctrl\|outclk " "     0.121      0.000 FF  CELL  u6\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.723      1.602 FF    IC  oDRAM0_CLK\|datain " "     1.723      1.602 FF    IC  oDRAM0_CLK\|datain" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.502      2.779 FF  CELL  oDRAM0_CLK " "     4.502      2.779 FF  CELL  oDRAM0_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     3.333 " "Actual Width     :     3.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     3.333 " "Slack            :     3.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318081 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.889 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.889" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{oDRAM0_CLK\}\] " "Targets: \[get_clocks \{oDRAM0_CLK\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318083 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318083 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 3.889  " "Path #1: slack is 3.889 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : oDRAM0_CLK " "Node             : oDRAM0_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : oDRAM0_CLK " "Clock            : oDRAM0_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Port Rate " "Type             : Port Rate" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.777 " "Required Width   :     2.777" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     6.666 " "Actual Width     :     6.666" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     3.889 " "Slack            :     3.889" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318083 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318083 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318083 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 5.953 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 5.953" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CCD_PIXCLK\}\] " "Targets: \[get_clocks \{CCD_PIXCLK\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318088 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318088 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318088 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318088 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 5.953  " "Path #1: slack is 5.953 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318089 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0~portb_address_reg0 " "Node             : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0~portb_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318089 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CCD_PIXCLK " "Clock            : CCD_PIXCLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318089 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318089 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318089 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318089 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318089 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318089 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318089 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318089 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318089 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           GPIO_CLKIN_N1 " "     0.000      0.000           GPIO_CLKIN_N1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318089 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.989      0.989 RR  CELL  GPIO_CLKIN_N1\|combout " "     0.989      0.989 RR  CELL  GPIO_CLKIN_N1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318089 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.103      0.114 RR    IC  GPIO_CLKIN_N1~clkctrl\|inclk\[0\] " "     1.103      0.114 RR    IC  GPIO_CLKIN_N1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318089 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.103      0.000 RR  CELL  GPIO_CLKIN_N1~clkctrl\|outclk " "     1.103      0.000 RR  CELL  GPIO_CLKIN_N1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318089 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.258      1.155 RR    IC  u7\|write_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\|clk1 " "     2.258      1.155 RR    IC  u7\|write_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318089 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.947      0.689 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0~portb_address_reg0 " "     2.947      0.689 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0~portb_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318089 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318089 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318089 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318089 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318089 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318089 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      8.333           launch edge time " "     8.333      8.333           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318089 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           source latency " "     8.333      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318089 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           GPIO_CLKIN_N1 " "     8.333      0.000           GPIO_CLKIN_N1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318089 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.322      0.989 FF  CELL  GPIO_CLKIN_N1\|combout " "     9.322      0.989 FF  CELL  GPIO_CLKIN_N1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318089 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.436      0.114 FF    IC  GPIO_CLKIN_N1~clkctrl\|inclk\[0\] " "     9.436      0.114 FF    IC  GPIO_CLKIN_N1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318089 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.436      0.000 FF  CELL  GPIO_CLKIN_N1~clkctrl\|outclk " "     9.436      0.000 FF  CELL  GPIO_CLKIN_N1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318089 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.591      1.155 FF    IC  u7\|write_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\|clk1 " "    10.591      1.155 FF    IC  u7\|write_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318089 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.280      0.689 FF  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0~portb_address_reg0 " "    11.280      0.689 FF  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0~portb_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318089 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318089 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.380 " "Required Width   :     2.380" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318089 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     8.333 " "Actual Width     :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318089 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     5.953 " "Slack            :     5.953" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318089 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318089 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318089 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318089 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.000 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{iCLK_50\}\] " "Targets: \[get_clocks \{iCLK_50\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318090 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318090 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.000  " "Path #1: slack is 9.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318091 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : I2C_CCD_Config:u9\|combo_cnt\[0\] " "Node             : I2C_CCD_Config:u9\|combo_cnt\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318091 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : iCLK_50 " "Clock            : iCLK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318091 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318091 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318091 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318091 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318091 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318091 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318091 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318091 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318091 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           iCLK_50 " "     0.000      0.000           iCLK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318091 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.959      0.959 RR  CELL  iCLK_50\|combout " "     0.959      0.959 RR  CELL  iCLK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318091 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.071      0.112 RR    IC  iCLK_50~clkctrl\|inclk\[0\] " "     1.071      0.112 RR    IC  iCLK_50~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318091 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.071      0.000 RR  CELL  iCLK_50~clkctrl\|outclk " "     1.071      0.000 RR  CELL  iCLK_50~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318091 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.275      1.204 RR    IC  u9\|combo_cnt\[0\]\|clk " "     2.275      1.204 RR    IC  u9\|combo_cnt\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318091 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.812      0.537 RR  CELL  I2C_CCD_Config:u9\|combo_cnt\[0\] " "     2.812      0.537 RR  CELL  I2C_CCD_Config:u9\|combo_cnt\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318091 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318091 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318091 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318091 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318091 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318091 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318091 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318091 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           iCLK_50 " "    10.000      0.000           iCLK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318091 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.959      0.959 FF  CELL  iCLK_50\|combout " "    10.959      0.959 FF  CELL  iCLK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318091 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.071      0.112 FF    IC  iCLK_50~clkctrl\|inclk\[0\] " "    11.071      0.112 FF    IC  iCLK_50~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318091 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.071      0.000 FF  CELL  iCLK_50~clkctrl\|outclk " "    11.071      0.000 FF  CELL  iCLK_50~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318091 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.275      1.204 FF    IC  u9\|combo_cnt\[0\]\|clk " "    12.275      1.204 FF    IC  u9\|combo_cnt\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318091 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.812      0.537 FF  CELL  I2C_CCD_Config:u9\|combo_cnt\[0\] " "    12.812      0.537 FF  CELL  I2C_CCD_Config:u9\|combo_cnt\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318091 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318091 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.000 " "Required Width   :     1.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318091 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    10.000 " "Actual Width     :    10.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318091 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.000 " "Slack            :     9.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318091 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318091 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318091 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318091 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 10.000 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 10.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{iCLK_50_2\}\] " "Targets: \[get_clocks \{iCLK_50_2\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318092 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318092 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318092 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318092 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 10.000  " "Path #1: slack is 10.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318092 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : iCLK_50_2\|combout " "Node             : iCLK_50_2\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318092 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : iCLK_50_2 " "Clock            : iCLK_50_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318092 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318092 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318092 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318092 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318092 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318092 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318092 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318092 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318092 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           iCLK_50_2 " "     0.000      0.000           iCLK_50_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318092 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.979      0.979 RR  CELL  iCLK_50_2\|combout " "     0.979      0.979 RR  CELL  iCLK_50_2\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318092 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318092 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318092 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318092 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318092 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318092 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318092 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318092 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           iCLK_50_2 " "    10.000      0.000           iCLK_50_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318092 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.979      0.979 FF  CELL  iCLK_50_2\|combout " "    10.979      0.979 FF  CELL  iCLK_50_2\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318092 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318092 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318092 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    10.000 " "Actual Width     :    10.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318092 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    10.000 " "Slack            :    10.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318092 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318092 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318092 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318092 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 10.000 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 10.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{iCLK_50_3\}\] " "Targets: \[get_clocks \{iCLK_50_3\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318093 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318093 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318093 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318093 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 10.000  " "Path #1: slack is 10.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318093 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : iCLK_50_3\|combout " "Node             : iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318093 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : iCLK_50_3 " "Clock            : iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318093 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318093 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318093 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318093 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318093 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318093 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318093 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318093 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318093 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           iCLK_50_3 " "     0.000      0.000           iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318093 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.989      0.989 RR  CELL  iCLK_50_3\|combout " "     0.989      0.989 RR  CELL  iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318093 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318093 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318093 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318093 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318093 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318093 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318093 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318093 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           iCLK_50_3 " "    10.000      0.000           iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318093 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.989      0.989 FF  CELL  iCLK_50_3\|combout " "    10.989      0.989 FF  CELL  iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318093 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318093 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318093 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    10.000 " "Actual Width     :    10.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318093 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    10.000 " "Slack            :    10.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318093 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318093 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318093 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318093 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.873 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.873" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\] " "Targets: \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.873  " "Path #1: slack is 12.873 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\] " "Node             : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Clock            : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           iCLK_50_2 " "     0.000      0.000           iCLK_50_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.979      0.979 RR  CELL  iCLK_50_2\|combout " "     0.979      0.979 RR  CELL  iCLK_50_2\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.025      2.046 RR    IC  u5\|altpll_component\|pll\|inclk\[0\] " "     3.025      2.046 RR    IC  u5\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.608     -5.633 RR  CELL  u5\|altpll_component\|pll\|clk\[0\] " "    -2.608     -5.633 RR  CELL  u5\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.570      1.038 RR    IC  u5\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    -1.570      1.038 RR    IC  u5\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.570      0.000 RR  CELL  u5\|altpll_component\|_clk0~clkctrl\|outclk " "    -1.570      0.000 RR  CELL  u5\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.394      1.176 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk0 " "    -0.394      1.176 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.241      0.635 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\] " "     0.241      0.635 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.000     15.000           launch edge time " "    15.000     15.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.000      0.000           source latency " "    15.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.000      0.000           iCLK_50_2 " "    15.000      0.000           iCLK_50_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.979      0.979 RR  CELL  iCLK_50_2\|combout " "    15.979      0.979 RR  CELL  iCLK_50_2\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.025      2.046 RR    IC  u5\|altpll_component\|pll\|inclk\[0\] " "    18.025      2.046 RR    IC  u5\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.392     -5.633 RR  CELL  u5\|altpll_component\|pll\|clk\[0\] " "    12.392     -5.633 RR  CELL  u5\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.430      1.038 FF    IC  u5\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    13.430      1.038 FF    IC  u5\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.430      0.000 FF  CELL  u5\|altpll_component\|_clk0~clkctrl\|outclk " "    13.430      0.000 FF  CELL  u5\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.606      1.176 FF    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk0 " "    14.606      1.176 FF    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.241      0.635 FF  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\] " "    15.241      0.635 FF  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.127 " "Required Width   :     2.127" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    15.000 " "Actual Width     :    15.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.873 " "Slack            :    12.873" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318097 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.223 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.223" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CCD_MCLK\}\] " "Targets: \[get_clocks \{CCD_MCLK\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318099 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318099 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318099 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318099 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 37.223  " "Path #1: slack is 37.223 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318099 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : GPIO_CLKOUT_N1 " "Node             : GPIO_CLKOUT_N1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318099 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CCD_MCLK " "Clock            : CCD_MCLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318099 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Port Rate " "Type             : Port Rate" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318099 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.777 " "Required Width   :     2.777" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318099 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    40.000 " "Actual Width     :    40.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318099 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    37.223 " "Slack            :    37.223" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318099 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318099 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318099 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318099 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1463994318100 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Reset_Delay:u1\|oRST_1 " "Node: Reset_Delay:u1\|oRST_1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1463994318181 "|DE2_70|Reset_Delay:u1|oRST_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK " "Node: lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1463994318181 "|DE2_70|lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u9\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u9\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1463994318181 "|DE2_70|I2C_CCD_Config:u9|mI2C_CTRL_CLK"}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1463994318202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.871 " "Worst-case setup slack is -1.871" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.871       -57.530 N/C  " "   -1.871       -57.530 N/C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0  " "    0.142         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.859         0.000 CCD_PIXCLK  " "    5.859         0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.139         0.000 iCLK_50  " "   15.139         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.475         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0  " "   26.475         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463994318210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CCD_PIXCLK  " "    0.215         0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 iCLK_50  " "    0.215         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0  " "    0.215         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0  " "    0.215         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.240         0.000 N/C  " "    1.240         0.000 N/C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463994318228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.068 " "Worst-case recovery slack is -2.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.068      -486.181 CCD_PIXCLK  " "   -2.068      -486.181 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.354         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0  " "    2.354         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.741         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0  " "   13.741         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.391         0.000 iCLK_50  " "   15.391         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463994318238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.238 " "Worst-case removal slack is 1.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.238         0.000 iCLK_50  " "    1.238         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.564         0.000 CCD_PIXCLK  " "    1.564         0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.913         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0  " "    3.913         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.581         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0  " "   15.581         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463994318249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.953 " "Worst-case minimum pulse width slack is 0.953" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.953         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0  " "    0.953         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk1  " "    3.333         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.889         0.000 oDRAM0_CLK  " "    3.889         0.000 oDRAM0_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.953         0.000 CCD_PIXCLK  " "    5.953         0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.000         0.000 iCLK_50  " "    9.000         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000         0.000 iCLK_50_2  " "   10.000         0.000 iCLK_50_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000         0.000 iCLK_50_3  " "   10.000         0.000 iCLK_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.873         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0  " "   12.873         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.223         0.000 CCD_MCLK  " "   37.223         0.000 CCD_MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463994318259 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1463994318827 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.871 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.871" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{N/C\}\] " "-to_clock \[get_clocks \{N/C\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.871 (VIOLATED) " "Path #1: Setup slack is -1.871 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[14\] " "From Node    : Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DRAM_DQ\[30\] " "To Node      : DRAM_DQ\[30\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : N/C " "Latch Clock  : N/C" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Max Delay Exception      : 1.000 " "Max Delay Exception      : 1.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.150      0.150  R        clock network delay " "     0.150      0.150  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.272      0.122     uTco  Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[14\] " "     0.272      0.122     uTco  Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[14\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] } "NODE_NAME" } } { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.326      0.054 RR  CELL  u8\|write_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\|portadataout\[5\] " "     0.326      0.054 RR  CELL  u8\|write_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\|portadataout\[5\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] } "NODE_NAME" } } { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.051      0.725 RR    IC  u8\|mDATAIN\[14\]~14\|datab " "     1.051      0.725 RR    IC  u8\|mDATAIN\[14\]~14\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|mDATAIN[14]~14 } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 188 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.226      0.175 RR  CELL  u8\|mDATAIN\[14\]~14\|combout " "     1.226      0.175 RR  CELL  u8\|mDATAIN\[14\]~14\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|mDATAIN[14]~14 } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 188 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.443      0.217 RR    IC  DRAM_DQ\[30\]\|datain " "     1.443      0.217 RR    IC  DRAM_DQ\[30\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 265 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.871      1.428 RR  CELL  DRAM_DQ\[30\] " "     2.871      1.428 RR  CELL  DRAM_DQ\[30\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 265 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "     1.000      1.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      0.000  R        clock network delay " "     1.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      0.000  R  oExt  DRAM_DQ\[30\] " "     1.000      0.000  R  oExt  DRAM_DQ\[30\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 265 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.871 " "Data Arrival Time  :     2.871" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.000 " "Data Required Time :     1.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.871 (VIOLATED) " "Slack              :    -1.871 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318829 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.142 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.142" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318835 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318835 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.142  " "Path #1: Setup slack is 0.142 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DRAM_DQ\[30\] " "From Node    : DRAM_DQ\[30\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u8\|mDATAOUT\[14\] " "To Node      : Sdram_Control_4Port:u8\|mDATAOUT\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : n/a " "Launch Clock : n/a" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Max Delay Exception      : 1.000 " "Max Delay Exception      : 1.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R  iExt  DRAM_DQ\[30\] " "     0.000      0.000  R  iExt  DRAM_DQ\[30\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 265 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.711      0.711 RR  CELL  Sdram_Control_4Port:u8\|mDATAOUT\[14\] " "     0.711      0.711 RR  CELL  Sdram_Control_4Port:u8\|mDATAOUT\[14\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|mDATAOUT[14] } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 343 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "     1.000      1.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.888     -0.112  R        clock network delay " "     0.888     -0.112  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.853     -0.035     uTsu  Sdram_Control_4Port:u8\|mDATAOUT\[14\] " "     0.853     -0.035     uTsu  Sdram_Control_4Port:u8\|mDATAOUT\[14\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|mDATAOUT[14] } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 343 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.711 " "Data Arrival Time  :     0.711" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.853 " "Data Required Time :     0.853" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.142  " "Slack              :     0.142 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318835 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318835 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.859 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.859" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CCD_PIXCLK\}\] " "-to_clock \[get_clocks \{CCD_PIXCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318840 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318840 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.859  " "Path #1: Setup slack is 5.859 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : GPIO_1\[10\] " "From Node    : GPIO_1\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : rCCD_DATA\[1\] " "To Node      : rCCD_DATA\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : n/a " "Launch Clock : n/a" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CCD_PIXCLK " "Latch Clock  : CCD_PIXCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Max Delay Exception      : 5.000 " "Max Delay Exception      : 5.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R  iExt  GPIO_1\[10\] " "     0.000      0.000  R  iExt  GPIO_1\[10\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.711      0.711 RR  CELL  rCCD_DATA\[1\] " "     0.711      0.711 RR  CELL  rCCD_DATA\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rCCD_DATA[1] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 468 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      5.000           latch edge time " "     5.000      5.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.605      1.605  R        clock network delay " "     6.605      1.605  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.570     -0.035     uTsu  rCCD_DATA\[1\] " "     6.570     -0.035     uTsu  rCCD_DATA\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rCCD_DATA[1] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 468 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.711 " "Data Arrival Time  :     0.711" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.570 " "Data Required Time :     6.570" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.859  " "Slack              :     5.859 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318841 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318841 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.139 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.139" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK_50\}\] " "-to_clock \[get_clocks \{iCLK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 15.139  " "Path #1: Setup slack is 15.139 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK " "From Node    : lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK " "To Node      : lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK_50 " "Latch Clock  : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.152      1.152  R        clock network delay " "     1.152      1.152  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.293      0.141     uTco  lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK " "     1.293      0.141     uTco  lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.293      0.000 RR  CELL  u11\|u0\|mI2S_CLK\|regout " "     1.293      0.000 RR  CELL  u11\|u0\|mI2S_CLK\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.334      3.041 RR    IC  u11\|u0\|mI2S_CLK~0\|datac " "     4.334      3.041 RR    IC  u11\|u0\|mI2S_CLK~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK~0 } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.441      0.107 RR  CELL  u11\|u0\|mI2S_CLK~0\|combout " "     4.441      0.107 RR  CELL  u11\|u0\|mI2S_CLK~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK~0 } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.944      1.503 RR    IC  u11\|u0\|mI2S_CLK~feeder\|datad " "     5.944      1.503 RR    IC  u11\|u0\|mI2S_CLK~feeder\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK~feeder } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.003      0.059 RR  CELL  u11\|u0\|mI2S_CLK~feeder\|combout " "     6.003      0.059 RR  CELL  u11\|u0\|mI2S_CLK~feeder\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK~feeder } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.003      0.000 RR    IC  u11\|u0\|mI2S_CLK\|datain " "     6.003      0.000 RR    IC  u11\|u0\|mI2S_CLK\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.045      0.042 RR  CELL  lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK " "     6.045      0.042 RR  CELL  lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.152      1.152  R        clock network delay " "    21.152      1.152  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.184      0.032     uTsu  lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK " "    21.184      0.032     uTsu  lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK } "NODE_NAME" } } { "i2s_controller.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2s_controller.v" 89 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.045 " "Data Arrival Time  :     6.045" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.184 " "Data Required Time :    21.184" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.139  " "Slack              :    15.139 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318843 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 26.475 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 26.475" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318846 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318846 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 26.475  " "Path #1: Setup slack is 26.475 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|rdptr_g\[3\] " "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|rdptr_g\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[8\] " "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.115      0.115  R        clock network delay " "     0.115      0.115  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.256      0.141     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|rdptr_g\[3\] " "     0.256      0.141     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|rdptr_g\[3\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3] } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 74 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.256      0.000 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\|regout " "     0.256      0.000 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3] } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 74 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.502      0.246 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]~4\|datab " "     0.502      0.246 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]~4\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp|aneb_result_wire[0]~4 } "NODE_NAME" } } { "db/cmpr_536.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/cmpr_536.tdf" 30 18 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.677      0.175 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]~4\|combout " "     0.677      0.175 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]~4\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp|aneb_result_wire[0]~4 } "NODE_NAME" } } { "db/cmpr_536.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/cmpr_536.tdf" 30 18 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.993      0.316 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]~5\|datac " "     0.993      0.316 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]~5\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp|aneb_result_wire[0]~5 } "NODE_NAME" } } { "db/cmpr_536.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/cmpr_536.tdf" 30 18 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.100      0.107 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]~5\|combout " "     1.100      0.107 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]~5\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp|aneb_result_wire[0]~5 } "NODE_NAME" } } { "db/cmpr_536.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/cmpr_536.tdf" 30 18 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.952      0.852 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~0\|dataa " "     1.952      0.852 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~0\|dataa" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena~0 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 94 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.132      0.180 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~0\|combout " "     2.132      0.180 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena~0 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 94 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.238      0.106 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~1\|datab " "     2.238      0.106 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~1\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena~1 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 94 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.413      0.175 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~1\|combout " "     2.413      0.175 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~1\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena~1 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 94 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.110      0.697 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~5\|datad " "     3.110      0.697 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~5\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|_~5 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.169      0.059 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~5\|combout " "     3.169      0.059 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~5\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|_~5 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.292      0.123 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~6\|datad " "     3.292      0.123 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~6\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|_~6 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.351      0.059 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~6\|combout " "     3.351      0.059 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~6\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|_~6 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.459      0.108 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[8\]~8\|datab " "     3.459      0.108 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[8\]~8\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]~8 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.634      0.175 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[8\]~8\|combout " "     3.634      0.175 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[8\]~8\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]~8 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.634      0.000 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[8\]\|datain " "     3.634      0.000 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[8\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.676      0.042 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[8\] " "     3.676      0.042 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[8\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           latch edge time " "    30.000     30.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.119      0.119  R        clock network delay " "    30.119      0.119  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.151      0.032     uTsu  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[8\] " "    30.151      0.032     uTsu  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[8\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.676 " "Data Arrival Time  :     3.676" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    30.151 " "Data Required Time :    30.151" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    26.475  " "Slack              :    26.475 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318847 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CCD_PIXCLK\}\] " "-to_clock \[get_clocks \{CCD_PIXCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318856 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318856 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.215  " "Path #1: Hold slack is 0.215 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : CCD_Capture:u2\|mSTART " "From Node    : CCD_Capture:u2\|mSTART" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : CCD_Capture:u2\|mSTART " "To Node      : CCD_Capture:u2\|mSTART" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CCD_PIXCLK " "Launch Clock : CCD_PIXCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CCD_PIXCLK " "Latch Clock  : CCD_PIXCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.802      1.802  R        clock network delay " "     1.802      1.802  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.943      0.141     uTco  CCD_Capture:u2\|mSTART " "     1.943      0.141     uTco  CCD_Capture:u2\|mSTART" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.943      0.000 RR  CELL  u2\|mSTART\|regout " "     1.943      0.000 RR  CELL  u2\|mSTART\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.943      0.000 RR    IC  u2\|mSTART~0\|datac " "     1.943      0.000 RR    IC  u2\|mSTART~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART~0 } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.127      0.184 RR  CELL  u2\|mSTART~0\|combout " "     2.127      0.184 RR  CELL  u2\|mSTART~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART~0 } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.127      0.000 RR    IC  u2\|mSTART\|datain " "     2.127      0.000 RR    IC  u2\|mSTART\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.169      0.042 RR  CELL  CCD_Capture:u2\|mSTART " "     2.169      0.042 RR  CELL  CCD_Capture:u2\|mSTART" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.802      1.802  R        clock network delay " "     1.802      1.802  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.954      0.152      uTh  CCD_Capture:u2\|mSTART " "     1.954      0.152      uTh  CCD_Capture:u2\|mSTART" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.169 " "Data Arrival Time  :     2.169" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.954 " "Data Required Time :     1.954" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.215  " "Slack              :     0.215 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318856 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318856 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK_50\}\] " "-to_clock \[get_clocks \{iCLK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318859 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318859 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.215  " "Path #1: Hold slack is 0.215 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reset_Delay:u1\|Cont\[0\] " "From Node    : Reset_Delay:u1\|Cont\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reset_Delay:u1\|Cont\[0\] " "To Node      : Reset_Delay:u1\|Cont\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK_50 " "Latch Clock  : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.736      1.736  R        clock network delay " "     1.736      1.736  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.877      0.141     uTco  Reset_Delay:u1\|Cont\[0\] " "     1.877      0.141     uTco  Reset_Delay:u1\|Cont\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|Cont[0] } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 63 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.877      0.000 FF  CELL  u1\|Cont\[0\]\|regout " "     1.877      0.000 FF  CELL  u1\|Cont\[0\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|Cont[0] } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 63 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.877      0.000 FF    IC  u1\|Cont\[0\]~63\|datac " "     1.877      0.000 FF    IC  u1\|Cont\[0\]~63\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|Cont[0]~63 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 63 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.061      0.184 FR  CELL  u1\|Cont\[0\]~63\|combout " "     2.061      0.184 FR  CELL  u1\|Cont\[0\]~63\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|Cont[0]~63 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 63 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.061      0.000 RR    IC  u1\|Cont\[0\]\|datain " "     2.061      0.000 RR    IC  u1\|Cont\[0\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|Cont[0] } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 63 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.103      0.042 RR  CELL  Reset_Delay:u1\|Cont\[0\] " "     2.103      0.042 RR  CELL  Reset_Delay:u1\|Cont\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|Cont[0] } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 63 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.736      1.736  R        clock network delay " "     1.736      1.736  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.888      0.152      uTh  Reset_Delay:u1\|Cont\[0\] " "     1.888      0.152      uTh  Reset_Delay:u1\|Cont\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|Cont[0] } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 63 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.103 " "Data Arrival Time  :     2.103" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.888 " "Data Required Time :     1.888" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.215  " "Slack              :     0.215 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318859 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318859 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318867 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318867 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.215  " "Path #1: Hold slack is 0.215 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\] " "From Node    : Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\] " "To Node      : Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.103      0.103  R        clock network delay " "     0.103      0.103  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.244      0.141     uTco  Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\] " "     0.244      0.141     uTco  Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0] } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.244      0.000 RR  CELL  u7\|control1\|init_timer\[0\]\|regout " "     0.244      0.000 RR  CELL  u7\|control1\|init_timer\[0\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0] } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.244      0.000 RR    IC  u7\|control1\|init_timer\[0\]~43\|datac " "     0.244      0.000 RR    IC  u7\|control1\|init_timer\[0\]~43\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]~43 } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.428      0.184 RR  CELL  u7\|control1\|init_timer\[0\]~43\|combout " "     0.428      0.184 RR  CELL  u7\|control1\|init_timer\[0\]~43\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]~43 } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.428      0.000 RR    IC  u7\|control1\|init_timer\[0\]\|datain " "     0.428      0.000 RR    IC  u7\|control1\|init_timer\[0\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0] } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.470      0.042 RR  CELL  Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\] " "     0.470      0.042 RR  CELL  Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0] } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.103      0.103  R        clock network delay " "     0.103      0.103  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.255      0.152      uTh  Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\] " "     0.255      0.152      uTh  Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0] } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.470 " "Data Arrival Time  :     0.470" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.255 " "Data Required Time :     0.255" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.215  " "Slack              :     0.215 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318867 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318867 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318870 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318870 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.215  " "Path #1: Hold slack is 0.215 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\] " "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\] " "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.119      0.119  R        clock network delay " "     0.119      0.119  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.260      0.141     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\] " "     0.260      0.141     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.260      0.000 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[0\]\|regout " "     0.260      0.000 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[0\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.260      0.000 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~0\|datac " "     0.260      0.000 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|_~0 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.444      0.184 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~0\|combout " "     0.444      0.184 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|_~0 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.444      0.000 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[0\]\|datain " "     0.444      0.000 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[0\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.486      0.042 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\] " "     0.486      0.042 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.119      0.119  R        clock network delay " "     0.119      0.119  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.271      0.152      uTh  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\] " "     0.271      0.152      uTh  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.486 " "Data Arrival Time  :     0.486" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.271 " "Data Required Time :     0.271" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.215  " "Slack              :     0.215 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318871 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318871 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.240 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.240" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{N/C\}\] " "-to_clock \[get_clocks \{N/C\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318874 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318874 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 1.240  " "Path #1: Hold slack is 1.240 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u8\|command:command1\|OE~_Duplicate_13 " "From Node    : Sdram_Control_4Port:u8\|command:command1\|OE~_Duplicate_13" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DRAM_DQ\[29\] " "To Node      : DRAM_DQ\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : N/C " "Latch Clock  : N/C" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.102     -0.102  R        clock network delay " "    -0.102     -0.102  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.005      0.097     uTco  Sdram_Control_4Port:u8\|command:command1\|OE~_Duplicate_13 " "    -0.005      0.097     uTco  Sdram_Control_4Port:u8\|command:command1\|OE~_Duplicate_13" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_13 } "NODE_NAME" } } { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/command.v" 86 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.240      1.245 RR  CELL  DRAM_DQ\[29\] " "     1.240      1.245 RR  CELL  DRAM_DQ\[29\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 265 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R  oExt  DRAM_DQ\[29\] " "     0.000      0.000  R  oExt  DRAM_DQ\[29\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 265 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.240 " "Data Arrival Time  :     1.240" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.000 " "Data Required Time :     0.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.240  " "Slack              :     1.240 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318874 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318874 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -2.068 " "Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -2.068" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CCD_PIXCLK\}\] " "-to_clock \[get_clocks \{CCD_PIXCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318877 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318877 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is -2.068 (VIOLATED) " "Path #1: Recovery slack is -2.068 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reset_Delay:u1\|oRST_1 " "From Node    : Reset_Delay:u1\|oRST_1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RAW2RGB:u3\|wData1_d2\[9\] " "To Node      : RAW2RGB:u3\|wData1_d2\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CCD_PIXCLK " "Latch Clock  : CCD_PIXCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166720.000  166720.000           launch edge time " "166720.000  166720.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166722.113      2.113  R        clock network delay " "166722.113      2.113  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166722.254      0.141     uTco  Reset_Delay:u1\|oRST_1 " "166722.254      0.141     uTco  Reset_Delay:u1\|oRST_1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166722.254      0.000 RR  CELL  u1\|oRST_1\|regout " "166722.254      0.000 RR  CELL  u1\|oRST_1\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166722.622      0.368 RR    IC  u1\|oRST_1~clkctrl\|inclk\[0\] " "166722.622      0.368 RR    IC  u1\|oRST_1~clkctrl\|inclk\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1~clkctrl } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166722.622      0.000 RR  CELL  u1\|oRST_1~clkctrl\|outclk " "166722.622      0.000 RR  CELL  u1\|oRST_1~clkctrl\|outclk" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1~clkctrl } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166723.410      0.788 RR    IC  u3\|wData1_d2\[9\]\|aclr " "166723.410      0.788 RR    IC  u3\|wData1_d2\[9\]\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u3|wData1_d2[9] } "NODE_NAME" } } { "raw2rgb.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/raw2rgb.v" 174 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166723.855      0.445 RR  CELL  RAW2RGB:u3\|wData1_d2\[9\] " "166723.855      0.445 RR  CELL  RAW2RGB:u3\|wData1_d2\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u3|wData1_d2[9] } "NODE_NAME" } } { "raw2rgb.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/raw2rgb.v" 174 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166720.001  166720.001           latch edge time " "166720.001  166720.001           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166721.755      1.754  R        clock network delay " "166721.755      1.754  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166721.787      0.032     uTsu  RAW2RGB:u3\|wData1_d2\[9\] " "166721.787      0.032     uTsu  RAW2RGB:u3\|wData1_d2\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u3|wData1_d2[9] } "NODE_NAME" } } { "raw2rgb.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/raw2rgb.v" 174 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  : 166723.855 " "Data Arrival Time  : 166723.855" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time : 166721.787 " "Data Required Time : 166721.787" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -2.068 (VIOLATED) " "Slack              :    -2.068 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318877 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318877 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.354 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.354" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318879 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318879 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 2.354  " "Path #1: Recovery slack is 2.354 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|sub_parity6a0 " "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|sub_parity6a0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.333      3.333           launch edge time " "     3.333      3.333           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.448      0.115  F        clock network delay " "     3.448      0.115  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.589      0.141     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "     3.589      0.141     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.589      0.000 RR  CELL  u7\|write_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout " "     3.589      0.000 RR  CELL  u7\|write_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.022      0.433 RR    IC  u7\|write_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity6a0\|aclr " "     4.022      0.433 RR    IC  u7\|write_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity6a0\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.467      0.445 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|sub_parity6a0 " "     4.467      0.445 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|sub_parity6a0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.666      6.666           latch edge time " "     6.666      6.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.789      0.123  R        clock network delay " "     6.789      0.123  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.821      0.032     uTsu  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|sub_parity6a0 " "     6.821      0.032     uTsu  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|sub_parity6a0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.467 " "Data Arrival Time  :     4.467" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.821 " "Data Required Time :     6.821" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.354  " "Slack              :     2.354 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318879 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318879 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.741 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.741" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318881 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318881 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 13.741  " "Path #1: Recovery slack is 13.741 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\] " "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.000     15.000           launch edge time " "    15.000     15.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.128      0.128  F        clock network delay " "    15.128      0.128  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.269      0.141     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "    15.269      0.141     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.269      0.000 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout " "    15.269      0.000 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.965      0.696 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[0\]\|aclr " "    15.965      0.696 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[0\]\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.410      0.445 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\] " "    16.410      0.445 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           latch edge time " "    30.000     30.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.119      0.119  R        clock network delay " "    30.119      0.119  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.151      0.032     uTsu  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\] " "    30.151      0.032     uTsu  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.410 " "Data Arrival Time  :    16.410" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    30.151 " "Data Required Time :    30.151" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.741  " "Slack              :    13.741 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318881 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318881 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.391 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.391" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK_50\}\] " "-to_clock \[get_clocks \{iCLK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318883 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318883 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 15.391  " "Path #1: Recovery slack is 15.391 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reset_Delay:u1\|oRST_1 " "From Node    : Reset_Delay:u1\|oRST_1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : I2C_CCD_Config:u9\|mI2C_CTRL_CLK " "To Node      : I2C_CCD_Config:u9\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK_50 " "Latch Clock  : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.113      2.113  R        clock network delay " "     2.113      2.113  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.254      0.141     uTco  Reset_Delay:u1\|oRST_1 " "     2.254      0.141     uTco  Reset_Delay:u1\|oRST_1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.254      0.000 FF  CELL  u1\|oRST_1\|regout " "     2.254      0.000 FF  CELL  u1\|oRST_1\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.196      1.942 FF    IC  u9\|i2c_reset~0\|datac " "     4.196      1.942 FF    IC  u9\|i2c_reset~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset~0 } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.303      0.107 FR  CELL  u9\|i2c_reset~0\|combout " "     4.303      0.107 FR  CELL  u9\|i2c_reset~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset~0 } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.406      0.103 RR    IC  u9\|i2c_reset\|datad " "     4.406      0.103 RR    IC  u9\|i2c_reset\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.465      0.059 RR  CELL  u9\|i2c_reset\|combout " "     4.465      0.059 RR  CELL  u9\|i2c_reset\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.348      0.883 RR    IC  u9\|mI2C_CTRL_CLK\|aclr " "     5.348      0.883 RR    IC  u9\|mI2C_CTRL_CLK\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|mI2C_CTRL_CLK } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.793      0.445 RF  CELL  I2C_CCD_Config:u9\|mI2C_CTRL_CLK " "     5.793      0.445 RF  CELL  I2C_CCD_Config:u9\|mI2C_CTRL_CLK" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|mI2C_CTRL_CLK } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.152      1.152  R        clock network delay " "    21.152      1.152  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.184      0.032     uTsu  I2C_CCD_Config:u9\|mI2C_CTRL_CLK " "    21.184      0.032     uTsu  I2C_CCD_Config:u9\|mI2C_CTRL_CLK" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|mI2C_CTRL_CLK } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.793 " "Data Arrival Time  :     5.793" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.184 " "Data Required Time :    21.184" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.391  " "Slack              :    15.391 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318884 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318884 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.238 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.238" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK_50\}\] " "-to_clock \[get_clocks \{iCLK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.238  " "Path #1: Removal slack is 1.238 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : I2C_CCD_Config:u9\|iexposure_adj_delay\[3\] " "From Node    : I2C_CCD_Config:u9\|iexposure_adj_delay\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : I2C_CCD_Config:u9\|mI2C_CLK_DIV\[0\] " "To Node      : I2C_CCD_Config:u9\|mI2C_CLK_DIV\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK_50 " "Latch Clock  : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.733      1.733  R        clock network delay " "     1.733      1.733  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.874      0.141     uTco  I2C_CCD_Config:u9\|iexposure_adj_delay\[3\] " "     1.874      0.141     uTco  I2C_CCD_Config:u9\|iexposure_adj_delay\[3\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|iexposure_adj_delay[3] } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 127 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.874      0.000 RR  CELL  u9\|iexposure_adj_delay\[3\]\|regout " "     1.874      0.000 RR  CELL  u9\|iexposure_adj_delay\[3\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|iexposure_adj_delay[3] } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 127 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.026      0.152 RR    IC  u9\|i2c_reset~0\|datad " "     2.026      0.152 RR    IC  u9\|i2c_reset~0\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset~0 } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.085      0.059 RR  CELL  u9\|i2c_reset~0\|combout " "     2.085      0.059 RR  CELL  u9\|i2c_reset~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset~0 } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.188      0.103 RR    IC  u9\|i2c_reset\|datad " "     2.188      0.103 RR    IC  u9\|i2c_reset\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.247      0.059 RR  CELL  u9\|i2c_reset\|combout " "     2.247      0.059 RR  CELL  u9\|i2c_reset\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.659      0.412 RR    IC  u9\|mI2C_CLK_DIV\[0\]\|aclr " "     2.659      0.412 RR    IC  u9\|mI2C_CLK_DIV\[0\]\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|mI2C_CLK_DIV[0] } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 194 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.104      0.445 RF  CELL  I2C_CCD_Config:u9\|mI2C_CLK_DIV\[0\] " "     3.104      0.445 RF  CELL  I2C_CCD_Config:u9\|mI2C_CLK_DIV\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|mI2C_CLK_DIV[0] } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 194 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.714      1.714  R        clock network delay " "     1.714      1.714  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.866      0.152      uTh  I2C_CCD_Config:u9\|mI2C_CLK_DIV\[0\] " "     1.866      0.152      uTh  I2C_CCD_Config:u9\|mI2C_CLK_DIV\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|mI2C_CLK_DIV[0] } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 194 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.104 " "Data Arrival Time  :     3.104" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.866 " "Data Required Time :     1.866" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.238  " "Slack              :     1.238 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318886 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.564 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.564" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CCD_PIXCLK\}\] " "-to_clock \[get_clocks \{CCD_PIXCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318889 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318889 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.564  " "Path #1: Removal slack is 1.564 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reset_Delay:u1\|oRST_2 " "From Node    : Reset_Delay:u1\|oRST_2" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : CCD_Capture:u2\|Pre_FVAL " "To Node      : CCD_Capture:u2\|Pre_FVAL" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CCD_PIXCLK " "Latch Clock  : CCD_PIXCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.734      1.734  R        clock network delay " "     1.734      1.734  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.875      0.141     uTco  Reset_Delay:u1\|oRST_2 " "     1.875      0.141     uTco  Reset_Delay:u1\|oRST_2" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_2 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 48 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.875      0.000 RR  CELL  u1\|oRST_2\|regout " "     1.875      0.000 RR  CELL  u1\|oRST_2\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_2 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 48 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.238      0.363 RR    IC  u1\|oRST_2~clkctrl\|inclk\[0\] " "     2.238      0.363 RR    IC  u1\|oRST_2~clkctrl\|inclk\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_2~clkctrl } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 48 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.238      0.000 RR  CELL  u1\|oRST_2~clkctrl\|outclk " "     2.238      0.000 RR  CELL  u1\|oRST_2~clkctrl\|outclk" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_2~clkctrl } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 48 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.074      0.836 RR    IC  u2\|Pre_FVAL\|aclr " "     3.074      0.836 RR    IC  u2\|Pre_FVAL\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|Pre_FVAL } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.519      0.445 RR  CELL  CCD_Capture:u2\|Pre_FVAL " "     3.519      0.445 RR  CELL  CCD_Capture:u2\|Pre_FVAL" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|Pre_FVAL } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.803      1.803  R        clock network delay " "     1.803      1.803  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.955      0.152      uTh  CCD_Capture:u2\|Pre_FVAL " "     1.955      0.152      uTh  CCD_Capture:u2\|Pre_FVAL" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|Pre_FVAL } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.519 " "Data Arrival Time  :     3.519" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.955 " "Data Required Time :     1.955" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.564  " "Slack              :     1.564 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318889 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318889 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.913 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.913" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318891 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318891 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 3.913  " "Path #1: Removal slack is 3.913 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr " "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.333      3.333           launch edge time " "     3.333      3.333           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.481      0.148  F        clock network delay " "     3.481      0.148  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.622      0.141     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "     3.622      0.141     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.622      0.000 RR  CELL  u7\|write_fifo2\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout " "     3.622      0.000 RR  CELL  u7\|write_fifo2\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.768      0.146 RR    IC  u7\|write_fifo2\|dcfifo_component\|auto_generated\|p0addr\|aclr " "     3.768      0.146 RR    IC  u7\|write_fifo2\|dcfifo_component\|auto_generated\|p0addr\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 70 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.213      0.445 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr " "     4.213      0.445 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 70 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.148      0.148  R        clock network delay " "     0.148      0.148  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.300      0.152      uTh  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr " "     0.300      0.152      uTh  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 70 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.213 " "Data Arrival Time  :     4.213" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.300 " "Data Required Time :     0.300" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.913  " "Slack              :     3.913 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318891 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318891 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 15.581 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 15.581" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318893 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318893 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 15.581  " "Path #1: Removal slack is 15.581 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr " "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.000     15.000           launch edge time " "    15.000     15.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.128      0.128  F        clock network delay " "    15.128      0.128  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.269      0.141     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "    15.269      0.141     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.269      0.000 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout " "    15.269      0.000 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.416      0.147 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|p0addr\|aclr " "    15.416      0.147 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|p0addr\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 70 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.861      0.445 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr " "    15.861      0.445 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 70 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.128      0.128  R        clock network delay " "     0.128      0.128  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.280      0.152      uTh  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr " "     0.280      0.152      uTh  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 70 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.861 " "Data Arrival Time  :    15.861" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.280 " "Data Required Time :     0.280" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.581  " "Slack              :    15.581 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318893 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318893 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 0.953 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 0.953" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\] " "Targets: \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318902 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318902 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318902 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318902 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 0.953  " "Path #1: slack is 0.953 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10~portb_memory_reg0 " "Node             : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10~portb_memory_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Clock            : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           iCLK_50_3 " "     0.000      0.000           iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.571      0.571 RR  CELL  iCLK_50_3\|combout " "     0.571      0.571 RR  CELL  iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.976      1.405 RR    IC  u6\|altpll_component\|pll\|inclk\[0\] " "     1.976      1.405 RR    IC  u6\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.775     -3.751 RR  CELL  u6\|altpll_component\|pll\|clk\[0\] " "    -1.775     -3.751 RR  CELL  u6\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.023      0.752 RR    IC  u6\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    -1.023      0.752 RR    IC  u6\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.023      0.000 RR  CELL  u6\|altpll_component\|_clk0~clkctrl\|outclk " "    -1.023      0.000 RR  CELL  u6\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.235      0.788 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk1 " "    -0.235      0.788 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.176      0.411 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10~portb_memory_reg0 " "     0.176      0.411 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10~portb_memory_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.333      3.333           launch edge time " "     3.333      3.333           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.333      0.000           source latency " "     3.333      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.333      0.000           iCLK_50_3 " "     3.333      0.000           iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.904      0.571 RR  CELL  iCLK_50_3\|combout " "     3.904      0.571 RR  CELL  iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.309      1.405 RR    IC  u6\|altpll_component\|pll\|inclk\[0\] " "     5.309      1.405 RR    IC  u6\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.558     -3.751 RR  CELL  u6\|altpll_component\|pll\|clk\[0\] " "     1.558     -3.751 RR  CELL  u6\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.310      0.752 FF    IC  u6\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "     2.310      0.752 FF    IC  u6\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.310      0.000 FF  CELL  u6\|altpll_component\|_clk0~clkctrl\|outclk " "     2.310      0.000 FF  CELL  u6\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.098      0.788 FF    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk1 " "     3.098      0.788 FF    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.509      0.411 FF  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10~portb_memory_reg0 " "     3.509      0.411 FF  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10~portb_memory_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.380 " "Required Width   :     2.380" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     3.333 " "Actual Width     :     3.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     0.953 " "Slack            :     0.953" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318903 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.333 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.333" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk1\}\] " "Targets: \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318904 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318904 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318904 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 3.333  " "Path #1: slack is 3.333 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : oDRAM0_CLK " "Node             : oDRAM0_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : sdram_pll:u6\|altpll:altpll_component\|_clk1 " "Clock            : sdram_pll:u6\|altpll:altpll_component\|_clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.666     -1.666           launch edge time " "    -1.666     -1.666           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.666      0.000           source latency " "    -1.666      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.666      0.000           iCLK_50_3 " "    -1.666      0.000           iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.095      0.571 RR  CELL  iCLK_50_3\|combout " "    -1.095      0.571 RR  CELL  iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.310      1.405 RR    IC  u6\|altpll_component\|pll\|inclk\[0\] " "     0.310      1.405 RR    IC  u6\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -3.441     -3.751 RR  CELL  u6\|altpll_component\|pll\|clk\[1\] " "    -3.441     -3.751 RR  CELL  u6\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.689      0.752 RR    IC  u6\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "    -2.689      0.752 RR    IC  u6\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.689      0.000 RR  CELL  u6\|altpll_component\|_clk1~clkctrl\|outclk " "    -2.689      0.000 RR  CELL  u6\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.682      1.007 RR    IC  oDRAM0_CLK\|datain " "    -1.682      1.007 RR    IC  oDRAM0_CLK\|datain" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.164      1.518 RR  CELL  oDRAM0_CLK " "    -0.164      1.518 RR  CELL  oDRAM0_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.667      1.667           launch edge time " "     1.667      1.667           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.667      0.000           source latency " "     1.667      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.667      0.000           iCLK_50_3 " "     1.667      0.000           iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.238      0.571 RR  CELL  iCLK_50_3\|combout " "     2.238      0.571 RR  CELL  iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.643      1.405 RR    IC  u6\|altpll_component\|pll\|inclk\[0\] " "     3.643      1.405 RR    IC  u6\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.108     -3.751 RR  CELL  u6\|altpll_component\|pll\|clk\[1\] " "    -0.108     -3.751 RR  CELL  u6\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.644      0.752 FF    IC  u6\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "     0.644      0.752 FF    IC  u6\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.644      0.000 FF  CELL  u6\|altpll_component\|_clk1~clkctrl\|outclk " "     0.644      0.000 FF  CELL  u6\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.651      1.007 FF    IC  oDRAM0_CLK\|datain " "     1.651      1.007 FF    IC  oDRAM0_CLK\|datain" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.169      1.518 FF  CELL  oDRAM0_CLK " "     3.169      1.518 FF  CELL  oDRAM0_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     3.333 " "Actual Width     :     3.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     3.333 " "Slack            :     3.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318905 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.889 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.889" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{oDRAM0_CLK\}\] " "Targets: \[get_clocks \{oDRAM0_CLK\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318906 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318906 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318906 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318906 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 3.889  " "Path #1: slack is 3.889 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318906 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : oDRAM0_CLK " "Node             : oDRAM0_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318906 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : oDRAM0_CLK " "Clock            : oDRAM0_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318906 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Port Rate " "Type             : Port Rate" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318906 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.777 " "Required Width   :     2.777" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318906 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     6.666 " "Actual Width     :     6.666" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318906 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     3.889 " "Slack            :     3.889" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318906 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318906 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318906 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318906 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 5.953 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 5.953" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CCD_PIXCLK\}\] " "Targets: \[get_clocks \{CCD_PIXCLK\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318911 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318911 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318911 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318911 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 5.953  " "Path #1: slack is 5.953 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0~portb_address_reg0 " "Node             : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0~portb_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CCD_PIXCLK " "Clock            : CCD_PIXCLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           GPIO_CLKIN_N1 " "     0.000      0.000           GPIO_CLKIN_N1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.571      0.571 RR  CELL  GPIO_CLKIN_N1\|combout " "     0.571      0.571 RR  CELL  GPIO_CLKIN_N1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.640      0.069 RR    IC  GPIO_CLKIN_N1~clkctrl\|inclk\[0\] " "     0.640      0.069 RR    IC  GPIO_CLKIN_N1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.640      0.000 RR  CELL  GPIO_CLKIN_N1~clkctrl\|outclk " "     0.640      0.000 RR  CELL  GPIO_CLKIN_N1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.416      0.776 RR    IC  u7\|write_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\|clk1 " "     1.416      0.776 RR    IC  u7\|write_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.847      0.431 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0~portb_address_reg0 " "     1.847      0.431 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0~portb_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      8.333           launch edge time " "     8.333      8.333           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           source latency " "     8.333      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           GPIO_CLKIN_N1 " "     8.333      0.000           GPIO_CLKIN_N1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.904      0.571 FF  CELL  GPIO_CLKIN_N1\|combout " "     8.904      0.571 FF  CELL  GPIO_CLKIN_N1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.973      0.069 FF    IC  GPIO_CLKIN_N1~clkctrl\|inclk\[0\] " "     8.973      0.069 FF    IC  GPIO_CLKIN_N1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.973      0.000 FF  CELL  GPIO_CLKIN_N1~clkctrl\|outclk " "     8.973      0.000 FF  CELL  GPIO_CLKIN_N1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.749      0.776 FF    IC  u7\|write_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\|clk1 " "     9.749      0.776 FF    IC  u7\|write_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.180      0.431 FF  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0~portb_address_reg0 " "    10.180      0.431 FF  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0~portb_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.380 " "Required Width   :     2.380" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     8.333 " "Actual Width     :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     5.953 " "Slack            :     5.953" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318912 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318912 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318912 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.000 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{iCLK_50\}\] " "Targets: \[get_clocks \{iCLK_50\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.000  " "Path #1: slack is 9.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : I2C_CCD_Config:u9\|combo_cnt\[0\] " "Node             : I2C_CCD_Config:u9\|combo_cnt\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : iCLK_50 " "Clock            : iCLK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           iCLK_50 " "     0.000      0.000           iCLK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.541      0.541 RR  CELL  iCLK_50\|combout " "     0.541      0.541 RR  CELL  iCLK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.609      0.068 RR    IC  iCLK_50~clkctrl\|inclk\[0\] " "     0.609      0.068 RR    IC  iCLK_50~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.609      0.000 RR  CELL  iCLK_50~clkctrl\|outclk " "     0.609      0.000 RR  CELL  iCLK_50~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.412      0.803 RR    IC  u9\|combo_cnt\[0\]\|clk " "     1.412      0.803 RR    IC  u9\|combo_cnt\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.734      0.322 RR  CELL  I2C_CCD_Config:u9\|combo_cnt\[0\] " "     1.734      0.322 RR  CELL  I2C_CCD_Config:u9\|combo_cnt\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           iCLK_50 " "    10.000      0.000           iCLK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.541      0.541 FF  CELL  iCLK_50\|combout " "    10.541      0.541 FF  CELL  iCLK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.609      0.068 FF    IC  iCLK_50~clkctrl\|inclk\[0\] " "    10.609      0.068 FF    IC  iCLK_50~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.609      0.000 FF  CELL  iCLK_50~clkctrl\|outclk " "    10.609      0.000 FF  CELL  iCLK_50~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.412      0.803 FF    IC  u9\|combo_cnt\[0\]\|clk " "    11.412      0.803 FF    IC  u9\|combo_cnt\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.734      0.322 FF  CELL  I2C_CCD_Config:u9\|combo_cnt\[0\] " "    11.734      0.322 FF  CELL  I2C_CCD_Config:u9\|combo_cnt\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.000 " "Required Width   :     1.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    10.000 " "Actual Width     :    10.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.000 " "Slack            :     9.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318914 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 10.000 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 10.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{iCLK_50_2\}\] " "Targets: \[get_clocks \{iCLK_50_2\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318915 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318915 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318915 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318915 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 10.000  " "Path #1: slack is 10.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318916 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : iCLK_50_2\|combout " "Node             : iCLK_50_2\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318916 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : iCLK_50_2 " "Clock            : iCLK_50_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318916 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318916 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318916 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318916 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318916 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318916 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318916 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318916 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318916 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           iCLK_50_2 " "     0.000      0.000           iCLK_50_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318916 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.561      0.561 RR  CELL  iCLK_50_2\|combout " "     0.561      0.561 RR  CELL  iCLK_50_2\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318916 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318916 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318916 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318916 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318916 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318916 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318916 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318916 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           iCLK_50_2 " "    10.000      0.000           iCLK_50_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318916 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.561      0.561 FF  CELL  iCLK_50_2\|combout " "    10.561      0.561 FF  CELL  iCLK_50_2\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318916 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318916 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318916 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    10.000 " "Actual Width     :    10.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318916 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    10.000 " "Slack            :    10.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318916 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318916 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318916 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318916 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 10.000 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 10.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{iCLK_50_3\}\] " "Targets: \[get_clocks \{iCLK_50_3\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318917 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318917 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318917 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318917 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 10.000  " "Path #1: slack is 10.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318917 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : iCLK_50_3\|combout " "Node             : iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318917 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : iCLK_50_3 " "Clock            : iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318917 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318917 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318917 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318917 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318917 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318917 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318917 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318917 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318917 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           iCLK_50_3 " "     0.000      0.000           iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318917 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.571      0.571 RR  CELL  iCLK_50_3\|combout " "     0.571      0.571 RR  CELL  iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318917 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318917 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318917 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318917 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318917 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318917 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318917 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318917 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           iCLK_50_3 " "    10.000      0.000           iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318917 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.571      0.571 FF  CELL  iCLK_50_3\|combout " "    10.571      0.571 FF  CELL  iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318917 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318917 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318917 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    10.000 " "Actual Width     :    10.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318917 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    10.000 " "Slack            :    10.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318917 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318917 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318917 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318917 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.873 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.873" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\] " "Targets: \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318920 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318920 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318920 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318920 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.873  " "Path #1: slack is 12.873 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\] " "Node             : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Clock            : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           iCLK_50_2 " "     0.000      0.000           iCLK_50_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.561      0.561 RR  CELL  iCLK_50_2\|combout " "     0.561      0.561 RR  CELL  iCLK_50_2\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.964      1.403 RR    IC  u5\|altpll_component\|pll\|inclk\[0\] " "     1.964      1.403 RR    IC  u5\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.787     -3.751 RR  CELL  u5\|altpll_component\|pll\|clk\[0\] " "    -1.787     -3.751 RR  CELL  u5\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.040      0.747 RR    IC  u5\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    -1.040      0.747 RR    IC  u5\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.040      0.000 RR  CELL  u5\|altpll_component\|_clk0~clkctrl\|outclk " "    -1.040      0.000 RR  CELL  u5\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.248      0.792 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk0 " "    -0.248      0.792 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.161      0.409 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\] " "     0.161      0.409 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.000     15.000           launch edge time " "    15.000     15.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.000      0.000           source latency " "    15.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.000      0.000           iCLK_50_2 " "    15.000      0.000           iCLK_50_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.561      0.561 RR  CELL  iCLK_50_2\|combout " "    15.561      0.561 RR  CELL  iCLK_50_2\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.964      1.403 RR    IC  u5\|altpll_component\|pll\|inclk\[0\] " "    16.964      1.403 RR    IC  u5\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.213     -3.751 RR  CELL  u5\|altpll_component\|pll\|clk\[0\] " "    13.213     -3.751 RR  CELL  u5\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.960      0.747 FF    IC  u5\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    13.960      0.747 FF    IC  u5\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.960      0.000 FF  CELL  u5\|altpll_component\|_clk0~clkctrl\|outclk " "    13.960      0.000 FF  CELL  u5\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.752      0.792 FF    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk0 " "    14.752      0.792 FF    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.161      0.409 FF  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\] " "    15.161      0.409 FF  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.127 " "Required Width   :     2.127" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    15.000 " "Actual Width     :    15.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.873 " "Slack            :    12.873" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318921 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.223 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.223" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CCD_MCLK\}\] " "Targets: \[get_clocks \{CCD_MCLK\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318922 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318922 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318922 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318922 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 37.223  " "Path #1: slack is 37.223 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318922 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : GPIO_CLKOUT_N1 " "Node             : GPIO_CLKOUT_N1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318922 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CCD_MCLK " "Clock            : CCD_MCLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318922 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Port Rate " "Type             : Port Rate" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318922 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.777 " "Required Width   :     2.777" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318922 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    40.000 " "Actual Width     :    40.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318922 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    37.223 " "Slack            :    37.223" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318922 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318922 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318922 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994318922 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1463994318992 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1463994318994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "492 " "Peak virtual memory: 492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463994319225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 23 19:05:19 2016 " "Processing ended: Mon May 23 19:05:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463994319225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463994319225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463994319225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463994319225 ""}
