#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Nov 21 15:10:32 2024
# Process ID: 2868
# Current directory: H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_VHDL_CORE_With_Interrupt/AES_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11312 H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\SOC_VHDL_CORE_With_Interrupt\AES_Project\AES_Project.xpr
# Log file: H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_VHDL_CORE_With_Interrupt/AES_Project/vivado.log
# Journal file: H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_VHDL_CORE_With_Interrupt/AES_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_VHDL_CORE_With_Interrupt/AES_Project/AES_Project.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_VHDL_CORE_With_Interrupt/AES_Project'
INFO: [Project 1-313] Project file moved from 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/AES_Project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_VHDL_CORE_With_Interrupt/ip_repo/AES_External_Verilog_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_VHDL_CORE_With_Interrupt/ip_repo/AES_External_Verilog_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_VHDL_CORE_With_Interrupt/ip_repo/AES_External_Verilog_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_VHDL_CORE_With_Interrupt/ip_repo/AES_External_Verilog_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_VHDL_CORE_With_Interrupt/ip_repo/AES_External_Verilog_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_VHDL_CORE_With_Interrupt/ip_repo/AES_Custom_VHDL_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'system_design_processing_system7_0_0' generated file not found 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_VHDL_CORE_With_Interrupt/AES_Project/AES_Project.srcs/sources_1/bd/system_design/ip/system_design_processing_system7_0_0/hdl/verilog/system_design_processing_system7_0_0.hwdef'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_design_processing_system7_0_0' generated file not found 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_VHDL_CORE_With_Interrupt/AES_Project/AES_Project.srcs/sources_1/bd/system_design/ip/system_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_design_processing_system7_0_0' generated file not found 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_VHDL_CORE_With_Interrupt/AES_Project/AES_Project.srcs/sources_1/bd/system_design/ip/system_design_processing_system7_0_0/system_design_processing_system7_0_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1023.707 ; gain = 231.168
update_compile_order -fileset sources_1
open_bd_design {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_VHDL_CORE_With_Interrupt/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- inpg.fr:user:AES_Custom_VHDL:1.0 - AES_Custom_VHDL_0
Successfully read diagram <system_design> from BD file <H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_VHDL_CORE_With_Interrupt/AES_Project/AES_Project.srcs/sources_1/bd/system_design/system_design.bd>
ipx::edit_ip_in_project -upgrade true -name AES_Custom_VHDL_v1_0_project -directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_VHDL_CORE_With_Interrupt/AES_Project/AES_Project.tmp/AES_Custom_VHDL_v1_0_project h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_VHDL_CORE_With_Interrupt/ip_repo/AES_Custom_VHDL_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'h:/soc_project/soc_aes_projet/soc_aes_project/soc_vhdl_core_with_interrupt/aes_project/aes_project.tmp/aes_custom_vhdl_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_VHDL_CORE_With_Interrupt/ip_repo/AES_External_Verilog_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_VHDL_CORE_With_Interrupt/ip_repo/AES_External_Verilog_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_VHDL_CORE_With_Interrupt/ip_repo/AES_External_Verilog_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_VHDL_CORE_With_Interrupt/ip_repo/AES_External_Verilog_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_VHDL_CORE_With_Interrupt/ip_repo/AES_External_Verilog_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_VHDL_CORE_With_Interrupt/ip_repo/AES_Custom_VHDL_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1214.500 ; gain = 31.473
update_compile_order -fileset sources_1
