SCIF0:
  SCSMR:
    CKS:
      DIVIDE_BY_1: [0, "P1ϕ"]
      DIVIDE_BY_4: [1, "P1ϕ/4"]
      DIVIDE_BY_16: [2, "P1ϕ/16"]
      DIVIDE_BY_64: [3, "P1ϕ/64"]

  SCBRR:
    D: [0x00, 0xff]

  SCSCR:
    CKE:
      INTERNAL_SCK_IN: [0, "Asynchronous mode: Internal clock, SCK pin used for input (input signal is ignored). Clock synchronous mode: Internal clock, SCK pin used for synchronous clock output"]
      INTERNAL_SCK_OUT: [1, "Internal clock, SCK pin used for synchronous clock output"]
      EXTERNAL_SCK_IN: [2, "External clock, SCK pin used for synchronous clock input"]

  SCFTDR:
    D: [0x00, 0xff]

  SCFCR:
    RSTRG:
      _15: [0, "15 bytes"]
      _1: [1,"1 byte"]
      _4: [2,"4 bytes"]
      _6: [3,"6 bytes"]
      _8: [4,"8 bytes"]
      _10: [5, "10 bytes"]
      _12: [6, "12 bytes"]
      _14: [7, "14 bytes"]
    TTRG:
      _8: [0, "8 bytes"]
      _4: [1, "4 bytes"]
      _2: [2, "2 bytes"]
      _0: [3, "0 bytes"]
