#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Dec  2 12:47:10 2023
# Process ID: 21032
# Current directory: C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20732 C:\Users\marco\OneDrive\Desktop\Projects\Progetti Vivado\NECST\Merge_SortG\Merge_SortG\Merge_SortG.xpr
# Log file: C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/vivado.log
# Journal file: C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG\vivado.jou
# Running On: PC-di-Marco, OS: Windows, CPU Frequency: 2808 MHz, CPU Physical cores: 4, Host memory: 8469 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 1449.996 ; gain = 358.828
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: Merge_SortG
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2405.094 ; gain = 394.402
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Merge_SortG' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:14]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:130]
INFO: [Synth 8-638] synthesizing module 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Rgstr' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:15]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:141]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:141]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:141]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:141]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:141]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:141]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:141]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'WAIT_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:157]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'WAIT_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:157]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'WAIT_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:157]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'WAIT_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:157]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'WAIT_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:157]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'WAIT_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:157]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'WAIT_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:157]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'WAIT_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:157]
INFO: [Synth 8-637] synthesizing blackbox instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:172]
INFO: [Synth 8-637] synthesizing blackbox instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:172]
INFO: [Synth 8-637] synthesizing blackbox instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:172]
INFO: [Synth 8-637] synthesizing blackbox instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'Merge_SortG' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2528.203 ; gain = 517.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2528.203 ; gain = 517.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2528.203 ; gain = 517.512
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 2528.203 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2598.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 2676.477 ; gain = 665.785
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 2676.477 ; gain = 1199.754
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2759.121 ; gain = 68.574
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Merge_SortG' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:14]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Rgstr' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:15]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:68]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:68]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:68]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'WAIT_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:84]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'WAIT_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:84]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'WAIT_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:84]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'WAIT_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:84]
INFO: [Synth 8-637] synthesizing blackbox instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-637] synthesizing blackbox instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
ERROR: [Synth 8-11324] array index 4 out of range [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:131]
ERROR: [Synth 8-11324] array index 6 out of range [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:131]
WARNING: [Synth 8-614] signal 'register_1_sort_out' is read in the process but is not in the sensitivity list [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:115]
ERROR: [Synth 8-285] failed synthesizing module 'Merge_SortG' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2845.926 ; gain = 155.379
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2846.012 ; gain = 155.465
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2846.012 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Merge_SortG' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:14]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Rgstr' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:15]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:68]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:68]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:68]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'WAIT_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:84]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'WAIT_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:84]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'WAIT_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:84]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'WAIT_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:84]
INFO: [Synth 8-637] synthesizing blackbox instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-637] synthesizing blackbox instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'Merge_SortG' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2857.238 ; gain = 11.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2881.109 ; gain = 35.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2881.109 ; gain = 35.098
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2895.898 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2895.898 ; gain = 49.887
file mkdir C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sim_1/new
file mkdir C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sim_1/new
file mkdir C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sim_1/new
file mkdir C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sim_1/new
file mkdir C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sim_1/new
file mkdir {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sim_1/new}
close [ open {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sim_1/new/top_sim.vhd} w ]
add_files -fileset sim_1 {{C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sim_1/new/top_sim.vhd}}
set_property top top_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Rgstr'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Merge_SortG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sim_1/new/top_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_sim'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2895.898 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'merge_1' remains a black box since it has no binding entity [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Rgstr [rgstr_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_SortG [merge_sortg_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2895.898 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2895.898 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2895.898 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sim_1/new/top_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_sim'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'merge_1' remains a black box since it has no binding entity [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Rgstr [rgstr_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_SortG [merge_sortg_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3457.062 ; gain = 0.000
save_wave_config {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}}
set_property xsim.view {{C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'merge_1' remains a black box since it has no binding entity [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {{C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3457.062 ; gain = 0.000
save_wave_config {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sim_1/new/top_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_sim'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'merge_1' remains a black box since it has no binding entity [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Rgstr [rgstr_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_SortG [merge_sortg_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {{C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 3457.062 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Merge_SortG'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'merge_1' remains a black box since it has no binding entity [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Rgstr [rgstr_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_SortG [merge_sortg_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {{C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 3457.062 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sim_1/new/top_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_sim'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'merge_1' remains a black box since it has no binding entity [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Rgstr [rgstr_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_SortG [merge_sortg_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {{C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 3457.062 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sim_1/new/top_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_sim'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'merge_1' remains a black box since it has no binding entity [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Rgstr [rgstr_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_SortG [merge_sortg_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {{C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 3457.062 ; gain = 0.000
close [ open {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd} w ]
add_files {{C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd}}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Merge_1'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Rgstr [rgstr_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_1 [merge_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_SortG [merge_sortg_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {{C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 3457.062 ; gain = 0.000
save_wave_config {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}
save_wave_config {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}
save_wave_config {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {{C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3964.629 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3993.891 ; gain = 28.027
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Merge_SortG' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:14]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Rgstr' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:15]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:68]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:68]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:68]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-638] synthesizing module 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:25]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Merge_1' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:25]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'Merge_SortG' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3993.891 ; gain = 28.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3993.891 ; gain = 28.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3993.891 ; gain = 28.027
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 3993.891 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 3993.891 ; gain = 28.027
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3993.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Merge_SortG' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:14]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Rgstr' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:15]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:68]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:68]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:68]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-638] synthesizing module 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:25]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Merge_1' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:25]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'Merge_SortG' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3993.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3993.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3993.891 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 3993.891 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 3993.891 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Merge_SortG'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Rgstr [rgstr_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_1 [merge_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_SortG [merge_sortg_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {{C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3993.891 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Merge_1'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Rgstr [rgstr_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_1 [merge_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_SortG [merge_sortg_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {{C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 3993.891 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Merge_SortG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Merge_1'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Rgstr [rgstr_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_1 [merge_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_SortG [merge_sortg_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {{C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 3993.891 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sim_1/new/top_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_sim'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Rgstr [rgstr_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_1 [merge_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_SortG [merge_sortg_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {{C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 3993.891 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Merge_SortG'
ERROR: [VRFC 10-4982] syntax error near ')' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:11]
ERROR: [VRFC 10-2989] 'signal_register_my_type' is not declared [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:17]
ERROR: [VRFC 10-2989] 'signal_register_my_type' is not declared [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:18]
ERROR: [VRFC 10-4982] syntax error near 'component' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:22]
ERROR: [VRFC 10-2935] 'reset' is already declared in this region [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:25]
ERROR: [VRFC 10-4982] syntax error near 'component' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:29]
ERROR: [VRFC 10-2989] 'rgstr' is not declared [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:57]
ERROR: [VRFC 10-2989] 'rgstr' is not declared [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:68]
ERROR: [VRFC 10-8533] generate statements are not allowed inside an entity declaration statement [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:55]
ERROR: [VRFC 10-2989] 'merge_1' is not declared [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
ERROR: [VRFC 10-8533] generate statements are not allowed inside an entity declaration statement [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:97]
ERROR: [VRFC 10-2989] 'register_4by4_sort_out' is not declared [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:119]
ERROR: [VRFC 10-2989] 'register_4by4_sort_out' is not declared [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:127]
ERROR: [VRFC 10-2989] 'register_4by4_sort_out' is not declared [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:130]
ERROR: [VRFC 10-2989] 'register_4by4_sort_out' is not declared [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:133]
ERROR: [VRFC 10-2989] 'register_1_sort_out' is not declared [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:132]
ERROR: [VRFC 10-2989] 'register_4by4_sort_out' is not declared [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:136]
ERROR: [VRFC 10-2989] 'register_1_sort_out' is not declared [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:135]
ERROR: [VRFC 10-9165] mismatch on label; expected 'merge_sortg' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:151]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3993.891 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2716] syntax error near ')' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:11]
ERROR: [Synth 8-36] 'signal_register_my_type' is not declared [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:17]
ERROR: [Synth 8-36] 'signal_register_my_type' is not declared [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:18]
ERROR: [Synth 8-2716] syntax error near 'component' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:22]
ERROR: [Synth 8-8892] 'reset' is already declared in this region [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:25]
ERROR: [Synth 8-2716] syntax error near 'component' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:29]
ERROR: [Synth 8-10288] generate statements are not allowed inside an entity declaration statement [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:78]
ERROR: [Synth 8-10288] generate statements are not allowed inside an entity declaration statement [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:111]
ERROR: [Synth 8-36] 'register_4by4_sort_out' is not declared [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:119]
ERROR: [Synth 8-36] 'register_4by4_sort_out' is not declared [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:127]
ERROR: [Synth 8-36] 'register_4by4_sort_out' is not declared [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:130]
ERROR: [Synth 8-36] 'register_4by4_sort_out' is not declared [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:133]
ERROR: [Synth 8-36] 'register_1_sort_out' is not declared [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:132]
ERROR: [Synth 8-36] 'register_4by4_sort_out' is not declared [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:136]
ERROR: [Synth 8-36] 'register_1_sort_out' is not declared [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:135]
ERROR: [Synth 8-10949] mismatch on label; expected 'merge_sortg' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:151]
INFO: [Synth 8-11252] unit 'merge_sortg' is ignored due to previous errors [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:151]
INFO: [Synth 8-10443] VHDL file 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd' is ignored due to errors
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3993.891 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3993.891 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3993.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Merge_SortG' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:14]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Rgstr' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:15]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:68]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:68]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:68]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-638] synthesizing module 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'Merge_1' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:25]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'Merge_SortG' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:14]
WARNING: [Synth 8-6014] Unused sequential element register_4by4_sort_out_reg[3] was removed.  [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:119]
WARNING: [Synth 8-6014] Unused sequential element register_4by4_sort_out_reg[2] was removed.  [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:119]
WARNING: [Synth 8-6014] Unused sequential element register_4by4_sort_out_reg[1] was removed.  [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:119]
WARNING: [Synth 8-6014] Unused sequential element register_4by4_sort_out_reg[0] was removed.  [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:119]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3993.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3993.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3993.891 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 3993.891 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3993.891 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Merge_SortG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sim_1/new/top_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_sim'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Rgstr [rgstr_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_1 [merge_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_SortG [merge_sortg_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {{C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 3993.891 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3993.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Merge_SortG' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:14]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Rgstr' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:15]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:68]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:68]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:68]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-638] synthesizing module 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'Merge_1' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:25]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'Merge_SortG' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:14]
WARNING: [Synth 8-6014] Unused sequential element register_4by4_sort_out_reg[3] was removed.  [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:119]
WARNING: [Synth 8-6014] Unused sequential element register_4by4_sort_out_reg[2] was removed.  [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:119]
WARNING: [Synth 8-6014] Unused sequential element register_4by4_sort_out_reg[1] was removed.  [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:119]
WARNING: [Synth 8-6014] Unused sequential element register_4by4_sort_out_reg[0] was removed.  [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:119]
WARNING: [Synth 8-7129] Port clk_wait in module Merge_SortG is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3993.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3993.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3993.891 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3993.891 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3993.891 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Merge_SortG'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Rgstr [rgstr_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_1 [merge_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_SortG [merge_sortg_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {{C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 3993.891 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3993.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Merge_SortG' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:14]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Rgstr' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:15]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:68]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:68]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:68]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-638] synthesizing module 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'Merge_1' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:25]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg4by4' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:145]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg4by4' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:145]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg4by4' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:145]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg4by4' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'Merge_SortG' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:14]
WARNING: [Synth 8-7129] Port clk_wait in module Merge_SortG is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3993.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3993.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3993.891 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 3993.891 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 3993.891 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Merge_SortG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sim_1/new/top_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_sim'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Rgstr [rgstr_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_1 [merge_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_SortG [merge_sortg_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3993.891 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {{C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 3993.891 ; gain = 0.000
save_wave_config {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}
open_project -read_only {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/Triennale_DESD/ShiftRegisterSIPO/ShiftRegisterSIPO.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/Triennale_DESD/ShiftRegisterSIPO'
INFO: [Project 1-313] Project file moved from 'C:/Users/marco/OneDrive/Desktop/Progetti Vivado/ShiftRegisterSIPO' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-229] Project 'ShiftRegisterSIPO.xpr' is read-only and therefore could not be upgraded for this version of Vivado.  Use 'File | Save Project As...' if you wish to save an upgraded copy.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
update_compile_order -fileset sources_1
current_project Merge_SortG
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Rgstr'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Merge_SortG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Merge_1'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-923] index value <4> is out of range [3:0] of array <register_multi_out> [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:79]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top_sim in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 4116.891 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 4116.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Merge_SortG' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:18]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:61]
INFO: [Synth 8-638] synthesizing module 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Rgstr' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:18]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:72]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:72]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:72]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:72]
ERROR: [Synth 8-11324] array index 4 out of range [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:79]
ERROR: [Synth 8-285] failed synthesizing module 'Merge_SortG' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 4116.891 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 4116.891 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 4116.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Merge_SortG' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:18]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:61]
INFO: [Synth 8-638] synthesizing module 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Rgstr' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:18]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:72]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:72]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:72]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-638] synthesizing module 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Merge_1' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:28]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg4by4' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:149]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg4by4' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:149]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg4by4' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:149]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg4by4' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:149]
INFO: [Synth 8-256] done synthesizing module 'Merge_SortG' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:18]
WARNING: [Synth 8-7129] Port clk_wait in module Merge_SortG is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 4116.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 4116.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 4116.891 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 4116.891 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 4116.891 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Merge_SortG'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Rgstr [rgstr_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_1 [merge_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_SortG [merge_sortg_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 4116.891 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {{C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 4116.891 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Merge_SortG'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Rgstr [rgstr_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_1 [merge_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_SortG [merge_sortg_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {{C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 4116.891 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Merge_SortG'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Rgstr [rgstr_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_1 [merge_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_SortG [merge_sortg_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4116.891 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {{C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 4116.891 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Merge_SortG'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Rgstr [rgstr_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_1 [merge_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_SortG [merge_sortg_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {{C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}
WARNING: Simulation object /top_sim/Merge/register_1_sort_out was not found in the design.
WARNING: Simulation object /top_sim/Merge/register_4by4_sort_out was not found in the design.
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 4116.891 ; gain = 0.000
save_wave_config {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 4116.891 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Merge_SortG'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Rgstr [rgstr_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_1 [merge_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_SortG [merge_sortg_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {{C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 4116.891 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Merge_SortG'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Rgstr [rgstr_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_1 [merge_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_SortG [merge_sortg_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 4116.891 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {{C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 4116.891 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4116.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Merge_SortG' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:18]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:85]
INFO: [Synth 8-638] synthesizing module 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Rgstr' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:18]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:96]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:96]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:96]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:127]
INFO: [Synth 8-638] synthesizing module 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Merge_1' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:28]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:127]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg4by4' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:175]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg4by4' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:175]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg4by4' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:175]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg4by4' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'Merge_SortG' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:18]
WARNING: [Synth 8-7129] Port clk_wait in module Merge_SortG is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 4116.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 4116.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 4116.891 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 4116.891 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 4116.891 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4116.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Merge_SortG' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:18]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:86]
INFO: [Synth 8-638] synthesizing module 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Rgstr' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:18]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:97]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:97]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:97]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:128]
INFO: [Synth 8-638] synthesizing module 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Merge_1' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:28]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:128]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg4by4' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:161]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg4by4' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:161]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg4by4' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:161]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg4by4' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'Merge_SortG' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:18]
WARNING: [Synth 8-7129] Port clk_wait in module Merge_SortG is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 4116.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 4116.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 4116.891 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 4116.891 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 4116.891 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Merge_SortG'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Rgstr [rgstr_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_1 [merge_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_SortG [merge_sortg_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {{C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 4116.891 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 4116.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Merge_SortG' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:18]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:88]
INFO: [Synth 8-638] synthesizing module 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Rgstr' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:18]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:130]
INFO: [Synth 8-638] synthesizing module 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Merge_1' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:28]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:130]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:130]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:130]
ERROR: [Synth 8-11324] array index 8 out of range [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:47]
ERROR: [Synth 8-11324] array index 10 out of range [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:47]
ERROR: [Synth 8-285] failed synthesizing module 'Merge_SortG' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 4116.891 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 4116.891 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4116.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Merge_SortG' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:18]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:88]
INFO: [Synth 8-638] synthesizing module 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Rgstr' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:18]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:130]
INFO: [Synth 8-638] synthesizing module 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Merge_1' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:28]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:130]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:130]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:130]
ERROR: [Synth 8-11324] array index 8 out of range [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:47]
ERROR: [Synth 8-11324] array index 10 out of range [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:47]
ERROR: [Synth 8-285] failed synthesizing module 'Merge_SortG' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4116.891 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 4116.891 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4116.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Merge_SortG' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:18]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:88]
INFO: [Synth 8-638] synthesizing module 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Rgstr' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:18]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:130]
INFO: [Synth 8-638] synthesizing module 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Merge_1' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:28]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:130]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:130]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:130]
ERROR: [Synth 8-11324] array index 8 out of range [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:47]
ERROR: [Synth 8-11324] array index 10 out of range [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:47]
ERROR: [Synth 8-285] failed synthesizing module 'Merge_SortG' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4116.891 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 4116.891 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 4116.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Merge_SortG' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:18]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:88]
INFO: [Synth 8-638] synthesizing module 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Rgstr' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:18]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:130]
INFO: [Synth 8-638] synthesizing module 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Merge_1' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:28]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:130]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:130]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:130]
ERROR: [Synth 8-11324] array index 8 out of range [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:47]
ERROR: [Synth 8-11324] array index 10 out of range [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:47]
ERROR: [Synth 8-285] failed synthesizing module 'Merge_SortG' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4116.891 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 4116.891 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 4116.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Merge_SortG' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:18]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:88]
INFO: [Synth 8-638] synthesizing module 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Rgstr' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:18]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:130]
INFO: [Synth 8-638] synthesizing module 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Merge_1' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:28]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:130]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg4by4' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:163]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg4by4' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:163]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg4by4' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:163]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg4by4' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'Merge_SortG' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:18]
WARNING: [Synth 8-7129] Port clk_wait in module Merge_SortG is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 4116.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 4116.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 4116.891 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 4116.891 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 4116.891 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Merge_SortG'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Rgstr [rgstr_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_1 [merge_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_SortG [merge_sortg_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4116.891 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {{C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}
WARNING: Simulation object /top_sim/Merge/reg_stage2 was not found in the design.
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 4116.891 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4116.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Merge_SortG' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:18]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:88]
INFO: [Synth 8-638] synthesizing module 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Rgstr' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:18]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:130]
INFO: [Synth 8-638] synthesizing module 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Merge_1' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:28]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:130]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:130]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:130]
ERROR: [Synth 8-11324] array index 8 out of range [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:47]
ERROR: [Synth 8-11324] array index 10 out of range [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:47]
ERROR: [Synth 8-285] failed synthesizing module 'Merge_SortG' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 4116.891 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4116.891 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4116.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Merge_SortG' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:18]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:88]
INFO: [Synth 8-638] synthesizing module 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Rgstr' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:18]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:130]
INFO: [Synth 8-638] synthesizing module 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Merge_1' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:28]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:130]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:130]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:130]
ERROR: [Synth 8-11324] array index 8 out of range [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:47]
ERROR: [Synth 8-11324] array index 10 out of range [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:47]
ERROR: [Synth 8-285] failed synthesizing module 'Merge_SortG' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4116.891 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4116.891 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4116.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Merge_SortG' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:18]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:88]
INFO: [Synth 8-638] synthesizing module 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Rgstr' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:18]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:130]
INFO: [Synth 8-638] synthesizing module 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Merge_1' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:28]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:130]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:130]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:130]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg4by4' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:163]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg4by4' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:163]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg4by4' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:163]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg4by4' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:163]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg4by4' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:163]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg4by4' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:163]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg4by4' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:163]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg4by4' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:163]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg8by8' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:192]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg8by8' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:192]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg8by8' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:192]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg8by8' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:192]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg8by8' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:192]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg8by8' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:192]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg8by8' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:192]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg8by8' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'Merge_SortG' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:18]
WARNING: [Synth 8-7129] Port clk_wait in module Merge_SortG is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 4116.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 4116.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 4116.891 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 4116.891 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 4116.891 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Merge_SortG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sim_1/new/top_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_sim'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4116.891 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Rgstr [rgstr_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_1 [merge_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_SortG [merge_sortg_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 4116.891 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {{C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}
WARNING: Simulation object /top_sim/Merge/reg_stage2 was not found in the design.
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4116.891 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 4116.891 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4785.738 ; gain = 668.848
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 4793.734 ; gain = 676.844
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4921.566 ; gain = 17.840
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Merge_SortG' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:18]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:88]
INFO: [Synth 8-638] synthesizing module 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Rgstr' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:18]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:99]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:130]
INFO: [Synth 8-638] synthesizing module 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Merge_1' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:28]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:130]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:130]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:130]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg4by4' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:165]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg4by4' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:165]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg4by4' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:165]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg4by4' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:165]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg4by4' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:165]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg4by4' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:165]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg4by4' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:165]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg4by4' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:165]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg8by8' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:194]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg8by8' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:194]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg8by8' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:194]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg8by8' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:194]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg8by8' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:194]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg8by8' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:194]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg8by8' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:194]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'Reg8by8' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'Merge_SortG' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:18]
WARNING: [Synth 8-7129] Port clk_wait in module Merge_SortG is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 4921.566 ; gain = 17.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 4942.137 ; gain = 38.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 4942.137 ; gain = 38.410
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 4956.516 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 4956.516 ; gain = 52.867
save_wave_config {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Merge_SortG'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Rgstr [rgstr_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_1 [merge_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_SortG [merge_sortg_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {{C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4956.516 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 4956.516 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Merge_SortG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sim_1/new/top_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_sim'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4956.516 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Rgstr [rgstr_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_1 [merge_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_SortG [merge_sortg_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 4956.516 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {{C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 8 out of bound 7 downto 0
Time: 2 ps  Iteration: 0  Process: /top_sim/Merge/line__149
  File: C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd

HDL Line: C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:171
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4956.516 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 4956.516 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sim_1/new/top_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_sim'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Rgstr [rgstr_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_1 [merge_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_SortG [merge_sortg_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {{C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 8 out of bound 7 downto 0
Time: 10 ns  Iteration: 0  Process: /top_sim/Merge/line__149
  File: C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd

HDL Line: C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:171
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4956.516 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 4956.516 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sim_1/new/top_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_sim'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Rgstr [rgstr_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_1 [merge_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Merge_SortG [merge_sortg_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4956.516 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {{C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/top_sim_behav.wcfg}
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 8 out of bound 7 downto 0
Time: 10 ns  Iteration: 0  Process: /top_sim/Merge/line__149
  File: C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd

HDL Line: C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:171
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4956.516 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 4956.516 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Merge_SortG'
ERROR: [VRFC 10-2989] 'reg_steg16_out' is not declared [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:172]
ERROR: [VRFC 10-275] actual  of formal array_in must be a signal [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:172]
ERROR: [VRFC 10-2989] 'reg_steg128_out' is not declared [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:175]
ERROR: [VRFC 10-275] actual  of formal array_in must be a signal [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:175]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:18]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4956.516 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-36] 'reg_steg16_out' is not declared [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:172]
ERROR: [Synth 8-1560] actual  of formal array_in must be a signal [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:172]
INFO: [Synth 8-11252] unit 'behavioral' is ignored due to previous errors [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:290]
INFO: [Synth 8-10443] VHDL file 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd' is ignored due to errors
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 4956.516 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 4956.516 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 4956.516 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Merge_SortG' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:18]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:92]
INFO: [Synth 8-638] synthesizing module 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Rgstr' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:18]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:134]
INFO: [Synth 8-638] synthesizing module 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Merge_1' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:28]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:134]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:134]
INFO: [Synth 8-3491] module 'Merge_1' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:13' bound to instance 'level1_1' of component 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:134]
ERROR: [Synth 8-11324] array index 8 out of range [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:51]
ERROR: [Synth 8-285] failed synthesizing module 'Merge_SortG' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 4956.516 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 4956.516 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4956.516 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Merge_SortG' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:18]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:92]
INFO: [Synth 8-638] synthesizing module 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Rgstr' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:18]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Synth 8-3491] module 'Rgstr' declared at 'C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Rgstr.vhd:6' bound to instance 'SIPO_REG' of component 'Rgstr' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_SortG.vhd:103]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'Merge_1' [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Merge_1' (0#1) [C:/Users/marco/OneDrive/Desktop/Projects/Progetti Vivado/NECST/Merge_SortG/Merge_SortG/Merge_SortG.srcs/sources_1/new/Merge_1.vhd:28]
