[15:23:52.355] <TB0>     INFO: *** Welcome to pxar ***
[15:23:52.355] <TB0>     INFO: *** Today: 2016/06/23
[15:23:52.361] <TB0>     INFO: *** Version: b2a7-dirty
[15:23:52.361] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters_C15.dat
[15:23:52.362] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:23:52.362] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//defaultMaskFile.dat
[15:23:52.362] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//trimParameters_C15.dat
[15:23:52.436] <TB0>     INFO:         clk: 4
[15:23:52.436] <TB0>     INFO:         ctr: 4
[15:23:52.436] <TB0>     INFO:         sda: 19
[15:23:52.436] <TB0>     INFO:         tin: 9
[15:23:52.436] <TB0>     INFO:         level: 15
[15:23:52.436] <TB0>     INFO:         triggerdelay: 0
[15:23:52.436] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[15:23:52.436] <TB0>     INFO: Log level: DEBUG
[15:23:52.444] <TB0>     INFO: Found DTB DTB_WWXGRB
[15:23:52.455] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[15:23:52.458] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[15:23:52.460] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[15:23:54.013] <TB0>     INFO: DUT info: 
[15:23:54.013] <TB0>     INFO: The DUT currently contains the following objects:
[15:23:54.013] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[15:23:54.013] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[15:23:54.013] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[15:23:54.013] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[15:23:54.013] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[15:23:54.013] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[15:23:54.013] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[15:23:54.013] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[15:23:54.013] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[15:23:54.013] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[15:23:54.013] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[15:23:54.013] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[15:23:54.013] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[15:23:54.013] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[15:23:54.013] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[15:23:54.013] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[15:23:54.013] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[15:23:54.013] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[15:23:54.013] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[15:23:54.013] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[15:23:54.013] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[15:23:54.013] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:23:54.014] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[15:23:54.015] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:23:54.016] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:23:54.018] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31784960
[15:23:54.018] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x14fb8d0
[15:23:54.018] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x12d0770
[15:23:54.018] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f8c8dd94010
[15:23:54.018] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f8c93fff510
[15:23:54.018] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31850496 fPxarMemory = 0x7f8c8dd94010
[15:23:54.019] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 378.6mA
[15:23:54.020] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 470.3mA
[15:23:54.020] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.0 C
[15:23:54.020] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[15:23:54.420] <TB0>     INFO: enter 'restricted' command line mode
[15:23:54.420] <TB0>     INFO: enter test to run
[15:23:54.420] <TB0>     INFO:   test: FPIXTest no parameter change
[15:23:54.420] <TB0>     INFO:   running: fpixtest
[15:23:54.420] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[15:23:54.423] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[15:23:54.423] <TB0>     INFO: ######################################################################
[15:23:54.423] <TB0>     INFO: PixTestFPIXTest::doTest()
[15:23:54.423] <TB0>     INFO: ######################################################################
[15:23:54.427] <TB0>     INFO: ######################################################################
[15:23:54.427] <TB0>     INFO: PixTestPretest::doTest()
[15:23:54.427] <TB0>     INFO: ######################################################################
[15:23:54.430] <TB0>     INFO:    ----------------------------------------------------------------------
[15:23:54.430] <TB0>     INFO:    PixTestPretest::programROC() 
[15:23:54.430] <TB0>     INFO:    ----------------------------------------------------------------------
[15:24:12.447] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[15:24:12.447] <TB0>     INFO: IA differences per ROC:  18.5 16.9 17.7 19.3 20.1 19.3 18.5 20.1 19.3 16.9 20.1 21.7 20.9 18.5 18.5 18.5
[15:24:12.516] <TB0>     INFO:    ----------------------------------------------------------------------
[15:24:12.516] <TB0>     INFO:    PixTestPretest::checkIdig() 
[15:24:12.516] <TB0>     INFO:    ----------------------------------------------------------------------
[15:24:13.769] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.7 mA
[15:24:14.271] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.5 mA
[15:24:14.773] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.5 mA
[15:24:15.274] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.7 mA
[15:24:15.776] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.5 mA
[15:24:16.278] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.7 mA
[15:24:16.780] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.5 mA
[15:24:17.281] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.5 mA
[15:24:17.783] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 0.8 mA
[15:24:18.285] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.5 mA
[15:24:18.786] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.7 mA
[15:24:19.288] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.7 mA
[15:24:19.790] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.5 mA
[15:24:20.291] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.5 mA
[15:24:20.793] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.7 mA
[15:24:21.295] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.5 mA
[15:24:21.548] <TB0>     INFO: Idig [mA/ROC]: 1.7 2.5 2.5 1.7 2.5 1.7 2.5 2.5 0.8 2.5 1.7 1.7 2.5 2.5 1.7 2.5 
[15:24:21.548] <TB0>     INFO: Test took 9035 ms.
[15:24:21.548] <TB0>     INFO: PixTestPretest::checkIdig() done.
[15:24:21.580] <TB0>     INFO:    ----------------------------------------------------------------------
[15:24:21.580] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[15:24:21.580] <TB0>     INFO:    ----------------------------------------------------------------------
[15:24:21.682] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 69.2812 mA
[15:24:21.783] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.9188 mA
[15:24:21.885] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 21.5188 mA
[15:24:21.985] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  93 Ia 24.7188 mA
[15:24:22.086] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  90 Ia 23.9188 mA
[15:24:22.187] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 22.3188 mA
[15:24:22.289] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  88 Ia 24.7188 mA
[15:24:22.390] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  85 Ia 24.7188 mA
[15:24:22.491] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  82 Ia 23.9188 mA
[15:24:22.592] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.9188 mA
[15:24:22.694] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 24.7188 mA
[15:24:22.795] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  75 Ia 24.7188 mA
[15:24:22.895] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  72 Ia 23.9188 mA
[15:24:22.997] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.9188 mA
[15:24:23.099] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.1188 mA
[15:24:23.199] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  83 Ia 24.7188 mA
[15:24:23.300] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  80 Ia 23.9188 mA
[15:24:23.401] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 24.7188 mA
[15:24:23.502] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  75 Ia 23.9188 mA
[15:24:23.604] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.9188 mA
[15:24:23.706] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 20.7188 mA
[15:24:23.807] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  98 Ia 24.7188 mA
[15:24:23.908] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  95 Ia 24.7188 mA
[15:24:24.009] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  92 Ia 23.9188 mA
[15:24:24.111] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 24.7188 mA
[15:24:24.212] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  75 Ia 23.9188 mA
[15:24:24.313] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 25.5188 mA
[15:24:24.414] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  70 Ia 23.9188 mA
[15:24:24.517] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 25.5188 mA
[15:24:24.618] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  70 Ia 24.7188 mA
[15:24:24.718] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  67 Ia 23.9188 mA
[15:24:24.820] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 22.3188 mA
[15:24:24.920] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  88 Ia 24.7188 mA
[15:24:25.021] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  85 Ia 24.7188 mA
[15:24:25.122] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  82 Ia 23.9188 mA
[15:24:25.223] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.1188 mA
[15:24:25.324] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  83 Ia 24.7188 mA
[15:24:25.424] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  80 Ia 23.9188 mA
[15:24:25.526] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.1188 mA
[15:24:25.627] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  83 Ia 24.7188 mA
[15:24:25.728] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  80 Ia 23.9188 mA
[15:24:25.756] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  78
[15:24:25.756] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  90
[15:24:25.757] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  82
[15:24:25.757] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  78
[15:24:25.757] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  72
[15:24:25.757] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  78
[15:24:25.757] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  80
[15:24:25.757] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  75
[15:24:25.757] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  78
[15:24:25.757] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  92
[15:24:25.758] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  75
[15:24:25.758] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  70
[15:24:25.758] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  67
[15:24:25.758] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  82
[15:24:25.758] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  80
[15:24:25.758] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  80
[15:24:27.584] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 383.5 mA = 23.9688 mA/ROC
[15:24:27.584] <TB0>     INFO: i(loss) [mA/ROC]:     18.5  19.3  19.3  19.3  18.5  19.3  19.3  19.3  19.3  19.3  19.3  19.3  18.5  19.3  18.5  19.3
[15:24:27.619] <TB0>     INFO:    ----------------------------------------------------------------------
[15:24:27.619] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[15:24:27.619] <TB0>     INFO:    ----------------------------------------------------------------------
[15:24:27.757] <TB0>     INFO: Expecting 231680 events.
[15:24:35.901] <TB0>     INFO: 231680 events read in total (7427ms).
[15:24:36.059] <TB0>     INFO: Test took 8437ms.
[15:24:36.263] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 77 and Delta(CalDel) = 61
[15:24:36.267] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 73 and Delta(CalDel) = 62
[15:24:36.270] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 93 and Delta(CalDel) = 60
[15:24:36.274] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 89 and Delta(CalDel) = 57
[15:24:36.277] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 94 and Delta(CalDel) = 55
[15:24:36.281] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 97 and Delta(CalDel) = 56
[15:24:36.284] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 97 and Delta(CalDel) = 58
[15:24:36.288] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 107 and Delta(CalDel) = 63
[15:24:36.291] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 83 and Delta(CalDel) = 57
[15:24:36.295] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 88 and Delta(CalDel) = 63
[15:24:36.299] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 75 and Delta(CalDel) = 58
[15:24:36.303] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 91 and Delta(CalDel) = 59
[15:24:36.306] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 104 and Delta(CalDel) = 63
[15:24:36.310] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 96 and Delta(CalDel) = 59
[15:24:36.315] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 76 and Delta(CalDel) = 62
[15:24:36.319] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 95 and Delta(CalDel) = 58
[15:24:36.365] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[15:24:36.397] <TB0>     INFO:    ----------------------------------------------------------------------
[15:24:36.397] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[15:24:36.397] <TB0>     INFO:    ----------------------------------------------------------------------
[15:24:36.533] <TB0>     INFO: Expecting 231680 events.
[15:24:44.669] <TB0>     INFO: 231680 events read in total (7421ms).
[15:24:44.675] <TB0>     INFO: Test took 8274ms.
[15:24:44.699] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30
[15:24:45.017] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 147 +/- 31
[15:24:45.020] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 29
[15:24:45.023] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 110 +/- 29
[15:24:45.027] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 29
[15:24:45.030] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 90 +/- 27.5
[15:24:45.034] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 106 +/- 27.5
[15:24:45.037] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 31.5
[15:24:45.041] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 29.5
[15:24:45.045] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 31
[15:24:45.049] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 120 +/- 28
[15:24:45.052] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 29
[15:24:45.056] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 31
[15:24:45.060] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 120 +/- 28.5
[15:24:45.064] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 30
[15:24:45.067] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 29
[15:24:45.104] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[15:24:45.104] <TB0>     INFO: CalDel:      132   147   121   110   114    90   106   134   115   139   120   126   135   120   142   131
[15:24:45.104] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[15:24:45.109] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters_C0.dat
[15:24:45.109] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters_C1.dat
[15:24:45.109] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters_C2.dat
[15:24:45.110] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters_C3.dat
[15:24:45.110] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters_C4.dat
[15:24:45.110] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters_C5.dat
[15:24:45.110] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters_C6.dat
[15:24:45.110] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters_C7.dat
[15:24:45.110] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters_C8.dat
[15:24:45.111] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters_C9.dat
[15:24:45.111] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters_C10.dat
[15:24:45.111] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters_C11.dat
[15:24:45.111] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters_C12.dat
[15:24:45.111] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters_C13.dat
[15:24:45.111] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters_C14.dat
[15:24:45.112] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters_C15.dat
[15:24:45.112] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:24:45.112] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:24:45.112] <TB0>     INFO: PixTestPretest::doTest() done, duration: 50 seconds
[15:24:45.112] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[15:24:45.200] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[15:24:45.200] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[15:24:45.200] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[15:24:45.200] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[15:24:45.203] <TB0>     INFO: ######################################################################
[15:24:45.203] <TB0>     INFO: PixTestTiming::doTest()
[15:24:45.203] <TB0>     INFO: ######################################################################
[15:24:45.203] <TB0>     INFO:    ----------------------------------------------------------------------
[15:24:45.203] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[15:24:45.203] <TB0>     INFO:    ----------------------------------------------------------------------
[15:24:45.203] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:24:51.612] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:24:53.885] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:24:56.158] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:24:58.432] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:25:00.704] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:25:02.980] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:25:05.253] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:25:07.526] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:25:11.866] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:25:14.145] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:25:16.418] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:25:18.692] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:25:20.966] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:25:23.240] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:25:25.513] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:25:27.786] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:25:29.494] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:25:31.014] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:25:32.534] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:25:35.559] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:25:37.079] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:25:38.604] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:25:40.123] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:25:41.644] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:25:48.720] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:25:50.246] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:25:51.769] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:25:53.293] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:25:54.817] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:25:56.340] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:25:57.862] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:25:59.386] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:26:05.152] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:26:06.672] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:26:08.194] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:26:09.714] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:26:15.184] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:26:16.705] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:26:18.225] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:26:19.754] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:26:26.276] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:26:28.549] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:26:30.822] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:26:33.095] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:26:35.368] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:26:37.641] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:26:39.914] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:26:42.187] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:26:43.713] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:26:45.988] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:26:48.261] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:26:50.534] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:26:52.808] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:26:55.080] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:26:57.353] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:26:59.627] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:27:03.877] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:27:06.150] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:27:08.423] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:27:10.696] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:27:12.970] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:27:15.243] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:27:17.516] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:27:19.789] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:27:22.002] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:27:25.277] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:27:27.550] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:27:29.823] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:27:32.096] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:27:34.370] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:27:36.644] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:27:38.918] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:27:42.131] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:27:44.404] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:27:46.679] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:27:48.952] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:27:51.226] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:27:53.499] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:27:55.772] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:27:58.046] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:27:59.567] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:28:01.088] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:28:02.608] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:28:14.927] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:28:16.450] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:28:17.976] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:28:19.496] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:28:21.016] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:28:23.102] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:28:24.623] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:28:26.144] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:28:27.667] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:28:29.186] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:28:30.707] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:28:32.231] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:28:33.752] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:28:38.095] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:28:39.618] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:28:41.137] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:28:42.661] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:28:46.251] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:28:47.772] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:28:49.292] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:28:50.813] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:28:55.718] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:28:57.992] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:29:00.265] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:29:02.540] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:29:04.813] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:29:07.087] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:29:09.361] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:29:11.634] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:29:24.131] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:29:26.405] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:29:28.678] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:29:30.952] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:29:33.225] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:29:35.501] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:29:37.774] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:29:40.048] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:29:42.133] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:29:44.406] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:29:46.680] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:29:48.954] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:29:51.227] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:29:53.502] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:29:55.775] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:29:58.432] <TB0>     INFO: TBM Phase Settings: 240
[15:29:58.433] <TB0>     INFO: 400MHz Phase: 4
[15:29:58.433] <TB0>     INFO: 160MHz Phase: 7
[15:29:58.433] <TB0>     INFO: Functional Phase Area: 5
[15:29:58.435] <TB0>     INFO: Test took 313232 ms.
[15:29:58.435] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[15:29:58.436] <TB0>     INFO:    ----------------------------------------------------------------------
[15:29:58.436] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[15:29:58.436] <TB0>     INFO:    ----------------------------------------------------------------------
[15:29:58.436] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[15:30:01.270] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[15:30:03.166] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[15:30:05.062] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[15:30:06.958] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[15:30:08.853] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[15:30:10.749] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[15:30:12.646] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[15:30:16.422] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[15:30:17.941] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[15:30:19.462] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[15:30:20.982] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[15:30:22.503] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[15:30:24.022] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[15:30:25.542] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[15:30:27.063] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[15:30:28.584] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[15:30:30.103] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[15:30:31.627] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[15:30:33.901] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[15:30:36.175] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[15:30:38.448] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[15:30:40.722] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[15:30:42.995] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[15:30:44.515] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[15:30:46.035] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[15:30:47.554] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[15:30:49.829] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[15:30:52.103] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[15:30:54.376] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[15:30:56.649] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[15:30:58.924] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[15:31:00.446] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[15:31:01.965] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[15:31:03.486] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[15:31:05.759] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[15:31:08.033] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[15:31:10.306] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[15:31:12.580] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[15:31:14.855] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[15:31:16.375] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[15:31:17.894] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[15:31:19.415] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[15:31:21.689] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[15:31:23.965] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[15:31:26.239] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[15:31:28.512] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[15:31:30.787] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[15:31:32.307] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[15:31:33.826] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[15:31:35.346] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[15:31:37.620] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[15:31:39.893] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[15:31:42.167] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[15:31:44.440] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[15:31:46.714] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[15:31:48.233] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[15:31:49.752] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[15:31:51.274] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[15:31:52.793] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[15:31:54.313] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[15:31:55.835] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[15:31:57.356] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[15:31:58.875] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[15:32:00.778] <TB0>     INFO: ROC Delay Settings: 228
[15:32:00.778] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[15:32:00.778] <TB0>     INFO: ROC Port 0 Delay: 4
[15:32:00.778] <TB0>     INFO: ROC Port 1 Delay: 4
[15:32:00.778] <TB0>     INFO: Functional ROC Area: 5
[15:32:00.780] <TB0>     INFO: Test took 122344 ms.
[15:32:00.781] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[15:32:00.781] <TB0>     INFO:    ----------------------------------------------------------------------
[15:32:00.781] <TB0>     INFO:    PixTestTiming::TimingTest()
[15:32:00.781] <TB0>     INFO:    ----------------------------------------------------------------------
[15:32:01.920] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4608 4608 4608 4608 4608 4608 4608 4608 e062 c000 a101 80c0 4608 4608 4608 4608 4608 4608 4608 4609 e062 c000 
[15:32:01.920] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4609 4609 4609 4609 4609 4609 4609 4609 e022 c000 a102 8000 4609 4609 4609 4609 4608 4609 4609 460b e022 c000 
[15:32:01.920] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 460b 460b 460b 460b 460b 460b 460b 460b e022 c000 a103 8040 460b 460b 460b 460b 4608 460b 460b 4609 e022 c000 
[15:32:01.920] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[15:32:16.182] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:32:16.182] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[15:32:30.462] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:32:30.462] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[15:32:44.712] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:32:44.712] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[15:32:58.835] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:32:58.835] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[15:33:12.897] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:33:12.897] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[15:33:26.995] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:33:26.995] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[15:33:41.132] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:33:41.132] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[15:33:55.266] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:33:55.266] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[15:34:09.409] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:34:09.409] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[15:34:23.581] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:34:23.964] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:34:23.978] <TB0>     INFO: Decoding statistics:
[15:34:23.978] <TB0>     INFO:   General information:
[15:34:23.978] <TB0>     INFO: 	 16bit words read:         240000000
[15:34:23.978] <TB0>     INFO: 	 valid events total:       20000000
[15:34:23.978] <TB0>     INFO: 	 empty events:             20000000
[15:34:23.978] <TB0>     INFO: 	 valid events with pixels: 0
[15:34:23.978] <TB0>     INFO: 	 valid pixel hits:         0
[15:34:23.978] <TB0>     INFO:   Event errors: 	           0
[15:34:23.978] <TB0>     INFO: 	 start marker:             0
[15:34:23.978] <TB0>     INFO: 	 stop marker:              0
[15:34:23.978] <TB0>     INFO: 	 overflow:                 0
[15:34:23.978] <TB0>     INFO: 	 invalid 5bit words:       0
[15:34:23.978] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[15:34:23.978] <TB0>     INFO:   TBM errors: 		           0
[15:34:23.978] <TB0>     INFO: 	 flawed TBM headers:       0
[15:34:23.978] <TB0>     INFO: 	 flawed TBM trailers:      0
[15:34:23.978] <TB0>     INFO: 	 event ID mismatches:      0
[15:34:23.978] <TB0>     INFO:   ROC errors: 		           0
[15:34:23.978] <TB0>     INFO: 	 missing ROC header(s):    0
[15:34:23.979] <TB0>     INFO: 	 misplaced readback start: 0
[15:34:23.979] <TB0>     INFO:   Pixel decoding errors:	   0
[15:34:23.979] <TB0>     INFO: 	 pixel data incomplete:    0
[15:34:23.979] <TB0>     INFO: 	 pixel address:            0
[15:34:23.979] <TB0>     INFO: 	 pulse height fill bit:    0
[15:34:23.979] <TB0>     INFO: 	 buffer corruption:        0
[15:34:23.979] <TB0>     INFO:    ----------------------------------------------------------------------
[15:34:23.979] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[15:34:23.979] <TB0>     INFO:    ----------------------------------------------------------------------
[15:34:23.979] <TB0>     INFO:    ----------------------------------------------------------------------
[15:34:23.979] <TB0>     INFO:    Read back bit status: 1
[15:34:23.979] <TB0>     INFO:    ----------------------------------------------------------------------
[15:34:23.979] <TB0>     INFO:    ----------------------------------------------------------------------
[15:34:23.979] <TB0>     INFO:    Timings are good!
[15:34:23.979] <TB0>     INFO:    ----------------------------------------------------------------------
[15:34:23.979] <TB0>     INFO: Test took 143198 ms.
[15:34:23.979] <TB0>     INFO: PixTestTiming::TimingTest() done.
[15:34:23.979] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:34:23.979] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:34:23.979] <TB0>     INFO: PixTestTiming::doTest took 578779 ms.
[15:34:23.979] <TB0>     INFO: PixTestTiming::doTest() done
[15:34:23.979] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[15:34:23.979] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[15:34:23.979] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[15:34:23.979] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[15:34:23.980] <TB0>     INFO: Write out ROCDelayScan3_V0
[15:34:23.980] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[15:34:23.980] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[15:34:24.329] <TB0>     INFO: ######################################################################
[15:34:24.329] <TB0>     INFO: PixTestAlive::doTest()
[15:34:24.330] <TB0>     INFO: ######################################################################
[15:34:24.333] <TB0>     INFO:    ----------------------------------------------------------------------
[15:34:24.333] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:34:24.333] <TB0>     INFO:    ----------------------------------------------------------------------
[15:34:24.334] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:34:24.680] <TB0>     INFO: Expecting 41600 events.
[15:34:28.782] <TB0>     INFO: 41600 events read in total (3387ms).
[15:34:28.783] <TB0>     INFO: Test took 4449ms.
[15:34:28.791] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:34:28.791] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:34:28.791] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:34:29.162] <TB0>     INFO: PixTestAlive::aliveTest() done
[15:34:29.162] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:34:29.163] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:34:29.165] <TB0>     INFO:    ----------------------------------------------------------------------
[15:34:29.165] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:34:29.165] <TB0>     INFO:    ----------------------------------------------------------------------
[15:34:29.166] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:34:29.511] <TB0>     INFO: Expecting 41600 events.
[15:34:32.481] <TB0>     INFO: 41600 events read in total (2255ms).
[15:34:32.481] <TB0>     INFO: Test took 3314ms.
[15:34:32.481] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:34:32.481] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[15:34:32.481] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[15:34:32.482] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[15:34:32.887] <TB0>     INFO: PixTestAlive::maskTest() done
[15:34:32.887] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:34:32.892] <TB0>     INFO:    ----------------------------------------------------------------------
[15:34:32.892] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:34:32.892] <TB0>     INFO:    ----------------------------------------------------------------------
[15:34:32.893] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:34:33.236] <TB0>     INFO: Expecting 41600 events.
[15:34:37.312] <TB0>     INFO: 41600 events read in total (3361ms).
[15:34:37.313] <TB0>     INFO: Test took 4420ms.
[15:34:37.321] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:34:37.321] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:34:37.321] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[15:34:37.697] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[15:34:37.697] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:34:37.697] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[15:34:37.697] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[15:34:37.706] <TB0>     INFO: ######################################################################
[15:34:37.706] <TB0>     INFO: PixTestTrim::doTest()
[15:34:37.706] <TB0>     INFO: ######################################################################
[15:34:37.709] <TB0>     INFO:    ----------------------------------------------------------------------
[15:34:37.709] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[15:34:37.709] <TB0>     INFO:    ----------------------------------------------------------------------
[15:34:37.787] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[15:34:37.787] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:34:37.800] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:34:37.800] <TB0>     INFO:     run 1 of 1
[15:34:37.800] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:34:38.144] <TB0>     INFO: Expecting 5025280 events.
[15:35:23.301] <TB0>     INFO: 1396760 events read in total (44443ms).
[15:36:07.087] <TB0>     INFO: 2777120 events read in total (88229ms).
[15:36:50.950] <TB0>     INFO: 4166080 events read in total (132093ms).
[15:37:18.257] <TB0>     INFO: 5025280 events read in total (159399ms).
[15:37:18.298] <TB0>     INFO: Test took 160498ms.
[15:37:18.360] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:37:18.464] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:37:19.811] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:37:21.053] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:37:22.327] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:37:23.664] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:37:25.007] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:37:26.413] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:37:27.791] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:37:29.157] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:37:30.476] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:37:31.755] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:37:33.091] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:37:34.444] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:37:35.810] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:37:37.125] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:37:38.385] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:37:39.727] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 300634112
[15:37:39.731] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.8098 minThrLimit = 95.8074 minThrNLimit = 116.08 -> result = 95.8098 -> 95
[15:37:39.732] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.6451 minThrLimit = 82.6396 minThrNLimit = 100.241 -> result = 82.6451 -> 82
[15:37:39.732] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.9535 minThrLimit = 85.9312 minThrNLimit = 107.615 -> result = 85.9535 -> 85
[15:37:39.733] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.178 minThrLimit = 91.1325 minThrNLimit = 117.425 -> result = 91.178 -> 91
[15:37:39.733] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.0256 minThrLimit = 90.9806 minThrNLimit = 116.318 -> result = 91.0256 -> 91
[15:37:39.734] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 108.61 minThrLimit = 108.577 minThrNLimit = 135.454 -> result = 108.61 -> 108
[15:37:39.734] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.0886 minThrLimit = 96.0645 minThrNLimit = 121.551 -> result = 96.0886 -> 96
[15:37:39.734] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.7377 minThrLimit = 96.728 minThrNLimit = 119.544 -> result = 96.7377 -> 96
[15:37:39.735] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.6867 minThrLimit = 89.614 minThrNLimit = 112.187 -> result = 89.6867 -> 89
[15:37:39.735] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.6834 minThrLimit = 82.6645 minThrNLimit = 104.295 -> result = 82.6834 -> 82
[15:37:39.736] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.887 minThrLimit = 88.865 minThrNLimit = 115.072 -> result = 88.887 -> 88
[15:37:39.736] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.9717 minThrLimit = 88.7989 minThrNLimit = 115.187 -> result = 88.9717 -> 88
[15:37:39.737] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.8329 minThrLimit = 96.8286 minThrNLimit = 122.268 -> result = 96.8329 -> 96
[15:37:39.737] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.1464 minThrLimit = 86.1085 minThrNLimit = 110.931 -> result = 86.1464 -> 86
[15:37:39.737] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 75.6347 minThrLimit = 75.6246 minThrNLimit = 97.4647 -> result = 75.6347 -> 75
[15:37:39.738] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.5314 minThrLimit = 91.5104 minThrNLimit = 114.522 -> result = 91.5314 -> 91
[15:37:39.738] <TB0>     INFO: ROC 0 VthrComp = 95
[15:37:39.741] <TB0>     INFO: ROC 1 VthrComp = 82
[15:37:39.741] <TB0>     INFO: ROC 2 VthrComp = 85
[15:37:39.741] <TB0>     INFO: ROC 3 VthrComp = 91
[15:37:39.741] <TB0>     INFO: ROC 4 VthrComp = 91
[15:37:39.741] <TB0>     INFO: ROC 5 VthrComp = 108
[15:37:39.741] <TB0>     INFO: ROC 6 VthrComp = 96
[15:37:39.741] <TB0>     INFO: ROC 7 VthrComp = 96
[15:37:39.741] <TB0>     INFO: ROC 8 VthrComp = 89
[15:37:39.742] <TB0>     INFO: ROC 9 VthrComp = 82
[15:37:39.742] <TB0>     INFO: ROC 10 VthrComp = 88
[15:37:39.742] <TB0>     INFO: ROC 11 VthrComp = 88
[15:37:39.742] <TB0>     INFO: ROC 12 VthrComp = 96
[15:37:39.742] <TB0>     INFO: ROC 13 VthrComp = 86
[15:37:39.743] <TB0>     INFO: ROC 14 VthrComp = 75
[15:37:39.743] <TB0>     INFO: ROC 15 VthrComp = 91
[15:37:39.743] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[15:37:39.743] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:37:39.758] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:37:39.758] <TB0>     INFO:     run 1 of 1
[15:37:39.758] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:37:40.102] <TB0>     INFO: Expecting 5025280 events.
[15:38:15.194] <TB0>     INFO: 885424 events read in total (34374ms).
[15:38:50.618] <TB0>     INFO: 1769080 events read in total (69798ms).
[15:39:27.017] <TB0>     INFO: 2651632 events read in total (106197ms).
[15:40:03.082] <TB0>     INFO: 3526296 events read in total (142262ms).
[15:40:39.168] <TB0>     INFO: 4396832 events read in total (178348ms).
[15:41:05.154] <TB0>     INFO: 5025280 events read in total (204334ms).
[15:41:05.228] <TB0>     INFO: Test took 205470ms.
[15:41:05.406] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:41:05.759] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:41:07.343] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:41:08.936] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:41:10.497] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:41:12.056] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:41:13.607] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:41:15.183] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:41:16.743] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:41:18.316] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:41:19.882] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:41:21.436] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:41:22.973] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:41:24.524] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:41:26.079] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:41:27.617] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:41:29.174] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:41:30.775] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 241356800
[15:41:30.778] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.6651 for pixel 15/79 mean/min/max = 45.0774/32.2458/57.909
[15:41:30.778] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.3667 for pixel 1/27 mean/min/max = 45.1729/32.9594/57.3865
[15:41:30.778] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.5609 for pixel 9/5 mean/min/max = 44.5564/33.4448/55.668
[15:41:30.779] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 54.9806 for pixel 0/8 mean/min/max = 44.127/33.1511/55.103
[15:41:30.779] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.2823 for pixel 1/70 mean/min/max = 45.092/32.8437/57.3404
[15:41:30.780] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.8248 for pixel 0/62 mean/min/max = 47.1209/35.3521/58.8896
[15:41:30.780] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.2435 for pixel 5/42 mean/min/max = 44.6195/31.6831/57.5559
[15:41:30.780] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.5662 for pixel 0/11 mean/min/max = 45.2129/32.8479/57.5779
[15:41:30.780] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.3283 for pixel 0/25 mean/min/max = 45.7498/34.1521/57.3476
[15:41:30.781] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.1013 for pixel 24/8 mean/min/max = 44.0059/32.8294/55.1825
[15:41:30.781] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.7383 for pixel 2/7 mean/min/max = 45.2273/34.6428/55.8118
[15:41:30.781] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.2015 for pixel 0/10 mean/min/max = 45.5343/34.8505/56.218
[15:41:30.782] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.4569 for pixel 25/2 mean/min/max = 44.2663/32.7946/55.738
[15:41:30.782] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.8643 for pixel 0/58 mean/min/max = 43.536/32.0675/55.0045
[15:41:30.782] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.3411 for pixel 51/66 mean/min/max = 46.3743/36.1444/56.6042
[15:41:30.783] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.6067 for pixel 12/1 mean/min/max = 44.9828/33.1605/56.805
[15:41:30.783] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:30.923] <TB0>     INFO: Expecting 411648 events.
[15:41:38.900] <TB0>     INFO: 411648 events read in total (7262ms).
[15:41:38.905] <TB0>     INFO: Expecting 411648 events.
[15:41:46.577] <TB0>     INFO: 411648 events read in total (6996ms).
[15:41:46.584] <TB0>     INFO: Expecting 411648 events.
[15:41:54.094] <TB0>     INFO: 411648 events read in total (6842ms).
[15:41:54.105] <TB0>     INFO: Expecting 411648 events.
[15:42:01.633] <TB0>     INFO: 411648 events read in total (6862ms).
[15:42:01.645] <TB0>     INFO: Expecting 411648 events.
[15:42:09.263] <TB0>     INFO: 411648 events read in total (6956ms).
[15:42:09.277] <TB0>     INFO: Expecting 411648 events.
[15:42:17.524] <TB0>     INFO: 411648 events read in total (7586ms).
[15:42:17.541] <TB0>     INFO: Expecting 411648 events.
[15:42:25.365] <TB0>     INFO: 411648 events read in total (7165ms).
[15:42:25.384] <TB0>     INFO: Expecting 411648 events.
[15:42:33.230] <TB0>     INFO: 411648 events read in total (7198ms).
[15:42:33.252] <TB0>     INFO: Expecting 411648 events.
[15:42:40.941] <TB0>     INFO: 411648 events read in total (7040ms).
[15:42:40.964] <TB0>     INFO: Expecting 411648 events.
[15:42:48.573] <TB0>     INFO: 411648 events read in total (6960ms).
[15:42:48.598] <TB0>     INFO: Expecting 411648 events.
[15:42:56.234] <TB0>     INFO: 411648 events read in total (6993ms).
[15:42:56.263] <TB0>     INFO: Expecting 411648 events.
[15:43:03.892] <TB0>     INFO: 411648 events read in total (6993ms).
[15:43:03.923] <TB0>     INFO: Expecting 411648 events.
[15:43:11.558] <TB0>     INFO: 411648 events read in total (6994ms).
[15:43:11.593] <TB0>     INFO: Expecting 411648 events.
[15:43:19.161] <TB0>     INFO: 411648 events read in total (6936ms).
[15:43:19.199] <TB0>     INFO: Expecting 411648 events.
[15:43:26.729] <TB0>     INFO: 411648 events read in total (6895ms).
[15:43:26.768] <TB0>     INFO: Expecting 411648 events.
[15:43:34.433] <TB0>     INFO: 411648 events read in total (7028ms).
[15:43:34.475] <TB0>     INFO: Test took 123692ms.
[15:43:34.949] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0608 < 35 for itrim = 90; old thr = 34.669 ... break
[15:43:34.971] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1463 < 35 for itrim = 86; old thr = 34.6002 ... break
[15:43:34.004] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8322 < 35 for itrim+1 = 90; old thr = 34.8238 ... break
[15:43:35.038] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.3622 < 35 for itrim+1 = 94; old thr = 34.1865 ... break
[15:43:35.071] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4372 < 35 for itrim+1 = 93; old thr = 34.9162 ... break
[15:43:35.096] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2175 < 35 for itrim = 103; old thr = 34.2262 ... break
[15:43:35.132] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5065 < 35 for itrim+1 = 104; old thr = 34.606 ... break
[15:43:35.164] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5741 < 35 for itrim+1 = 100; old thr = 34.9825 ... break
[15:43:35.194] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2894 < 35 for itrim+1 = 99; old thr = 34.725 ... break
[15:43:35.231] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5598 < 35 for itrim+1 = 93; old thr = 34.8689 ... break
[15:43:35.275] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2666 < 35 for itrim+1 = 106; old thr = 34.9526 ... break
[15:43:35.310] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4084 < 35 for itrim = 97; old thr = 33.4828 ... break
[15:43:35.352] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5346 < 35 for itrim = 101; old thr = 33.9073 ... break
[15:43:35.383] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0048 < 35 for itrim = 94; old thr = 33.3362 ... break
[15:43:35.409] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2955 < 35 for itrim = 83; old thr = 34.3752 ... break
[15:43:35.450] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3469 < 35 for itrim = 107; old thr = 34.1303 ... break
[15:43:35.525] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:43:35.536] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:43:35.536] <TB0>     INFO:     run 1 of 1
[15:43:35.536] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:43:35.880] <TB0>     INFO: Expecting 5025280 events.
[15:44:11.686] <TB0>     INFO: 871504 events read in total (35092ms).
[15:44:46.572] <TB0>     INFO: 1741472 events read in total (69979ms).
[15:45:21.653] <TB0>     INFO: 2611464 events read in total (105059ms).
[15:45:56.397] <TB0>     INFO: 3471776 events read in total (139803ms).
[15:46:31.185] <TB0>     INFO: 4327384 events read in total (174591ms).
[15:46:59.579] <TB0>     INFO: 5025280 events read in total (202985ms).
[15:46:59.659] <TB0>     INFO: Test took 204123ms.
[15:46:59.851] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:47:00.216] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:47:01.779] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:47:03.362] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:47:04.886] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:47:06.403] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:47:07.911] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:47:09.464] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:47:10.983] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:47:12.535] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:47:14.070] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:47:15.592] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:47:17.104] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:47:18.625] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:47:20.139] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:47:21.632] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:47:23.160] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:47:24.701] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 308019200
[15:47:24.703] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 9.678787 .. 49.173540
[15:47:24.777] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 9 .. 59 (-1/-1) hits flags = 528 (plus default)
[15:47:24.787] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:47:24.787] <TB0>     INFO:     run 1 of 1
[15:47:24.787] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:47:25.132] <TB0>     INFO: Expecting 1697280 events.
[15:48:04.153] <TB0>     INFO: 1105432 events read in total (38303ms).
[15:48:25.719] <TB0>     INFO: 1697280 events read in total (59869ms).
[15:48:25.737] <TB0>     INFO: Test took 60949ms.
[15:48:25.777] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:48:25.859] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:48:26.856] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:48:27.845] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:48:28.842] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:48:29.840] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:48:30.843] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:48:31.840] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:48:32.842] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:48:33.843] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:48:34.839] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:48:35.839] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:48:36.838] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:48:37.840] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:48:38.843] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:48:39.847] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:48:40.845] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:48:41.844] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 325681152
[15:48:41.929] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.716748 .. 44.183532
[15:48:41.004] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 54 (-1/-1) hits flags = 528 (plus default)
[15:48:42.014] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:48:42.014] <TB0>     INFO:     run 1 of 1
[15:48:42.014] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:48:42.356] <TB0>     INFO: Expecting 1564160 events.
[15:49:23.281] <TB0>     INFO: 1153928 events read in total (40210ms).
[15:49:37.300] <TB0>     INFO: 1564160 events read in total (54230ms).
[15:49:37.322] <TB0>     INFO: Test took 55309ms.
[15:49:37.359] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:49:37.430] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:49:38.387] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:49:39.343] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:49:40.308] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:49:41.273] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:49:42.237] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:49:43.197] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:49:44.161] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:49:45.123] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:49:46.082] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:49:47.042] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:49:48.006] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:49:48.971] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:49:49.934] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:49:50.900] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:49:51.858] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:49:52.822] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 302903296
[15:49:52.903] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.048267 .. 40.165094
[15:49:52.977] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 50 (-1/-1) hits flags = 528 (plus default)
[15:49:52.987] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:49:52.987] <TB0>     INFO:     run 1 of 1
[15:49:52.987] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:49:53.330] <TB0>     INFO: Expecting 1264640 events.
[15:50:34.960] <TB0>     INFO: 1162744 events read in total (40915ms).
[15:50:38.783] <TB0>     INFO: 1264640 events read in total (44738ms).
[15:50:38.794] <TB0>     INFO: Test took 45807ms.
[15:50:38.822] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:50:38.883] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:50:39.801] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:50:40.714] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:50:41.636] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:50:42.560] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:50:43.480] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:50:44.397] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:50:45.319] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:50:46.238] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:50:47.159] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:50:48.079] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:50:48.000] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:50:49.927] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:50:50.851] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:50:51.772] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:50:52.694] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:50:53.614] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 336564224
[15:50:53.695] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.030907 .. 39.909833
[15:50:53.769] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 49 (-1/-1) hits flags = 528 (plus default)
[15:50:53.779] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:50:53.779] <TB0>     INFO:     run 1 of 1
[15:50:53.779] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:50:54.122] <TB0>     INFO: Expecting 1164800 events.
[15:51:35.693] <TB0>     INFO: 1160984 events read in total (40856ms).
[15:51:36.227] <TB0>     INFO: 1164800 events read in total (41391ms).
[15:51:36.243] <TB0>     INFO: Test took 42466ms.
[15:51:36.274] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:51:36.332] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:51:37.236] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:51:38.136] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:51:39.042] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:51:39.951] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:51:40.857] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:51:41.762] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:51:42.673] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:51:43.576] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:51:44.480] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:51:45.387] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:51:46.294] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:51:47.201] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:51:48.113] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:51:49.024] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:51:49.931] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:51:50.841] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 340156416
[15:51:50.923] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[15:51:50.923] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:51:50.934] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:51:50.934] <TB0>     INFO:     run 1 of 1
[15:51:50.934] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:51:51.278] <TB0>     INFO: Expecting 1364480 events.
[15:52:31.119] <TB0>     INFO: 1075304 events read in total (39127ms).
[15:52:41.473] <TB0>     INFO: 1364480 events read in total (49481ms).
[15:52:41.487] <TB0>     INFO: Test took 50553ms.
[15:52:41.521] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:52:41.597] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:52:42.565] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:52:43.530] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:52:44.502] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:52:45.472] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:52:46.439] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:52:47.407] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:52:48.378] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:52:49.346] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:52:50.312] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:52:51.280] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:52:52.251] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:52:53.220] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:52:54.189] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:52:55.160] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:52:56.128] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:52:57.097] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 358526976
[15:52:57.134] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C0.dat
[15:52:57.135] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C1.dat
[15:52:57.135] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C2.dat
[15:52:57.135] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C3.dat
[15:52:57.135] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C4.dat
[15:52:57.135] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C5.dat
[15:52:57.135] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C6.dat
[15:52:57.135] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C7.dat
[15:52:57.135] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C8.dat
[15:52:57.136] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C9.dat
[15:52:57.136] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C10.dat
[15:52:57.136] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C11.dat
[15:52:57.136] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C12.dat
[15:52:57.136] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C13.dat
[15:52:57.136] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C14.dat
[15:52:57.136] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C15.dat
[15:52:57.136] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//trimParameters35_C0.dat
[15:52:57.145] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//trimParameters35_C1.dat
[15:52:57.152] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//trimParameters35_C2.dat
[15:52:57.159] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//trimParameters35_C3.dat
[15:52:57.166] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//trimParameters35_C4.dat
[15:52:57.173] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//trimParameters35_C5.dat
[15:52:57.180] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//trimParameters35_C6.dat
[15:52:57.187] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//trimParameters35_C7.dat
[15:52:57.194] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//trimParameters35_C8.dat
[15:52:57.200] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//trimParameters35_C9.dat
[15:52:57.207] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//trimParameters35_C10.dat
[15:52:57.214] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//trimParameters35_C11.dat
[15:52:57.221] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//trimParameters35_C12.dat
[15:52:57.228] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//trimParameters35_C13.dat
[15:52:57.235] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//trimParameters35_C14.dat
[15:52:57.242] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//trimParameters35_C15.dat
[15:52:57.249] <TB0>     INFO: PixTestTrim::trimTest() done
[15:52:57.249] <TB0>     INFO: vtrim:      90  86  90  94  93 103 104 100  99  93 106  97 101  94  83 107 
[15:52:57.249] <TB0>     INFO: vthrcomp:   95  82  85  91  91 108  96  96  89  82  88  88  96  86  75  91 
[15:52:57.249] <TB0>     INFO: vcal mean:  34.94  34.93  34.94  34.93  34.99  34.92  34.97  34.98  34.94  34.97  35.01  34.98  34.98  34.95  34.99  35.00 
[15:52:57.249] <TB0>     INFO: vcal RMS:    0.86   0.87   0.81   0.77   0.80   0.81   0.84   0.82   0.80   0.81   0.75   0.76   0.78   0.76   0.74   0.80 
[15:52:57.249] <TB0>     INFO: bits mean:   9.49   9.70   9.87   9.74   9.42   8.33   9.72   9.36   9.19  10.05   9.32   8.83   9.99  10.07   8.39   9.25 
[15:52:57.249] <TB0>     INFO: bits RMS:    2.71   2.53   2.43   2.58   2.63   2.60   2.75   2.80   2.53   2.42   2.47   2.68   2.47   2.55   2.52   2.74 
[15:52:57.259] <TB0>     INFO:    ----------------------------------------------------------------------
[15:52:57.259] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[15:52:57.259] <TB0>     INFO:    ----------------------------------------------------------------------
[15:52:57.262] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[15:52:57.262] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[15:52:57.272] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:52:57.272] <TB0>     INFO:     run 1 of 1
[15:52:57.273] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:52:57.615] <TB0>     INFO: Expecting 4160000 events.
[15:53:42.660] <TB0>     INFO: 1102635 events read in total (44330ms).
[15:54:27.402] <TB0>     INFO: 2196625 events read in total (89072ms).
[15:55:11.931] <TB0>     INFO: 3277825 events read in total (133602ms).
[15:55:48.627] <TB0>     INFO: 4160000 events read in total (170297ms).
[15:55:48.692] <TB0>     INFO: Test took 171419ms.
[15:55:48.832] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:55:49.107] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:55:51.067] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:55:53.033] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:55:54.955] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:55:56.856] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:55:58.776] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:56:00.690] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:56:02.605] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:56:04.541] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:56:06.448] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:56:08.374] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:56:10.239] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:56:12.120] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:56:13.975] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:56:15.887] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:56:17.820] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:56:19.696] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 337195008
[15:56:19.697] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:56:19.772] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:56:19.772] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 172 (-1/-1) hits flags = 528 (plus default)
[15:56:19.782] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:56:19.782] <TB0>     INFO:     run 1 of 1
[15:56:19.782] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:56:20.125] <TB0>     INFO: Expecting 3598400 events.
[15:57:04.486] <TB0>     INFO: 1133935 events read in total (43646ms).
[15:57:49.812] <TB0>     INFO: 2253365 events read in total (88972ms).
[15:58:35.025] <TB0>     INFO: 3361705 events read in total (134186ms).
[15:58:44.920] <TB0>     INFO: 3598400 events read in total (144080ms).
[15:58:44.972] <TB0>     INFO: Test took 145190ms.
[15:58:45.080] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:58:45.298] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:58:47.012] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:58:48.767] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:58:50.520] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:58:52.266] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:58:53.990] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:58:55.679] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:58:57.388] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:58:59.090] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:59:00.827] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:59:02.579] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:59:04.324] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:59:06.076] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:59:07.848] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:59:09.650] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:59:11.495] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:59:13.319] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 362479616
[15:59:13.320] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:59:13.396] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:59:13.396] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 161 (-1/-1) hits flags = 528 (plus default)
[15:59:13.406] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:59:13.406] <TB0>     INFO:     run 1 of 1
[15:59:13.407] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:59:13.749] <TB0>     INFO: Expecting 3369600 events.
[16:00:00.577] <TB0>     INFO: 1172450 events read in total (46113ms).
[16:00:46.642] <TB0>     INFO: 2326250 events read in total (92178ms).
[16:01:28.354] <TB0>     INFO: 3369600 events read in total (133890ms).
[16:01:28.395] <TB0>     INFO: Test took 134988ms.
[16:01:28.483] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:01:28.664] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:01:30.296] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:01:31.980] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:01:33.664] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:01:35.332] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:01:36.003] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:01:38.610] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:01:40.251] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:01:41.894] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:01:43.570] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:01:45.271] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:01:46.958] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:01:48.650] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:01:50.318] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:01:51.002] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:01:53.725] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:01:55.413] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 368529408
[16:01:55.414] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[16:01:55.487] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[16:01:55.487] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 164 (-1/-1) hits flags = 528 (plus default)
[16:01:55.498] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:01:55.498] <TB0>     INFO:     run 1 of 1
[16:01:55.498] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:01:55.841] <TB0>     INFO: Expecting 3432000 events.
[16:02:43.020] <TB0>     INFO: 1160690 events read in total (46464ms).
[16:03:29.279] <TB0>     INFO: 2304505 events read in total (92723ms).
[16:04:14.696] <TB0>     INFO: 3432000 events read in total (138141ms).
[16:04:14.750] <TB0>     INFO: Test took 139252ms.
[16:04:14.851] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:04:15.047] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:04:16.719] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:04:18.434] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:04:20.143] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:04:21.843] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:04:23.538] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:04:25.172] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:04:26.845] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:04:28.507] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:04:30.206] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:04:31.931] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:04:33.626] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:04:35.322] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:04:36.985] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:04:38.680] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:04:40.407] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:04:42.107] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 368529408
[16:04:42.108] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[16:04:42.181] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[16:04:42.181] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 161 (-1/-1) hits flags = 528 (plus default)
[16:04:42.192] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:04:42.192] <TB0>     INFO:     run 1 of 1
[16:04:42.192] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:04:42.538] <TB0>     INFO: Expecting 3369600 events.
[16:05:29.547] <TB0>     INFO: 1171985 events read in total (46294ms).
[16:06:15.508] <TB0>     INFO: 2324880 events read in total (92255ms).
[16:06:55.964] <TB0>     INFO: 3369600 events read in total (132711ms).
[16:06:56.014] <TB0>     INFO: Test took 133822ms.
[16:06:56.108] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:06:56.294] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:06:57.984] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:06:59.665] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:07:01.346] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:07:03.016] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:07:04.699] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:07:06.335] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:07:08.034] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:07:09.719] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:07:11.450] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:07:13.198] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:07:14.944] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:07:16.694] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:07:18.398] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:07:20.120] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:07:21.889] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:07:23.610] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 368529408
[16:07:23.611] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.87046, thr difference RMS: 1.76111
[16:07:23.611] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 10.0263, thr difference RMS: 1.70364
[16:07:23.611] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.47206, thr difference RMS: 1.48856
[16:07:23.611] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.05446, thr difference RMS: 1.51336
[16:07:23.612] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.47411, thr difference RMS: 1.42156
[16:07:23.612] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 11.1407, thr difference RMS: 1.20664
[16:07:23.612] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.36728, thr difference RMS: 1.67591
[16:07:23.612] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 7.96881, thr difference RMS: 1.76258
[16:07:23.613] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.6221, thr difference RMS: 1.59423
[16:07:23.613] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.23186, thr difference RMS: 1.22939
[16:07:23.613] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.65969, thr difference RMS: 1.17234
[16:07:23.613] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.91222, thr difference RMS: 1.31513
[16:07:23.613] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.17633, thr difference RMS: 1.6043
[16:07:23.614] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.60272, thr difference RMS: 1.24881
[16:07:23.614] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.37427, thr difference RMS: 1.14647
[16:07:23.614] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.28446, thr difference RMS: 1.56917
[16:07:23.614] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.86871, thr difference RMS: 1.72752
[16:07:23.614] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 10.121, thr difference RMS: 1.73191
[16:07:23.615] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.58339, thr difference RMS: 1.47534
[16:07:23.615] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.07336, thr difference RMS: 1.50077
[16:07:23.615] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.64542, thr difference RMS: 1.41715
[16:07:23.615] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 11.0512, thr difference RMS: 1.19311
[16:07:23.616] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.36864, thr difference RMS: 1.67288
[16:07:23.616] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.04672, thr difference RMS: 1.75778
[16:07:23.616] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.73286, thr difference RMS: 1.55725
[16:07:23.616] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.1892, thr difference RMS: 1.2231
[16:07:23.616] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.69623, thr difference RMS: 1.16935
[16:07:23.617] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.92031, thr difference RMS: 1.30927
[16:07:23.617] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.21575, thr difference RMS: 1.60197
[16:07:23.617] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.60972, thr difference RMS: 1.24628
[16:07:23.617] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.33976, thr difference RMS: 1.13133
[16:07:23.617] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.19356, thr difference RMS: 1.58187
[16:07:23.618] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.92645, thr difference RMS: 1.71457
[16:07:23.618] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 10.1963, thr difference RMS: 1.76038
[16:07:23.618] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.76863, thr difference RMS: 1.47499
[16:07:23.618] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.13135, thr difference RMS: 1.48998
[16:07:23.619] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.76995, thr difference RMS: 1.38363
[16:07:23.619] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 11.135, thr difference RMS: 1.18635
[16:07:23.619] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.43414, thr difference RMS: 1.67023
[16:07:23.619] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.10417, thr difference RMS: 1.75873
[16:07:23.619] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.80762, thr difference RMS: 1.55602
[16:07:23.620] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.31087, thr difference RMS: 1.18868
[16:07:23.620] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.71085, thr difference RMS: 1.18035
[16:07:23.620] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.99122, thr difference RMS: 1.29304
[16:07:23.620] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.29695, thr difference RMS: 1.60992
[16:07:23.620] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.69137, thr difference RMS: 1.22525
[16:07:23.621] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.47082, thr difference RMS: 1.10994
[16:07:23.621] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.25051, thr difference RMS: 1.57532
[16:07:23.621] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.0325, thr difference RMS: 1.72468
[16:07:23.621] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.2043, thr difference RMS: 1.68942
[16:07:23.621] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.94985, thr difference RMS: 1.45161
[16:07:23.622] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.17094, thr difference RMS: 1.47834
[16:07:23.622] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.97762, thr difference RMS: 1.38728
[16:07:23.622] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 11.2974, thr difference RMS: 1.1917
[16:07:23.622] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.48251, thr difference RMS: 1.66453
[16:07:23.622] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.17424, thr difference RMS: 1.76751
[16:07:23.623] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.92762, thr difference RMS: 1.54723
[16:07:23.623] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.28299, thr difference RMS: 1.19297
[16:07:23.623] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.73173, thr difference RMS: 1.17824
[16:07:23.623] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.09013, thr difference RMS: 1.28893
[16:07:23.623] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.38735, thr difference RMS: 1.59691
[16:07:23.624] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.75136, thr difference RMS: 1.23801
[16:07:23.624] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.5726, thr difference RMS: 1.10281
[16:07:23.624] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.21028, thr difference RMS: 1.5839
[16:07:23.728] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[16:07:23.732] <TB0>     INFO: PixTestTrim::doTest() done, duration: 1966 seconds
[16:07:23.732] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[16:07:24.452] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[16:07:24.452] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[16:07:24.454] <TB0>     INFO: ######################################################################
[16:07:24.455] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[16:07:24.455] <TB0>     INFO: ######################################################################
[16:07:24.456] <TB0>     INFO:    ----------------------------------------------------------------------
[16:07:24.456] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[16:07:24.456] <TB0>     INFO:    ----------------------------------------------------------------------
[16:07:24.456] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[16:07:24.467] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[16:07:24.467] <TB0>     INFO:     run 1 of 1
[16:07:24.467] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:07:24.810] <TB0>     INFO: Expecting 59072000 events.
[16:07:53.801] <TB0>     INFO: 1072800 events read in total (28276ms).
[16:08:22.123] <TB0>     INFO: 2140800 events read in total (56598ms).
[16:08:50.377] <TB0>     INFO: 3209200 events read in total (84852ms).
[16:09:18.704] <TB0>     INFO: 4281400 events read in total (113179ms).
[16:09:46.942] <TB0>     INFO: 5350200 events read in total (141417ms).
[16:10:15.328] <TB0>     INFO: 6420000 events read in total (169803ms).
[16:10:43.733] <TB0>     INFO: 7491200 events read in total (198208ms).
[16:11:12.695] <TB0>     INFO: 8559600 events read in total (227170ms).
[16:11:40.795] <TB0>     INFO: 9628400 events read in total (255270ms).
[16:12:09.215] <TB0>     INFO: 10700800 events read in total (283690ms).
[16:12:37.531] <TB0>     INFO: 11769200 events read in total (312006ms).
[16:13:05.891] <TB0>     INFO: 12838200 events read in total (340366ms).
[16:13:34.196] <TB0>     INFO: 13910000 events read in total (368671ms).
[16:14:02.480] <TB0>     INFO: 14978400 events read in total (396955ms).
[16:14:30.735] <TB0>     INFO: 16046600 events read in total (425210ms).
[16:14:59.116] <TB0>     INFO: 17118400 events read in total (453591ms).
[16:15:28.711] <TB0>     INFO: 18186800 events read in total (483186ms).
[16:16:36.830] <TB0>     INFO: 19255000 events read in total (551332ms).
[16:17:06.105] <TB0>     INFO: 20327200 events read in total (580580ms).
[16:17:34.854] <TB0>     INFO: 21395400 events read in total (609329ms).
[16:18:03.403] <TB0>     INFO: 22463400 events read in total (637878ms).
[16:18:32.376] <TB0>     INFO: 23536000 events read in total (666851ms).
[16:19:01.092] <TB0>     INFO: 24604800 events read in total (695567ms).
[16:19:29.732] <TB0>     INFO: 25672800 events read in total (724207ms).
[16:19:58.306] <TB0>     INFO: 26744400 events read in total (752781ms).
[16:20:26.997] <TB0>     INFO: 27813800 events read in total (781472ms).
[16:20:55.854] <TB0>     INFO: 28882200 events read in total (810329ms).
[16:21:24.677] <TB0>     INFO: 29953000 events read in total (839152ms).
[16:21:53.184] <TB0>     INFO: 31021600 events read in total (867659ms).
[16:22:20.616] <TB0>     INFO: 32089400 events read in total (895091ms).
[16:22:48.623] <TB0>     INFO: 33159400 events read in total (923098ms).
[16:23:18.163] <TB0>     INFO: 34231000 events read in total (952638ms).
[16:23:47.204] <TB0>     INFO: 35299000 events read in total (981679ms).
[16:24:15.451] <TB0>     INFO: 36367000 events read in total (1009926ms).
[16:24:43.823] <TB0>     INFO: 37439000 events read in total (1038298ms).
[16:25:12.305] <TB0>     INFO: 38507200 events read in total (1066780ms).
[16:25:40.698] <TB0>     INFO: 39576400 events read in total (1095173ms).
[16:26:09.109] <TB0>     INFO: 40648000 events read in total (1123584ms).
[16:26:37.521] <TB0>     INFO: 41715800 events read in total (1151996ms).
[16:27:05.002] <TB0>     INFO: 42784200 events read in total (1180477ms).
[16:27:34.489] <TB0>     INFO: 43856600 events read in total (1208964ms).
[16:28:02.987] <TB0>     INFO: 44925000 events read in total (1237462ms).
[16:28:31.406] <TB0>     INFO: 45992600 events read in total (1265881ms).
[16:28:59.822] <TB0>     INFO: 47061800 events read in total (1294297ms).
[16:29:28.024] <TB0>     INFO: 48131600 events read in total (1322499ms).
[16:29:56.475] <TB0>     INFO: 49200000 events read in total (1350950ms).
[16:30:24.897] <TB0>     INFO: 50269000 events read in total (1379372ms).
[16:30:53.384] <TB0>     INFO: 51340000 events read in total (1407859ms).
[16:31:21.856] <TB0>     INFO: 52408000 events read in total (1436331ms).
[16:31:50.313] <TB0>     INFO: 53475600 events read in total (1464788ms).
[16:32:18.796] <TB0>     INFO: 54546800 events read in total (1493271ms).
[16:32:47.266] <TB0>     INFO: 55617000 events read in total (1521741ms).
[16:33:15.681] <TB0>     INFO: 56684600 events read in total (1550156ms).
[16:33:44.160] <TB0>     INFO: 57752400 events read in total (1578635ms).
[16:34:12.579] <TB0>     INFO: 58824600 events read in total (1607054ms).
[16:34:19.475] <TB0>     INFO: 59072000 events read in total (1613950ms).
[16:34:19.502] <TB0>     INFO: Test took 1615035ms.
[16:34:19.574] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:34:22.972] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:34:22.972] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:34:24.278] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:34:24.278] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:34:25.461] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:34:25.461] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:34:26.614] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:34:26.614] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:34:27.783] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:34:27.783] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:34:28.925] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:34:28.925] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:34:30.102] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:34:30.102] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:34:31.277] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:34:31.277] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:34:32.464] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:34:32.464] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:34:33.645] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:34:33.645] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:34:34.826] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:34:34.826] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:34:35.004] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:34:35.004] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:34:37.183] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:34:37.183] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:34:38.337] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:34:38.337] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:34:39.493] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:34:39.493] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:34:40.675] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:34:40.675] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:34:41.983] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 361603072
[16:34:42.020] <TB0>     INFO: PixTestScurves::scurves() done 
[16:34:42.020] <TB0>     INFO: Vcal mean:  35.10  35.13  35.10  35.06  35.12  35.08  35.05  35.07  35.03  35.05  35.05  35.09  35.07  35.03  35.11  35.05 
[16:34:42.020] <TB0>     INFO: Vcal RMS:    0.72   0.74   0.67   0.64   0.65   0.66   0.72   0.68   0.67   0.69   0.62   0.63   0.66   0.63   0.62   0.67 
[16:34:42.020] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[16:34:42.135] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[16:34:42.136] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[16:34:42.136] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[16:34:42.136] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[16:34:42.147] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[16:34:42.164] <TB0>     INFO: ######################################################################
[16:34:42.164] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[16:34:42.164] <TB0>     INFO: ######################################################################
[16:34:42.253] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:34:42.612] <TB0>     INFO: Expecting 41600 events.
[16:34:46.653] <TB0>     INFO: 41600 events read in total (3326ms).
[16:34:46.654] <TB0>     INFO: Test took 4385ms.
[16:34:46.663] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:34:46.663] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[16:34:46.663] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:34:46.689] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[16:34:46.690] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[16:34:46.690] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[16:34:46.690] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[16:34:47.010] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:34:47.353] <TB0>     INFO: Expecting 41600 events.
[16:34:51.497] <TB0>     INFO: 41600 events read in total (3429ms).
[16:34:51.497] <TB0>     INFO: Test took 4487ms.
[16:34:51.505] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:34:51.505] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[16:34:51.505] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[16:34:51.510] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.835
[16:34:51.510] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 168
[16:34:51.510] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.24
[16:34:51.510] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 170
[16:34:51.511] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.035
[16:34:51.511] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 165
[16:34:51.511] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.08
[16:34:51.511] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 189
[16:34:51.511] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 157.249
[16:34:51.511] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [14 ,6] phvalue 157
[16:34:51.511] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.198
[16:34:51.511] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 169
[16:34:51.511] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.855
[16:34:51.511] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,6] phvalue 170
[16:34:51.511] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.035
[16:34:51.511] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,17] phvalue 170
[16:34:51.512] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.229
[16:34:51.512] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 168
[16:34:51.512] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.122
[16:34:51.512] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 185
[16:34:51.512] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 162.485
[16:34:51.512] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 162
[16:34:51.512] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.222
[16:34:51.512] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,10] phvalue 172
[16:34:51.512] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.088
[16:34:51.512] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 171
[16:34:51.512] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.844
[16:34:51.512] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[16:34:51.513] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.267
[16:34:51.513] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 167
[16:34:51.513] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.974
[16:34:51.513] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 173
[16:34:51.513] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[16:34:51.513] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[16:34:51.513] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[16:34:51.597] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:34:51.941] <TB0>     INFO: Expecting 41600 events.
[16:34:56.050] <TB0>     INFO: 41600 events read in total (3395ms).
[16:34:56.051] <TB0>     INFO: Test took 4454ms.
[16:34:56.058] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:34:56.058] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[16:34:56.058] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[16:34:56.062] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[16:34:56.063] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 39minph_roc = 4
[16:34:56.063] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.4102
[16:34:56.063] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 71
[16:34:56.063] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.7713
[16:34:56.063] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 62
[16:34:56.064] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.4944
[16:34:56.064] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,67] phvalue 67
[16:34:56.064] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.4942
[16:34:56.064] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 91
[16:34:56.064] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 44.3641
[16:34:56.064] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 45
[16:34:56.064] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.6429
[16:34:56.064] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,42] phvalue 62
[16:34:56.064] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.9116
[16:34:56.064] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 62
[16:34:56.064] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.2545
[16:34:56.064] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 69
[16:34:56.065] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.4642
[16:34:56.065] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,24] phvalue 66
[16:34:56.065] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.1071
[16:34:56.065] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 81
[16:34:56.065] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.069
[16:34:56.065] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 62
[16:34:56.065] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.5868
[16:34:56.065] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 76
[16:34:56.065] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.9396
[16:34:56.065] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 68
[16:34:56.065] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.4111
[16:34:56.065] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 82
[16:34:56.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.3217
[16:34:56.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,6] phvalue 66
[16:34:56.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.8048
[16:34:56.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,31] phvalue 67
[16:34:56.068] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 0 0
[16:34:56.474] <TB0>     INFO: Expecting 2560 events.
[16:34:57.432] <TB0>     INFO: 2560 events read in total (243ms).
[16:34:57.433] <TB0>     INFO: Test took 1365ms.
[16:34:57.433] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:34:57.433] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 1 1
[16:34:57.941] <TB0>     INFO: Expecting 2560 events.
[16:34:58.898] <TB0>     INFO: 2560 events read in total (243ms).
[16:34:58.899] <TB0>     INFO: Test took 1466ms.
[16:34:58.900] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:34:58.900] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 67, 2 2
[16:34:59.407] <TB0>     INFO: Expecting 2560 events.
[16:35:00.366] <TB0>     INFO: 2560 events read in total (244ms).
[16:35:00.367] <TB0>     INFO: Test took 1467ms.
[16:35:00.367] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:35:00.367] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 3 3
[16:35:00.874] <TB0>     INFO: Expecting 2560 events.
[16:35:01.833] <TB0>     INFO: 2560 events read in total (244ms).
[16:35:01.833] <TB0>     INFO: Test took 1466ms.
[16:35:01.834] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:35:01.834] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 4 4
[16:35:02.341] <TB0>     INFO: Expecting 2560 events.
[16:35:03.297] <TB0>     INFO: 2560 events read in total (241ms).
[16:35:03.298] <TB0>     INFO: Test took 1464ms.
[16:35:03.298] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:35:03.298] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 42, 5 5
[16:35:03.806] <TB0>     INFO: Expecting 2560 events.
[16:35:04.767] <TB0>     INFO: 2560 events read in total (246ms).
[16:35:04.767] <TB0>     INFO: Test took 1469ms.
[16:35:04.768] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:35:04.768] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 6 6
[16:35:05.275] <TB0>     INFO: Expecting 2560 events.
[16:35:06.234] <TB0>     INFO: 2560 events read in total (244ms).
[16:35:06.234] <TB0>     INFO: Test took 1466ms.
[16:35:06.234] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:35:06.235] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 7 7
[16:35:06.742] <TB0>     INFO: Expecting 2560 events.
[16:35:07.698] <TB0>     INFO: 2560 events read in total (241ms).
[16:35:07.698] <TB0>     INFO: Test took 1463ms.
[16:35:07.699] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:35:07.699] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 24, 8 8
[16:35:08.206] <TB0>     INFO: Expecting 2560 events.
[16:35:09.165] <TB0>     INFO: 2560 events read in total (244ms).
[16:35:09.165] <TB0>     INFO: Test took 1466ms.
[16:35:09.165] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:35:09.166] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 9 9
[16:35:09.672] <TB0>     INFO: Expecting 2560 events.
[16:35:10.630] <TB0>     INFO: 2560 events read in total (243ms).
[16:35:10.630] <TB0>     INFO: Test took 1464ms.
[16:35:10.630] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:35:10.631] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 10 10
[16:35:11.138] <TB0>     INFO: Expecting 2560 events.
[16:35:12.097] <TB0>     INFO: 2560 events read in total (244ms).
[16:35:12.098] <TB0>     INFO: Test took 1467ms.
[16:35:12.098] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:35:12.099] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 11 11
[16:35:12.607] <TB0>     INFO: Expecting 2560 events.
[16:35:13.570] <TB0>     INFO: 2560 events read in total (248ms).
[16:35:13.570] <TB0>     INFO: Test took 1471ms.
[16:35:13.570] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:35:13.571] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 12 12
[16:35:14.078] <TB0>     INFO: Expecting 2560 events.
[16:35:15.036] <TB0>     INFO: 2560 events read in total (244ms).
[16:35:15.036] <TB0>     INFO: Test took 1466ms.
[16:35:15.037] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:35:15.037] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 13 13
[16:35:15.544] <TB0>     INFO: Expecting 2560 events.
[16:35:16.500] <TB0>     INFO: 2560 events read in total (241ms).
[16:35:16.501] <TB0>     INFO: Test took 1464ms.
[16:35:16.501] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:35:16.502] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 6, 14 14
[16:35:17.009] <TB0>     INFO: Expecting 2560 events.
[16:35:17.964] <TB0>     INFO: 2560 events read in total (241ms).
[16:35:17.964] <TB0>     INFO: Test took 1462ms.
[16:35:17.965] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:35:17.965] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 31, 15 15
[16:35:18.472] <TB0>     INFO: Expecting 2560 events.
[16:35:19.428] <TB0>     INFO: 2560 events read in total (241ms).
[16:35:19.428] <TB0>     INFO: Test took 1463ms.
[16:35:19.428] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:35:19.428] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[16:35:19.429] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[16:35:19.429] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[16:35:19.429] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC3
[16:35:19.429] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[16:35:19.429] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC5
[16:35:19.429] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[16:35:19.429] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[16:35:19.429] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[16:35:19.429] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[16:35:19.429] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[16:35:19.429] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[16:35:19.429] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[16:35:19.429] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[16:35:19.429] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[16:35:19.429] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[16:35:19.433] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:35:19.937] <TB0>     INFO: Expecting 655360 events.
[16:35:31.780] <TB0>     INFO: 655360 events read in total (11128ms).
[16:35:31.791] <TB0>     INFO: Expecting 655360 events.
[16:35:43.447] <TB0>     INFO: 655360 events read in total (11102ms).
[16:35:43.463] <TB0>     INFO: Expecting 655360 events.
[16:35:55.140] <TB0>     INFO: 655360 events read in total (11121ms).
[16:35:55.160] <TB0>     INFO: Expecting 655360 events.
[16:36:06.851] <TB0>     INFO: 655360 events read in total (11142ms).
[16:36:06.875] <TB0>     INFO: Expecting 655360 events.
[16:36:18.573] <TB0>     INFO: 655360 events read in total (11156ms).
[16:36:18.601] <TB0>     INFO: Expecting 655360 events.
[16:36:30.284] <TB0>     INFO: 655360 events read in total (11139ms).
[16:36:30.316] <TB0>     INFO: Expecting 655360 events.
[16:36:41.924] <TB0>     INFO: 655360 events read in total (11071ms).
[16:36:41.961] <TB0>     INFO: Expecting 655360 events.
[16:36:53.672] <TB0>     INFO: 655360 events read in total (11174ms).
[16:36:53.715] <TB0>     INFO: Expecting 655360 events.
[16:37:05.423] <TB0>     INFO: 655360 events read in total (11180ms).
[16:37:05.467] <TB0>     INFO: Expecting 655360 events.
[16:37:17.169] <TB0>     INFO: 655360 events read in total (11175ms).
[16:37:17.219] <TB0>     INFO: Expecting 655360 events.
[16:37:28.918] <TB0>     INFO: 655360 events read in total (11173ms).
[16:37:28.971] <TB0>     INFO: Expecting 655360 events.
[16:37:40.698] <TB0>     INFO: 655360 events read in total (11200ms).
[16:37:40.756] <TB0>     INFO: Expecting 655360 events.
[16:37:52.515] <TB0>     INFO: 655360 events read in total (11233ms).
[16:37:52.577] <TB0>     INFO: Expecting 655360 events.
[16:38:04.265] <TB0>     INFO: 655360 events read in total (11161ms).
[16:38:04.336] <TB0>     INFO: Expecting 655360 events.
[16:38:16.081] <TB0>     INFO: 655360 events read in total (11218ms).
[16:38:16.151] <TB0>     INFO: Expecting 655360 events.
[16:38:27.882] <TB0>     INFO: 655360 events read in total (11204ms).
[16:38:27.955] <TB0>     INFO: Test took 188522ms.
[16:38:28.049] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:38:28.355] <TB0>     INFO: Expecting 655360 events.
[16:38:40.231] <TB0>     INFO: 655360 events read in total (11161ms).
[16:38:40.242] <TB0>     INFO: Expecting 655360 events.
[16:38:51.902] <TB0>     INFO: 655360 events read in total (11104ms).
[16:38:51.918] <TB0>     INFO: Expecting 655360 events.
[16:39:03.622] <TB0>     INFO: 655360 events read in total (11143ms).
[16:39:03.642] <TB0>     INFO: Expecting 655360 events.
[16:39:15.344] <TB0>     INFO: 655360 events read in total (11151ms).
[16:39:15.369] <TB0>     INFO: Expecting 655360 events.
[16:39:27.076] <TB0>     INFO: 655360 events read in total (11163ms).
[16:39:27.106] <TB0>     INFO: Expecting 655360 events.
[16:39:38.748] <TB0>     INFO: 655360 events read in total (11098ms).
[16:39:38.785] <TB0>     INFO: Expecting 655360 events.
[16:39:50.462] <TB0>     INFO: 655360 events read in total (11140ms).
[16:39:50.501] <TB0>     INFO: Expecting 655360 events.
[16:40:02.175] <TB0>     INFO: 655360 events read in total (11140ms).
[16:40:02.219] <TB0>     INFO: Expecting 655360 events.
[16:40:13.929] <TB0>     INFO: 655360 events read in total (11178ms).
[16:40:13.977] <TB0>     INFO: Expecting 655360 events.
[16:40:25.715] <TB0>     INFO: 655360 events read in total (11212ms).
[16:40:25.768] <TB0>     INFO: Expecting 655360 events.
[16:40:37.507] <TB0>     INFO: 655360 events read in total (11213ms).
[16:40:37.563] <TB0>     INFO: Expecting 655360 events.
[16:40:49.311] <TB0>     INFO: 655360 events read in total (11222ms).
[16:40:49.373] <TB0>     INFO: Expecting 655360 events.
[16:41:01.116] <TB0>     INFO: 655360 events read in total (11216ms).
[16:41:01.184] <TB0>     INFO: Expecting 655360 events.
[16:41:12.910] <TB0>     INFO: 655360 events read in total (11199ms).
[16:41:12.981] <TB0>     INFO: Expecting 655360 events.
[16:41:24.679] <TB0>     INFO: 655360 events read in total (11171ms).
[16:41:24.755] <TB0>     INFO: Expecting 655360 events.
[16:41:36.476] <TB0>     INFO: 655360 events read in total (11195ms).
[16:41:36.561] <TB0>     INFO: Test took 188512ms.
[16:41:36.759] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:41:36.759] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[16:41:36.759] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:41:36.760] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[16:41:36.760] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:41:36.760] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[16:41:36.760] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:41:36.761] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[16:41:36.761] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:41:36.761] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[16:41:36.761] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:41:36.762] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[16:41:36.762] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:41:36.762] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[16:41:36.762] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:41:36.763] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[16:41:36.763] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:41:36.763] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[16:41:36.763] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:41:36.763] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[16:41:36.763] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:41:36.764] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[16:41:36.764] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:41:36.764] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[16:41:36.764] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:41:36.765] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[16:41:36.765] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:41:36.765] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[16:41:36.765] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:41:36.766] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[16:41:36.766] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:41:36.766] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[16:41:36.766] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:41:36.774] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:41:36.781] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:41:36.788] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:41:36.795] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:41:36.803] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:41:36.811] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:41:36.818] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:41:36.825] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:41:36.832] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:41:36.839] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:41:36.847] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:41:36.854] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:41:36.861] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:41:36.868] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:41:36.875] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:41:36.883] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:41:36.890] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:41:36.897] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[16:41:36.905] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[16:41:36.912] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[16:41:36.919] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[16:41:36.955] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C0.dat
[16:41:36.956] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C1.dat
[16:41:36.956] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C2.dat
[16:41:36.956] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C3.dat
[16:41:36.956] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C4.dat
[16:41:36.956] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C5.dat
[16:41:36.956] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C6.dat
[16:41:36.957] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C7.dat
[16:41:36.957] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C8.dat
[16:41:36.957] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C9.dat
[16:41:36.957] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C10.dat
[16:41:36.957] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C11.dat
[16:41:36.957] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C12.dat
[16:41:36.957] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C13.dat
[16:41:36.957] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C14.dat
[16:41:36.958] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C15.dat
[16:41:37.310] <TB0>     INFO: Expecting 41600 events.
[16:41:41.173] <TB0>     INFO: 41600 events read in total (3148ms).
[16:41:41.173] <TB0>     INFO: Test took 4207ms.
[16:41:41.823] <TB0>     INFO: Expecting 41600 events.
[16:41:45.663] <TB0>     INFO: 41600 events read in total (3125ms).
[16:41:45.663] <TB0>     INFO: Test took 4185ms.
[16:41:46.314] <TB0>     INFO: Expecting 41600 events.
[16:41:50.161] <TB0>     INFO: 41600 events read in total (3132ms).
[16:41:50.162] <TB0>     INFO: Test took 4196ms.
[16:41:50.465] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:41:50.601] <TB0>     INFO: Expecting 2560 events.
[16:41:51.561] <TB0>     INFO: 2560 events read in total (246ms).
[16:41:51.561] <TB0>     INFO: Test took 1097ms.
[16:41:51.566] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:41:52.070] <TB0>     INFO: Expecting 2560 events.
[16:41:53.026] <TB0>     INFO: 2560 events read in total (241ms).
[16:41:53.027] <TB0>     INFO: Test took 1462ms.
[16:41:53.029] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:41:53.536] <TB0>     INFO: Expecting 2560 events.
[16:41:54.495] <TB0>     INFO: 2560 events read in total (244ms).
[16:41:54.495] <TB0>     INFO: Test took 1466ms.
[16:41:54.497] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:41:54.004] <TB0>     INFO: Expecting 2560 events.
[16:41:55.962] <TB0>     INFO: 2560 events read in total (243ms).
[16:41:55.963] <TB0>     INFO: Test took 1466ms.
[16:41:55.965] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:41:56.471] <TB0>     INFO: Expecting 2560 events.
[16:41:57.430] <TB0>     INFO: 2560 events read in total (244ms).
[16:41:57.430] <TB0>     INFO: Test took 1465ms.
[16:41:57.432] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:41:57.939] <TB0>     INFO: Expecting 2560 events.
[16:41:58.898] <TB0>     INFO: 2560 events read in total (244ms).
[16:41:58.898] <TB0>     INFO: Test took 1466ms.
[16:41:58.900] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:41:59.407] <TB0>     INFO: Expecting 2560 events.
[16:42:00.366] <TB0>     INFO: 2560 events read in total (244ms).
[16:42:00.366] <TB0>     INFO: Test took 1466ms.
[16:42:00.368] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:00.875] <TB0>     INFO: Expecting 2560 events.
[16:42:01.833] <TB0>     INFO: 2560 events read in total (243ms).
[16:42:01.834] <TB0>     INFO: Test took 1466ms.
[16:42:01.836] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:02.343] <TB0>     INFO: Expecting 2560 events.
[16:42:03.301] <TB0>     INFO: 2560 events read in total (244ms).
[16:42:03.301] <TB0>     INFO: Test took 1465ms.
[16:42:03.304] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:03.810] <TB0>     INFO: Expecting 2560 events.
[16:42:04.769] <TB0>     INFO: 2560 events read in total (244ms).
[16:42:04.770] <TB0>     INFO: Test took 1466ms.
[16:42:04.772] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:05.278] <TB0>     INFO: Expecting 2560 events.
[16:42:06.237] <TB0>     INFO: 2560 events read in total (244ms).
[16:42:06.237] <TB0>     INFO: Test took 1465ms.
[16:42:06.239] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:06.746] <TB0>     INFO: Expecting 2560 events.
[16:42:07.704] <TB0>     INFO: 2560 events read in total (244ms).
[16:42:07.704] <TB0>     INFO: Test took 1465ms.
[16:42:07.706] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:08.212] <TB0>     INFO: Expecting 2560 events.
[16:42:09.171] <TB0>     INFO: 2560 events read in total (244ms).
[16:42:09.171] <TB0>     INFO: Test took 1465ms.
[16:42:09.173] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:09.680] <TB0>     INFO: Expecting 2560 events.
[16:42:10.639] <TB0>     INFO: 2560 events read in total (244ms).
[16:42:10.639] <TB0>     INFO: Test took 1466ms.
[16:42:10.641] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:11.148] <TB0>     INFO: Expecting 2560 events.
[16:42:12.109] <TB0>     INFO: 2560 events read in total (246ms).
[16:42:12.110] <TB0>     INFO: Test took 1469ms.
[16:42:12.112] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:12.618] <TB0>     INFO: Expecting 2560 events.
[16:42:13.576] <TB0>     INFO: 2560 events read in total (243ms).
[16:42:13.577] <TB0>     INFO: Test took 1465ms.
[16:42:13.579] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:14.085] <TB0>     INFO: Expecting 2560 events.
[16:42:15.044] <TB0>     INFO: 2560 events read in total (245ms).
[16:42:15.045] <TB0>     INFO: Test took 1466ms.
[16:42:15.047] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:15.553] <TB0>     INFO: Expecting 2560 events.
[16:42:16.512] <TB0>     INFO: 2560 events read in total (244ms).
[16:42:16.513] <TB0>     INFO: Test took 1466ms.
[16:42:16.515] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:17.022] <TB0>     INFO: Expecting 2560 events.
[16:42:17.980] <TB0>     INFO: 2560 events read in total (243ms).
[16:42:17.981] <TB0>     INFO: Test took 1466ms.
[16:42:17.983] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:18.489] <TB0>     INFO: Expecting 2560 events.
[16:42:19.449] <TB0>     INFO: 2560 events read in total (245ms).
[16:42:19.449] <TB0>     INFO: Test took 1466ms.
[16:42:19.452] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:19.958] <TB0>     INFO: Expecting 2560 events.
[16:42:20.916] <TB0>     INFO: 2560 events read in total (243ms).
[16:42:20.916] <TB0>     INFO: Test took 1465ms.
[16:42:20.919] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:21.425] <TB0>     INFO: Expecting 2560 events.
[16:42:22.384] <TB0>     INFO: 2560 events read in total (244ms).
[16:42:22.384] <TB0>     INFO: Test took 1466ms.
[16:42:22.386] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:22.892] <TB0>     INFO: Expecting 2560 events.
[16:42:23.851] <TB0>     INFO: 2560 events read in total (244ms).
[16:42:23.851] <TB0>     INFO: Test took 1465ms.
[16:42:23.853] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:24.361] <TB0>     INFO: Expecting 2560 events.
[16:42:25.320] <TB0>     INFO: 2560 events read in total (244ms).
[16:42:25.321] <TB0>     INFO: Test took 1468ms.
[16:42:25.323] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:25.830] <TB0>     INFO: Expecting 2560 events.
[16:42:26.789] <TB0>     INFO: 2560 events read in total (244ms).
[16:42:26.790] <TB0>     INFO: Test took 1467ms.
[16:42:26.792] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:27.299] <TB0>     INFO: Expecting 2560 events.
[16:42:28.258] <TB0>     INFO: 2560 events read in total (245ms).
[16:42:28.259] <TB0>     INFO: Test took 1468ms.
[16:42:28.261] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:28.768] <TB0>     INFO: Expecting 2560 events.
[16:42:29.727] <TB0>     INFO: 2560 events read in total (244ms).
[16:42:29.728] <TB0>     INFO: Test took 1467ms.
[16:42:29.730] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:30.236] <TB0>     INFO: Expecting 2560 events.
[16:42:31.195] <TB0>     INFO: 2560 events read in total (244ms).
[16:42:31.195] <TB0>     INFO: Test took 1465ms.
[16:42:31.197] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:31.704] <TB0>     INFO: Expecting 2560 events.
[16:42:32.663] <TB0>     INFO: 2560 events read in total (244ms).
[16:42:32.663] <TB0>     INFO: Test took 1466ms.
[16:42:32.667] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:33.172] <TB0>     INFO: Expecting 2560 events.
[16:42:34.129] <TB0>     INFO: 2560 events read in total (242ms).
[16:42:34.129] <TB0>     INFO: Test took 1462ms.
[16:42:34.132] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:34.638] <TB0>     INFO: Expecting 2560 events.
[16:42:35.596] <TB0>     INFO: 2560 events read in total (244ms).
[16:42:35.596] <TB0>     INFO: Test took 1465ms.
[16:42:35.598] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:36.105] <TB0>     INFO: Expecting 2560 events.
[16:42:37.064] <TB0>     INFO: 2560 events read in total (244ms).
[16:42:37.064] <TB0>     INFO: Test took 1466ms.
[16:42:38.084] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 475 seconds
[16:42:38.084] <TB0>     INFO: PH scale (per ROC):    68  73  72  82  80  77  80  75  78  86  78  78  79  82  80  84
[16:42:38.084] <TB0>     INFO: PH offset (per ROC):  183 187 186 157 200 187 181 179 179 164 186 174 176 163 177 176
[16:42:38.256] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[16:42:38.260] <TB0>     INFO: ######################################################################
[16:42:38.260] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[16:42:38.260] <TB0>     INFO: ######################################################################
[16:42:38.260] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[16:42:38.304] <TB0>     INFO: scanning low vcal = 10
[16:42:38.649] <TB0>     INFO: Expecting 41600 events.
[16:42:42.360] <TB0>     INFO: 41600 events read in total (2996ms).
[16:42:42.361] <TB0>     INFO: Test took 4057ms.
[16:42:42.363] <TB0>     INFO: scanning low vcal = 20
[16:42:42.869] <TB0>     INFO: Expecting 41600 events.
[16:42:46.585] <TB0>     INFO: 41600 events read in total (3001ms).
[16:42:46.585] <TB0>     INFO: Test took 4222ms.
[16:42:46.588] <TB0>     INFO: scanning low vcal = 30
[16:42:47.093] <TB0>     INFO: Expecting 41600 events.
[16:42:50.835] <TB0>     INFO: 41600 events read in total (3027ms).
[16:42:50.835] <TB0>     INFO: Test took 4246ms.
[16:42:50.837] <TB0>     INFO: scanning low vcal = 40
[16:42:51.339] <TB0>     INFO: Expecting 41600 events.
[16:42:55.629] <TB0>     INFO: 41600 events read in total (3575ms).
[16:42:55.630] <TB0>     INFO: Test took 4793ms.
[16:42:55.633] <TB0>     INFO: scanning low vcal = 50
[16:42:56.047] <TB0>     INFO: Expecting 41600 events.
[16:43:00.320] <TB0>     INFO: 41600 events read in total (3558ms).
[16:43:00.320] <TB0>     INFO: Test took 4687ms.
[16:43:00.323] <TB0>     INFO: scanning low vcal = 60
[16:43:00.741] <TB0>     INFO: Expecting 41600 events.
[16:43:05.013] <TB0>     INFO: 41600 events read in total (3558ms).
[16:43:05.014] <TB0>     INFO: Test took 4690ms.
[16:43:05.017] <TB0>     INFO: scanning low vcal = 70
[16:43:05.436] <TB0>     INFO: Expecting 41600 events.
[16:43:09.713] <TB0>     INFO: 41600 events read in total (3562ms).
[16:43:09.713] <TB0>     INFO: Test took 4696ms.
[16:43:09.716] <TB0>     INFO: scanning low vcal = 80
[16:43:10.136] <TB0>     INFO: Expecting 41600 events.
[16:43:14.405] <TB0>     INFO: 41600 events read in total (3555ms).
[16:43:14.406] <TB0>     INFO: Test took 4690ms.
[16:43:14.409] <TB0>     INFO: scanning low vcal = 90
[16:43:14.827] <TB0>     INFO: Expecting 41600 events.
[16:43:19.103] <TB0>     INFO: 41600 events read in total (3561ms).
[16:43:19.103] <TB0>     INFO: Test took 4694ms.
[16:43:19.107] <TB0>     INFO: scanning low vcal = 100
[16:43:19.528] <TB0>     INFO: Expecting 41600 events.
[16:43:23.931] <TB0>     INFO: 41600 events read in total (3688ms).
[16:43:23.932] <TB0>     INFO: Test took 4825ms.
[16:43:23.935] <TB0>     INFO: scanning low vcal = 110
[16:43:24.355] <TB0>     INFO: Expecting 41600 events.
[16:43:28.618] <TB0>     INFO: 41600 events read in total (3548ms).
[16:43:28.619] <TB0>     INFO: Test took 4684ms.
[16:43:28.622] <TB0>     INFO: scanning low vcal = 120
[16:43:29.040] <TB0>     INFO: Expecting 41600 events.
[16:43:33.335] <TB0>     INFO: 41600 events read in total (3580ms).
[16:43:33.336] <TB0>     INFO: Test took 4713ms.
[16:43:33.338] <TB0>     INFO: scanning low vcal = 130
[16:43:33.756] <TB0>     INFO: Expecting 41600 events.
[16:43:38.037] <TB0>     INFO: 41600 events read in total (3564ms).
[16:43:38.038] <TB0>     INFO: Test took 4700ms.
[16:43:38.040] <TB0>     INFO: scanning low vcal = 140
[16:43:38.459] <TB0>     INFO: Expecting 41600 events.
[16:43:42.718] <TB0>     INFO: 41600 events read in total (3545ms).
[16:43:42.719] <TB0>     INFO: Test took 4678ms.
[16:43:42.722] <TB0>     INFO: scanning low vcal = 150
[16:43:43.143] <TB0>     INFO: Expecting 41600 events.
[16:43:47.406] <TB0>     INFO: 41600 events read in total (3548ms).
[16:43:47.407] <TB0>     INFO: Test took 4685ms.
[16:43:47.410] <TB0>     INFO: scanning low vcal = 160
[16:43:47.828] <TB0>     INFO: Expecting 41600 events.
[16:43:52.109] <TB0>     INFO: 41600 events read in total (3566ms).
[16:43:52.110] <TB0>     INFO: Test took 4700ms.
[16:43:52.114] <TB0>     INFO: scanning low vcal = 170
[16:43:52.531] <TB0>     INFO: Expecting 41600 events.
[16:43:56.818] <TB0>     INFO: 41600 events read in total (3572ms).
[16:43:56.818] <TB0>     INFO: Test took 4704ms.
[16:43:56.823] <TB0>     INFO: scanning low vcal = 180
[16:43:57.238] <TB0>     INFO: Expecting 41600 events.
[16:44:01.511] <TB0>     INFO: 41600 events read in total (3558ms).
[16:44:01.512] <TB0>     INFO: Test took 4689ms.
[16:44:01.515] <TB0>     INFO: scanning low vcal = 190
[16:44:01.936] <TB0>     INFO: Expecting 41600 events.
[16:44:06.210] <TB0>     INFO: 41600 events read in total (3559ms).
[16:44:06.211] <TB0>     INFO: Test took 4696ms.
[16:44:06.213] <TB0>     INFO: scanning low vcal = 200
[16:44:06.632] <TB0>     INFO: Expecting 41600 events.
[16:44:10.896] <TB0>     INFO: 41600 events read in total (3549ms).
[16:44:10.897] <TB0>     INFO: Test took 4683ms.
[16:44:10.900] <TB0>     INFO: scanning low vcal = 210
[16:44:11.320] <TB0>     INFO: Expecting 41600 events.
[16:44:15.588] <TB0>     INFO: 41600 events read in total (3553ms).
[16:44:15.588] <TB0>     INFO: Test took 4688ms.
[16:44:15.593] <TB0>     INFO: scanning low vcal = 220
[16:44:16.010] <TB0>     INFO: Expecting 41600 events.
[16:44:20.288] <TB0>     INFO: 41600 events read in total (3563ms).
[16:44:20.289] <TB0>     INFO: Test took 4696ms.
[16:44:20.292] <TB0>     INFO: scanning low vcal = 230
[16:44:20.708] <TB0>     INFO: Expecting 41600 events.
[16:44:24.974] <TB0>     INFO: 41600 events read in total (3551ms).
[16:44:24.975] <TB0>     INFO: Test took 4683ms.
[16:44:24.978] <TB0>     INFO: scanning low vcal = 240
[16:44:25.395] <TB0>     INFO: Expecting 41600 events.
[16:44:29.684] <TB0>     INFO: 41600 events read in total (3574ms).
[16:44:29.685] <TB0>     INFO: Test took 4707ms.
[16:44:29.689] <TB0>     INFO: scanning low vcal = 250
[16:44:30.103] <TB0>     INFO: Expecting 41600 events.
[16:44:34.374] <TB0>     INFO: 41600 events read in total (3553ms).
[16:44:34.375] <TB0>     INFO: Test took 4686ms.
[16:44:34.379] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[16:44:34.796] <TB0>     INFO: Expecting 41600 events.
[16:44:39.071] <TB0>     INFO: 41600 events read in total (3559ms).
[16:44:39.072] <TB0>     INFO: Test took 4693ms.
[16:44:39.074] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[16:44:39.493] <TB0>     INFO: Expecting 41600 events.
[16:44:43.770] <TB0>     INFO: 41600 events read in total (3562ms).
[16:44:43.771] <TB0>     INFO: Test took 4696ms.
[16:44:43.774] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[16:44:44.193] <TB0>     INFO: Expecting 41600 events.
[16:44:48.457] <TB0>     INFO: 41600 events read in total (3549ms).
[16:44:48.458] <TB0>     INFO: Test took 4684ms.
[16:44:48.462] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[16:44:48.878] <TB0>     INFO: Expecting 41600 events.
[16:44:53.152] <TB0>     INFO: 41600 events read in total (3556ms).
[16:44:53.153] <TB0>     INFO: Test took 4691ms.
[16:44:53.156] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[16:44:53.574] <TB0>     INFO: Expecting 41600 events.
[16:44:57.848] <TB0>     INFO: 41600 events read in total (3559ms).
[16:44:57.849] <TB0>     INFO: Test took 4693ms.
[16:44:58.397] <TB0>     INFO: PixTestGainPedestal::measure() done 
[16:44:58.399] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[16:44:58.400] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[16:44:58.400] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[16:44:58.400] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[16:44:58.401] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[16:44:58.401] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[16:44:58.401] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[16:44:58.401] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[16:44:58.401] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[16:44:58.402] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[16:44:58.402] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[16:44:58.402] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[16:44:58.403] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[16:44:58.403] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[16:44:58.403] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[16:44:58.403] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[16:45:37.929] <TB0>     INFO: PixTestGainPedestal::fit() done
[16:45:37.929] <TB0>     INFO: non-linearity mean:  0.949 0.952 0.956 0.961 0.952 0.957 0.950 0.955 0.959 0.961 0.956 0.955 0.958 0.962 0.958 0.961
[16:45:37.929] <TB0>     INFO: non-linearity RMS:   0.006 0.007 0.006 0.005 0.007 0.006 0.006 0.007 0.007 0.005 0.005 0.005 0.005 0.005 0.005 0.004
[16:45:37.929] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[16:45:37.952] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[16:45:37.974] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[16:45:37.997] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[16:45:38.020] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[16:45:38.058] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[16:45:38.081] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[16:45:38.103] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[16:45:38.126] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[16:45:38.148] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[16:45:38.171] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[16:45:38.193] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[16:45:38.216] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[16:45:38.239] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[16:45:38.261] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[16:45:38.283] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-50_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[16:45:38.306] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 180 seconds
[16:45:38.306] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[16:45:38.313] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[16:45:38.313] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[16:45:38.326] <TB0>     INFO: ######################################################################
[16:45:38.326] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[16:45:38.326] <TB0>     INFO: ######################################################################
[16:45:38.329] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[16:45:38.341] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:45:38.341] <TB0>     INFO:     run 1 of 1
[16:45:38.341] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:45:38.690] <TB0>     INFO: Expecting 3120000 events.
[16:46:29.818] <TB0>     INFO: 1311305 events read in total (50413ms).
[16:47:20.285] <TB0>     INFO: 2618595 events read in total (100880ms).
[16:47:39.811] <TB0>     INFO: 3120000 events read in total (120407ms).
[16:47:39.850] <TB0>     INFO: Test took 121510ms.
[16:47:39.931] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:47:40.058] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:47:41.478] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:47:42.819] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:47:44.168] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:47:45.606] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:47:47.032] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:47:48.512] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:47:49.968] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:47:51.433] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:47:52.800] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:47:54.151] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:47:55.557] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:47:56.958] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:47:58.419] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:47:59.799] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:48:01.108] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:48:02.529] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 260259840
[16:48:02.637] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[16:48:02.637] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.2818, RMS = 1.67261
[16:48:02.637] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[16:48:02.641] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[16:48:02.641] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.9948, RMS = 1.63942
[16:48:02.642] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[16:48:02.643] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[16:48:02.643] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.2229, RMS = 2.43176
[16:48:02.643] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[16:48:02.643] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[16:48:02.643] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.5809, RMS = 2.32853
[16:48:02.643] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[16:48:02.644] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[16:48:02.645] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.5329, RMS = 1.31959
[16:48:02.645] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:48:02.645] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[16:48:02.645] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.942, RMS = 1.46393
[16:48:02.645] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:48:02.646] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[16:48:02.646] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.1966, RMS = 0.906849
[16:48:02.646] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:48:02.646] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[16:48:02.646] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.1402, RMS = 0.862833
[16:48:02.646] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:48:02.647] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[16:48:02.647] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.4225, RMS = 1.2066
[16:48:02.647] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[16:48:02.647] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[16:48:02.647] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.9436, RMS = 0.88006
[16:48:02.647] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:48:02.648] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[16:48:02.648] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 94.2803, RMS = 1.51053
[16:48:02.648] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 102
[16:48:02.648] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[16:48:02.648] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 93.0612, RMS = 1.61221
[16:48:02.648] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 102
[16:48:02.649] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[16:48:02.649] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.8965, RMS = 1.84453
[16:48:02.649] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[16:48:02.649] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[16:48:02.649] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.7751, RMS = 1.83913
[16:48:02.649] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[16:48:02.650] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[16:48:02.650] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.3079, RMS = 1.57062
[16:48:02.650] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[16:48:02.650] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[16:48:02.650] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.6633, RMS = 1.55624
[16:48:02.650] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[16:48:02.651] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[16:48:02.651] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8384, RMS = 0.997243
[16:48:02.651] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:48:02.651] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[16:48:02.651] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.4781, RMS = 1.34602
[16:48:02.651] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:48:02.652] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[16:48:02.652] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.8934, RMS = 1.33495
[16:48:02.652] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:48:02.652] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[16:48:02.652] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.3828, RMS = 1.74304
[16:48:02.652] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:48:02.653] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[16:48:02.653] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.5041, RMS = 0.999649
[16:48:02.654] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:48:02.654] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[16:48:02.654] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3902, RMS = 1.04882
[16:48:02.654] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:48:02.655] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[16:48:02.655] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1403, RMS = 0.811307
[16:48:02.655] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:48:02.655] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[16:48:02.655] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.2595, RMS = 1.16074
[16:48:02.655] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:48:02.656] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[16:48:02.656] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.1913, RMS = 1.8602
[16:48:02.656] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[16:48:02.656] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[16:48:02.656] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.2035, RMS = 1.75194
[16:48:02.656] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[16:48:02.657] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[16:48:02.657] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.627, RMS = 0.915527
[16:48:02.657] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:48:02.657] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[16:48:02.657] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.5936, RMS = 0.938841
[16:48:02.657] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:48:02.658] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[16:48:02.658] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 65.1395, RMS = 1.26783
[16:48:02.658] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 72
[16:48:02.658] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[16:48:02.658] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 63.415, RMS = 1.24266
[16:48:02.658] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 70
[16:48:02.659] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[16:48:02.659] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.2403, RMS = 1.09888
[16:48:02.659] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[16:48:02.659] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[16:48:02.659] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.9558, RMS = 0.977839
[16:48:02.659] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:48:02.665] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[16:48:02.665] <TB0>     INFO: number of dead bumps (per ROC):     0    6    0    0    0    0    0    0    0    0    1    2    0    0    1    0
[16:48:02.665] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[16:48:02.952] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[16:48:02.952] <TB0>     INFO: enter test to run
[16:48:02.952] <TB0>     INFO:   test:  no parameter change
[16:48:02.952] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.1mA
[16:48:02.954] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 467.9mA
[16:48:02.954] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.0 C
[16:48:02.954] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[16:48:04.280] <TB0>    QUIET: Connection to board 133 closed.
[16:48:04.324] <TB0>     INFO: pXar: this is the end, my friend
[16:48:04.324] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
