INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HA-CJ-200w_bsi-test_v2.05/HA-CJ-200w_bsi-test_v2.05/project_1.gen/sources_1/ip/fifo512bit_1k/sim/fifo512bit_1k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo512bit_1k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HA-CJ-200w_bsi-test_v2.05/HA-CJ-200w_bsi-test_v2.05/project_1.gen/sources_1/ip/ila_pixel/sim/ila_pixel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_pixel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HA-CJ-200w_bsi-test_v2.05/HA-CJ-200w_bsi-test_v2.05/project_1.gen/sources_1/ip/vio_2/sim/vio_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vio_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HA-CJ-200w_bsi-test_v2.05/HA-CJ-200w_bsi-test_v2.05/project_1.gen/sources_1/ip/ila_1/sim/ila_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HA-CJ-200w_bsi-test_v2.05/HA-CJ-200w_bsi-test_v2.05/project_1.gen/sources_1/ip/vio_0/sim/vio_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vio_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HA-CJ-200w_bsi-test_v2.05/HA-CJ-200w_bsi-test_v2.05/project_1.srcs/sources_1/new/TFI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interval_cal_intval_ram
INFO: [VRFC 10-311] analyzing module TFI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HA-CJ-200w_bsi-test_v2.05/HA-CJ-200w_bsi-test_v2.05/project_1.srcs/sources_1/new/mem_1r1w_2000x509.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_1r1w_2000x512
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HA-CJ-200w_bsi-test_v2.05/HA-CJ-200w_bsi-test_v2.05/project_1.srcs/sources_1/new/pixel_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_receive
WARNING: [VRFC 10-3380] identifier 'pixel_frame_reg' is used before its declaration [E:/HA-CJ-200w_bsi-test_v2.05/HA-CJ-200w_bsi-test_v2.05/project_1.srcs/sources_1/new/pixel_receiver.v:191]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HA-CJ-200w_bsi-test_v2.05/HA-CJ-200w_bsi-test_v2.05/project_1.srcs/sources_1/new/pixel_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HA-CJ-200w_bsi-test_v2.05/HA-CJ-200w_bsi-test_v2.05/project_1.srcs/sources_1/new/pp_pix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pp_pix
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HA-CJ-200w_bsi-test_v2.05/HA-CJ-200w_bsi-test_v2.05/project_1.srcs/sources_1/new/pp_ram2_r_w_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pp_ram2_r_w_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HA-CJ-200w_bsi-test_v2.05/HA-CJ-200w_bsi-test_v2.05/project_1.srcs/sources_1/new/saveimg_and_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saveimg_and_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HA-CJ-200w_bsi-test_v2.05/HA-CJ-200w_bsi-test_v2.05/project_1.srcs/sources_1/imports/code/spi_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_config
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HA-CJ-200w_bsi-test_v2.05/HA-CJ-200w_bsi-test_v2.05/project_1.srcs/sim_1/new/pixel_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_top_tb
