m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/MUX/simulation/modelsim
vhard_block
Z1 !s110 1686943823
!i10b 1
!s100 c`0cXd@:b_InhOe>j>?O72
IDTS5jHecH@;MPBGdSAY5W2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1686943763
Z4 8mux_7_1200mv_100c_slow.vo
Z5 Fmux_7_1200mv_100c_slow.vo
L0 1968
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1686943823.000000
Z8 !s107 mux_7_1200mv_100c_slow.vo|
Z9 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+.|mux_7_1200mv_100c_slow.vo|
!i113 1
Z10 o-vlog01compat -work work
Z11 !s92 -vlog01compat -work work +incdir+.
Z12 tCvgOpt 0
vmux
R1
!i10b 1
!s100 oHkNkN`:]m<3H`BmonEZI3
I_WA=X3o:G9Q4_=k<;do9h0
R2
R0
R3
R4
R5
L0 31
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vmux_TB
R1
!i10b 1
!s100 2eE>OJ9mZ=XSAf@1iPE>h1
IaLCl9POBXn`UkU8aj]cUR1
R2
R0
w1686943245
8C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/MUX/mux_TB.v
FC:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/MUX/mux_TB.v
L0 2
R6
r1
!s85 0
31
R7
!s107 C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/MUX/mux_TB.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/MUX|C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/MUX/mux_TB.v|
!i113 1
R10
!s92 -vlog01compat -work work +incdir+C:/Users/elias/Documents/GitHub/ProjetoSistemasDigitais/MIPS_CPU/MUX
R12
nmux_@t@b
