--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/ttsiod/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -e 3
-s 5 -n 3 -xml Example3_preroute.twx Example3_map.ncd -o Example3_preroute.twr
Example3.pcf -ucf /home/ttsiod/Xilinx/KB/ZestSC1/VHDL/ZestSC1.ucf

Design file:              Example3_map.ncd
Physical constraint file: Example3.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData<15>
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData<15>" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData<14>
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData<14>" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData<13>
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData<13>" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData<12>
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData<12>" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData<11>
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData<11>" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData<10>
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData<10>" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData<9>
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData<9>" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData<8>
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData<8>" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData<7>
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData<7>" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData<6>
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData<6>" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData<5>
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData<5>" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData<4>
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData<4>" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData<3>
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData<3>" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData<2>
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData<2>" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData<1>
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData<1>" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData<0>
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData<0>" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_StreamCLK = PERIOD TIMEGRP "USB_StreamCLK" 20.8 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.700ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RegCLK = PERIOD TIMEGRP "USB_RegCLK" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.987ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Interfaces_INST_ZestSC1_Host_StreamCLKFB = PERIOD TIMEGRP 
        "Interfaces_INST_ZestSC1_Host_StreamCLKFB" TS_StreamCLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 489 paths analyzed, 120 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.049ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Interfaces_INST_ZestSC1_Host_RegCLKFB = PERIOD TIMEGRP    
     "Interfaces_INST_ZestSC1_Host_RegCLKFB" TS_RegCLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1772121106 paths analyzed, 3137 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.418ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Interfaces_INST_SRAM_SramClkOut = PERIOD TIMEGRP         
"Interfaces_INST_SRAM_SramClkOut"         
TS_Interfaces_INST_ZestSC1_Host_RegCLKFB PHASE -1.953125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.316ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData<15>" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData<15>" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.546ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData<14>" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData<14>" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.216ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData<13>" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData<13>" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.188ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData<12>" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData<12>" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.398ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData<11>" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData<11>" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.188ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData<10>" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData<10>" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.188ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData<9>" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData<9>" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.944ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData<8>" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData<8>" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.944ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData<7>" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData<7>" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.060ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData<6>" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData<6>" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.060ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData<5>" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData<5>" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.728ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData<4>" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData<4>" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.728ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData<3>" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData<3>" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.728ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData<2>" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData<2>" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.728ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData<1>" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData<1>" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.060ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData<0>" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData<0>" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.060ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamFlags_n<1>" OFFSET = IN 7 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.881ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamFlags_n<0>" OFFSET = IN 7 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.762ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamSLOE_n" OFFSET = OUT 8 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.652ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamSLRD_n" OFFSET = OUT 8 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.113ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamSLWR_n" OFFSET = OUT 8 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.068ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "S_WE_N" OFFSET = OUT 16 ns AFTER COMP "USB_RegCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.801ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "S_A_GRP" OFFSET = OUT 16 ns AFTER COMP 
"USB_RegCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 23 paths analyzed, 23 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   3.411ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "S_DA_GRP" OFFSET = OUT 16 ns AFTER COMP 
"USB_RegCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 17 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.437ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "S_DB_GRP" OFFSET = OUT 16 ns AFTER COMP 
"USB_RegCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 9 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.244ns.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_StreamCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_StreamCLK                   |     20.800ns|      8.700ns|      6.049ns|            0|            0|            0|          489|
| TS_Interfaces_INST_ZestSC1_Hos|     20.800ns|      6.049ns|          N/A|            0|            0|          489|            0|
| t_StreamCLKFB                 |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_RegCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_RegCLK                      |     20.000ns|      5.987ns|     18.418ns|            0|            0|            0|   1772121106|
| TS_Interfaces_INST_ZestSC1_Hos|     20.000ns|     18.418ns|      1.316ns|            0|            0|   1772121106|            0|
| t_RegCLKFB                    |             |             |             |             |             |             |             |
|  TS_Interfaces_INST_SRAM_SramC|     20.000ns|      1.316ns|          N/A|            0|            0|            0|            0|
|  lkOut                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock USB_StreamCLK
--------------------+------------+------------+--------------------------------------+--------+
                    |Max Setup to|Max Hold to |                                      | Clock  |
Source              | clk (edge) | clk (edge) |Internal Clock(s)                     | Phase  |
--------------------+------------+------------+--------------------------------------+--------+
USB_StreamFlags_n<0>|    2.762(R)|   -0.354(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamFlags_n<1>|    2.881(R)|   -0.354(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
--------------------+------------+------------+--------------------------------------+--------+

Clock USB_RegCLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
S_A<0>      |    3.411(R)|CLK               |   0.000|
S_A<1>      |    3.411(R)|CLK               |   0.000|
S_A<2>      |    3.411(R)|CLK               |   0.000|
S_A<3>      |    3.411(R)|CLK               |   0.000|
S_A<4>      |    3.411(R)|CLK               |   0.000|
S_A<5>      |    3.411(R)|CLK               |   0.000|
S_A<6>      |    3.411(R)|CLK               |   0.000|
S_A<7>      |    3.411(R)|CLK               |   0.000|
S_A<8>      |    3.411(R)|CLK               |   0.000|
S_A<9>      |    3.411(R)|CLK               |   0.000|
S_A<10>     |    3.411(R)|CLK               |   0.000|
S_A<11>     |    3.411(R)|CLK               |   0.000|
S_A<12>     |    3.411(R)|CLK               |   0.000|
S_A<13>     |    3.411(R)|CLK               |   0.000|
S_A<14>     |    3.411(R)|CLK               |   0.000|
S_A<15>     |    3.411(R)|CLK               |   0.000|
S_A<16>     |    3.411(R)|CLK               |   0.000|
S_A<17>     |    3.411(R)|CLK               |   0.000|
S_A<18>     |    3.411(R)|CLK               |   0.000|
S_A<19>     |    3.411(R)|CLK               |   0.000|
S_A<20>     |    3.411(R)|CLK               |   0.000|
S_A<21>     |    3.411(R)|CLK               |   0.000|
S_A<22>     |    3.411(R)|CLK               |   0.000|
S_DA<0>     |    4.829(R)|CLK               |   0.000|
S_DA<1>     |    4.829(R)|CLK               |   0.000|
S_DA<2>     |    4.770(R)|CLK               |   0.000|
S_DA<3>     |    4.770(R)|CLK               |   0.000|
S_DA<4>     |    5.102(R)|CLK               |   0.000|
S_DA<5>     |    5.102(R)|CLK               |   0.000|
S_DA<6>     |    5.103(R)|CLK               |   0.000|
S_DA<7>     |    5.103(R)|CLK               |   0.000|
S_DA<8>     |    5.437(R)|CLK               |   0.000|
S_DB<0>     |    5.437(R)|CLK               |   0.000|
S_DB<1>     |    5.930(R)|CLK               |   0.000|
S_DB<2>     |    5.930(R)|CLK               |   0.000|
S_DB<3>     |    6.244(R)|CLK               |   0.000|
S_DB<4>     |    6.244(R)|CLK               |   0.000|
S_DB<5>     |    5.103(R)|CLK               |   0.000|
S_DB<6>     |    4.770(R)|CLK               |   0.000|
S_DB<7>     |    5.438(R)|CLK               |   0.000|
S_DB<8>     |    4.770(R)|CLK               |   0.000|
S_WE_N      |    4.801(R)|CLK               |   0.000|
------------+------------+------------------+--------+

Clock USB_StreamCLK to Pad
------------------+------------+--------------------------------------+--------+
                  | clk (edge) |                                      | Clock  |
Destination       |   to PAD   |Internal Clock(s)                     | Phase  |
------------------+------------+--------------------------------------+--------+
USB_StreamData<0> |    7.060(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData<1> |    7.060(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData<2> |    6.728(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData<3> |    6.728(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData<4> |    6.728(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData<5> |    6.728(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData<6> |    7.060(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData<7> |    7.060(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData<8> |    6.944(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData<9> |    6.944(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData<10>|    8.188(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData<11>|    8.188(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData<12>|    6.398(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData<13>|    8.188(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData<14>|    7.216(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData<15>|    7.546(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamSLOE_n  |    6.652(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamSLRD_n  |    7.113(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamSLWR_n  |    5.068(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
------------------+------------+--------------------------------------+--------+

Clock to Setup on destination clock USB_RegCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USB_RegCLK     |   18.418|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock USB_StreamCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USB_StreamCLK  |    6.049|         |         |         |
---------------+---------+---------+---------+---------+

COMP "USB_StreamData<15>" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData<15>                             |        7.546|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData<14>" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData<14>                             |        7.216|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData<13>" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData<13>                             |        8.188|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData<12>" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData<12>                             |        6.398|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData<11>" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData<11>                             |        8.188|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData<10>" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData<10>                             |        8.188|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData<9>" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData<9>                              |        6.944|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData<8>" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData<8>                              |        6.944|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData<7>" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData<7>                              |        7.060|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData<6>" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData<6>                              |        7.060|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData<5>" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData<5>                              |        6.728|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData<4>" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData<4>                              |        6.728|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData<3>" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData<3>                              |        6.728|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData<2>" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData<2>                              |        6.728|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData<1>" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData<1>                              |        7.060|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData<0>" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData<0>                              |        7.060|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamSLOE_n" OFFSET = OUT 8 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamSLOE_n                               |        6.652|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamSLRD_n" OFFSET = OUT 8 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamSLRD_n                               |        7.113|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamSLWR_n" OFFSET = OUT 8 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamSLWR_n                               |        5.068|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "S_WE_N" OFFSET = OUT 16 ns AFTER COMP "USB_RegCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
S_WE_N                                         |        4.801|         0.000|
-----------------------------------------------+-------------+--------------+

TIMEGRP "S_A_GRP" OFFSET = OUT 16 ns AFTER COMP "USB_RegCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
S_A<0>                                         |        3.411|         0.000|
S_A<1>                                         |        3.411|         0.000|
S_A<2>                                         |        3.411|         0.000|
S_A<3>                                         |        3.411|         0.000|
S_A<4>                                         |        3.411|         0.000|
S_A<5>                                         |        3.411|         0.000|
S_A<6>                                         |        3.411|         0.000|
S_A<7>                                         |        3.411|         0.000|
S_A<8>                                         |        3.411|         0.000|
S_A<9>                                         |        3.411|         0.000|
S_A<10>                                        |        3.411|         0.000|
S_A<11>                                        |        3.411|         0.000|
S_A<12>                                        |        3.411|         0.000|
S_A<13>                                        |        3.411|         0.000|
S_A<14>                                        |        3.411|         0.000|
S_A<15>                                        |        3.411|         0.000|
S_A<16>                                        |        3.411|         0.000|
S_A<17>                                        |        3.411|         0.000|
S_A<18>                                        |        3.411|         0.000|
S_A<19>                                        |        3.411|         0.000|
S_A<20>                                        |        3.411|         0.000|
S_A<21>                                        |        3.411|         0.000|
S_A<22>                                        |        3.411|         0.000|
-----------------------------------------------+-------------+--------------+

TIMEGRP "S_DA_GRP" OFFSET = OUT 16 ns AFTER COMP "USB_RegCLK";
Bus Skew: 0.667 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
S_DA<0>                                        |        4.829|         0.059|
S_DA<1>                                        |        4.829|         0.059|
S_DA<2>                                        |        4.770|         0.000|
S_DA<3>                                        |        4.770|         0.000|
S_DA<4>                                        |        5.102|         0.332|
S_DA<5>                                        |        5.102|         0.332|
S_DA<6>                                        |        5.103|         0.333|
S_DA<7>                                        |        5.103|         0.333|
S_DA<8>                                        |        5.437|         0.667|
-----------------------------------------------+-------------+--------------+

TIMEGRP "S_DB_GRP" OFFSET = OUT 16 ns AFTER COMP "USB_RegCLK";
Bus Skew: 1.474 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
S_DB<0>                                        |        5.437|         0.667|
S_DB<1>                                        |        5.930|         1.160|
S_DB<2>                                        |        5.930|         1.160|
S_DB<3>                                        |        6.244|         1.474|
S_DB<4>                                        |        6.244|         1.474|
S_DB<5>                                        |        5.103|         0.333|
S_DB<6>                                        |        4.770|         0.000|
S_DB<7>                                        |        5.438|         0.668|
S_DB<8>                                        |        4.770|         0.000|
-----------------------------------------------+-------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1772121704 paths, 0 nets, and 6650 connections

Design statistics:
   Minimum period:  18.418ns   (Maximum frequency:  54.295MHz)
   Minimum input required time before clock:   2.881ns
   Minimum output required time after clock:   8.188ns


Analysis completed Tue Nov 27 19:52:10 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 356 MB



