Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 13:49:46 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  3           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.223       -1.296                     15                 1109        0.122        0.000                      0                 1109        4.500        0.000                       0                   441  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.223       -1.296                     15                 1109        0.122        0.000                      0                 1109        4.500        0.000                       0                   441  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           15  Failing Endpoints,  Worst Slack       -0.223ns,  Total Violation       -1.296ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.223ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.634ns  (logic 2.545ns (26.416%)  route 7.089ns (73.584%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X41Y72         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDSE (Prop_fdse_C_Q)         0.456     5.577 r  sm/D_states_q_reg[2]/Q
                         net (fo=142, routed)         0.972     6.549    sm/D_states_q_reg_n_0_[2]
    SLICE_X40Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.673 r  sm/D_accel_timer_q[3]_i_3/O
                         net (fo=9, routed)           0.729     7.403    sm/D_accel_timer_q[3]_i_3_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.527 r  sm/out_sig0_carry__1_i_27/O
                         net (fo=3, routed)           0.516     8.043    sm/out_sig0_carry__1_i_27_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.167 r  sm/D_registers_d_reg[5]_i_57/O
                         net (fo=1, routed)           0.284     8.451    sm/D_registers_d_reg[5]_i_57_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.575 r  sm/D_registers_d_reg[5]_i_22/O
                         net (fo=2, routed)           0.584     9.159    sm/D_registers_d_reg[5]_i_22_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124     9.283 r  sm/i__carry__0_i_12/O
                         net (fo=1, routed)           0.292     9.575    sm/i__carry__0_i_12_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I4_O)        0.124     9.699 r  sm/i__carry__0_i_10/O
                         net (fo=15, routed)          0.666    10.365    sm/M_sm_bsel[0]
    SLICE_X45Y72         LUT5 (Prop_lut5_I3_O)        0.124    10.489 r  sm/out_sig0_carry_i_19/O
                         net (fo=3, routed)           0.562    11.051    sm/out_sig0_carry_i_19_n_0
    SLICE_X47Y73         LUT2 (Prop_lut2_I1_O)        0.124    11.175 r  sm/out_sig0_carry_i_8/O
                         net (fo=1, routed)           0.000    11.175    alum/S[0]
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.722 r  alum/out_sig0_carry/O[2]
                         net (fo=1, routed)           0.813    12.535    sm/ram_reg_i_22_1[0]
    SLICE_X50Y74         LUT4 (Prop_lut4_I3_O)        0.302    12.837 r  sm/ram_reg_i_86/O
                         net (fo=1, routed)           0.527    13.365    sm/ram_reg_i_86_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I5_O)        0.124    13.489 r  sm/ram_reg_i_34/O
                         net (fo=3, routed)           0.526    14.015    sm/D_registers_q_reg[3][2]
    SLICE_X50Y76         LUT5 (Prop_lut5_I4_O)        0.124    14.139 r  sm/ram_reg_i_11__0/O
                         net (fo=1, routed)           0.617    14.755    brams/bram2/ram_reg_0[2]
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.471    14.876    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.532    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.755    
  -------------------------------------------------------------------
                         slack                                 -0.223    

Slack (VIOLATED) :        -0.202ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.613ns  (logic 2.948ns (30.667%)  route 6.665ns (69.333%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X41Y72         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDSE (Prop_fdse_C_Q)         0.456     5.577 r  sm/D_states_q_reg[2]/Q
                         net (fo=142, routed)         0.972     6.549    sm/D_states_q_reg_n_0_[2]
    SLICE_X40Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.673 r  sm/D_accel_timer_q[3]_i_3/O
                         net (fo=9, routed)           0.729     7.403    sm/D_accel_timer_q[3]_i_3_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.527 r  sm/out_sig0_carry__1_i_27/O
                         net (fo=3, routed)           0.516     8.043    sm/out_sig0_carry__1_i_27_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.167 r  sm/D_registers_d_reg[5]_i_57/O
                         net (fo=1, routed)           0.284     8.451    sm/D_registers_d_reg[5]_i_57_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.575 r  sm/D_registers_d_reg[5]_i_22/O
                         net (fo=2, routed)           0.584     9.159    sm/D_registers_d_reg[5]_i_22_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124     9.283 r  sm/i__carry__0_i_12/O
                         net (fo=1, routed)           0.292     9.575    sm/i__carry__0_i_12_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I4_O)        0.124     9.699 r  sm/i__carry__0_i_10/O
                         net (fo=15, routed)          0.666    10.365    sm/M_sm_bsel[0]
    SLICE_X45Y72         LUT5 (Prop_lut5_I3_O)        0.124    10.489 r  sm/out_sig0_carry_i_19/O
                         net (fo=3, routed)           0.621    11.111    sm/out_sig0_carry_i_19_n_0
    SLICE_X46Y73         LUT2 (Prop_lut2_I1_O)        0.124    11.235 r  sm/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    11.235    alum/ram_reg_i_96_1[0]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.748 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.748    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.865 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    11.874    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.189 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.667    12.855    alum/data1[11]
    SLICE_X49Y75         LUT3 (Prop_lut3_I2_O)        0.307    13.162 r  alum/ram_reg_i_61/O
                         net (fo=1, routed)           0.311    13.473    sm/ram_reg_12
    SLICE_X50Y75         LUT6 (Prop_lut6_I4_O)        0.124    13.597 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.437    14.035    sm/D_ddr_q_reg_5
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.124    14.159 r  sm/ram_reg_i_2/O
                         net (fo=1, routed)           0.575    14.734    brams/bram2/ram_reg_0[11]
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.471    14.876    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.532    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.734    
  -------------------------------------------------------------------
                         slack                                 -0.202    

Slack (VIOLATED) :        -0.169ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.580ns  (logic 2.847ns (29.718%)  route 6.733ns (70.282%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X41Y72         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDSE (Prop_fdse_C_Q)         0.456     5.577 r  sm/D_states_q_reg[2]/Q
                         net (fo=142, routed)         0.972     6.549    sm/D_states_q_reg_n_0_[2]
    SLICE_X40Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.673 r  sm/D_accel_timer_q[3]_i_3/O
                         net (fo=9, routed)           0.729     7.403    sm/D_accel_timer_q[3]_i_3_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.527 r  sm/out_sig0_carry__1_i_27/O
                         net (fo=3, routed)           0.516     8.043    sm/out_sig0_carry__1_i_27_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.167 r  sm/D_registers_d_reg[5]_i_57/O
                         net (fo=1, routed)           0.284     8.451    sm/D_registers_d_reg[5]_i_57_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.575 r  sm/D_registers_d_reg[5]_i_22/O
                         net (fo=2, routed)           0.584     9.159    sm/D_registers_d_reg[5]_i_22_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124     9.283 r  sm/i__carry__0_i_12/O
                         net (fo=1, routed)           0.292     9.575    sm/i__carry__0_i_12_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I4_O)        0.124     9.699 r  sm/i__carry__0_i_10/O
                         net (fo=15, routed)          0.666    10.365    sm/M_sm_bsel[0]
    SLICE_X45Y72         LUT5 (Prop_lut5_I3_O)        0.124    10.489 r  sm/out_sig0_carry_i_19/O
                         net (fo=3, routed)           0.562    11.051    sm/out_sig0_carry_i_19_n_0
    SLICE_X47Y73         LUT2 (Prop_lut2_I1_O)        0.124    11.175 r  sm/out_sig0_carry_i_8/O
                         net (fo=1, routed)           0.000    11.175    alum/S[0]
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.707 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.707    alum/out_sig0_carry_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.020 r  alum/out_sig0_carry__0/O[3]
                         net (fo=1, routed)           0.824    12.844    alum/data0[7]
    SLICE_X49Y75         LUT3 (Prop_lut3_I0_O)        0.306    13.150 r  alum/ram_reg_i_73/O
                         net (fo=1, routed)           0.544    13.694    sm/ram_reg_8
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.818 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           0.324    14.142    sm/D_ddr_q_reg_2
    SLICE_X48Y78         LUT5 (Prop_lut5_I4_O)        0.124    14.266 r  sm/ram_reg_i_6/O
                         net (fo=1, routed)           0.434    14.701    brams/bram2/ram_reg_0[7]
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.471    14.876    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.532    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.701    
  -------------------------------------------------------------------
                         slack                                 -0.169    

Slack (VIOLATED) :        -0.161ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.572ns  (logic 2.847ns (29.742%)  route 6.725ns (70.258%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X41Y72         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDSE (Prop_fdse_C_Q)         0.456     5.577 r  sm/D_states_q_reg[2]/Q
                         net (fo=142, routed)         0.972     6.549    sm/D_states_q_reg_n_0_[2]
    SLICE_X40Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.673 r  sm/D_accel_timer_q[3]_i_3/O
                         net (fo=9, routed)           0.729     7.403    sm/D_accel_timer_q[3]_i_3_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.527 r  sm/out_sig0_carry__1_i_27/O
                         net (fo=3, routed)           0.516     8.043    sm/out_sig0_carry__1_i_27_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.167 r  sm/D_registers_d_reg[5]_i_57/O
                         net (fo=1, routed)           0.284     8.451    sm/D_registers_d_reg[5]_i_57_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.575 r  sm/D_registers_d_reg[5]_i_22/O
                         net (fo=2, routed)           0.584     9.159    sm/D_registers_d_reg[5]_i_22_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124     9.283 r  sm/i__carry__0_i_12/O
                         net (fo=1, routed)           0.292     9.575    sm/i__carry__0_i_12_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I4_O)        0.124     9.699 r  sm/i__carry__0_i_10/O
                         net (fo=15, routed)          0.666    10.365    sm/M_sm_bsel[0]
    SLICE_X45Y72         LUT5 (Prop_lut5_I3_O)        0.124    10.489 r  sm/out_sig0_carry_i_19/O
                         net (fo=3, routed)           0.562    11.051    sm/out_sig0_carry_i_19_n_0
    SLICE_X47Y73         LUT2 (Prop_lut2_I1_O)        0.124    11.175 r  sm/out_sig0_carry_i_8/O
                         net (fo=1, routed)           0.000    11.175    alum/S[0]
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.707 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.707    alum/out_sig0_carry_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.020 r  alum/out_sig0_carry__0/O[3]
                         net (fo=1, routed)           0.824    12.844    alum/data0[7]
    SLICE_X49Y75         LUT3 (Prop_lut3_I0_O)        0.306    13.150 r  alum/ram_reg_i_73/O
                         net (fo=1, routed)           0.544    13.694    sm/ram_reg_8
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.818 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           0.175    13.993    display/ram_reg_11
    SLICE_X49Y76         LUT5 (Prop_lut5_I3_O)        0.124    14.117 r  display/ram_reg_i_6__0/O
                         net (fo=1, routed)           0.576    14.693    brams/bram1/ADDRARDADDR[7]
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.471    14.876    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.532    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.693    
  -------------------------------------------------------------------
                         slack                                 -0.161    

Slack (VIOLATED) :        -0.154ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.566ns  (logic 2.611ns (27.296%)  route 6.955ns (72.704%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X41Y72         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDSE (Prop_fdse_C_Q)         0.456     5.577 r  sm/D_states_q_reg[2]/Q
                         net (fo=142, routed)         0.972     6.549    sm/D_states_q_reg_n_0_[2]
    SLICE_X40Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.673 r  sm/D_accel_timer_q[3]_i_3/O
                         net (fo=9, routed)           0.729     7.403    sm/D_accel_timer_q[3]_i_3_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.527 r  sm/out_sig0_carry__1_i_27/O
                         net (fo=3, routed)           0.516     8.043    sm/out_sig0_carry__1_i_27_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.167 r  sm/D_registers_d_reg[5]_i_57/O
                         net (fo=1, routed)           0.284     8.451    sm/D_registers_d_reg[5]_i_57_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.575 r  sm/D_registers_d_reg[5]_i_22/O
                         net (fo=2, routed)           0.584     9.159    sm/D_registers_d_reg[5]_i_22_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124     9.283 r  sm/i__carry__0_i_12/O
                         net (fo=1, routed)           0.292     9.575    sm/i__carry__0_i_12_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I4_O)        0.124     9.699 r  sm/i__carry__0_i_10/O
                         net (fo=15, routed)          0.666    10.365    sm/M_sm_bsel[0]
    SLICE_X45Y72         LUT5 (Prop_lut5_I3_O)        0.124    10.489 r  sm/out_sig0_carry_i_19/O
                         net (fo=3, routed)           0.621    11.111    sm/out_sig0_carry_i_19_n_0
    SLICE_X46Y73         LUT2 (Prop_lut2_I1_O)        0.124    11.235 r  sm/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    11.235    alum/ram_reg_i_96_1[0]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    11.843 r  alum/out_sig0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.778    12.621    sm/ram_reg_i_22_0[1]
    SLICE_X49Y74         LUT4 (Prop_lut4_I1_O)        0.307    12.928 r  sm/ram_reg_i_82/O
                         net (fo=1, routed)           0.466    13.394    sm/ram_reg_i_82_n_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.124    13.518 f  sm/ram_reg_i_33/O
                         net (fo=3, routed)           0.326    13.843    sm/ram_reg_i_33_n_0
    SLICE_X49Y75         LUT5 (Prop_lut5_I2_O)        0.124    13.967 r  sm/ram_reg_i_10__0/O
                         net (fo=1, routed)           0.719    14.687    brams/bram2/ram_reg_0[3]
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.471    14.876    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.532    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.687    
  -------------------------------------------------------------------
                         slack                                 -0.154    

Slack (VIOLATED) :        -0.105ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.516ns  (logic 2.948ns (30.978%)  route 6.568ns (69.022%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X41Y72         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDSE (Prop_fdse_C_Q)         0.456     5.577 r  sm/D_states_q_reg[2]/Q
                         net (fo=142, routed)         0.972     6.549    sm/D_states_q_reg_n_0_[2]
    SLICE_X40Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.673 r  sm/D_accel_timer_q[3]_i_3/O
                         net (fo=9, routed)           0.729     7.403    sm/D_accel_timer_q[3]_i_3_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.527 r  sm/out_sig0_carry__1_i_27/O
                         net (fo=3, routed)           0.516     8.043    sm/out_sig0_carry__1_i_27_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.167 r  sm/D_registers_d_reg[5]_i_57/O
                         net (fo=1, routed)           0.284     8.451    sm/D_registers_d_reg[5]_i_57_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.575 r  sm/D_registers_d_reg[5]_i_22/O
                         net (fo=2, routed)           0.584     9.159    sm/D_registers_d_reg[5]_i_22_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124     9.283 r  sm/i__carry__0_i_12/O
                         net (fo=1, routed)           0.292     9.575    sm/i__carry__0_i_12_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I4_O)        0.124     9.699 r  sm/i__carry__0_i_10/O
                         net (fo=15, routed)          0.666    10.365    sm/M_sm_bsel[0]
    SLICE_X45Y72         LUT5 (Prop_lut5_I3_O)        0.124    10.489 r  sm/out_sig0_carry_i_19/O
                         net (fo=3, routed)           0.621    11.111    sm/out_sig0_carry_i_19_n_0
    SLICE_X46Y73         LUT2 (Prop_lut2_I1_O)        0.124    11.235 r  sm/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    11.235    alum/ram_reg_i_96_1[0]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.748 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.748    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.865 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    11.874    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.189 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.667    12.855    alum/data1[11]
    SLICE_X49Y75         LUT3 (Prop_lut3_I2_O)        0.307    13.162 r  alum/ram_reg_i_61/O
                         net (fo=1, routed)           0.311    13.473    sm/ram_reg_12
    SLICE_X50Y75         LUT6 (Prop_lut6_I4_O)        0.124    13.597 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.316    13.913    display/ram_reg_5
    SLICE_X51Y76         LUT5 (Prop_lut5_I3_O)        0.124    14.037 r  display/ram_reg_i_2__0/O
                         net (fo=1, routed)           0.600    14.637    brams/bram1/ADDRARDADDR[11]
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.471    14.876    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.532    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.637    
  -------------------------------------------------------------------
                         slack                                 -0.105    

Slack (VIOLATED) :        -0.078ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.960ns  (logic 2.642ns (26.526%)  route 7.318ns (73.474%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT6=8)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.536     5.120    sm/clk_IBUF_BUFG
    SLICE_X43Y73         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  sm/D_states_q_reg[6]/Q
                         net (fo=104, routed)         1.152     6.728    sm/D_states_q_reg_n_0_[6]
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.124     6.852 r  sm/out_sig0_carry_i_43/O
                         net (fo=2, routed)           0.682     7.534    sm/out_sig0_carry_i_43_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I2_O)        0.124     7.658 r  sm/out_sig0_carry_i_34/O
                         net (fo=1, routed)           0.495     8.153    sm/out_sig0_carry_i_34_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I5_O)        0.124     8.277 r  sm/out_sig0_carry_i_21/O
                         net (fo=1, routed)           0.639     8.916    sm/out_sig0_carry_i_21_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124     9.040 r  sm/out_sig0_carry_i_10/O
                         net (fo=45, routed)          1.382    10.422    sm/M_sm_ra1[2]
    SLICE_X47Y70         LUT6 (Prop_lut6_I2_O)        0.124    10.546 r  sm/ram_reg_i_83/O
                         net (fo=8, routed)           0.739    11.285    sm/D_registers_q_reg[7][3]
    SLICE_X49Y72         LUT6 (Prop_lut6_I2_O)        0.124    11.409 r  sm/D_states_q[3]_i_37/O
                         net (fo=1, routed)           0.000    11.409    L_reg/S[0]
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.959 r  L_reg/D_states_q_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.959    L_reg/D_states_q_reg[3]_i_33_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.230 r  L_reg/D_states_q_reg[3]_i_30/CO[0]
                         net (fo=2, routed)           0.701    12.931    sm/CO[0]
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.373    13.304 r  sm/D_states_q[3]_i_14/O
                         net (fo=1, routed)           0.433    13.738    sm/D_states_q[3]_i_14_n_0
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.124    13.862 r  sm/D_states_q[3]_i_3/O
                         net (fo=1, routed)           0.573    14.435    sm/D_states_q[3]_i_3_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I1_O)        0.124    14.559 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.521    15.080    sm/D_states_d__0[3]
    SLICE_X41Y73         FDRE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.422    14.826    sm/clk_IBUF_BUFG
    SLICE_X41Y73         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.272    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X41Y73         FDRE (Setup_fdre_C_D)       -0.061    15.002    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -15.080    
  -------------------------------------------------------------------
                         slack                                 -0.078    

Slack (VIOLATED) :        -0.062ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.887ns  (logic 2.611ns (26.408%)  route 7.276ns (73.592%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X41Y72         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDSE (Prop_fdse_C_Q)         0.456     5.577 r  sm/D_states_q_reg[2]/Q
                         net (fo=142, routed)         0.972     6.549    sm/D_states_q_reg_n_0_[2]
    SLICE_X40Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.673 r  sm/D_accel_timer_q[3]_i_3/O
                         net (fo=9, routed)           0.729     7.403    sm/D_accel_timer_q[3]_i_3_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.527 r  sm/out_sig0_carry__1_i_27/O
                         net (fo=3, routed)           0.516     8.043    sm/out_sig0_carry__1_i_27_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.167 r  sm/D_registers_d_reg[5]_i_57/O
                         net (fo=1, routed)           0.284     8.451    sm/D_registers_d_reg[5]_i_57_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.575 r  sm/D_registers_d_reg[5]_i_22/O
                         net (fo=2, routed)           0.584     9.159    sm/D_registers_d_reg[5]_i_22_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124     9.283 r  sm/i__carry__0_i_12/O
                         net (fo=1, routed)           0.292     9.575    sm/i__carry__0_i_12_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I4_O)        0.124     9.699 r  sm/i__carry__0_i_10/O
                         net (fo=15, routed)          0.666    10.365    sm/M_sm_bsel[0]
    SLICE_X45Y72         LUT5 (Prop_lut5_I3_O)        0.124    10.489 r  sm/out_sig0_carry_i_19/O
                         net (fo=3, routed)           0.621    11.111    sm/out_sig0_carry_i_19_n_0
    SLICE_X46Y73         LUT2 (Prop_lut2_I1_O)        0.124    11.235 r  sm/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    11.235    alum/ram_reg_i_96_1[0]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    11.843 r  alum/out_sig0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.778    12.621    sm/ram_reg_i_22_0[1]
    SLICE_X49Y74         LUT4 (Prop_lut4_I1_O)        0.307    12.928 r  sm/ram_reg_i_82/O
                         net (fo=1, routed)           0.466    13.394    sm/ram_reg_i_82_n_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.124    13.518 f  sm/ram_reg_i_33/O
                         net (fo=3, routed)           0.373    13.891    sm/ram_reg_i_33_n_0
    SLICE_X50Y75         LUT5 (Prop_lut5_I4_O)        0.124    14.015 r  sm/D_registers_q[7][3]_i_1/O
                         net (fo=8, routed)           0.994    15.008    L_reg/D[3]
    SLICE_X47Y73         FDRE                                         r  L_reg/D_registers_q_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.423    14.827    L_reg/clk_IBUF_BUFG
    SLICE_X47Y73         FDRE                                         r  L_reg/D_registers_q_reg[1][3]/C
                         clock pessimism              0.258    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X47Y73         FDRE (Setup_fdre_C_D)       -0.103    14.947    L_reg/D_registers_q_reg[1][3]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                         -15.008    
  -------------------------------------------------------------------
                         slack                                 -0.062    

Slack (VIOLATED) :        -0.052ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.463ns  (logic 2.545ns (26.895%)  route 6.918ns (73.105%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X41Y72         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDSE (Prop_fdse_C_Q)         0.456     5.577 r  sm/D_states_q_reg[2]/Q
                         net (fo=142, routed)         0.972     6.549    sm/D_states_q_reg_n_0_[2]
    SLICE_X40Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.673 r  sm/D_accel_timer_q[3]_i_3/O
                         net (fo=9, routed)           0.729     7.403    sm/D_accel_timer_q[3]_i_3_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.527 r  sm/out_sig0_carry__1_i_27/O
                         net (fo=3, routed)           0.516     8.043    sm/out_sig0_carry__1_i_27_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.167 r  sm/D_registers_d_reg[5]_i_57/O
                         net (fo=1, routed)           0.284     8.451    sm/D_registers_d_reg[5]_i_57_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.575 r  sm/D_registers_d_reg[5]_i_22/O
                         net (fo=2, routed)           0.584     9.159    sm/D_registers_d_reg[5]_i_22_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124     9.283 r  sm/i__carry__0_i_12/O
                         net (fo=1, routed)           0.292     9.575    sm/i__carry__0_i_12_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I4_O)        0.124     9.699 r  sm/i__carry__0_i_10/O
                         net (fo=15, routed)          0.666    10.365    sm/M_sm_bsel[0]
    SLICE_X45Y72         LUT5 (Prop_lut5_I3_O)        0.124    10.489 r  sm/out_sig0_carry_i_19/O
                         net (fo=3, routed)           0.562    11.051    sm/out_sig0_carry_i_19_n_0
    SLICE_X47Y73         LUT2 (Prop_lut2_I1_O)        0.124    11.175 r  sm/out_sig0_carry_i_8/O
                         net (fo=1, routed)           0.000    11.175    alum/S[0]
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.722 r  alum/out_sig0_carry/O[2]
                         net (fo=1, routed)           0.813    12.535    sm/ram_reg_i_22_1[0]
    SLICE_X50Y74         LUT4 (Prop_lut4_I3_O)        0.302    12.837 r  sm/ram_reg_i_86/O
                         net (fo=1, routed)           0.527    13.365    sm/ram_reg_i_86_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I5_O)        0.124    13.489 r  sm/ram_reg_i_34/O
                         net (fo=3, routed)           0.516    14.005    display/ram_reg_2
    SLICE_X50Y76         LUT5 (Prop_lut5_I2_O)        0.124    14.129 r  display/ram_reg_i_11/O
                         net (fo=1, routed)           0.455    14.584    brams/bram1/ADDRARDADDR[2]
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.471    14.876    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.532    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.584    
  -------------------------------------------------------------------
                         slack                                 -0.052    

Slack (VIOLATED) :        -0.034ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.445ns  (logic 2.611ns (27.643%)  route 6.834ns (72.357%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X41Y72         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDSE (Prop_fdse_C_Q)         0.456     5.577 r  sm/D_states_q_reg[2]/Q
                         net (fo=142, routed)         0.972     6.549    sm/D_states_q_reg_n_0_[2]
    SLICE_X40Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.673 r  sm/D_accel_timer_q[3]_i_3/O
                         net (fo=9, routed)           0.729     7.403    sm/D_accel_timer_q[3]_i_3_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.527 r  sm/out_sig0_carry__1_i_27/O
                         net (fo=3, routed)           0.516     8.043    sm/out_sig0_carry__1_i_27_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.167 r  sm/D_registers_d_reg[5]_i_57/O
                         net (fo=1, routed)           0.284     8.451    sm/D_registers_d_reg[5]_i_57_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.575 r  sm/D_registers_d_reg[5]_i_22/O
                         net (fo=2, routed)           0.584     9.159    sm/D_registers_d_reg[5]_i_22_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124     9.283 r  sm/i__carry__0_i_12/O
                         net (fo=1, routed)           0.292     9.575    sm/i__carry__0_i_12_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I4_O)        0.124     9.699 r  sm/i__carry__0_i_10/O
                         net (fo=15, routed)          0.666    10.365    sm/M_sm_bsel[0]
    SLICE_X45Y72         LUT5 (Prop_lut5_I3_O)        0.124    10.489 r  sm/out_sig0_carry_i_19/O
                         net (fo=3, routed)           0.621    11.111    sm/out_sig0_carry_i_19_n_0
    SLICE_X46Y73         LUT2 (Prop_lut2_I1_O)        0.124    11.235 r  sm/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    11.235    alum/ram_reg_i_96_1[0]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    11.843 r  alum/out_sig0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.778    12.621    sm/ram_reg_i_22_0[1]
    SLICE_X49Y74         LUT4 (Prop_lut4_I1_O)        0.307    12.928 r  sm/ram_reg_i_82/O
                         net (fo=1, routed)           0.466    13.394    sm/ram_reg_i_82_n_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.124    13.518 f  sm/ram_reg_i_33/O
                         net (fo=3, routed)           0.330    13.848    sm/ram_reg_i_33_n_0
    SLICE_X48Y75         LUT5 (Prop_lut5_I0_O)        0.124    13.972 r  sm/ram_reg_i_10/O
                         net (fo=1, routed)           0.595    14.566    brams/bram1/ADDRARDADDR[3]
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.471    14.876    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.532    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.566    
  -------------------------------------------------------------------
                         slack                                 -0.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1147183488[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1147183488[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.583     1.527    forLoop_idx_0_1147183488[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  forLoop_idx_0_1147183488[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  forLoop_idx_0_1147183488[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.724    forLoop_idx_0_1147183488[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X61Y70         FDRE                                         r  forLoop_idx_0_1147183488[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.850     2.040    forLoop_idx_0_1147183488[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  forLoop_idx_0_1147183488[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X61Y70         FDRE (Hold_fdre_C_D)         0.075     1.602    forLoop_idx_0_1147183488[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1184694886[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1184694886[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.591     1.535    forLoop_idx_0_1184694886[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  forLoop_idx_0_1184694886[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_1184694886[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.732    forLoop_idx_0_1184694886[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X63Y60         FDRE                                         r  forLoop_idx_0_1184694886[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.861     2.051    forLoop_idx_0_1184694886[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  forLoop_idx_0_1184694886[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X63Y60         FDRE (Hold_fdre_C_D)         0.075     1.610    forLoop_idx_0_1184694886[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1184694886[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1184694886[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.591     1.535    forLoop_idx_0_1184694886[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  forLoop_idx_0_1184694886[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_1184694886[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.732    forLoop_idx_0_1184694886[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X63Y60         FDRE                                         r  forLoop_idx_0_1184694886[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.861     2.051    forLoop_idx_0_1184694886[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  forLoop_idx_0_1184694886[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X63Y60         FDRE (Hold_fdre_C_D)         0.071     1.606    forLoop_idx_0_1184694886[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.593     1.537    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.743    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X62Y55         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.863     2.053    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X62Y55         FDRE (Hold_fdre_C_D)         0.075     1.612    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/D_mem_q_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.670%)  route 0.102ns (35.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.553     1.497    sr2/clk_IBUF_BUFG
    SLICE_X57Y74         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.102     1.739    sr2/D_waddr_q[1]
    SLICE_X56Y74         LUT5 (Prop_lut5_I2_O)        0.045     1.784 r  sr2/D_mem_q[3][0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.784    sr2/D_mem_q[3][0]_i_1__0_n_0
    SLICE_X56Y74         FDRE                                         r  sr2/D_mem_q_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.818     2.008    sr2/clk_IBUF_BUFG
    SLICE_X56Y74         FDRE                                         r  sr2/D_mem_q_reg[3][0]/C
                         clock pessimism             -0.499     1.510    
    SLICE_X56Y74         FDRE (Hold_fdre_C_D)         0.121     1.631    sr2/D_mem_q_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1147183488[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1147183488[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.589     1.533    forLoop_idx_0_1147183488[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  forLoop_idx_0_1147183488[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  forLoop_idx_0_1147183488[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.753    forLoop_idx_0_1147183488[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X64Y65         FDRE                                         r  forLoop_idx_0_1147183488[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.857     2.047    forLoop_idx_0_1147183488[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  forLoop_idx_0_1147183488[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X64Y65         FDRE (Hold_fdre_C_D)         0.060     1.593    forLoop_idx_0_1147183488[0].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1147183488[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1147183488[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.560     1.504    forLoop_idx_0_1147183488[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y63         FDRE                                         r  forLoop_idx_0_1147183488[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y63         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  forLoop_idx_0_1147183488[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.724    forLoop_idx_0_1147183488[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X54Y63         FDRE                                         r  forLoop_idx_0_1147183488[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.829     2.019    forLoop_idx_0_1147183488[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y63         FDRE                                         r  forLoop_idx_0_1147183488[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X54Y63         FDRE (Hold_fdre_C_D)         0.060     1.564    forLoop_idx_0_1147183488[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1147183488[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1147183488[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.562     1.506    forLoop_idx_0_1147183488[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  forLoop_idx_0_1147183488[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  forLoop_idx_0_1147183488[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.726    forLoop_idx_0_1147183488[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X52Y60         FDRE                                         r  forLoop_idx_0_1147183488[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.832     2.022    forLoop_idx_0_1147183488[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  forLoop_idx_0_1147183488[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.506    
    SLICE_X52Y60         FDRE (Hold_fdre_C_D)         0.060     1.566    forLoop_idx_0_1147183488[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 gameclk/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_game_tick_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.119%)  route 0.057ns (18.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.557     1.501    gameclk/clk_IBUF_BUFG
    SLICE_X54Y68         FDRE                                         r  gameclk/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.148     1.649 f  gameclk/D_last_q_reg/Q
                         net (fo=1, routed)           0.057     1.706    sm/D_last_q_1
    SLICE_X54Y68         LUT6 (Prop_lut6_I0_O)        0.098     1.804 r  sm/D_game_tick_q_i_1/O
                         net (fo=1, routed)           0.000     1.804    sm/D_game_tick_q_i_1_n_0
    SLICE_X54Y68         FDRE                                         r  sm/D_game_tick_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.825     2.015    sm/clk_IBUF_BUFG
    SLICE_X54Y68         FDRE                                         r  sm/D_game_tick_q_reg/C
                         clock pessimism             -0.515     1.501    
    SLICE_X54Y68         FDRE (Hold_fdre_C_D)         0.121     1.622    sm/D_game_tick_q_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.967%)  route 0.125ns (47.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.591     1.535    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y60         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.676 r  reset_cond/D_stage_q_reg[2]/Q
                         net (fo=2, routed)           0.125     1.801    reset_cond/D_stage_d[3]
    SLICE_X65Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
                         clock pessimism             -0.517     1.535    
    SLICE_X65Y60         FDPE (Hold_fdpe_C_D)         0.075     1.610    reset_cond/D_stage_q_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y30   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y31   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16   sm/D_debug_dff_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y61   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y61   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y61   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y61   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y61   D_gamecounter_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y63   D_gamecounter_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y61   D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y61   D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y61   D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y61   D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y61   D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y61   D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y61   D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y61   D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y61   D_gamecounter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y61   D_gamecounter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y61   D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y61   D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y61   D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y61   D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y61   D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y61   D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y61   D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y61   D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y61   D_gamecounter_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y61   D_gamecounter_q_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.923ns  (logic 11.189ns (31.148%)  route 24.734ns (68.852%))
  Logic Levels:           29  (CARRY4=7 LUT2=4 LUT3=1 LUT4=5 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X48Y74         FDRE                                         r  L_reg/D_registers_q_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.456     5.578 f  L_reg/D_registers_q_reg[0][4]/Q
                         net (fo=20, routed)          2.253     7.831    L_reg/D_registers_q_reg[0][10]_0[4]
    SLICE_X34Y72         LUT2 (Prop_lut2_I0_O)        0.152     7.983 r  L_reg/L_1c145668_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.817     8.801    L_reg/L_1c145668_remainder0__0_carry__1_i_11_n_0
    SLICE_X37Y72         LUT6 (Prop_lut6_I4_O)        0.348     9.149 r  L_reg/L_1c145668_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.585     9.734    L_reg/L_1c145668_remainder0__0_carry__1_i_8_n_0
    SLICE_X37Y74         LUT2 (Prop_lut2_I1_O)        0.150     9.884 f  L_reg/L_1c145668_remainder0__0_carry__1_i_6/O
                         net (fo=5, routed)           0.852    10.736    L_reg/L_1c145668_remainder0__0_carry__1_i_6_n_0
    SLICE_X37Y73         LUT4 (Prop_lut4_I2_O)        0.352    11.088 r  L_reg/L_1c145668_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.681    11.769    L_reg/L_1c145668_remainder0__0_carry_i_8_n_0
    SLICE_X36Y73         LUT4 (Prop_lut4_I2_O)        0.326    12.095 r  L_reg/L_1c145668_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.095    aseg_driver/decimal_renderer/i__carry__1_i_10[2]
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.493 r  aseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.493    aseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.607 r  aseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.616    aseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry__0_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.950 f  aseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           1.042    13.992    L_reg/L_1c145668_remainder0[9]
    SLICE_X34Y72         LUT5 (Prop_lut5_I3_O)        0.303    14.295 f  L_reg/i__carry__1_i_13/O
                         net (fo=9, routed)           0.771    15.067    L_reg/i__carry__1_i_13_n_0
    SLICE_X33Y73         LUT4 (Prop_lut4_I0_O)        0.150    15.217 f  L_reg/i__carry_i_16__4/O
                         net (fo=7, routed)           1.423    16.640    L_reg/i__carry_i_16__4_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I0_O)        0.326    16.966 r  L_reg/i__carry_i_15/O
                         net (fo=5, routed)           1.101    18.067    L_reg/i__carry_i_15_n_0
    SLICE_X33Y71         LUT6 (Prop_lut6_I5_O)        0.124    18.191 r  L_reg/i__carry__0_i_12__5/O
                         net (fo=2, routed)           0.761    18.952    L_reg/i__carry__0_i_12__5_n_0
    SLICE_X34Y71         LUT2 (Prop_lut2_I1_O)        0.124    19.076 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=2, routed)           0.822    19.899    L_reg/D_registers_q_reg[0][8]_0[2]
    SLICE_X32Y71         LUT6 (Prop_lut6_I2_O)        0.124    20.023 r  L_reg/i__carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    20.023    aseg_driver/decimal_renderer/i__carry__0_i_21__0_0[2]
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.421 r  aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.421    aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.755 r  aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.968    21.722    L_reg/L_1c145668_remainder0_inferred__1/i__carry__2[1]
    SLICE_X32Y69         LUT5 (Prop_lut5_I4_O)        0.303    22.025 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=12, routed)          0.871    22.896    L_reg/D_registers_q_reg[0][2]_0
    SLICE_X34Y69         LUT6 (Prop_lut6_I0_O)        0.124    23.020 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=11, routed)          1.226    24.246    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I5_O)        0.124    24.370 r  L_reg/i__carry__0_i_12__0/O
                         net (fo=6, routed)           0.834    25.204    L_reg/i__carry__0_i_12__0_n_0
    SLICE_X29Y69         LUT3 (Prop_lut3_I0_O)        0.124    25.328 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.360    26.688    L_reg/i__carry_i_13_n_0
    SLICE_X35Y67         LUT2 (Prop_lut2_I1_O)        0.150    26.838 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.630    27.467    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X33Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    28.195 r  aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.195    aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.529 r  aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.093    29.622    aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X32Y68         LUT6 (Prop_lut6_I1_O)        0.303    29.925 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.425    30.350    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I4_O)        0.124    30.474 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.810    31.285    L_reg/aseg_OBUF[10]_inst_i_3_0
    SLICE_X32Y69         LUT4 (Prop_lut4_I2_O)        0.124    31.409 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.961    32.370    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X32Y66         LUT5 (Prop_lut5_I4_O)        0.152    32.522 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.883    33.405    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X34Y67         LUT4 (Prop_lut4_I2_O)        0.358    33.763 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.554    37.317    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.728    41.045 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.045    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.791ns  (logic 10.952ns (30.599%)  route 24.839ns (69.401%))
  Logic Levels:           29  (CARRY4=7 LUT2=4 LUT3=2 LUT4=4 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X48Y74         FDRE                                         r  L_reg/D_registers_q_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.456     5.578 f  L_reg/D_registers_q_reg[0][4]/Q
                         net (fo=20, routed)          2.253     7.831    L_reg/D_registers_q_reg[0][10]_0[4]
    SLICE_X34Y72         LUT2 (Prop_lut2_I0_O)        0.152     7.983 r  L_reg/L_1c145668_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.817     8.801    L_reg/L_1c145668_remainder0__0_carry__1_i_11_n_0
    SLICE_X37Y72         LUT6 (Prop_lut6_I4_O)        0.348     9.149 r  L_reg/L_1c145668_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.585     9.734    L_reg/L_1c145668_remainder0__0_carry__1_i_8_n_0
    SLICE_X37Y74         LUT2 (Prop_lut2_I1_O)        0.150     9.884 f  L_reg/L_1c145668_remainder0__0_carry__1_i_6/O
                         net (fo=5, routed)           0.852    10.736    L_reg/L_1c145668_remainder0__0_carry__1_i_6_n_0
    SLICE_X37Y73         LUT4 (Prop_lut4_I2_O)        0.352    11.088 r  L_reg/L_1c145668_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.681    11.769    L_reg/L_1c145668_remainder0__0_carry_i_8_n_0
    SLICE_X36Y73         LUT4 (Prop_lut4_I2_O)        0.326    12.095 r  L_reg/L_1c145668_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.095    aseg_driver/decimal_renderer/i__carry__1_i_10[2]
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.493 r  aseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.493    aseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.607 r  aseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.616    aseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry__0_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.950 f  aseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           1.042    13.992    L_reg/L_1c145668_remainder0[9]
    SLICE_X34Y72         LUT5 (Prop_lut5_I3_O)        0.303    14.295 f  L_reg/i__carry__1_i_13/O
                         net (fo=9, routed)           0.771    15.067    L_reg/i__carry__1_i_13_n_0
    SLICE_X33Y73         LUT4 (Prop_lut4_I0_O)        0.150    15.217 f  L_reg/i__carry_i_16__4/O
                         net (fo=7, routed)           1.423    16.640    L_reg/i__carry_i_16__4_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I0_O)        0.326    16.966 r  L_reg/i__carry_i_15/O
                         net (fo=5, routed)           1.101    18.067    L_reg/i__carry_i_15_n_0
    SLICE_X33Y71         LUT6 (Prop_lut6_I5_O)        0.124    18.191 r  L_reg/i__carry__0_i_12__5/O
                         net (fo=2, routed)           0.761    18.952    L_reg/i__carry__0_i_12__5_n_0
    SLICE_X34Y71         LUT2 (Prop_lut2_I1_O)        0.124    19.076 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=2, routed)           0.822    19.899    L_reg/D_registers_q_reg[0][8]_0[2]
    SLICE_X32Y71         LUT6 (Prop_lut6_I2_O)        0.124    20.023 r  L_reg/i__carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    20.023    aseg_driver/decimal_renderer/i__carry__0_i_21__0_0[2]
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.421 r  aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.421    aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.755 r  aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.968    21.722    L_reg/L_1c145668_remainder0_inferred__1/i__carry__2[1]
    SLICE_X32Y69         LUT5 (Prop_lut5_I4_O)        0.303    22.025 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=12, routed)          0.871    22.896    L_reg/D_registers_q_reg[0][2]_0
    SLICE_X34Y69         LUT6 (Prop_lut6_I0_O)        0.124    23.020 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=11, routed)          1.226    24.246    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I5_O)        0.124    24.370 r  L_reg/i__carry__0_i_12__0/O
                         net (fo=6, routed)           0.834    25.204    L_reg/i__carry__0_i_12__0_n_0
    SLICE_X29Y69         LUT3 (Prop_lut3_I0_O)        0.124    25.328 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.360    26.688    L_reg/i__carry_i_13_n_0
    SLICE_X35Y67         LUT2 (Prop_lut2_I1_O)        0.150    26.838 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.630    27.467    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X33Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    28.195 r  aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.195    aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.529 f  aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.093    29.622    aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X32Y68         LUT6 (Prop_lut6_I1_O)        0.303    29.925 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.425    30.350    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I4_O)        0.124    30.474 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.810    31.285    L_reg/aseg_OBUF[10]_inst_i_3_0
    SLICE_X32Y69         LUT4 (Prop_lut4_I2_O)        0.124    31.409 r  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.961    32.370    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X32Y66         LUT5 (Prop_lut5_I4_O)        0.152    32.522 f  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.729    33.251    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X34Y67         LUT3 (Prop_lut3_I1_O)        0.332    33.583 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.813    37.396    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    40.913 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.913    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.775ns  (logic 11.200ns (31.307%)  route 24.575ns (68.693%))
  Logic Levels:           29  (CARRY4=7 LUT2=4 LUT3=1 LUT4=5 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X48Y74         FDRE                                         r  L_reg/D_registers_q_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.456     5.578 f  L_reg/D_registers_q_reg[0][4]/Q
                         net (fo=20, routed)          2.253     7.831    L_reg/D_registers_q_reg[0][10]_0[4]
    SLICE_X34Y72         LUT2 (Prop_lut2_I0_O)        0.152     7.983 r  L_reg/L_1c145668_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.817     8.801    L_reg/L_1c145668_remainder0__0_carry__1_i_11_n_0
    SLICE_X37Y72         LUT6 (Prop_lut6_I4_O)        0.348     9.149 r  L_reg/L_1c145668_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.585     9.734    L_reg/L_1c145668_remainder0__0_carry__1_i_8_n_0
    SLICE_X37Y74         LUT2 (Prop_lut2_I1_O)        0.150     9.884 f  L_reg/L_1c145668_remainder0__0_carry__1_i_6/O
                         net (fo=5, routed)           0.852    10.736    L_reg/L_1c145668_remainder0__0_carry__1_i_6_n_0
    SLICE_X37Y73         LUT4 (Prop_lut4_I2_O)        0.352    11.088 r  L_reg/L_1c145668_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.681    11.769    L_reg/L_1c145668_remainder0__0_carry_i_8_n_0
    SLICE_X36Y73         LUT4 (Prop_lut4_I2_O)        0.326    12.095 r  L_reg/L_1c145668_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.095    aseg_driver/decimal_renderer/i__carry__1_i_10[2]
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.493 r  aseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.493    aseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.607 r  aseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.616    aseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry__0_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.950 f  aseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           1.042    13.992    L_reg/L_1c145668_remainder0[9]
    SLICE_X34Y72         LUT5 (Prop_lut5_I3_O)        0.303    14.295 f  L_reg/i__carry__1_i_13/O
                         net (fo=9, routed)           0.771    15.067    L_reg/i__carry__1_i_13_n_0
    SLICE_X33Y73         LUT4 (Prop_lut4_I0_O)        0.150    15.217 f  L_reg/i__carry_i_16__4/O
                         net (fo=7, routed)           1.423    16.640    L_reg/i__carry_i_16__4_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I0_O)        0.326    16.966 r  L_reg/i__carry_i_15/O
                         net (fo=5, routed)           1.101    18.067    L_reg/i__carry_i_15_n_0
    SLICE_X33Y71         LUT6 (Prop_lut6_I5_O)        0.124    18.191 r  L_reg/i__carry__0_i_12__5/O
                         net (fo=2, routed)           0.761    18.952    L_reg/i__carry__0_i_12__5_n_0
    SLICE_X34Y71         LUT2 (Prop_lut2_I1_O)        0.124    19.076 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=2, routed)           0.822    19.899    L_reg/D_registers_q_reg[0][8]_0[2]
    SLICE_X32Y71         LUT6 (Prop_lut6_I2_O)        0.124    20.023 r  L_reg/i__carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    20.023    aseg_driver/decimal_renderer/i__carry__0_i_21__0_0[2]
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.421 r  aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.421    aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.755 r  aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.968    21.722    L_reg/L_1c145668_remainder0_inferred__1/i__carry__2[1]
    SLICE_X32Y69         LUT5 (Prop_lut5_I4_O)        0.303    22.025 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=12, routed)          0.871    22.896    L_reg/D_registers_q_reg[0][2]_0
    SLICE_X34Y69         LUT6 (Prop_lut6_I0_O)        0.124    23.020 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=11, routed)          1.226    24.246    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I5_O)        0.124    24.370 r  L_reg/i__carry__0_i_12__0/O
                         net (fo=6, routed)           0.834    25.204    L_reg/i__carry__0_i_12__0_n_0
    SLICE_X29Y69         LUT3 (Prop_lut3_I0_O)        0.124    25.328 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.360    26.688    L_reg/i__carry_i_13_n_0
    SLICE_X35Y67         LUT2 (Prop_lut2_I1_O)        0.150    26.838 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.630    27.467    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X33Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    28.195 r  aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.195    aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.529 r  aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.093    29.622    aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X32Y68         LUT6 (Prop_lut6_I1_O)        0.303    29.925 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.425    30.350    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I4_O)        0.124    30.474 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.810    31.285    L_reg/aseg_OBUF[10]_inst_i_3_0
    SLICE_X32Y69         LUT4 (Prop_lut4_I2_O)        0.124    31.409 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.961    32.370    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X32Y66         LUT5 (Prop_lut5_I4_O)        0.152    32.522 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.858    33.380    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X34Y67         LUT4 (Prop_lut4_I3_O)        0.361    33.741 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.420    37.161    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.736    40.897 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.897    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.554ns  (logic 11.210ns (31.529%)  route 24.344ns (68.471%))
  Logic Levels:           29  (CARRY4=7 LUT2=4 LUT3=1 LUT4=5 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X48Y74         FDRE                                         r  L_reg/D_registers_q_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.456     5.578 f  L_reg/D_registers_q_reg[0][4]/Q
                         net (fo=20, routed)          2.253     7.831    L_reg/D_registers_q_reg[0][10]_0[4]
    SLICE_X34Y72         LUT2 (Prop_lut2_I0_O)        0.152     7.983 r  L_reg/L_1c145668_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.817     8.801    L_reg/L_1c145668_remainder0__0_carry__1_i_11_n_0
    SLICE_X37Y72         LUT6 (Prop_lut6_I4_O)        0.348     9.149 r  L_reg/L_1c145668_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.585     9.734    L_reg/L_1c145668_remainder0__0_carry__1_i_8_n_0
    SLICE_X37Y74         LUT2 (Prop_lut2_I1_O)        0.150     9.884 f  L_reg/L_1c145668_remainder0__0_carry__1_i_6/O
                         net (fo=5, routed)           0.852    10.736    L_reg/L_1c145668_remainder0__0_carry__1_i_6_n_0
    SLICE_X37Y73         LUT4 (Prop_lut4_I2_O)        0.352    11.088 r  L_reg/L_1c145668_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.681    11.769    L_reg/L_1c145668_remainder0__0_carry_i_8_n_0
    SLICE_X36Y73         LUT4 (Prop_lut4_I2_O)        0.326    12.095 r  L_reg/L_1c145668_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.095    aseg_driver/decimal_renderer/i__carry__1_i_10[2]
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.493 r  aseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.493    aseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.607 r  aseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.616    aseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry__0_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.950 f  aseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           1.042    13.992    L_reg/L_1c145668_remainder0[9]
    SLICE_X34Y72         LUT5 (Prop_lut5_I3_O)        0.303    14.295 f  L_reg/i__carry__1_i_13/O
                         net (fo=9, routed)           0.771    15.067    L_reg/i__carry__1_i_13_n_0
    SLICE_X33Y73         LUT4 (Prop_lut4_I0_O)        0.150    15.217 f  L_reg/i__carry_i_16__4/O
                         net (fo=7, routed)           1.423    16.640    L_reg/i__carry_i_16__4_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I0_O)        0.326    16.966 r  L_reg/i__carry_i_15/O
                         net (fo=5, routed)           1.101    18.067    L_reg/i__carry_i_15_n_0
    SLICE_X33Y71         LUT6 (Prop_lut6_I5_O)        0.124    18.191 r  L_reg/i__carry__0_i_12__5/O
                         net (fo=2, routed)           0.761    18.952    L_reg/i__carry__0_i_12__5_n_0
    SLICE_X34Y71         LUT2 (Prop_lut2_I1_O)        0.124    19.076 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=2, routed)           0.822    19.899    L_reg/D_registers_q_reg[0][8]_0[2]
    SLICE_X32Y71         LUT6 (Prop_lut6_I2_O)        0.124    20.023 r  L_reg/i__carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    20.023    aseg_driver/decimal_renderer/i__carry__0_i_21__0_0[2]
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.421 r  aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.421    aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.755 r  aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.968    21.722    L_reg/L_1c145668_remainder0_inferred__1/i__carry__2[1]
    SLICE_X32Y69         LUT5 (Prop_lut5_I4_O)        0.303    22.025 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=12, routed)          0.871    22.896    L_reg/D_registers_q_reg[0][2]_0
    SLICE_X34Y69         LUT6 (Prop_lut6_I0_O)        0.124    23.020 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=11, routed)          1.226    24.246    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I5_O)        0.124    24.370 r  L_reg/i__carry__0_i_12__0/O
                         net (fo=6, routed)           0.834    25.204    L_reg/i__carry__0_i_12__0_n_0
    SLICE_X29Y69         LUT3 (Prop_lut3_I0_O)        0.124    25.328 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.360    26.688    L_reg/i__carry_i_13_n_0
    SLICE_X35Y67         LUT2 (Prop_lut2_I1_O)        0.150    26.838 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.630    27.467    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X33Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    28.195 r  aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.195    aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.529 r  aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.093    29.622    aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X32Y68         LUT6 (Prop_lut6_I1_O)        0.303    29.925 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.425    30.350    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I4_O)        0.124    30.474 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.810    31.285    L_reg/aseg_OBUF[10]_inst_i_3_0
    SLICE_X32Y69         LUT4 (Prop_lut4_I2_O)        0.124    31.409 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.961    32.370    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X32Y66         LUT5 (Prop_lut5_I4_O)        0.152    32.522 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.873    33.395    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X34Y67         LUT4 (Prop_lut4_I1_O)        0.360    33.755 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.174    36.929    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.747    40.676 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.676    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.526ns  (logic 10.942ns (30.799%)  route 24.584ns (69.201%))
  Logic Levels:           29  (CARRY4=7 LUT2=4 LUT3=1 LUT4=5 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X48Y74         FDRE                                         r  L_reg/D_registers_q_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.456     5.578 f  L_reg/D_registers_q_reg[0][4]/Q
                         net (fo=20, routed)          2.253     7.831    L_reg/D_registers_q_reg[0][10]_0[4]
    SLICE_X34Y72         LUT2 (Prop_lut2_I0_O)        0.152     7.983 r  L_reg/L_1c145668_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.817     8.801    L_reg/L_1c145668_remainder0__0_carry__1_i_11_n_0
    SLICE_X37Y72         LUT6 (Prop_lut6_I4_O)        0.348     9.149 r  L_reg/L_1c145668_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.585     9.734    L_reg/L_1c145668_remainder0__0_carry__1_i_8_n_0
    SLICE_X37Y74         LUT2 (Prop_lut2_I1_O)        0.150     9.884 f  L_reg/L_1c145668_remainder0__0_carry__1_i_6/O
                         net (fo=5, routed)           0.852    10.736    L_reg/L_1c145668_remainder0__0_carry__1_i_6_n_0
    SLICE_X37Y73         LUT4 (Prop_lut4_I2_O)        0.352    11.088 r  L_reg/L_1c145668_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.681    11.769    L_reg/L_1c145668_remainder0__0_carry_i_8_n_0
    SLICE_X36Y73         LUT4 (Prop_lut4_I2_O)        0.326    12.095 r  L_reg/L_1c145668_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.095    aseg_driver/decimal_renderer/i__carry__1_i_10[2]
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.493 r  aseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.493    aseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.607 r  aseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.616    aseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry__0_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.950 f  aseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           1.042    13.992    L_reg/L_1c145668_remainder0[9]
    SLICE_X34Y72         LUT5 (Prop_lut5_I3_O)        0.303    14.295 f  L_reg/i__carry__1_i_13/O
                         net (fo=9, routed)           0.771    15.067    L_reg/i__carry__1_i_13_n_0
    SLICE_X33Y73         LUT4 (Prop_lut4_I0_O)        0.150    15.217 f  L_reg/i__carry_i_16__4/O
                         net (fo=7, routed)           1.423    16.640    L_reg/i__carry_i_16__4_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I0_O)        0.326    16.966 r  L_reg/i__carry_i_15/O
                         net (fo=5, routed)           1.101    18.067    L_reg/i__carry_i_15_n_0
    SLICE_X33Y71         LUT6 (Prop_lut6_I5_O)        0.124    18.191 r  L_reg/i__carry__0_i_12__5/O
                         net (fo=2, routed)           0.761    18.952    L_reg/i__carry__0_i_12__5_n_0
    SLICE_X34Y71         LUT2 (Prop_lut2_I1_O)        0.124    19.076 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=2, routed)           0.822    19.899    L_reg/D_registers_q_reg[0][8]_0[2]
    SLICE_X32Y71         LUT6 (Prop_lut6_I2_O)        0.124    20.023 r  L_reg/i__carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    20.023    aseg_driver/decimal_renderer/i__carry__0_i_21__0_0[2]
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.421 r  aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.421    aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.755 r  aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.968    21.722    L_reg/L_1c145668_remainder0_inferred__1/i__carry__2[1]
    SLICE_X32Y69         LUT5 (Prop_lut5_I4_O)        0.303    22.025 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=12, routed)          0.871    22.896    L_reg/D_registers_q_reg[0][2]_0
    SLICE_X34Y69         LUT6 (Prop_lut6_I0_O)        0.124    23.020 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=11, routed)          1.226    24.246    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I5_O)        0.124    24.370 r  L_reg/i__carry__0_i_12__0/O
                         net (fo=6, routed)           0.834    25.204    L_reg/i__carry__0_i_12__0_n_0
    SLICE_X29Y69         LUT3 (Prop_lut3_I0_O)        0.124    25.328 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.360    26.688    L_reg/i__carry_i_13_n_0
    SLICE_X35Y67         LUT2 (Prop_lut2_I1_O)        0.150    26.838 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.630    27.467    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X33Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    28.195 r  aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.195    aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.529 r  aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.093    29.622    aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X32Y68         LUT6 (Prop_lut6_I1_O)        0.303    29.925 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.425    30.350    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I4_O)        0.124    30.474 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.810    31.285    L_reg/aseg_OBUF[10]_inst_i_3_0
    SLICE_X32Y69         LUT4 (Prop_lut4_I2_O)        0.124    31.409 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.961    32.370    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X32Y66         LUT5 (Prop_lut5_I4_O)        0.152    32.522 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.873    33.395    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X34Y67         LUT4 (Prop_lut4_I2_O)        0.332    33.727 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.414    37.141    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    40.648 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.648    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.369ns  (logic 10.957ns (30.979%)  route 24.412ns (69.021%))
  Logic Levels:           29  (CARRY4=7 LUT2=4 LUT3=1 LUT4=5 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X48Y74         FDRE                                         r  L_reg/D_registers_q_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.456     5.578 f  L_reg/D_registers_q_reg[0][4]/Q
                         net (fo=20, routed)          2.253     7.831    L_reg/D_registers_q_reg[0][10]_0[4]
    SLICE_X34Y72         LUT2 (Prop_lut2_I0_O)        0.152     7.983 r  L_reg/L_1c145668_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.817     8.801    L_reg/L_1c145668_remainder0__0_carry__1_i_11_n_0
    SLICE_X37Y72         LUT6 (Prop_lut6_I4_O)        0.348     9.149 r  L_reg/L_1c145668_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.585     9.734    L_reg/L_1c145668_remainder0__0_carry__1_i_8_n_0
    SLICE_X37Y74         LUT2 (Prop_lut2_I1_O)        0.150     9.884 f  L_reg/L_1c145668_remainder0__0_carry__1_i_6/O
                         net (fo=5, routed)           0.852    10.736    L_reg/L_1c145668_remainder0__0_carry__1_i_6_n_0
    SLICE_X37Y73         LUT4 (Prop_lut4_I2_O)        0.352    11.088 r  L_reg/L_1c145668_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.681    11.769    L_reg/L_1c145668_remainder0__0_carry_i_8_n_0
    SLICE_X36Y73         LUT4 (Prop_lut4_I2_O)        0.326    12.095 r  L_reg/L_1c145668_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.095    aseg_driver/decimal_renderer/i__carry__1_i_10[2]
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.493 r  aseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.493    aseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.607 r  aseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.616    aseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry__0_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.950 f  aseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           1.042    13.992    L_reg/L_1c145668_remainder0[9]
    SLICE_X34Y72         LUT5 (Prop_lut5_I3_O)        0.303    14.295 f  L_reg/i__carry__1_i_13/O
                         net (fo=9, routed)           0.771    15.067    L_reg/i__carry__1_i_13_n_0
    SLICE_X33Y73         LUT4 (Prop_lut4_I0_O)        0.150    15.217 f  L_reg/i__carry_i_16__4/O
                         net (fo=7, routed)           1.423    16.640    L_reg/i__carry_i_16__4_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I0_O)        0.326    16.966 r  L_reg/i__carry_i_15/O
                         net (fo=5, routed)           1.101    18.067    L_reg/i__carry_i_15_n_0
    SLICE_X33Y71         LUT6 (Prop_lut6_I5_O)        0.124    18.191 r  L_reg/i__carry__0_i_12__5/O
                         net (fo=2, routed)           0.761    18.952    L_reg/i__carry__0_i_12__5_n_0
    SLICE_X34Y71         LUT2 (Prop_lut2_I1_O)        0.124    19.076 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=2, routed)           0.822    19.899    L_reg/D_registers_q_reg[0][8]_0[2]
    SLICE_X32Y71         LUT6 (Prop_lut6_I2_O)        0.124    20.023 r  L_reg/i__carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    20.023    aseg_driver/decimal_renderer/i__carry__0_i_21__0_0[2]
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.421 r  aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.421    aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.755 r  aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.968    21.722    L_reg/L_1c145668_remainder0_inferred__1/i__carry__2[1]
    SLICE_X32Y69         LUT5 (Prop_lut5_I4_O)        0.303    22.025 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=12, routed)          0.871    22.896    L_reg/D_registers_q_reg[0][2]_0
    SLICE_X34Y69         LUT6 (Prop_lut6_I0_O)        0.124    23.020 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=11, routed)          1.226    24.246    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I5_O)        0.124    24.370 r  L_reg/i__carry__0_i_12__0/O
                         net (fo=6, routed)           0.834    25.204    L_reg/i__carry__0_i_12__0_n_0
    SLICE_X29Y69         LUT3 (Prop_lut3_I0_O)        0.124    25.328 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.360    26.688    L_reg/i__carry_i_13_n_0
    SLICE_X35Y67         LUT2 (Prop_lut2_I1_O)        0.150    26.838 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.630    27.467    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X33Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    28.195 r  aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.195    aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.529 r  aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.093    29.622    aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X32Y68         LUT6 (Prop_lut6_I1_O)        0.303    29.925 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.425    30.350    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I4_O)        0.124    30.474 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.810    31.285    L_reg/aseg_OBUF[10]_inst_i_3_0
    SLICE_X32Y69         LUT4 (Prop_lut4_I2_O)        0.124    31.409 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.961    32.370    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X32Y66         LUT5 (Prop_lut5_I4_O)        0.152    32.522 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.883    33.405    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X34Y67         LUT4 (Prop_lut4_I3_O)        0.332    33.737 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.232    36.969    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.522    40.491 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.491    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.256ns  (logic 10.929ns (31.000%)  route 24.327ns (69.000%))
  Logic Levels:           29  (CARRY4=7 LUT2=4 LUT3=1 LUT4=5 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X48Y74         FDRE                                         r  L_reg/D_registers_q_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.456     5.578 f  L_reg/D_registers_q_reg[0][4]/Q
                         net (fo=20, routed)          2.253     7.831    L_reg/D_registers_q_reg[0][10]_0[4]
    SLICE_X34Y72         LUT2 (Prop_lut2_I0_O)        0.152     7.983 r  L_reg/L_1c145668_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.817     8.801    L_reg/L_1c145668_remainder0__0_carry__1_i_11_n_0
    SLICE_X37Y72         LUT6 (Prop_lut6_I4_O)        0.348     9.149 r  L_reg/L_1c145668_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.585     9.734    L_reg/L_1c145668_remainder0__0_carry__1_i_8_n_0
    SLICE_X37Y74         LUT2 (Prop_lut2_I1_O)        0.150     9.884 f  L_reg/L_1c145668_remainder0__0_carry__1_i_6/O
                         net (fo=5, routed)           0.852    10.736    L_reg/L_1c145668_remainder0__0_carry__1_i_6_n_0
    SLICE_X37Y73         LUT4 (Prop_lut4_I2_O)        0.352    11.088 r  L_reg/L_1c145668_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.681    11.769    L_reg/L_1c145668_remainder0__0_carry_i_8_n_0
    SLICE_X36Y73         LUT4 (Prop_lut4_I2_O)        0.326    12.095 r  L_reg/L_1c145668_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.095    aseg_driver/decimal_renderer/i__carry__1_i_10[2]
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.493 r  aseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.493    aseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.607 r  aseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.616    aseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry__0_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.950 f  aseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           1.042    13.992    L_reg/L_1c145668_remainder0[9]
    SLICE_X34Y72         LUT5 (Prop_lut5_I3_O)        0.303    14.295 f  L_reg/i__carry__1_i_13/O
                         net (fo=9, routed)           0.771    15.067    L_reg/i__carry__1_i_13_n_0
    SLICE_X33Y73         LUT4 (Prop_lut4_I0_O)        0.150    15.217 f  L_reg/i__carry_i_16__4/O
                         net (fo=7, routed)           1.423    16.640    L_reg/i__carry_i_16__4_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I0_O)        0.326    16.966 r  L_reg/i__carry_i_15/O
                         net (fo=5, routed)           1.101    18.067    L_reg/i__carry_i_15_n_0
    SLICE_X33Y71         LUT6 (Prop_lut6_I5_O)        0.124    18.191 r  L_reg/i__carry__0_i_12__5/O
                         net (fo=2, routed)           0.761    18.952    L_reg/i__carry__0_i_12__5_n_0
    SLICE_X34Y71         LUT2 (Prop_lut2_I1_O)        0.124    19.076 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=2, routed)           0.822    19.899    L_reg/D_registers_q_reg[0][8]_0[2]
    SLICE_X32Y71         LUT6 (Prop_lut6_I2_O)        0.124    20.023 r  L_reg/i__carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    20.023    aseg_driver/decimal_renderer/i__carry__0_i_21__0_0[2]
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.421 r  aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.421    aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.755 r  aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.968    21.722    L_reg/L_1c145668_remainder0_inferred__1/i__carry__2[1]
    SLICE_X32Y69         LUT5 (Prop_lut5_I4_O)        0.303    22.025 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=12, routed)          0.871    22.896    L_reg/D_registers_q_reg[0][2]_0
    SLICE_X34Y69         LUT6 (Prop_lut6_I0_O)        0.124    23.020 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=11, routed)          1.226    24.246    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I5_O)        0.124    24.370 r  L_reg/i__carry__0_i_12__0/O
                         net (fo=6, routed)           0.834    25.204    L_reg/i__carry__0_i_12__0_n_0
    SLICE_X29Y69         LUT3 (Prop_lut3_I0_O)        0.124    25.328 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.360    26.688    L_reg/i__carry_i_13_n_0
    SLICE_X35Y67         LUT2 (Prop_lut2_I1_O)        0.150    26.838 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.630    27.467    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X33Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    28.195 r  aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.195    aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.529 f  aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.093    29.622    aseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X32Y68         LUT6 (Prop_lut6_I1_O)        0.303    29.925 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.425    30.350    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I4_O)        0.124    30.474 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.810    31.285    L_reg/aseg_OBUF[10]_inst_i_3_0
    SLICE_X32Y69         LUT4 (Prop_lut4_I2_O)        0.124    31.409 r  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.961    32.370    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X32Y66         LUT5 (Prop_lut5_I4_O)        0.152    32.522 f  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.858    33.380    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X34Y67         LUT4 (Prop_lut4_I1_O)        0.332    33.712 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.172    36.884    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.494    40.378 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.378    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.116ns  (logic 11.295ns (32.165%)  route 23.821ns (67.835%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT4=8 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X47Y77         FDRE                                         r  L_reg/D_registers_q_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.456     5.578 f  L_reg/D_registers_q_reg[1][8]/Q
                         net (fo=18, routed)          2.572     8.150    L_reg/D_registers_q_reg[1][10]_0[6]
    SLICE_X46Y57         LUT2 (Prop_lut2_I0_O)        0.124     8.274 r  L_reg/L_1c145668_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.813     9.086    L_reg/L_1c145668_remainder0__0_carry__1_i_12_n_0
    SLICE_X46Y59         LUT6 (Prop_lut6_I5_O)        0.124     9.210 f  L_reg/L_1c145668_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.494     9.705    L_reg/L_1c145668_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X46Y59         LUT4 (Prop_lut4_I0_O)        0.117     9.822 f  L_reg/L_1c145668_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.569    10.391    L_reg/L_1c145668_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I0_O)        0.348    10.739 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.681    11.420    L_reg/D_registers_q_reg[1][6]_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I2_O)        0.152    11.572 r  L_reg/L_1c145668_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           1.012    12.584    L_reg/L_1c145668_remainder0__0_carry_i_9__0_n_0
    SLICE_X44Y59         LUT4 (Prop_lut4_I2_O)        0.332    12.916 r  L_reg/L_1c145668_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.916    bseg_driver/decimal_renderer/i__carry__0_i_17__3_0[1]
    SLICE_X44Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.466 r  bseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.466    bseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.580 r  bseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.580    bseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry__0_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.819 f  bseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry__1/O[2]
                         net (fo=2, routed)           0.983    14.802    L_reg/L_1c145668_remainder0_1[10]
    SLICE_X43Y59         LUT5 (Prop_lut5_I4_O)        0.302    15.104 f  L_reg/i__carry_i_19__1/O
                         net (fo=10, routed)          1.359    16.463    L_reg/i__carry_i_19__1_n_0
    SLICE_X46Y57         LUT4 (Prop_lut4_I3_O)        0.148    16.611 r  L_reg/i__carry_i_20__1/O
                         net (fo=7, routed)           0.830    17.440    L_reg/i__carry_i_20__1_n_0
    SLICE_X45Y57         LUT5 (Prop_lut5_I0_O)        0.328    17.768 r  L_reg/i__carry__0_i_16__3/O
                         net (fo=3, routed)           0.646    18.414    L_reg/i__carry__0_i_16__3_n_0
    SLICE_X44Y57         LUT5 (Prop_lut5_I0_O)        0.124    18.538 f  L_reg/i__carry_i_25__0/O
                         net (fo=4, routed)           1.061    19.599    L_reg/i__carry_i_25__0_n_0
    SLICE_X42Y56         LUT5 (Prop_lut5_I4_O)        0.124    19.723 r  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           0.693    20.416    L_reg/i__carry_i_11__4_n_0
    SLICE_X42Y56         LUT2 (Prop_lut2_I1_O)        0.153    20.569 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.616    21.186    bseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X43Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.714    21.900 r  bseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.900    bseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.139 r  bseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__0/i__carry__0/O[2]
                         net (fo=8, routed)           1.189    23.328    bseg_driver/decimal_renderer/O[2]
    SLICE_X41Y58         LUT6 (Prop_lut6_I0_O)        0.302    23.630 r  bseg_driver/decimal_renderer/i__carry_i_30/O
                         net (fo=7, routed)           1.250    24.880    L_reg/bseg_OBUF[10]_inst_i_11
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124    25.004 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.701    25.705    L_reg/i__carry_i_18__1_n_0
    SLICE_X38Y56         LUT4 (Prop_lut4_I1_O)        0.124    25.829 f  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.435    26.264    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I1_O)        0.124    26.388 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.837    27.225    L_reg/i__carry_i_12__0_n_0
    SLICE_X39Y56         LUT4 (Prop_lut4_I0_O)        0.124    27.349 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.349    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_16_0[1]
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.899 r  bseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.899    bseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.013 r  bseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.013    bseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.326 f  bseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.641    28.968    bseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y58         LUT6 (Prop_lut6_I0_O)        0.306    29.274 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.609    29.883    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y58         LUT5 (Prop_lut5_I4_O)        0.124    30.007 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.847    30.854    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_0
    SLICE_X38Y57         LUT4 (Prop_lut4_I0_O)        0.152    31.006 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.819    31.825    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_1
    SLICE_X37Y57         LUT5 (Prop_lut5_I4_O)        0.348    32.173 f  bseg_driver/ctr/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.948    33.122    L_reg/bseg[6]
    SLICE_X41Y55         LUT4 (Prop_lut4_I1_O)        0.150    33.272 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.215    36.486    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.752    40.238 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.238    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.094ns  (logic 11.289ns (32.167%)  route 23.805ns (67.833%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=1 LUT4=7 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X47Y77         FDRE                                         r  L_reg/D_registers_q_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.456     5.578 f  L_reg/D_registers_q_reg[1][8]/Q
                         net (fo=18, routed)          2.572     8.150    L_reg/D_registers_q_reg[1][10]_0[6]
    SLICE_X46Y57         LUT2 (Prop_lut2_I0_O)        0.124     8.274 r  L_reg/L_1c145668_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.813     9.086    L_reg/L_1c145668_remainder0__0_carry__1_i_12_n_0
    SLICE_X46Y59         LUT6 (Prop_lut6_I5_O)        0.124     9.210 f  L_reg/L_1c145668_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.494     9.705    L_reg/L_1c145668_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X46Y59         LUT4 (Prop_lut4_I0_O)        0.117     9.822 f  L_reg/L_1c145668_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.569    10.391    L_reg/L_1c145668_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I0_O)        0.348    10.739 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.681    11.420    L_reg/D_registers_q_reg[1][6]_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I2_O)        0.152    11.572 r  L_reg/L_1c145668_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           1.012    12.584    L_reg/L_1c145668_remainder0__0_carry_i_9__0_n_0
    SLICE_X44Y59         LUT4 (Prop_lut4_I2_O)        0.332    12.916 r  L_reg/L_1c145668_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.916    bseg_driver/decimal_renderer/i__carry__0_i_17__3_0[1]
    SLICE_X44Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.466 r  bseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.466    bseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.580 r  bseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.580    bseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry__0_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.819 f  bseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry__1/O[2]
                         net (fo=2, routed)           0.983    14.802    L_reg/L_1c145668_remainder0_1[10]
    SLICE_X43Y59         LUT5 (Prop_lut5_I4_O)        0.302    15.104 f  L_reg/i__carry_i_19__1/O
                         net (fo=10, routed)          1.359    16.463    L_reg/i__carry_i_19__1_n_0
    SLICE_X46Y57         LUT4 (Prop_lut4_I3_O)        0.148    16.611 r  L_reg/i__carry_i_20__1/O
                         net (fo=7, routed)           0.830    17.440    L_reg/i__carry_i_20__1_n_0
    SLICE_X45Y57         LUT5 (Prop_lut5_I0_O)        0.328    17.768 r  L_reg/i__carry__0_i_16__3/O
                         net (fo=3, routed)           0.646    18.414    L_reg/i__carry__0_i_16__3_n_0
    SLICE_X44Y57         LUT5 (Prop_lut5_I0_O)        0.124    18.538 f  L_reg/i__carry_i_25__0/O
                         net (fo=4, routed)           1.061    19.599    L_reg/i__carry_i_25__0_n_0
    SLICE_X42Y56         LUT5 (Prop_lut5_I4_O)        0.124    19.723 r  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           0.693    20.416    L_reg/i__carry_i_11__4_n_0
    SLICE_X42Y56         LUT2 (Prop_lut2_I1_O)        0.153    20.569 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.616    21.186    bseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X43Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.714    21.900 r  bseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.900    bseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.139 r  bseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__0/i__carry__0/O[2]
                         net (fo=8, routed)           1.189    23.328    bseg_driver/decimal_renderer/O[2]
    SLICE_X41Y58         LUT6 (Prop_lut6_I0_O)        0.302    23.630 r  bseg_driver/decimal_renderer/i__carry_i_30/O
                         net (fo=7, routed)           1.250    24.880    L_reg/bseg_OBUF[10]_inst_i_11
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124    25.004 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.701    25.705    L_reg/i__carry_i_18__1_n_0
    SLICE_X38Y56         LUT4 (Prop_lut4_I1_O)        0.124    25.829 f  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.435    26.264    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I1_O)        0.124    26.388 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.837    27.225    L_reg/i__carry_i_12__0_n_0
    SLICE_X39Y56         LUT4 (Prop_lut4_I0_O)        0.124    27.349 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.349    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_16_0[1]
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.899 r  bseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.899    bseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.013 r  bseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.013    bseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.326 f  bseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.641    28.968    bseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y58         LUT6 (Prop_lut6_I0_O)        0.306    29.274 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.609    29.883    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y58         LUT5 (Prop_lut5_I4_O)        0.124    30.007 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.847    30.854    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_0
    SLICE_X38Y57         LUT4 (Prop_lut4_I0_O)        0.152    31.006 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.819    31.825    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_1
    SLICE_X37Y57         LUT5 (Prop_lut5_I4_O)        0.348    32.173 f  bseg_driver/ctr/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.950    33.124    L_reg/bseg[6]
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.150    33.274 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.197    36.470    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.746    40.216 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.216    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.689ns  (logic 11.062ns (31.889%)  route 23.627ns (68.111%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT4=8 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X47Y77         FDRE                                         r  L_reg/D_registers_q_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.456     5.578 f  L_reg/D_registers_q_reg[1][8]/Q
                         net (fo=18, routed)          2.572     8.150    L_reg/D_registers_q_reg[1][10]_0[6]
    SLICE_X46Y57         LUT2 (Prop_lut2_I0_O)        0.124     8.274 r  L_reg/L_1c145668_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.813     9.086    L_reg/L_1c145668_remainder0__0_carry__1_i_12_n_0
    SLICE_X46Y59         LUT6 (Prop_lut6_I5_O)        0.124     9.210 f  L_reg/L_1c145668_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.494     9.705    L_reg/L_1c145668_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X46Y59         LUT4 (Prop_lut4_I0_O)        0.117     9.822 f  L_reg/L_1c145668_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.569    10.391    L_reg/L_1c145668_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I0_O)        0.348    10.739 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.681    11.420    L_reg/D_registers_q_reg[1][6]_0
    SLICE_X45Y60         LUT4 (Prop_lut4_I2_O)        0.152    11.572 r  L_reg/L_1c145668_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           1.012    12.584    L_reg/L_1c145668_remainder0__0_carry_i_9__0_n_0
    SLICE_X44Y59         LUT4 (Prop_lut4_I2_O)        0.332    12.916 r  L_reg/L_1c145668_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.916    bseg_driver/decimal_renderer/i__carry__0_i_17__3_0[1]
    SLICE_X44Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.466 r  bseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.466    bseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.580 r  bseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.580    bseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry__0_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.819 f  bseg_driver/decimal_renderer/L_1c145668_remainder0__0_carry__1/O[2]
                         net (fo=2, routed)           0.983    14.802    L_reg/L_1c145668_remainder0_1[10]
    SLICE_X43Y59         LUT5 (Prop_lut5_I4_O)        0.302    15.104 f  L_reg/i__carry_i_19__1/O
                         net (fo=10, routed)          1.359    16.463    L_reg/i__carry_i_19__1_n_0
    SLICE_X46Y57         LUT4 (Prop_lut4_I3_O)        0.148    16.611 r  L_reg/i__carry_i_20__1/O
                         net (fo=7, routed)           0.830    17.440    L_reg/i__carry_i_20__1_n_0
    SLICE_X45Y57         LUT5 (Prop_lut5_I0_O)        0.328    17.768 r  L_reg/i__carry__0_i_16__3/O
                         net (fo=3, routed)           0.646    18.414    L_reg/i__carry__0_i_16__3_n_0
    SLICE_X44Y57         LUT5 (Prop_lut5_I0_O)        0.124    18.538 f  L_reg/i__carry_i_25__0/O
                         net (fo=4, routed)           1.061    19.599    L_reg/i__carry_i_25__0_n_0
    SLICE_X42Y56         LUT5 (Prop_lut5_I4_O)        0.124    19.723 r  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           0.693    20.416    L_reg/i__carry_i_11__4_n_0
    SLICE_X42Y56         LUT2 (Prop_lut2_I1_O)        0.153    20.569 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.616    21.186    bseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X43Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.714    21.900 r  bseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.900    bseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.139 r  bseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__0/i__carry__0/O[2]
                         net (fo=8, routed)           1.189    23.328    bseg_driver/decimal_renderer/O[2]
    SLICE_X41Y58         LUT6 (Prop_lut6_I0_O)        0.302    23.630 r  bseg_driver/decimal_renderer/i__carry_i_30/O
                         net (fo=7, routed)           1.250    24.880    L_reg/bseg_OBUF[10]_inst_i_11
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124    25.004 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.701    25.705    L_reg/i__carry_i_18__1_n_0
    SLICE_X38Y56         LUT4 (Prop_lut4_I1_O)        0.124    25.829 f  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.435    26.264    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I1_O)        0.124    26.388 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.837    27.225    L_reg/i__carry_i_12__0_n_0
    SLICE_X39Y56         LUT4 (Prop_lut4_I0_O)        0.124    27.349 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.349    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_16_0[1]
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.899 r  bseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.899    bseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.013 r  bseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.013    bseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.326 r  bseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.641    28.968    bseg_driver/decimal_renderer/L_1c145668_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y58         LUT6 (Prop_lut6_I0_O)        0.306    29.274 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.609    29.883    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y58         LUT5 (Prop_lut5_I4_O)        0.124    30.007 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.847    30.854    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_0
    SLICE_X38Y57         LUT4 (Prop_lut4_I0_O)        0.152    31.006 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.819    31.825    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_1
    SLICE_X37Y57         LUT5 (Prop_lut5_I4_O)        0.348    32.173 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.948    33.122    L_reg/bseg[6]
    SLICE_X41Y55         LUT4 (Prop_lut4_I2_O)        0.124    33.246 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.021    36.266    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    39.811 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.811    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.363ns (79.765%)  route 0.346ns (20.235%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.346     2.022    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.244 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.244    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.409ns (79.082%)  route 0.373ns (20.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.373     2.035    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.316 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.316    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.806ns  (logic 1.367ns (75.696%)  route 0.439ns (24.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.439     2.115    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.340 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.340    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.404ns (77.222%)  route 0.414ns (22.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.414     2.077    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.353 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.353    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.825ns  (logic 1.414ns (77.493%)  route 0.411ns (22.507%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.591     1.535    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDPE (Prop_fdpe_C_Q)         0.128     1.663 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.411     2.074    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.286     3.360 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.360    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.012ns  (logic 1.416ns (70.388%)  route 0.596ns (29.612%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X63Y54         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cond_butt_next_play/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.169     1.846    cond_butt_next_play/D_ctr_q_reg[10]
    SLICE_X62Y54         LUT6 (Prop_lut6_I4_O)        0.045     1.891 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.427     2.318    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.548 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.548    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1184694886[0].cond_butt_sel_desel/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.466ns (71.937%)  route 0.572ns (28.063%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.592     1.536    forLoop_idx_0_1184694886[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y55         FDRE                                         r  forLoop_idx_0_1184694886[0].cond_butt_sel_desel/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_1184694886[0].cond_butt_sel_desel/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.101     1.778    forLoop_idx_0_1184694886[0].cond_butt_sel_desel/D_ctr_q_reg[11]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.045     1.823 f  forLoop_idx_0_1184694886[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.056     1.879    forLoop_idx_0_1184694886[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I1_O)        0.045     1.924 r  forLoop_idx_0_1184694886[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=13, routed)          0.415     2.339    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.573 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.573    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.149ns  (logic 1.373ns (63.888%)  route 0.776ns (36.112%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.552     1.496    display/clk_IBUF_BUFG
    SLICE_X51Y76         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.776     2.413    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.645 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.645    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.163ns  (logic 1.369ns (63.278%)  route 0.794ns (36.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.551     1.495    display/clk_IBUF_BUFG
    SLICE_X53Y75         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.794     2.430    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.658 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.658    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1184694886[1].cond_butt_sel_desel/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.438ns (66.582%)  route 0.722ns (33.418%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.593     1.537    forLoop_idx_0_1184694886[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_1184694886[1].cond_butt_sel_desel/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  forLoop_idx_0_1184694886[1].cond_butt_sel_desel/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.289     1.989    forLoop_idx_0_1184694886[1].cond_butt_sel_desel/D_ctr_q_reg[1]
    SLICE_X65Y57         LUT6 (Prop_lut6_I3_O)        0.045     2.034 r  forLoop_idx_0_1184694886[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           0.433     2.468    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.697 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.697    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.342ns  (logic 1.628ns (37.487%)  route 2.714ns (62.513%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.940     3.444    reset_cond/butt_reset_IBUF
    SLICE_X65Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.568 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.775     4.342    reset_cond/M_reset_cond_in
    SLICE_X65Y60         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y60         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.342ns  (logic 1.628ns (37.487%)  route 2.714ns (62.513%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.940     3.444    reset_cond/butt_reset_IBUF
    SLICE_X65Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.568 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.775     4.342    reset_cond/M_reset_cond_in
    SLICE_X65Y60         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y60         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.342ns  (logic 1.628ns (37.487%)  route 2.714ns (62.513%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.940     3.444    reset_cond/butt_reset_IBUF
    SLICE_X65Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.568 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.775     4.342    reset_cond/M_reset_cond_in
    SLICE_X65Y60         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y60         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.342ns  (logic 1.628ns (37.487%)  route 2.714ns (62.513%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.940     3.444    reset_cond/butt_reset_IBUF
    SLICE_X65Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.568 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.775     4.342    reset_cond/M_reset_cond_in
    SLICE_X65Y60         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.342ns  (logic 1.628ns (37.487%)  route 2.714ns (62.513%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.940     3.444    reset_cond/butt_reset_IBUF
    SLICE_X65Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.568 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.775     4.342    reset_cond/M_reset_cond_in
    SLICE_X65Y60         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1147183488[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.910ns  (logic 1.625ns (41.550%)  route 2.286ns (58.450%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.286     3.786    forLoop_idx_0_1147183488[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.910 r  forLoop_idx_0_1147183488[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.910    forLoop_idx_0_1147183488[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y65         FDRE                                         r  forLoop_idx_0_1147183488[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.503     4.907    forLoop_idx_0_1147183488[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  forLoop_idx_0_1147183488[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1147183488[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.909ns  (logic 1.615ns (41.312%)  route 2.294ns (58.688%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.294     3.785    forLoop_idx_0_1147183488[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.909 r  forLoop_idx_0_1147183488[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.909    forLoop_idx_0_1147183488[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X54Y63         FDRE                                         r  forLoop_idx_0_1147183488[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.437     4.841    forLoop_idx_0_1147183488[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y63         FDRE                                         r  forLoop_idx_0_1147183488[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1147183488[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.880ns  (logic 1.617ns (41.689%)  route 2.262ns (58.311%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.262     3.756    forLoop_idx_0_1147183488[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X52Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.880 r  forLoop_idx_0_1147183488[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.880    forLoop_idx_0_1147183488[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X52Y60         FDRE                                         r  forLoop_idx_0_1147183488[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.440     4.844    forLoop_idx_0_1147183488[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  forLoop_idx_0_1147183488[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.699ns  (logic 1.622ns (43.861%)  route 2.077ns (56.139%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.077     3.575    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X62Y55         LUT1 (Prop_lut1_I0_O)        0.124     3.699 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.699    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X62Y55         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.509     4.913    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1147183488[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.663ns  (logic 1.619ns (44.195%)  route 2.044ns (55.805%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.044     3.539    forLoop_idx_0_1147183488[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y70         LUT1 (Prop_lut1_I0_O)        0.124     3.663 r  forLoop_idx_0_1147183488[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.663    forLoop_idx_0_1147183488[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X61Y70         FDRE                                         r  forLoop_idx_0_1147183488[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.497     4.901    forLoop_idx_0_1147183488[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  forLoop_idx_0_1147183488[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1184694886[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.307ns (35.439%)  route 0.559ns (64.561%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.559     0.821    forLoop_idx_0_1184694886[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X63Y60         LUT1 (Prop_lut1_I0_O)        0.045     0.866 r  forLoop_idx_0_1184694886[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.866    forLoop_idx_0_1184694886[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X63Y60         FDRE                                         r  forLoop_idx_0_1184694886[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.861     2.051    forLoop_idx_0_1184694886[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  forLoop_idx_0_1184694886[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1184694886[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.884ns  (logic 0.300ns (33.883%)  route 0.585ns (66.117%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.585     0.839    forLoop_idx_0_1184694886[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X63Y60         LUT1 (Prop_lut1_I0_O)        0.045     0.884 r  forLoop_idx_0_1184694886[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.884    forLoop_idx_0_1184694886[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X63Y60         FDRE                                         r  forLoop_idx_0_1184694886[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.861     2.051    forLoop_idx_0_1184694886[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  forLoop_idx_0_1184694886[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1147183488[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.307ns (27.610%)  route 0.806ns (72.390%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.806     1.068    forLoop_idx_0_1147183488[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.113 r  forLoop_idx_0_1147183488[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.113    forLoop_idx_0_1147183488[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X61Y70         FDRE                                         r  forLoop_idx_0_1147183488[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.850     2.040    forLoop_idx_0_1147183488[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  forLoop_idx_0_1147183488[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.311ns (26.873%)  route 0.847ns (73.127%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.847     1.113    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X62Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.158 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.158    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X62Y55         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.863     2.053    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1147183488[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.313ns (25.397%)  route 0.921ns (74.603%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.921     1.189    forLoop_idx_0_1147183488[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.234 r  forLoop_idx_0_1147183488[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.234    forLoop_idx_0_1147183488[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y65         FDRE                                         r  forLoop_idx_0_1147183488[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.857     2.047    forLoop_idx_0_1147183488[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  forLoop_idx_0_1147183488[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1147183488[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.242ns  (logic 0.304ns (24.454%)  route 0.938ns (75.546%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.938     1.197    forLoop_idx_0_1147183488[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.242 r  forLoop_idx_0_1147183488[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.242    forLoop_idx_0_1147183488[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X54Y63         FDRE                                         r  forLoop_idx_0_1147183488[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.829     2.019    forLoop_idx_0_1147183488[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y63         FDRE                                         r  forLoop_idx_0_1147183488[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1147183488[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.251ns  (logic 0.306ns (24.460%)  route 0.945ns (75.540%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.945     1.206    forLoop_idx_0_1147183488[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X52Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.251 r  forLoop_idx_0_1147183488[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.251    forLoop_idx_0_1147183488[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X52Y60         FDRE                                         r  forLoop_idx_0_1147183488[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.832     2.022    forLoop_idx_0_1147183488[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  forLoop_idx_0_1147183488[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.447ns  (logic 0.316ns (21.867%)  route 1.130ns (78.133%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.845     1.116    reset_cond/butt_reset_IBUF
    SLICE_X65Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.161 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.286     1.447    reset_cond/M_reset_cond_in
    SLICE_X65Y60         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y60         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.447ns  (logic 0.316ns (21.867%)  route 1.130ns (78.133%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.845     1.116    reset_cond/butt_reset_IBUF
    SLICE_X65Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.161 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.286     1.447    reset_cond/M_reset_cond_in
    SLICE_X65Y60         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y60         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.447ns  (logic 0.316ns (21.867%)  route 1.130ns (78.133%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.845     1.116    reset_cond/butt_reset_IBUF
    SLICE_X65Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.161 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.286     1.447    reset_cond/M_reset_cond_in
    SLICE_X65Y60         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y60         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





