AhbToAxi.vp,verilog,xil_defaultlib,../../../bd/design_1/ipshared/3a46/rtl/AhbToAxi.vp,incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/3a46/rtl"incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/3a46/rtl"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
cm1_nvic.vp,verilog,xil_defaultlib,../../../bd/design_1/ipshared/3a46/rtl/cm1_nvic.vp,incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/3a46/rtl"incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/3a46/rtl"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
CortexM1.vp,verilog,xil_defaultlib,../../../bd/design_1/ipshared/3a46/rtl/CortexM1.vp,incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/3a46/rtl"incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/3a46/rtl"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
CortexM1DbgAXI.vp,verilog,xil_defaultlib,../../../bd/design_1/ipshared/3a46/rtl/CortexM1DbgAXI.vp,incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/3a46/rtl"incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/3a46/rtl"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_CORTEXM1_AXI_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_CORTEXM1_AXI_0_0/sim/design_1_CORTEXM1_AXI_0_0.v,incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/3a46/rtl"incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/3a46/rtl"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/3a46/rtl"incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/3a46/rtl"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/3a46/rtl"incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/3a46/rtl"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd,incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/3a46/rtl"incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/3a46/rtl"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_uartlite_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd,incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/3a46/rtl"incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/3a46/rtl"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/3a46/rtl"incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/3a46/rtl"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_xlconstant_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v,incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/3a46/rtl"incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/3a46/rtl"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_xlconstant_2_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.v,incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/3a46/rtl"incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/3a46/rtl"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/3a46/rtl"incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/3a46/rtl"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/3a46/rtl"incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="$ref_dir/../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/3a46/rtl"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../m1_from_scratch.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
