
*** Running vivado
    with args -log test.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source test.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source test.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Git/spline/myip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2020.2/data/ip'.
Command: link_design -top test -part xc7z030ffg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z030ffg676-2
INFO: [Project 1-454] Reading design checkpoint 'd:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'my_blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'my_blk_mem_gen_1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.421 . Memory (MB): peak = 1140.285 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4658 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/test.xdc]
Finished Parsing XDC File [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/test.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1201.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 620 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 44 instances
  RAM16X1S => RAM32X1S (RAMS32): 66 instances
  RAM32X1S => RAM32X1S (RAMS32): 22 instances
  RAM64M => RAM64M (RAMD64E(x4)): 352 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 92 instances
  RAM64X1S => RAM64X1S (RAMS64E): 44 instances

12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1201.809 ; gain = 61.523
INFO: [Project 1-1073] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.520 . Memory (MB): peak = 1214.871 ; gain = 13.062

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 122080c01

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1810.477 ; gain = 595.605

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 979a04c9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2038.969 ; gain = 0.285
INFO: [Opt 31-389] Phase Retarget created 118 cells and removed 120 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16d427453

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2038.969 ; gain = 0.285
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c262efd6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2038.969 ; gain = 0.285
INFO: [Opt 31-389] Phase Sweep created 32 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: c262efd6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2038.969 ; gain = 0.285
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: c262efd6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2038.969 ; gain = 0.285
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: c262efd6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2038.969 ; gain = 0.285
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             118  |             120  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              32  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2038.969 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 15d766047

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2038.969 ; gain = 0.285

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 10 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 20
Ending PowerOpt Patch Enables Task | Checksum: 19b779cd3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 2363.613 ; gain = 0.000
Ending Power Optimization Task | Checksum: 19b779cd3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2363.613 ; gain = 324.645

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19b779cd3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2363.613 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2363.613 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 14d31ed63

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2363.613 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2363.613 ; gain = 1161.805
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/impl_1/test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file test_drc_opted.rpt -pb test_drc_opted.pb -rpx test_drc_opted.rpx
Command: report_drc -file test_drc_opted.rpt -pb test_drc_opted.pb -rpx test_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/impl_1/test_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2363.613 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cc5dce04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2363.613 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2363.613 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13f782c22

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2363.613 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d37fcc3b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2363.613 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d37fcc3b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2363.613 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1d37fcc3b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2363.613 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1632af23a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2363.613 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c70d6f63

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2363.613 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 212 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 101 nets or cells. Created 0 new cell, deleted 101 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 6 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net BLOCK[1].i_reg_n_0_[4]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net BLOCK[1].i_reg_n_0_[6]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net BLOCK[1].i_reg_n_0_[7]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net BLOCK[0].i_reg_n_0_[6]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net BLOCK[0].i_reg_n_0_[7]. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 5 nets. Created 35 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 35 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2363.613 ; gain = 0.000
INFO: [Physopt 32-46] Identified 8 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net BLOCK[1].i_reg_n_0_[9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net BLOCK[1].i_reg_n_0_[8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net BLOCK[1].i_reg_n_0_[11]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net BLOCK[1].i_reg_n_0_[10]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net BLOCK[0].i_reg_n_0_[10]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net BLOCK[0].i_reg_n_0_[11]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net BLOCK[0].i_reg_n_0_[9]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 7 nets. Created 7 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 7 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2363.613 ; gain = 0.000
INFO: [Physopt 32-457] Pass 1. Identified 11 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell BLOCK[1].i. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell BLOCK[0].u_ABCD_cul/temp0__0. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell BLOCK[0].u_ABCD_cul/temp_reg__0. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell BLOCK[1].u_ABCD_cul/temp_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell BLOCK[0].u_ABCD_cul/temp0. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell BLOCK[1].u_ABCD_cul/temp0. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell BLOCK[0].u_ABCD_cul/temp_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell BLOCK[0].i. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell BLOCK[1].u_ABCD_cul/temp0__0. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell BLOCK[1].u_ABCD_cul/temp_reg__0. 17 registers were pushed out.
INFO: [Physopt 32-666] Processed cell BLOCK[0].u_data_cul/Di2_reg__0. No change.
INFO: [Physopt 32-457] Pass 2. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-666] Processed cell BLOCK[0].u_data_cul/Di2_reg__0. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 10 nets or cells. Created 156 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2363.613 ; gain = 0.000
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2363.613 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            101  |                   101  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |           35  |              0  |                     5  |           0  |           1  |  00:00:01  |
|  Critical Cell                                    |            7  |              0  |                     7  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |          156  |              0  |                    10  |           0  |           1  |  00:00:01  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          198  |            101  |                   123  |           0  |          10  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 10294a6a0

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 2363.613 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: d212b3d3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 2363.613 ; gain = 0.000
Phase 2 Global Placement | Checksum: d212b3d3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 2363.613 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b1d94adf

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 2363.613 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11ee68cbc

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 2363.613 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 139c8b275

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 2363.613 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b514b0be

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 2363.613 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: fb632c8d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 2363.613 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 5a062099

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 2363.613 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 373cb13a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 2363.613 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 19e15b04d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 2363.613 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1688a0213

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 2363.613 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1688a0213

Time (s): cpu = 00:00:56 ; elapsed = 00:00:38 . Memory (MB): peak = 2363.613 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18cc175e2

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.145 | TNS=-0.796 |
Phase 1 Physical Synthesis Initialization | Checksum: 15982c8b0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.866 . Memory (MB): peak = 2363.613 ; gain = 0.000
INFO: [Place 46-33] Processed net BLOCK[0].u_kr_cul/u_mult/sys_rst_n, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1a64a563a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2363.613 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 18cc175e2

Time (s): cpu = 00:01:04 ; elapsed = 00:00:44 . Memory (MB): peak = 2363.613 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.030. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:01:14 ; elapsed = 00:00:52 . Memory (MB): peak = 2363.613 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 117d18aae

Time (s): cpu = 00:01:14 ; elapsed = 00:00:52 . Memory (MB): peak = 2363.613 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 117d18aae

Time (s): cpu = 00:01:14 ; elapsed = 00:00:52 . Memory (MB): peak = 2363.613 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 117d18aae

Time (s): cpu = 00:01:14 ; elapsed = 00:00:53 . Memory (MB): peak = 2363.613 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 117d18aae

Time (s): cpu = 00:01:15 ; elapsed = 00:00:53 . Memory (MB): peak = 2363.613 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2363.613 ; gain = 0.000

Time (s): cpu = 00:01:15 ; elapsed = 00:00:53 . Memory (MB): peak = 2363.613 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16421d210

Time (s): cpu = 00:01:15 ; elapsed = 00:00:53 . Memory (MB): peak = 2363.613 ; gain = 0.000
Ending Placer Task | Checksum: 12200d380

Time (s): cpu = 00:01:15 ; elapsed = 00:00:53 . Memory (MB): peak = 2363.613 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:17 ; elapsed = 00:00:54 . Memory (MB): peak = 2363.613 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2363.613 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/impl_1/test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2363.613 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file test_utilization_placed.rpt -pb test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2363.613 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 26ea321a ConstDB: 0 ShapeSum: fb16a166 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 4f55e4ae

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2487.926 ; gain = 110.602
Post Restoration Checksum: NetGraph: 2f14d914 NumContArr: 20410b9a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 4f55e4ae

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2487.926 ; gain = 110.602

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 4f55e4ae

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2494.488 ; gain = 117.164

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 4f55e4ae

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2494.488 ; gain = 117.164
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 134ebc6eb

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2535.320 ; gain = 157.996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.010 | TNS=-0.010 | WHS=-0.257 | THS=-985.471|

Phase 2 Router Initialization | Checksum: 15edb3ce7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2703.348 ; gain = 326.023

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 32364
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 32364
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 15edb3ce7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2703.348 ; gain = 326.023
Phase 3 Initial Routing | Checksum: 179b9b977

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 2703.348 ; gain = 326.023
INFO: [Route 35-580] Design has 14 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                  sys_clk |                  sys_clk |                                                                      BLOCK[0].u_data_cul/CntVal_reg[29]/D|
|                  sys_clk |                  sys_clk |                                                                      BLOCK[0].u_data_cul/CntVal_reg[25]/D|
|                  sys_clk |                  sys_clk |                                                                      BLOCK[0].u_data_cul/CntVal_reg[19]/D|
|                  sys_clk |                  sys_clk |                                                                      BLOCK[0].u_data_cul/CntVal_reg[30]/D|
|                  sys_clk |                  sys_clk |                                                                      BLOCK[0].u_data_cul/CntVal_reg[28]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1399
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.041  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2266338f2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 2703.348 ; gain = 326.023

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 339
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.119  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 136a96966

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 2703.348 ; gain = 326.023
Phase 4 Rip-up And Reroute | Checksum: 136a96966

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 2703.348 ; gain = 326.023

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 136a96966

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 2703.348 ; gain = 326.023

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 136a96966

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 2703.348 ; gain = 326.023
Phase 5 Delay and Skew Optimization | Checksum: 136a96966

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 2703.348 ; gain = 326.023

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d6bb007e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 2703.348 ; gain = 326.023
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.205  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1521e1c25

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 2703.348 ; gain = 326.023
Phase 6 Post Hold Fix | Checksum: 1521e1c25

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 2703.348 ; gain = 326.023

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.04556 %
  Global Horizontal Routing Utilization  = 6.23002 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d7e504c4

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 2703.348 ; gain = 326.023

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d7e504c4

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 2703.348 ; gain = 326.023

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2155a1689

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 2703.348 ; gain = 326.023

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.205  | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2155a1689

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 2703.348 ; gain = 326.023
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 2703.348 ; gain = 326.023

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
126 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 2703.348 ; gain = 339.734
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2703.348 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/impl_1/test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file test_drc_routed.rpt -pb test_drc_routed.pb -rpx test_drc_routed.rpx
Command: report_drc -file test_drc_routed.rpt -pb test_drc_routed.pb -rpx test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/impl_1/test_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2709.688 ; gain = 6.340
INFO: [runtcl-4] Executing : report_methodology -file test_methodology_drc_routed.rpt -pb test_methodology_drc_routed.pb -rpx test_methodology_drc_routed.rpx
Command: report_methodology -file test_methodology_drc_routed.rpt -pb test_methodology_drc_routed.pb -rpx test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/impl_1/test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file test_power_routed.rpt -pb test_power_summary_routed.pb -rpx test_power_routed.rpx
Command: report_power -file test_power_routed.rpt -pb test_power_summary_routed.pb -rpx test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
138 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file test_route_status.rpt -pb test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file test_timing_summary_routed.rpt -pb test_timing_summary_routed.pb -rpx test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file test_bus_skew_routed.rpt -pb test_bus_skew_routed.pb -rpx test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Jan 30 04:17:45 2025...
