{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1422104145201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1422104145201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 24 20:55:45 2015 " "Processing started: Sat Jan 24 20:55:45 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1422104145201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1422104145201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Clock_mybroad -c Clock_mybroad " "Command: quartus_map --read_settings_files=on --write_settings_files=off Clock_mybroad -c Clock_mybroad" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1422104145202 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1422104145463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twentyfour.v 1 1 " "Found 1 design units, including 1 entities, in source file twentyfour.v" { { "Info" "ISGN_ENTITY_NAME" "1 TwentyFour " "Found entity 1: TwentyFour" {  } { { "TwentyFour.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/TwentyFour.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422104145531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422104145531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixty_test.v 1 1 " "Found 1 design units, including 1 entities, in source file sixty_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sixty_test " "Found entity 1: Sixty_test" {  } { { "Sixty_test.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Sixty_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422104145533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422104145533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixty.v 1 1 " "Found 1 design units, including 1 entities, in source file sixty.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sixty " "Found entity 1: Sixty" {  } { { "Sixty.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Sixty.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422104145540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422104145540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second.v 1 1 " "Found 1 design units, including 1 entities, in source file second.v" { { "Info" "ISGN_ENTITY_NAME" "1 Second " "Found entity 1: Second" {  } { { "Second.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Second.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422104145542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422104145542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quyu.v 1 1 " "Found 1 design units, including 1 entities, in source file quyu.v" { { "Info" "ISGN_ENTITY_NAME" "1 quyu " "Found entity 1: quyu" {  } { { "quyu.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/quyu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422104145544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422104145544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "millisecond.v 1 1 " "Found 1 design units, including 1 entities, in source file millisecond.v" { { "Info" "ISGN_ENTITY_NAME" "1 Millisecond " "Found entity 1: Millisecond" {  } { { "Millisecond.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Millisecond.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422104145546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422104145546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_led.v 1 1 " "Found 1 design units, including 1 entities, in source file key_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 KEY_LED " "Found entity 1: KEY_LED" {  } { { "KEY_LED.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/KEY_LED.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422104145548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422104145548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key.v 1 1 " "Found 1 design units, including 1 entities, in source file key.v" { { "Info" "ISGN_ENTITY_NAME" "1 KEY " "Found entity 1: KEY" {  } { { "KEY.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/KEY.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422104145582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422104145582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dipslay2.v 1 1 " "Found 1 design units, including 1 entities, in source file dipslay2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dipslay2 " "Found entity 1: Dipslay2" {  } { { "Dipslay2.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422104145632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422104145632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dipslay_test.v 1 1 " "Found 1 design units, including 1 entities, in source file dipslay_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dipslay_test " "Found entity 1: Dipslay_test" {  } { { "Dipslay_test.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay_test.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422104145634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422104145634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dipslay.v 1 1 " "Found 1 design units, including 1 entities, in source file dipslay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dipslay " "Found entity 1: Dipslay" {  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422104145644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422104145644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer.v 1 1 " "Found 1 design units, including 1 entities, in source file buzzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Buzzer_dididi " "Found entity 1: Buzzer_dididi" {  } { { "Buzzer.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Buzzer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422104145656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422104145656 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Clock_mybroad.v(43) " "Verilog HDL information at Clock_mybroad.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1422104145658 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY_in key_in Clock_mybroad.v(9) " "Verilog HDL Declaration information at Clock_mybroad.v(9): object \"KEY_in\" differs only in case from object \"key_in\" in the same scope" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1422104145659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_mybroad.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_mybroad.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_mybroad " "Found entity 1: Clock_mybroad" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422104145659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422104145659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaytest.v 1 1 " "Found 1 design units, including 1 entities, in source file displaytest.v" { { "Info" "ISGN_ENTITY_NAME" "1 displaytest " "Found entity 1: displaytest" {  } { { "displaytest.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/displaytest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422104145661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422104145661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer_test.v 1 1 " "Found 1 design units, including 1 entities, in source file buzzer_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 Buzzer_test " "Found entity 1: Buzzer_test" {  } { { "Buzzer_test.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Buzzer_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422104145663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422104145663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onekey.v 1 1 " "Found 1 design units, including 1 entities, in source file onekey.v" { { "Info" "ISGN_ENTITY_NAME" "1 onekey " "Found entity 1: onekey" {  } { { "onekey.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/onekey.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422104145665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422104145665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keytest.v 1 1 " "Found 1 design units, including 1 entities, in source file keytest.v" { { "Info" "ISGN_ENTITY_NAME" "1 keytest " "Found entity 1: keytest" {  } { { "keytest.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/keytest.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422104145690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422104145690 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 sample_time.v(12) " "Verilog HDL Expression warning at sample_time.v(12): truncated literal to match 20 bits" {  } { { "sample_time.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/sample_time.v" 12 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1422104145692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample_time.v 1 1 " "Found 1 design units, including 1 entities, in source file sample_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 sample_time " "Found entity 1: sample_time" {  } { { "sample_time.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/sample_time.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422104145693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422104145693 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Clock_mybroad " "Elaborating entity \"Clock_mybroad\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1422104145720 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Clock_mybroad.v(40) " "Verilog HDL assignment warning at Clock_mybroad.v(40): truncated value with size 32 to match size of target (1)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422104145722 "|Clock_mybroad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Clock_mybroad.v(63) " "Verilog HDL assignment warning at Clock_mybroad.v(63): truncated value with size 32 to match size of target (4)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422104145722 "|Clock_mybroad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Clock_mybroad.v(64) " "Verilog HDL assignment warning at Clock_mybroad.v(64): truncated value with size 32 to match size of target (4)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422104145722 "|Clock_mybroad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Clock_mybroad.v(66) " "Verilog HDL assignment warning at Clock_mybroad.v(66): truncated value with size 32 to match size of target (4)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422104145722 "|Clock_mybroad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Clock_mybroad.v(67) " "Verilog HDL assignment warning at Clock_mybroad.v(67): truncated value with size 32 to match size of target (4)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422104145722 "|Clock_mybroad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Clock_mybroad.v(69) " "Verilog HDL assignment warning at Clock_mybroad.v(69): truncated value with size 32 to match size of target (4)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422104145723 "|Clock_mybroad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Clock_mybroad.v(70) " "Verilog HDL assignment warning at Clock_mybroad.v(70): truncated value with size 32 to match size of target (4)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422104145723 "|Clock_mybroad"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Clock_mybroad.v(62) " "Verilog HDL Case Statement information at Clock_mybroad.v(62): all case item expressions in this case statement are onehot" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 62 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1422104145723 "|Clock_mybroad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Set_Time\[6\]\[0\] Clock_mybroad.v(57) " "Inferred latch for \"Set_Time\[6\]\[0\]\" at Clock_mybroad.v(57)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145730 "|Clock_mybroad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Set_Time\[6\]\[1\] Clock_mybroad.v(57) " "Inferred latch for \"Set_Time\[6\]\[1\]\" at Clock_mybroad.v(57)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145730 "|Clock_mybroad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Set_Time\[6\]\[2\] Clock_mybroad.v(57) " "Inferred latch for \"Set_Time\[6\]\[2\]\" at Clock_mybroad.v(57)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145730 "|Clock_mybroad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Set_Time\[6\]\[3\] Clock_mybroad.v(57) " "Inferred latch for \"Set_Time\[6\]\[3\]\" at Clock_mybroad.v(57)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145730 "|Clock_mybroad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Set_Time\[6\]\[4\] Clock_mybroad.v(57) " "Inferred latch for \"Set_Time\[6\]\[4\]\" at Clock_mybroad.v(57)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145731 "|Clock_mybroad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Set_Time\[6\]\[5\] Clock_mybroad.v(57) " "Inferred latch for \"Set_Time\[6\]\[5\]\" at Clock_mybroad.v(57)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145731 "|Clock_mybroad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Set_Time\[5\]\[0\] Clock_mybroad.v(57) " "Inferred latch for \"Set_Time\[5\]\[0\]\" at Clock_mybroad.v(57)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145731 "|Clock_mybroad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Set_Time\[5\]\[1\] Clock_mybroad.v(57) " "Inferred latch for \"Set_Time\[5\]\[1\]\" at Clock_mybroad.v(57)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145731 "|Clock_mybroad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Set_Time\[5\]\[2\] Clock_mybroad.v(57) " "Inferred latch for \"Set_Time\[5\]\[2\]\" at Clock_mybroad.v(57)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145731 "|Clock_mybroad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Set_Time\[5\]\[3\] Clock_mybroad.v(57) " "Inferred latch for \"Set_Time\[5\]\[3\]\" at Clock_mybroad.v(57)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145731 "|Clock_mybroad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Set_Time\[5\]\[4\] Clock_mybroad.v(57) " "Inferred latch for \"Set_Time\[5\]\[4\]\" at Clock_mybroad.v(57)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145731 "|Clock_mybroad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Set_Time\[5\]\[5\] Clock_mybroad.v(57) " "Inferred latch for \"Set_Time\[5\]\[5\]\" at Clock_mybroad.v(57)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145731 "|Clock_mybroad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Set_Time\[4\]\[0\] Clock_mybroad.v(57) " "Inferred latch for \"Set_Time\[4\]\[0\]\" at Clock_mybroad.v(57)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145731 "|Clock_mybroad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Set_Time\[4\]\[1\] Clock_mybroad.v(57) " "Inferred latch for \"Set_Time\[4\]\[1\]\" at Clock_mybroad.v(57)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145732 "|Clock_mybroad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Set_Time\[4\]\[2\] Clock_mybroad.v(57) " "Inferred latch for \"Set_Time\[4\]\[2\]\" at Clock_mybroad.v(57)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145732 "|Clock_mybroad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Set_Time\[4\]\[3\] Clock_mybroad.v(57) " "Inferred latch for \"Set_Time\[4\]\[3\]\" at Clock_mybroad.v(57)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145732 "|Clock_mybroad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Set_Time\[4\]\[4\] Clock_mybroad.v(57) " "Inferred latch for \"Set_Time\[4\]\[4\]\" at Clock_mybroad.v(57)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145732 "|Clock_mybroad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Set_Time\[4\]\[5\] Clock_mybroad.v(57) " "Inferred latch for \"Set_Time\[4\]\[5\]\" at Clock_mybroad.v(57)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145732 "|Clock_mybroad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Set_Time\[3\]\[0\] Clock_mybroad.v(57) " "Inferred latch for \"Set_Time\[3\]\[0\]\" at Clock_mybroad.v(57)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145732 "|Clock_mybroad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Set_Time\[3\]\[1\] Clock_mybroad.v(57) " "Inferred latch for \"Set_Time\[3\]\[1\]\" at Clock_mybroad.v(57)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145732 "|Clock_mybroad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Set_Time\[3\]\[2\] Clock_mybroad.v(57) " "Inferred latch for \"Set_Time\[3\]\[2\]\" at Clock_mybroad.v(57)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145732 "|Clock_mybroad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Set_Time\[3\]\[3\] Clock_mybroad.v(57) " "Inferred latch for \"Set_Time\[3\]\[3\]\" at Clock_mybroad.v(57)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145732 "|Clock_mybroad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Set_Time\[3\]\[4\] Clock_mybroad.v(57) " "Inferred latch for \"Set_Time\[3\]\[4\]\" at Clock_mybroad.v(57)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145732 "|Clock_mybroad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Set_Time\[3\]\[5\] Clock_mybroad.v(57) " "Inferred latch for \"Set_Time\[3\]\[5\]\" at Clock_mybroad.v(57)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145733 "|Clock_mybroad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Set_Time\[2\]\[0\] Clock_mybroad.v(57) " "Inferred latch for \"Set_Time\[2\]\[0\]\" at Clock_mybroad.v(57)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145733 "|Clock_mybroad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Set_Time\[2\]\[1\] Clock_mybroad.v(57) " "Inferred latch for \"Set_Time\[2\]\[1\]\" at Clock_mybroad.v(57)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145733 "|Clock_mybroad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Set_Time\[2\]\[2\] Clock_mybroad.v(57) " "Inferred latch for \"Set_Time\[2\]\[2\]\" at Clock_mybroad.v(57)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145733 "|Clock_mybroad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Set_Time\[2\]\[3\] Clock_mybroad.v(57) " "Inferred latch for \"Set_Time\[2\]\[3\]\" at Clock_mybroad.v(57)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145733 "|Clock_mybroad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Set_Time\[2\]\[4\] Clock_mybroad.v(57) " "Inferred latch for \"Set_Time\[2\]\[4\]\" at Clock_mybroad.v(57)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145733 "|Clock_mybroad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Set_Time\[2\]\[5\] Clock_mybroad.v(57) " "Inferred latch for \"Set_Time\[2\]\[5\]\" at Clock_mybroad.v(57)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145734 "|Clock_mybroad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Set_Time\[1\]\[0\] Clock_mybroad.v(57) " "Inferred latch for \"Set_Time\[1\]\[0\]\" at Clock_mybroad.v(57)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145734 "|Clock_mybroad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Set_Time\[1\]\[1\] Clock_mybroad.v(57) " "Inferred latch for \"Set_Time\[1\]\[1\]\" at Clock_mybroad.v(57)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145734 "|Clock_mybroad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Set_Time\[1\]\[2\] Clock_mybroad.v(57) " "Inferred latch for \"Set_Time\[1\]\[2\]\" at Clock_mybroad.v(57)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145734 "|Clock_mybroad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Set_Time\[1\]\[3\] Clock_mybroad.v(57) " "Inferred latch for \"Set_Time\[1\]\[3\]\" at Clock_mybroad.v(57)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145734 "|Clock_mybroad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Set_Time\[1\]\[4\] Clock_mybroad.v(57) " "Inferred latch for \"Set_Time\[1\]\[4\]\" at Clock_mybroad.v(57)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145734 "|Clock_mybroad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Set_Time\[1\]\[5\] Clock_mybroad.v(57) " "Inferred latch for \"Set_Time\[1\]\[5\]\" at Clock_mybroad.v(57)" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145734 "|Clock_mybroad"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Millisecond Millisecond:m0 " "Elaborating entity \"Millisecond\" for hierarchy \"Millisecond:m0\"" {  } { { "Clock_mybroad.v" "m0" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422104145752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Second Second:m1 " "Elaborating entity \"Second\" for hierarchy \"Second:m1\"" {  } { { "Clock_mybroad.v" "m1" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422104145761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dipslay Dipslay:m2 " "Elaborating entity \"Dipslay\" for hierarchy \"Dipslay:m2\"" {  } { { "Clock_mybroad.v" "m2" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422104145770 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Dipslay.v(45) " "Verilog HDL Case Statement warning at Dipslay.v(45): incomplete case statement has no default case item" {  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 45 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1422104145771 "|Clock_mybroad|Dipslay:m2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Wei Dipslay.v(43) " "Verilog HDL Always Construct warning at Dipslay.v(43): inferring latch(es) for variable \"Wei\", which holds its previous value in one or more paths through the always construct" {  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1422104145772 "|Clock_mybroad|Dipslay:m2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Dipslay.v(59) " "Verilog HDL Case Statement warning at Dipslay.v(59): incomplete case statement has no default case item" {  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 59 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1422104145773 "|Clock_mybroad|Dipslay:m2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Duan Dipslay.v(57) " "Verilog HDL Always Construct warning at Dipslay.v(57): inferring latch(es) for variable \"Duan\", which holds its previous value in one or more paths through the always construct" {  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1422104145773 "|Clock_mybroad|Dipslay:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Duan\[7\] Dipslay.v(57) " "Inferred latch for \"Duan\[7\]\" at Dipslay.v(57)" {  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145774 "|Clock_mybroad|Dipslay:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Duan\[6\] Dipslay.v(57) " "Inferred latch for \"Duan\[6\]\" at Dipslay.v(57)" {  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145774 "|Clock_mybroad|Dipslay:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Duan\[5\] Dipslay.v(57) " "Inferred latch for \"Duan\[5\]\" at Dipslay.v(57)" {  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145774 "|Clock_mybroad|Dipslay:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Duan\[4\] Dipslay.v(57) " "Inferred latch for \"Duan\[4\]\" at Dipslay.v(57)" {  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145775 "|Clock_mybroad|Dipslay:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Duan\[3\] Dipslay.v(57) " "Inferred latch for \"Duan\[3\]\" at Dipslay.v(57)" {  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145775 "|Clock_mybroad|Dipslay:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Duan\[2\] Dipslay.v(57) " "Inferred latch for \"Duan\[2\]\" at Dipslay.v(57)" {  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145775 "|Clock_mybroad|Dipslay:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Duan\[1\] Dipslay.v(57) " "Inferred latch for \"Duan\[1\]\" at Dipslay.v(57)" {  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145775 "|Clock_mybroad|Dipslay:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Duan\[0\] Dipslay.v(57) " "Inferred latch for \"Duan\[0\]\" at Dipslay.v(57)" {  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145775 "|Clock_mybroad|Dipslay:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Wei\[7\] Dipslay.v(43) " "Inferred latch for \"Wei\[7\]\" at Dipslay.v(43)" {  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145775 "|Clock_mybroad|Dipslay:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Wei\[6\] Dipslay.v(43) " "Inferred latch for \"Wei\[6\]\" at Dipslay.v(43)" {  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145775 "|Clock_mybroad|Dipslay:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Wei\[5\] Dipslay.v(43) " "Inferred latch for \"Wei\[5\]\" at Dipslay.v(43)" {  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145775 "|Clock_mybroad|Dipslay:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Wei\[4\] Dipslay.v(43) " "Inferred latch for \"Wei\[4\]\" at Dipslay.v(43)" {  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145776 "|Clock_mybroad|Dipslay:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Wei\[3\] Dipslay.v(43) " "Inferred latch for \"Wei\[3\]\" at Dipslay.v(43)" {  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145776 "|Clock_mybroad|Dipslay:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Wei\[2\] Dipslay.v(43) " "Inferred latch for \"Wei\[2\]\" at Dipslay.v(43)" {  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145776 "|Clock_mybroad|Dipslay:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Wei\[1\] Dipslay.v(43) " "Inferred latch for \"Wei\[1\]\" at Dipslay.v(43)" {  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145776 "|Clock_mybroad|Dipslay:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Wei\[0\] Dipslay.v(43) " "Inferred latch for \"Wei\[0\]\" at Dipslay.v(43)" {  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1422104145776 "|Clock_mybroad|Dipslay:m2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sixty Sixty:m4 " "Elaborating entity \"Sixty\" for hierarchy \"Sixty:m4\"" {  } { { "Clock_mybroad.v" "m4" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422104145786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwentyFour TwentyFour:m6 " "Elaborating entity \"TwentyFour\" for hierarchy \"TwentyFour:m6\"" {  } { { "Clock_mybroad.v" "m6" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422104145796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buzzer_dididi Buzzer_dididi:m7 " "Elaborating entity \"Buzzer_dididi\" for hierarchy \"Buzzer_dididi:m7\"" {  } { { "Clock_mybroad.v" "m7" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422104145806 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Buzzer.v(42) " "Verilog HDL assignment warning at Buzzer.v(42): truncated value with size 32 to match size of target (26)" {  } { { "Buzzer.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Buzzer.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422104145807 "|Clock_mybroad|Buzzer_dididi:m7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Buzzer.v(44) " "Verilog HDL assignment warning at Buzzer.v(44): truncated value with size 32 to match size of target (26)" {  } { { "Buzzer.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Buzzer.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422104145807 "|Clock_mybroad|Buzzer_dididi:m7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Buzzer.v(56) " "Verilog HDL assignment warning at Buzzer.v(56): truncated value with size 32 to match size of target (26)" {  } { { "Buzzer.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Buzzer.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422104145807 "|Clock_mybroad|Buzzer_dididi:m7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY_LED KEY_LED:m8 " "Elaborating entity \"KEY_LED\" for hierarchy \"KEY_LED:m8\"" {  } { { "Clock_mybroad.v" "m8" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422104145827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY KEY:m9 " "Elaborating entity \"KEY\" for hierarchy \"KEY:m9\"" {  } { { "Clock_mybroad.v" "m9" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422104145834 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 KEY.v(56) " "Verilog HDL assignment warning at KEY.v(56): truncated value with size 32 to match size of target (6)" {  } { { "KEY.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/KEY.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1422104145834 "|Clock_mybroad|KEY:m9"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "Clock_mybroad.v" "Mod0" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422104146255 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "Clock_mybroad.v" "Div0" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422104146255 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "Clock_mybroad.v" "Mod1" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422104146255 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "Clock_mybroad.v" "Div1" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422104146255 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "Clock_mybroad.v" "Mod2" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422104146255 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "Clock_mybroad.v" "Div2" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422104146255 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1422104146255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422104147040 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422104147040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422104147040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422104147040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422104147040 ""}  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1422104147040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25m " "Found entity 1: lpm_divide_25m" {  } { { "db/lpm_divide_25m.tdf" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/db/lpm_divide_25m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422104147231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422104147231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422104147247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422104147247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/db/alt_u_div_kve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422104147266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422104147266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422104147416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422104147416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422104147498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422104147498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422104147549 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422104147550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422104147550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422104147550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422104147550 ""}  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1422104147550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/db/lpm_divide_vcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422104147617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422104147617 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422104147785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422104147785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422104147785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422104147785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422104147785 ""}  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1422104147785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_15m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_15m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_15m " "Found entity 1: lpm_divide_15m" {  } { { "db/lpm_divide_15m.tdf" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/db/lpm_divide_15m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422104147851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422104147851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422104147869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422104147869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/db/alt_u_div_ive.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422104147888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422104147888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422104147957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422104147957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422104147957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422104147957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422104147957 ""}  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1422104147957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ucm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ucm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ucm " "Found entity 1: lpm_divide_ucm" {  } { { "db/lpm_divide_ucm.tdf" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/db/lpm_divide_ucm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422104148031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422104148031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dipslay:m2\|Duan\[6\] " "Latch Dipslay:m2\|Duan\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Data\[0\] " "Ports D and ENA on the latch are fed by the same signal Data\[0\]" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422104148285 ""}  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422104148285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dipslay:m2\|Duan\[5\] " "Latch Dipslay:m2\|Duan\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Data\[0\] " "Ports D and ENA on the latch are fed by the same signal Data\[0\]" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422104148285 ""}  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422104148285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dipslay:m2\|Duan\[4\] " "Latch Dipslay:m2\|Duan\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Data\[0\] " "Ports D and ENA on the latch are fed by the same signal Data\[0\]" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422104148285 ""}  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422104148285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dipslay:m2\|Duan\[3\] " "Latch Dipslay:m2\|Duan\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Data\[0\] " "Ports D and ENA on the latch are fed by the same signal Data\[0\]" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422104148285 ""}  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422104148285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dipslay:m2\|Duan\[2\] " "Latch Dipslay:m2\|Duan\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Data\[0\] " "Ports D and ENA on the latch are fed by the same signal Data\[0\]" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422104148285 ""}  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422104148285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dipslay:m2\|Duan\[1\] " "Latch Dipslay:m2\|Duan\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Data\[0\] " "Ports D and ENA on the latch are fed by the same signal Data\[0\]" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422104148285 ""}  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422104148285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dipslay:m2\|Duan\[0\] " "Latch Dipslay:m2\|Duan\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Data\[0\] " "Ports D and ENA on the latch are fed by the same signal Data\[0\]" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422104148286 ""}  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422104148286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dipslay:m2\|Wei\[7\] " "Latch Dipslay:m2\|Wei\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Channal\[3\] " "Ports D and ENA on the latch are fed by the same signal Channal\[3\]" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422104148286 ""}  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422104148286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dipslay:m2\|Wei\[6\] " "Latch Dipslay:m2\|Wei\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Channal\[3\] " "Ports D and ENA on the latch are fed by the same signal Channal\[3\]" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422104148286 ""}  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422104148286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dipslay:m2\|Wei\[5\] " "Latch Dipslay:m2\|Wei\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Channal\[3\] " "Ports D and ENA on the latch are fed by the same signal Channal\[3\]" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422104148286 ""}  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422104148286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dipslay:m2\|Wei\[4\] " "Latch Dipslay:m2\|Wei\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Channal\[0\] " "Ports D and ENA on the latch are fed by the same signal Channal\[0\]" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422104148286 ""}  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422104148286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dipslay:m2\|Wei\[3\] " "Latch Dipslay:m2\|Wei\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Channal\[3\] " "Ports D and ENA on the latch are fed by the same signal Channal\[3\]" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422104148286 ""}  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422104148286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dipslay:m2\|Wei\[2\] " "Latch Dipslay:m2\|Wei\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Channal\[3\] " "Ports D and ENA on the latch are fed by the same signal Channal\[3\]" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422104148287 ""}  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422104148287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dipslay:m2\|Wei\[1\] " "Latch Dipslay:m2\|Wei\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Channal\[3\] " "Ports D and ENA on the latch are fed by the same signal Channal\[3\]" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422104148287 ""}  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422104148287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Dipslay:m2\|Wei\[0\] " "Latch Dipslay:m2\|Wei\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Channal\[3\] " "Ports D and ENA on the latch are fed by the same signal Channal\[3\]" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1422104148287 ""}  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1422104148287 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 -1 0 } } { "KEY.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/KEY.v" 97 -1 0 } } { "KEY.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/KEY.v" 68 -1 0 } } { "KEY.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/KEY.v" 81 -1 0 } } { "KEY.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/KEY.v" 25 -1 0 } } { "KEY.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/KEY.v" 37 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1422104148291 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1422104148291 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Buzzer_dididi:m7\|Trigger_flag Buzzer_dididi:m7\|Trigger_flag~_emulated Buzzer_dididi:m7\|Trigger_flag~1 " "Register \"Buzzer_dididi:m7\|Trigger_flag\" is converted into an equivalent circuit using register \"Buzzer_dididi:m7\|Trigger_flag~_emulated\" and latch \"Buzzer_dididi:m7\|Trigger_flag~1\"" {  } { { "Buzzer.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Buzzer.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1422104148291 "|Clock_mybroad|Buzzer_dididi:m7|Trigger_flag"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1422104148291 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Duan\[0\] GND " "Pin \"Duan\[0\]\" is stuck at GND" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422104148468 "|Clock_mybroad|Duan[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1422104148468 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/output_files/Clock_mybroad.map.smsg " "Generated suppressed messages file E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/output_files/Clock_mybroad.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1422104148868 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1422104148995 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422104148995 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "545 " "Implemented 545 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1422104149068 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1422104149068 ""} { "Info" "ICUT_CUT_TM_LCELLS" "518 " "Implemented 518 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1422104149068 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1422104149068 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1422104149095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 24 20:55:49 2015 " "Processing ended: Sat Jan 24 20:55:49 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1422104149095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1422104149095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1422104149095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1422104149095 ""}
