
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001217                       # Number of seconds simulated
sim_ticks                                  1216630000                       # Number of ticks simulated
final_tick                               2255655981000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               30162789                       # Simulator instruction rate (inst/s)
host_op_rate                                 30162720                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              374524490                       # Simulator tick rate (ticks/s)
host_mem_usage                                 729104                       # Number of bytes of host memory used
host_seconds                                     3.25                       # Real time elapsed on the host
sim_insts                                    97982352                       # Number of instructions simulated
sim_ops                                      97982352                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       450048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       999040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1449088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       450048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        450048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       605120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          605120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         7032                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        15610                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22642                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9455                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9455                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    369913614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    821153514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1191067128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    369913614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        369913614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       497373893                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            497373893                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       497373893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    369913614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    821153514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1688441022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       22642                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9455                       # Number of write requests accepted
system.mem_ctrls.readBursts                     22642                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9455                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1445568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  603200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1449088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               605120                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     55                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            9                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              503                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1216598500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 22642                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9455                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7971                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    256.891231                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.432603                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   305.607124                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3636     45.62%     45.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1972     24.74%     70.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          668      8.38%     78.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          321      4.03%     82.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          217      2.72%     85.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          175      2.20%     87.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          129      1.62%     89.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           96      1.20%     90.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          757      9.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7971                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          584                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.676370                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.815112                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.596823                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             46      7.88%      7.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           245     41.95%     49.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           135     23.12%     72.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            78     13.36%     86.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            36      6.16%     92.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            18      3.08%     95.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           13      2.23%     97.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            5      0.86%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            4      0.68%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      0.17%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.17%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           584                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          583                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.157804                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.148777                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.561481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              538     92.28%     92.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.69%     92.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               35      6.00%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      1.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           583                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    412142000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               835648250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  112935000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18246.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36996.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1188.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       495.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1191.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    497.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.76                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17065                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    6969                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.72                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      37903.81                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 29695680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 16203000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                85761000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               37506240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             79335360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            800218440                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             27039750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1075759470                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            885.416048                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     40054000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      40560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1134376000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 30527280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 16656750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                90175800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               23522400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             79335360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            808433280                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             19811250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1068462120                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            879.437025                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     28787750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      40560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1146366750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               1104252000     90.92%     90.92% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1641000      0.14%     91.05% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               108660000      8.95%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           1214553000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          880473500     72.49%     72.49% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            334072500     27.51%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18267                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              199376                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18267                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.914545                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    24.659987                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   487.340013                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.048164                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.951836                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          369                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1187751                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1187751                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       133291                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          133291                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        58724                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58724                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2221                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2221                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2377                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2377                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       192015                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           192015                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       192015                       # number of overall hits
system.cpu.dcache.overall_hits::total          192015                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        27840                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         27840                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67518                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67518                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          399                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          399                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        95358                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          95358                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        95358                       # number of overall misses
system.cpu.dcache.overall_misses::total         95358                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1736057001                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1736057001                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   5023250116                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5023250116                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     29268250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     29268250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        34001                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        34001                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   6759307117                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6759307117                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   6759307117                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6759307117                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       161131                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       161131                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       287373                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       287373                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       287373                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       287373                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.172779                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.172779                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.534830                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.534830                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.152290                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.152290                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000421                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000421                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.331827                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.331827                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.331827                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.331827                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 62358.369289                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62358.369289                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 74398.680589                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74398.680589                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 73354.010025                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73354.010025                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        34001                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        34001                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 70883.482424                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70883.482424                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 70883.482424                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70883.482424                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       392267                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7620                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.478609                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        11005                       # number of writebacks
system.cpu.dcache.writebacks::total             11005                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        18880                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        18880                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        58422                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58422                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          178                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          178                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        77302                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        77302                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        77302                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        77302                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         8960                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8960                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9096                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9096                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          221                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          221                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18056                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18056                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18056                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18056                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    650753750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    650753750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    777384538                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    777384538                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     15481250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     15481250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        32499                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        32499                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1428138288                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1428138288                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1428138288                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1428138288                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.055607                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.055607                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.072052                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072052                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.084351                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.084351                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000421                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000421                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.062831                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.062831                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.062831                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.062831                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 72628.766741                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72628.766741                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 85464.439094                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85464.439094                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 70050.904977                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70050.904977                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        32499                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        32499                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 79094.942844                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79094.942844                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 79094.942844                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79094.942844                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10240                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.752853                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              363250                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10240                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             35.473633                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    21.756828                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   489.996024                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.042494                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.957023                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999517                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          433                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            339906                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           339906                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       152621                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          152621                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       152621                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           152621                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       152621                       # number of overall hits
system.cpu.icache.overall_hits::total          152621                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        12207                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12207                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        12207                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12207                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        12207                       # number of overall misses
system.cpu.icache.overall_misses::total         12207                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    754175743                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    754175743                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    754175743                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    754175743                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    754175743                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    754175743                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       164828                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       164828                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       164828                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       164828                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       164828                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       164828                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.074059                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.074059                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.074059                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.074059                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.074059                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.074059                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 61782.235029                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61782.235029                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 61782.235029                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61782.235029                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 61782.235029                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61782.235029                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2638                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                50                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    52.760000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1957                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1957                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1957                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1957                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1957                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1957                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10250                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10250                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10250                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10250                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10250                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10250                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    627906501                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    627906501                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    627906501                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    627906501                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    627906501                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    627906501                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.062186                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.062186                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.062186                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.062186                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.062186                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.062186                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 61259.170829                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61259.170829                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 61259.170829                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61259.170829                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 61259.170829                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61259.170829                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     23736                       # number of replacements
system.l2.tags.tagsinuse                  2393.465628                       # Cycle average of tags in use
system.l2.tags.total_refs                        7432                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     23736                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.313111                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      893.177833                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        114.041040                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        185.478936                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   586.121349                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   614.646469                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.054515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.006961                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.011321                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.035774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.037515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.146086                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2002                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          686                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1078                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.122192                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    665039                       # Number of tag accesses
system.l2.tags.data_accesses                   665039                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         3208                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         1908                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    5116                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            11005                       # number of Writeback hits
system.l2.Writeback_hits::total                 11005                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data          749                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   749                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          3208                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          2657                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5865                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         3208                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         2657                       # number of overall hits
system.l2.overall_hits::total                    5865                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         7032                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         7271                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 14303                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  8                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         8340                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8340                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         7032                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        15611                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22643                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         7032                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        15611                       # number of overall misses
system.l2.overall_misses::total                 22643                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    583894000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    635773250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1219667250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    759312000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     759312000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    583894000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1395085250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1978979250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    583894000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1395085250                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1978979250                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10240                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9179                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19419                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        11005                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             11005                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9089                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9089                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10240                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18268                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28508                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10240                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18268                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28508                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.686719                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.792134                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.736547                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.888889                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.888889                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.917593                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.917593                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.686719                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.854554                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.794268                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.686719                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.854554                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.794268                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 83033.845279                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 87439.588777                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85273.526533                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 91044.604317                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91044.604317                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 83033.845279                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 89365.527513                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87399.163097                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 83033.845279                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 89365.527513                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87399.163097                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9455                       # number of writebacks
system.l2.writebacks::total                      9455                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         7032                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         7271                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            14303                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             8                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         8340                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8340                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         7032                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        15611                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22643                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         7032                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        15611                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22643                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    495673000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    544769250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1040442250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       143007                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       143007                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    656175500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    656175500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    495673000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1200944750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1696617750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    495673000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1200944750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1696617750                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       210500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.686719                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.792134                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.736547                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.888889                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.917593                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.917593                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.686719                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.854554                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.794268                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.686719                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.854554                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.794268                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 70488.196815                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 74923.566222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72742.938544                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17875.875000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17875.875000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18001                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 78678.117506                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78678.117506                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 70488.196815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 76929.392736                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74929.017798                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 70488.196815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 76929.392736                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74929.017798                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       210500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       210500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               14303                       # Transaction distribution
system.membus.trans_dist::ReadResp              14302                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback              9455                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               9                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8340                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8340                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        54757                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        54761                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  54761                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2054208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2054216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2054216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             32108                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   32108    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               32108                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            76084000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          120220242                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              9.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          244058                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       201944                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11234                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       177923                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           83793                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     47.095092                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           14326                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          487                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               199360                       # DTB read hits
system.switch_cpus.dtb.read_misses               3072                       # DTB read misses
system.switch_cpus.dtb.read_acv                    23                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            60823                       # DTB read accesses
system.switch_cpus.dtb.write_hits              136910                       # DTB write hits
system.switch_cpus.dtb.write_misses              1243                       # DTB write misses
system.switch_cpus.dtb.write_acv                   63                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25492                       # DTB write accesses
system.switch_cpus.dtb.data_hits               336270                       # DTB hits
system.switch_cpus.dtb.data_misses               4315                       # DTB misses
system.switch_cpus.dtb.data_acv                    86                       # DTB access violations
system.switch_cpus.dtb.data_accesses            86315                       # DTB accesses
system.switch_cpus.itb.fetch_hits               59494                       # ITB hits
system.switch_cpus.itb.fetch_misses              1018                       # ITB misses
system.switch_cpus.itb.fetch_acv                   27                       # ITB acv
system.switch_cpus.itb.fetch_accesses           60512                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  2433260                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       433605                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1272469                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              244058                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        98119                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               1270316                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           32194                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                172                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles          690                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        32341                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           77                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            164829                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          7326                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1753298                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.725757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.046862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1514305     86.37%     86.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            16342      0.93%     87.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            28646      1.63%     88.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            18188      1.04%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            46286      2.64%     92.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10638      0.61%     93.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18503      1.06%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8201      0.47%     94.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            92189      5.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1753298                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.100301                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.522948                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           313271                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       1238138                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            152874                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         34242                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14772                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        12292                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1343                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1081085                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4249                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14772                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           331388                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          448446                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       520461                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            167902                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        270328                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1026212                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1420                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          24486                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          17234                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         195949                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       686555                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1313927                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1310691                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2819                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        493767                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           192780                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31928                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3617                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            228173                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       192937                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       147503                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        39109                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        20986                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             937752                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        27283                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            894867                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1524                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       237872                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       134491                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18545                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1753298                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.510391                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.226574                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1388500     79.19%     79.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       141732      8.08%     87.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        73021      4.16%     91.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        61260      3.49%     94.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        47539      2.71%     97.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        22935      1.31%     98.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        11784      0.67%     99.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4438      0.25%     99.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2089      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1753298                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1334      4.27%      4.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          18384     58.79%     63.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11551     36.94%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        520705     58.19%     58.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          757      0.08%     58.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     58.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1249      0.14%     58.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     58.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     58.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     58.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       211948     23.68%     82.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       140187     15.67%     97.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.16%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         894867                       # Type of FU issued
system.switch_cpus.iq.rate                   0.367765                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               31269                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.034943                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      3567161                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1199410                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       834091                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8663                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4478                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4121                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         921159                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4517                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7733                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        54573                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           96                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1021                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        18698                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        34073                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14772                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          162919                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        250436                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       984837                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4251                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        192937                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       147503                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21892                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1437                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        248582                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1021                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3806                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        10063                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13869                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        881694                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        203619                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        13172                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19802                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               342196                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           119182                       # Number of branches executed
system.switch_cpus.iew.exec_stores             138577                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.362351                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 845821                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                838212                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            404427                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            540854                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.344481                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.747756                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       234208                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8738                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12690                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1712532                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.433180                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.371670                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1444191     84.33%     84.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       123860      7.23%     91.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        49854      2.91%     94.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        21206      1.24%     95.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        21291      1.24%     96.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         8194      0.48%     97.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         8253      0.48%     97.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         6468      0.38%     98.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        29215      1.71%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1712532                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       741834                       # Number of instructions committed
system.switch_cpus.commit.committedOps         741834                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267169                       # Number of memory references committed
system.switch_cpus.commit.loads                138364                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98738                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712610                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15136      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433496     58.44%     60.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142552     19.22%     79.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129151     17.41%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       741834                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         29215                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2642146                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1993246                       # The number of ROB writes
system.switch_cpus.timesIdled                    7004                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  679962                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727158                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727158                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.346260                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.346260                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.298841                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.298841                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1165794                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          578386                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2700                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2482                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25400                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15006                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19429                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19428                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            11005                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             10                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9089                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9089                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20490                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        47563                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 68053                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       655360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1873416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2528776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              10                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            39534                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  39534    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              39534                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           30772500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16762997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          29790258                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.085855                       # Number of seconds simulated
sim_ticks                                 85854596500                       # Number of ticks simulated
final_tick                               2342680979000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 615073                       # Simulator instruction rate (inst/s)
host_op_rate                                   615073                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              299971468                       # Simulator tick rate (ticks/s)
host_mem_usage                                 733200                       # Number of bytes of host memory used
host_seconds                                   286.21                       # Real time elapsed on the host
sim_insts                                   176039643                       # Number of instructions simulated
sim_ops                                     176039643                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      8241024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    144474624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         2048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          152717696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      8241024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8241024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    119966848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       119966848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst       128766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      2257416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            32                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2386214                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1874482                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1874482                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     95988151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data   1682782634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide           23854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1778794639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     95988151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         95988151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1397325861                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1397325861                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1397325861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     95988151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data   1682782634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide          23854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3176120500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2386212                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2051890                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2386212                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2051890                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              152298688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  418880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               122902720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               152717568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            131320960                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   6545                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                131544                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           82                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            152748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            138463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            145405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            138431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            146144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            152302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            140964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            140480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            147742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            141339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           149310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           161570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           155013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           163663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           151084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           155009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            120537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            122093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            120282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            120268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            120895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            122440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            120128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            118496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            118836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            120098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           118268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           122815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           118786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           119121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           117762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           119530                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1023                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   85854593500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2386212                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2051890                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  796796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  693868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  486219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  402097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  28089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  56833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  83977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 106618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 108870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 108861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 109876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 110445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 113154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 171565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 116773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 119331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 142922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 116278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 114479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 112333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  11749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   3548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3807                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       488485                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    563.382114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   319.570682                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   441.288889                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       146302     29.95%     29.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        55581     11.38%     41.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        22333      4.57%     45.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11204      2.29%     48.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12307      2.52%     50.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8104      1.66%     52.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10726      2.20%     54.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11440      2.34%     56.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       210488     43.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       488485                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       118317                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.112697                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     21.016340                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         106122     89.69%     89.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          8987      7.60%     97.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1194      1.01%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          670      0.57%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         1019      0.86%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          160      0.14%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           64      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           25      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           28      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           14      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            3      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            3      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            7      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        118317                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       118317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.230592                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.186235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.578789                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31        118207     99.91%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            77      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            13      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        118317                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  59017814930                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            103636571180                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                11898335000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24800.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43550.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1773.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1431.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1778.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1529.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.17                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2115973                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1695577                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.30                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      19344.89                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1788559920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                975900750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              9177074400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             6329586240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           5763510480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          55825349985                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           3975512250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            83835494025                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            950.064875                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   6021798000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2866760000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   76970073500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               2022519240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1103557125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              9729509400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             6235412400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           5763510480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          56331262035                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           3531713250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            84717483930                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            960.060315                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   5296664436                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2866760000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   77695298064                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      361                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      87256                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    29319     47.76%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.20%     47.96% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      88      0.14%     48.11% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   31856     51.89%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                61388                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28026     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.22%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       88      0.16%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28026     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56265                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              75932752000     88.44%     88.44% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               161842000      0.19%     88.63% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                81006500      0.09%     88.72% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              9680713500     11.28%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          85856314000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.955899                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.879771                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.916547                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      1.54%      1.54% # number of syscalls executed
system.cpu.kern.syscall::3                          4      6.15%      7.69% # number of syscalls executed
system.cpu.kern.syscall::4                          3      4.62%     12.31% # number of syscalls executed
system.cpu.kern.syscall::6                          1      1.54%     13.85% # number of syscalls executed
system.cpu.kern.syscall::17                         4      6.15%     20.00% # number of syscalls executed
system.cpu.kern.syscall::19                         1      1.54%     21.54% # number of syscalls executed
system.cpu.kern.syscall::45                         1      1.54%     23.08% # number of syscalls executed
system.cpu.kern.syscall::48                         1      1.54%     24.62% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.54%     26.15% # number of syscalls executed
system.cpu.kern.syscall::59                         1      1.54%     27.69% # number of syscalls executed
system.cpu.kern.syscall::71                        43     66.15%     93.85% # number of syscalls executed
system.cpu.kern.syscall::73                         1      1.54%     95.38% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.54%     96.92% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.54%     98.46% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.54%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     65                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   128      0.21%      0.21% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.22% # number of callpals executed
system.cpu.kern.callpal::swpipl                 53189     85.36%     85.58% # number of callpals executed
system.cpu.kern.callpal::rdps                     818      1.31%     86.89% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     86.89% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     86.89% # number of callpals executed
system.cpu.kern.callpal::rti                     7986     12.82%     99.71% # number of callpals executed
system.cpu.kern.callpal::callsys                   88      0.14%     99.85% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.86% # number of callpals executed
system.cpu.kern.callpal::rdunique                  88      0.14%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  62311                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              8108                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6525                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   6                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                6527                      
system.cpu.kern.mode_good::user                  6525                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch_good::kernel     0.805007                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.333333                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.891728                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        51665877000     60.18%     60.18% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          32582110500     37.95%     98.13% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           1608326500      1.87%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      128                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements           2407446                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            14440581                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2407446                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.998299                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          330                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         130890102                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        130890102                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data      4890831                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4890831                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      9754276                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9754276                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        95937                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95937                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       108279                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108279                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     14645107                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14645107                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     14645107                       # number of overall hits
system.cpu.dcache.overall_hits::total        14645107                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      3683500                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3683500                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     13571940                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     13571940                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data        15883                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        15883                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data           18                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     17255440                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       17255440                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     17255440                       # number of overall misses
system.cpu.dcache.overall_misses::total      17255440                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 272313400476                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 272313400476                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 1068106689144                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1068106689144                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    880012871                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    880012871                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data       604518                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total       604518                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 1340420089620                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1340420089620                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 1340420089620                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1340420089620                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      8574331                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8574331                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     23326216                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23326216                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       111820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       111820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       108297                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108297                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     31900547                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31900547                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     31900547                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31900547                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.429596                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.429596                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.581832                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.581832                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.142041                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.142041                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000166                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000166                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.540914                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.540914                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.540914                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.540914                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 73927.894795                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73927.894795                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 78699.632414                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78699.632414                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 55405.960524                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 55405.960524                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 33584.333333                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 33584.333333                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 77681.014777                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77681.014777                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 77681.014777                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77681.014777                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     83780198                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           79                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1361671                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    61.527489                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           79                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1820953                       # number of writebacks
system.cpu.dcache.writebacks::total           1820953                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3058334                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3058334                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data     11798510                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     11798510                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         6944                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         6944                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     14856844                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     14856844                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     14856844                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     14856844                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       625166                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       625166                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1773430                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1773430                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         8939                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         8939                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data           18                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total           18                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2398596                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2398596                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2398596                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2398596                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         2264                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2264                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         3779                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3779                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  53058324987                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  53058324987                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 163923347959                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 163923347959                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data    430974815                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    430974815                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data       577482                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total       577482                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 216981672946                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 216981672946                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 216981672946                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 216981672946                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    265745500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    265745500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    382190000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    382190000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    647935500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    647935500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.072911                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.072911                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.076027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.076027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.079941                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079941                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000166                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000166                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.075190                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.075190                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.075190                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.075190                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 84870.778300                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84870.778300                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 92432.939535                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92432.939535                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 48212.866652                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48212.866652                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 32082.333333                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 32082.333333                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 90461.950635                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90461.950635                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 90461.950635                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90461.950635                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 175409.570957                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 175409.570957                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 168811.837456                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 168811.837456                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 171456.866896                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 171456.866896                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            225790                       # number of replacements
system.cpu.icache.tags.tagsinuse           508.617101                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11113768                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            225790                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             49.221702                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   508.617101                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.993393                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993393                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          236                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           92                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          23249128                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         23249128                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst     11275670                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11275670                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     11275670                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11275670                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     11275670                       # number of overall hits
system.cpu.icache.overall_hits::total        11275670                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       235908                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        235908                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       235908                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         235908                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       235908                       # number of overall misses
system.cpu.icache.overall_misses::total        235908                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  13648292685                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  13648292685                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  13648292685                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  13648292685                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  13648292685                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  13648292685                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     11511578                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11511578                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     11511578                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11511578                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     11511578                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11511578                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.020493                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020493                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.020493                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020493                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.020493                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020493                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 57854.302037                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57854.302037                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 57854.302037                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57854.302037                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 57854.302037                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57854.302037                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        18979                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          220                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               173                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   109.705202                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    73.333333                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         9937                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         9937                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         9937                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         9937                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         9937                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         9937                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       225971                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       225971                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       225971                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       225971                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       225971                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       225971                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  12654431615                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  12654431615                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  12654431615                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  12654431615                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  12654431615                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12654431615                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.019630                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.019630                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.019630                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.019630                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.019630                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.019630                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 56000.246116                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56000.246116                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 56000.246116                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56000.246116                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 56000.246116                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56000.246116                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1887                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1887                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179672                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2264                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp       177408                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7558                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363118                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7769                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11364857                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               777000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                93000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               42000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              490000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4641000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy          1032519005                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               1.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5294000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178229080                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iocache.tags.replacements               177780                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide       177408                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total       177408                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          372                       # number of demand (read+write) misses
system.iocache.demand_misses::total               372                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          372                       # number of overall misses
system.iocache.overall_misses::total              372                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     49777381                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     49777381                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  39858601544                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  39858601544                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     49777381                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     49777381                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     49777381                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     49777381                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide       177408                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total       177408                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          372                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             372                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          372                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            372                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 133810.163978                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 133810.163978                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 224671.951344                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 224671.951344                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 133810.163978                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 133810.163978                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 133810.163978                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 133810.163978                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        409827                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                64820                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.322539                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide       177408                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total       177408                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          372                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          372                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          372                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          372                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     30290381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     30290381                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide  30630228704                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total  30630228704                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     30290381                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     30290381                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     30290381                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     30290381                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 81425.755376                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 81425.755376                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 172654.157107                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 172654.157107                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 81425.755376                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 81425.755376                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 81425.755376                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 81425.755376                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   2412880                       # number of replacements
system.l2.tags.tagsinuse                  1319.217767                       # Cycle average of tags in use
system.l2.tags.total_refs                      269595                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2412880                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.111732                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      759.158575                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   129.212363                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   430.846829                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.046335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.007886                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.026297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.080519                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1376                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          594                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          421                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          218                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.083984                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  75454737                       # Number of tag accesses
system.l2.tags.data_accesses                 75454737                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        97020                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        45442                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  142462                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1820953                       # number of Writeback hits
system.l2.Writeback_hits::total               1820953                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           41                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   41                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       104560                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                104560                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         97020                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data        150002                       # number of demand (read+write) hits
system.l2.demand_hits::total                   247022                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        97020                       # number of overall hits
system.l2.overall_hits::switch_cpus.data       150002                       # number of overall hits
system.l2.overall_hits::total                  247022                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst       128765                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       588649                       # number of ReadReq misses
system.l2.ReadReq_misses::total                717414                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           52                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 52                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               18                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data      1668796                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1668796                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst       128765                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      2257445                       # number of demand (read+write) misses
system.l2.demand_misses::total                2386210                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst       128765                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      2257445                       # number of overall misses
system.l2.overall_misses::total               2386210                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst  11408051306                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  52316930798                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     63724982104                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data       280991                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       280991                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus.data       372988                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       372988                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 160837918284                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  160837918284                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst  11408051306                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 213154849082                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     224562900388                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst  11408051306                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 213154849082                       # number of overall miss cycles
system.l2.overall_miss_latency::total    224562900388                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       225785                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       634091                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              859876                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1820953                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1820953                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           93                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               93                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      1773356                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1773356                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       225785                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2407447                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2633232                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       225785                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2407447                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2633232                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.570299                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.928335                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.834323                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.559140                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.559140                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.941038                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.941038                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.570299                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.937693                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.906191                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.570299                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.937693                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.906191                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 88595.901883                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 88876.275672                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 88825.952803                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  5403.673077                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5403.673077                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus.data 20721.555556                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 20721.555556                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 96379.616373                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96379.616373                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 88595.901883                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 94423.053090                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94108.607536                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 88595.901883                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 94423.053090                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94108.607536                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1697074                       # number of writebacks
system.l2.writebacks::total                   1697074                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus.inst            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  1                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus.inst       128764                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       588649                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           717413                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           52                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            52                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           18                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data      1668796                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1668796                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst       128764                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      2257445                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2386209                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst       128764                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      2257445                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2386209                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data         1515                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1515                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         2264                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         2264                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         3779                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         3779                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   9788527444                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  44992690202                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  54781217646                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       932049                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       932049                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data       316518                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       316518                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 140306348216                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 140306348216                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   9788527444                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 185299038418                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 195087565862                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   9788527444                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 185299038418                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 195087565862                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    244535500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    244535500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    352758000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    352758000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    597293500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    597293500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.570295                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.928335                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.834321                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.559140                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.559140                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.941038                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.941038                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.570295                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.937693                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.906190                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.570295                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.937693                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.906190                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 76019.131465                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 76433.817440                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 76359.388032                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17924.019231                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17924.019231                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17584.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17584.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 84076.392930                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84076.392930                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 76019.131465                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 82083.522929                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81756.277787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 76019.131465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 82083.522929                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81756.277787                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 161409.570957                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 161409.570957                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 155811.837456                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 155811.837456                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 158055.967187                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 158055.967187                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              719300                       # Transaction distribution
system.membus.trans_dist::ReadResp             719301                       # Transaction distribution
system.membus.trans_dist::WriteReq               2264                       # Transaction distribution
system.membus.trans_dist::WriteResp              2264                       # Transaction distribution
system.membus.trans_dist::Writeback           1874482                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq       177408                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp       177408                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               64                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             18                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              82                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1668784                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1668784                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       532628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       532628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         7558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6469616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6477176                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7009804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     22710272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     22710272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         7769                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    261328384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    261336153                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               284046425                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              356                       # Total snoops (count)
system.membus.snoop_fanout::samples           4443343                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 4443343    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4443343                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7015499                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         13211940194                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              15.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          180917920                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy        12485812071                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             14.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         9696128                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      8444283                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        78586                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      7565073                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         6579012                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     86.965612                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS          498597                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         5244                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits             11650479                       # DTB read hits
system.switch_cpus.dtb.read_misses              96882                       # DTB read misses
system.switch_cpus.dtb.read_acv                    29                       # DTB read access violations
system.switch_cpus.dtb.read_accesses          5602899                       # DTB read accesses
system.switch_cpus.dtb.write_hits            23581296                       # DTB write hits
system.switch_cpus.dtb.write_misses            362405                       # DTB write misses
system.switch_cpus.dtb.write_acv                   58                       # DTB write access violations
system.switch_cpus.dtb.write_accesses        13761203                       # DTB write accesses
system.switch_cpus.dtb.data_hits             35231775                       # DTB hits
system.switch_cpus.dtb.data_misses             459287                       # DTB misses
system.switch_cpus.dtb.data_acv                    87                       # DTB access violations
system.switch_cpus.dtb.data_accesses         19364102                       # DTB accesses
system.switch_cpus.itb.fetch_hits             4125185                       # ITB hits
system.switch_cpus.itb.fetch_misses             59875                       # ITB misses
system.switch_cpus.itb.fetch_acv                   78                       # ITB acv
system.switch_cpus.itb.fetch_accesses         4185060                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                168044116                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     19105824                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               94344491                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             9696128                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      7077609                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             126868034                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          441234                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                 48                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles        36386                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      5639327                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        51970                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          775                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines          11511579                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         58549                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    151922994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.621002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.891106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        134289619     88.39%     88.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           483105      0.32%     88.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1514056      1.00%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1814765      1.19%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          5747221      3.78%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           452861      0.30%     94.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           258975      0.17%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           317196      0.21%     95.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7045196      4.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    151922994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.057700                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.561427                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         11295175                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     126555498                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          10055788                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       3801282                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         215251                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       369656                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          5412                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       91249526                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         18117                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         215251                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         12956736                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        69133814                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     15891562                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          12150765                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      41574866                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       90218073                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        281254                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        1829727                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents         169210                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       38466034                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands     48237218                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     118649589                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    118640673                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups          891                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps      44938746                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          3298470                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       850268                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       133041                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          23562844                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      9205942                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     24283674                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       774310                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       401429                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           81310257                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       876369                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          83160833                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        98385                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      4845663                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined      2927634                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       539735                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    151922994                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.547388                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.455967                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    125442856     82.57%     82.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      8197760      5.40%     87.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3710547      2.44%     90.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4722357      3.11%     93.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2492760      1.64%     95.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2990509      1.97%     97.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2561627      1.69%     98.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1355063      0.89%     99.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       449515      0.30%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    151922994                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          515480     17.04%     17.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              5      0.00%     17.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     17.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     17.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     17.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     17.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     17.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     17.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     17.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     17.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     17.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     17.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     17.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     17.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     17.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     17.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     17.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     17.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     17.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     17.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     17.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     17.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     17.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     17.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     17.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     17.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     17.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     17.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         787516     26.03%     43.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       1722523     56.93%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass           47      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      46628277     56.07%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        63754      0.08%     56.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     56.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         3528      0.00%     56.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     56.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           52      0.00%     56.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     56.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv           22      0.00%     56.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     56.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     56.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     56.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     56.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     56.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     56.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     56.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     56.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     56.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     56.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     56.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     56.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     56.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     56.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     56.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     56.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     56.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     56.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     56.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     11913598     14.33%     70.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     23992739     28.85%     99.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess       558815      0.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       83160833                       # Type of FU issued
system.switch_cpus.iq.rate                   0.494875                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             3025524                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.036382                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    321358505                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     87054648                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     79638960                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        10065                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         8308                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4898                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       86181174                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            5136                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       213371                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       680832                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          306                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        30820                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       838910                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         5714                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      3504521                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         215251                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        14083647                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      49433888                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     89667821                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        20222                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       9205942                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     24283674                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       708344                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         181827                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      49247264                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        30820                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        32140                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       147076                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       179216                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      82988091                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      11750232                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       172743                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop               7481195                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             35694601                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          8019321                       # Number of branches executed
system.switch_cpus.iew.exec_stores           23944369                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.493847                       # Inst execution rate
system.switch_cpus.iew.wb_sent               80152821                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              79643858                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          30927988                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          41153708                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.473946                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.751524                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts      4503696                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       336634                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       160476                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    151219959                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.557963                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.717190                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    129862687     85.88%     85.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      6258816      4.14%     90.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2765985      1.83%     91.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1862519      1.23%     93.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      2812391      1.86%     94.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       869157      0.57%     95.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       651408      0.43%     95.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      1602945      1.06%     97.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4534051      3.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    151219959                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     84375163                       # Number of instructions committed
system.switch_cpus.commit.committedOps       84375163                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               31969873                       # Number of memory references committed
system.switch_cpus.commit.loads               8525109                       # Number of loads committed
system.switch_cpus.commit.membars              138175                       # Number of memory barriers committed
system.switch_cpus.commit.branches            7723092                       # Number of branches committed
system.switch_cpus.commit.fp_insts               4584                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          76899579                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       400686                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass      7034250      8.34%      8.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     44599199     52.86%     61.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        60357      0.07%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         3264      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt           50      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv           22      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      8663284     10.27%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     23455923     27.80%     99.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess       558813      0.66%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     84375163                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events       4534051                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads            235239217                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           178468078                       # The number of ROB writes
system.switch_cpus.timesIdled                  166454                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                16121122                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles              3665077                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts            77340960                       # Number of Instructions Simulated
system.switch_cpus.committedOps              77340960                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.172770                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.172770                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.460242                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.460242                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        118707456                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        46838330                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads               860                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              780                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads          958785                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         507822                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             861949                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            861700                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2264                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2264                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1820953                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq       177997                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              93                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            18                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            111                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1773356                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1773356                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       451757                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6643750                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7095507                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     14450304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    270633177                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              285083481                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          178678                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          4636630                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.038470                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.192327                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4458261     96.15%     96.15% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 178369      3.85%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4636630                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4051215500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           184500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         363376132                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3880167480                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.5                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.937931                       # Number of seconds simulated
sim_ticks                                937930968000                       # Number of ticks simulated
final_tick                               3280611947000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 500953                       # Simulator instruction rate (inst/s)
host_op_rate                                   500953                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              150336624                       # Simulator tick rate (ticks/s)
host_mem_usage                                 738320                       # Number of bytes of host memory used
host_seconds                                  6238.87                       # Real time elapsed on the host
sim_insts                                  3125378865                       # Number of instructions simulated
sim_ops                                    3125378865                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst     64076224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    366158400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          430234624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst     64076224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      64076224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    290310720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       290310720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst      1001191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      5721225                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6722416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       4536105                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4536105                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     68316567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    390389498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             458706065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     68316567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         68316567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       309522481                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            309522481                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       309522481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     68316567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    390389498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            768228546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6722417                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4536105                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6722417                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4536105                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              418665344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                11569344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               290196096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               430234688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            290310720                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 180771                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1790                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          163                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            479270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            485998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            467023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            496100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            432403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            351644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            378889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            400655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            352554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            334612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           525075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           353485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           333032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           376417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           324817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           449672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            394003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            234711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            259458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            322457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            305497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            227733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            255893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            298892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            266615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            276108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           352690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           272137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           254441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           280268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           250782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           282629                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         5                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  937930957000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6722417                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4536105                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4631214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1147504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  517526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  238292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    6241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  89281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  98345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 184266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 223124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 247410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 265260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 272670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 276212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 280086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 286321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 294656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 320790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 291107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 288571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 290735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 274728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 272885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 269585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     19                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2822715                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    251.127188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   156.740959                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   275.520002                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1141775     40.45%     40.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       756798     26.81%     67.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       308843     10.94%     78.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       168991      5.99%     84.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       106849      3.79%     87.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        72105      2.55%     90.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        51165      1.81%     92.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        37632      1.33%     93.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       178557      6.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2822715                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       268079                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.401464                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.481598                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          63029     23.51%     23.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31        149145     55.63%     79.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         43078     16.07%     95.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          7755      2.89%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          2549      0.95%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          1161      0.43%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          557      0.21%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          300      0.11%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          201      0.07%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159          132      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           70      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           43      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           22      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           15      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            8      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        268079                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       268079                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.914096                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.857289                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.550796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        171812     64.09%     64.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         89176     33.26%     97.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          4968      1.85%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23           841      0.31%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25           431      0.16%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27           255      0.10%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29           171      0.06%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31           112      0.04%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            79      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35            52      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37            36      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39            31      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41            30      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43            18      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45            10      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47            13      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49            11      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        268079                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 109238841000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            231894703500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                32708230000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16698.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35448.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       446.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       309.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    458.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    309.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  4577290                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3675945                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.07                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      83308.53                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              12941397000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               7061278125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             36413457600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            21224741040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          67024139520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         618997550265                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          72719124750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           836381688300                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            815.055183                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 110880357000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   31319600000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  795724161250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              12209226120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               6661780125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             33516834000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            20722495680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          67024139520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         614141606835                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          76978724250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           831254806530                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            810.059029                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 118728115500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   31319600000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  787876509750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     193126                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    19160     37.95%     37.95% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     961      1.90%     39.86% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   30360     60.14%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                50481                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     19160     48.78%     48.78% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      961      2.45%     51.22% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    19160     48.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 39281                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             920243087000     98.11%     98.11% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1181192000      0.13%     98.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             16505909000      1.76%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         937930188000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.631094                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.778134                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                         96     20.00%     20.00% # number of syscalls executed
system.cpu.kern.syscall::17                        96     20.00%     40.00% # number of syscalls executed
system.cpu.kern.syscall::71                        96     20.00%     60.00% # number of syscalls executed
system.cpu.kern.syscall::73                        96     20.00%     80.00% # number of syscalls executed
system.cpu.kern.syscall::74                        96     20.00%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    480                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                  1645      1.51%      1.51% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      1.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                 44018     40.37%     41.88% # number of callpals executed
system.cpu.kern.callpal::rdps                    2023      1.86%     43.74% # number of callpals executed
system.cpu.kern.callpal::rti                     5502      5.05%     48.79% # number of callpals executed
system.cpu.kern.callpal::callsys                 2365      2.17%     50.95% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     50.96% # number of callpals executed
system.cpu.kern.callpal::rdunique               53471     49.04%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 109026                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              7147                       # number of protection mode switches
system.cpu.kern.mode_switch::user                5480                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                5480                      
system.cpu.kern.mode_good::user                  5480                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.766755                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.867981                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        36725154500      3.92%      3.92% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         901205033500     96.08%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     1645                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements          14584405                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           792077500                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14584405                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             54.309895                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          174                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          257                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3394296053                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3394296053                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data    581893778                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       581893778                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    209466701                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      209466701                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       185641                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       185641                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       202362                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       202362                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    791360479                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        791360479                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    791360479                       # number of overall hits
system.cpu.dcache.overall_hits::total       791360479                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     25210689                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      25210689                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     27944641                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     27944641                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data        24100                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        24100                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     53155330                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       53155330                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     53155330                       # number of overall misses
system.cpu.dcache.overall_misses::total      53155330                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 1098828776980                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1098828776980                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 1408858013356                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1408858013356                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data   1786314998                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   1786314998                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 2507686790336                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2507686790336                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 2507686790336                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2507686790336                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    607104467                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    607104467                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    237411342                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    237411342                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       209741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       209741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       202362                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       202362                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    844515809                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    844515809                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    844515809                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    844515809                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.041526                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.041526                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.117706                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.117706                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.114904                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.114904                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.062942                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062942                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.062942                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062942                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 43585.828891                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43585.828891                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 50416.035524                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50416.035524                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 74120.954274                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74120.954274                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 47176.582110                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47176.582110                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 47176.582110                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47176.582110                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     50236684                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     23976591                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1213839                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          184365                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.386612                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   130.049581                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     12571010                       # number of writebacks
system.cpu.dcache.writebacks::total          12571010                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     14289074                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     14289074                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data     24298815                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     24298815                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         6859                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         6859                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     38587889                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     38587889                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     38587889                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     38587889                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     10921615                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     10921615                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      3645826                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3645826                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data        17241                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        17241                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     14567441                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     14567441                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     14567441                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     14567441                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          961                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          961                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          961                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          961                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 393469129555                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 393469129555                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 199035633072                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 199035633072                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data   1188600252                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   1188600252                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 592504762627                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 592504762627                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 592504762627                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 592504762627                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    215013000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    215013000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    215013000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    215013000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.017990                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017990                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.015357                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015357                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.082201                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.082201                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.017249                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017249                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.017249                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017249                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 36026.643455                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36026.643455                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 54592.740595                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54592.740595                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 68940.331303                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68940.331303                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 40673.222059                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40673.222059                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 40673.222059                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40673.222059                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 223738.813736                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223738.813736                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 223738.813736                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 223738.813736                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements           1378884                       # number of replacements
system.cpu.icache.tags.tagsinuse           510.992730                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           374676470                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1378884                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            271.724431                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   510.992730                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.998033                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998033                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          192                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          269                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         753783360                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        753783360                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    374631411                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       374631411                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    374631411                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        374631411                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    374631411                       # number of overall hits
system.cpu.icache.overall_hits::total       374631411                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      1570639                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1570639                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      1570639                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1570639                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      1570639                       # number of overall misses
system.cpu.icache.overall_misses::total       1570639                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst 102083252005                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 102083252005                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst 102083252005                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 102083252005                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst 102083252005                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 102083252005                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    376202050                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    376202050                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    376202050                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    376202050                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    376202050                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    376202050                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.004175                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004175                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.004175                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004175                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.004175                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004175                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 64994.726353                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64994.726353                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 64994.726353                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64994.726353                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 64994.726353                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64994.726353                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        47623                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               964                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.401452                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       191379                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       191379                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       191379                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       191379                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       191379                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       191379                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      1379260                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1379260                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      1379260                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1379260                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      1379260                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1379260                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  88919865914                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  88919865914                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  88919865914                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  88919865914                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  88919865914                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  88919865914                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.003666                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003666                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.003666                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003666                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.003666                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003666                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 64469.255915                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64469.255915                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 64469.255915                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64469.255915                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 64469.255915                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64469.255915                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                 961                       # Transaction distribution
system.iobus.trans_dist::WriteResp                961                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1922                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1922                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1922                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         7688                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7688                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     7688                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1922000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              961000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   8532693                       # number of replacements
system.l2.tags.tagsinuse                  1734.119087                       # Cycle average of tags in use
system.l2.tags.total_refs                    16312267                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8532693                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.911737                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      809.544138                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   203.168870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   721.406079                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.049411                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.012400                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.044031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.105842                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          164                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1027                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2311                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          608                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.250854                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 468734476                       # Number of tag accesses
system.l2.tags.data_accesses                468734476                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst       377693                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      7217452                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 7595145                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         12571010                       # number of Writeback hits
system.l2.Writeback_hits::total              12571010                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data          141                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  141                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data      1645696                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1645696                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        377693                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       8863148                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9240841                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       377693                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      8863148                       # number of overall hits
system.l2.overall_hits::total                 9240841                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst      1001192                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      3721304                       # number of ReadReq misses
system.l2.ReadReq_misses::total               4722496                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data          131                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                131                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data      1999959                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1999959                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst      1001192                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      5721263                       # number of demand (read+write) misses
system.l2.demand_misses::total                6722455                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst      1001192                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      5721263                       # number of overall misses
system.l2.overall_misses::total               6722455                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst  83562109498                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 307735608999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    391297718497                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data       155496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       155496                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 177805363944                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  177805363944                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst  83562109498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 485540972943                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     569103082441                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst  83562109498                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 485540972943                       # number of overall miss cycles
system.l2.overall_miss_latency::total    569103082441                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst      1378885                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     10938756                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            12317641                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     12571010                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          12571010                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data          272                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              272                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      3645655                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3645655                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      1378885                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     14584411                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             15963296                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      1378885                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     14584411                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            15963296                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.726088                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.340194                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.383393                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.481618                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.481618                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.548587                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.548587                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.726088                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.392286                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.421119                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.726088                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.392286                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.421119                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 83462.622053                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 82695.638142                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 82858.242441                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  1186.992366                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1186.992366                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 88904.504514                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88904.504514                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 83462.622053                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 84866.046700                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84657.031165                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 83462.622053                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 84866.046700                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84657.031165                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              4536105                       # number of writebacks
system.l2.writebacks::total                   4536105                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst      1001192                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      3721304                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          4722496                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data          131                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           131                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data      1999959                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1999959                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst      1001192                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      5721263                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6722455                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst      1001192                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      5721263                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6722455                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          961                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          961                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          961                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          961                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst  70992599498                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 260997567999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 331990167497                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data      2359109                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2359109                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 153057645998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 153057645998                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst  70992599498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 414055213997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 485047813495                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst  70992599498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 414055213997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 485047813495                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    202520000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    202520000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    202520000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    202520000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.726088                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.340194                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.383393                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.481618                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.481618                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.548587                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.548587                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.726088                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.392286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.421119                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.726088                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.392286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.421119                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 70908.077070                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 70136.051233                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 70299.724446                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18008.465649                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18008.465649                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 76530.391872                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76530.391872                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 70908.077070                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 72371.295289                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72153.374548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 70908.077070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 72371.295289                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72153.374548                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 210738.813736                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210738.813736                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 210738.813736                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210738.813736                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             4722496                       # Transaction distribution
system.membus.trans_dist::ReadResp            4722489                       # Transaction distribution
system.membus.trans_dist::WriteReq                961                       # Transaction distribution
system.membus.trans_dist::WriteResp               961                       # Transaction distribution
system.membus.trans_dist::Writeback           4536105                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              163                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             163                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1999927                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1999927                       # Transaction distribution
system.membus.trans_dist::BadAddressError            6                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17981264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     17983198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17983198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         7688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    720545344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    720553032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               720553032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          11259657                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                11259657    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            11259657                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1957500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         31593800500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                6500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        35818849364                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.8                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       333368105                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    308390513                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     14429868                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    139778954                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       133420962                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     95.451395                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         1541701                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        13529                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            705960146                       # DTB read hits
system.switch_cpus.dtb.read_misses             208881                       # DTB read misses
system.switch_cpus.dtb.read_acv                  3167                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        703312803                       # DTB read accesses
system.switch_cpus.dtb.write_hits           253735738                       # DTB write hits
system.switch_cpus.dtb.write_misses            235339                       # DTB write misses
system.switch_cpus.dtb.write_acv                 1971                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       250136050                       # DTB write accesses
system.switch_cpus.dtb.data_hits            959695884                       # DTB hits
system.switch_cpus.dtb.data_misses             444220                       # DTB misses
system.switch_cpus.dtb.data_acv                  5138                       # DTB access violations
system.switch_cpus.dtb.data_accesses        953448853                       # DTB accesses
system.switch_cpus.itb.fetch_hits           373733217                       # ITB hits
system.switch_cpus.itb.fetch_misses            113445                       # ITB misses
system.switch_cpus.itb.fetch_acv                 3044                       # ITB acv
system.switch_cpus.itb.fetch_accesses       373846662                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               1875861936                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    425066901                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             4007478956                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           333368105                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    134962663                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            1318181466                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        30102948                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               4596                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles        82454                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      8504923                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles         2414                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         376202060                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       5871851                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes              24                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1766894228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.268092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.375371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1153495570     65.28%     65.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         17993487      1.02%     66.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         38226240      2.16%     68.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         21331721      1.21%     69.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         79351957      4.49%     74.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         23109551      1.31%     75.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         18945959      1.07%     76.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         13111455      0.74%     77.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        401328288     22.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1766894228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.177715                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.136340                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        272798470                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     935570610                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         453299534                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      90220168                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       15005446                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     22144140                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         47043                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     3882749224                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        139618                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       15005446                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        312312522                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       235113692                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     47084937                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         502576827                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     654800804                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     3823050760                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        928621                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       63264967                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents      483008108                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       91257321                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   2994061751                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    5301791679                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   5301573484                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups       196886                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    2481615494                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        512446256                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      1922858                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       251001                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         413888428                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    736103530                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    265446511                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads    131296568                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     26261209                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         3491843381                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      2017314                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        3318057562                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       964922                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    544521474                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    304209302                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved      1467772                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1766894228                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.877904                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.248877                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    838004309     47.43%     47.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    150002212      8.49%     55.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    173004014      9.79%     65.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    156409715      8.85%     74.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    153591822      8.69%     83.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    123328559      6.98%     90.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    106230013      6.01%     96.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     46160656      2.61%     98.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     20162928      1.14%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1766894228                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        24885534     49.68%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult            550      0.00%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       22746109     45.41%     95.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       2459660      4.91%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass        28535      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2343098810     70.62%     70.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1344094      0.04%     70.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     70.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      1228885      0.04%     70.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     70.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        42801      0.00%     70.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     70.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv        14267      0.00%     70.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     70.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     70.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     70.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     70.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     70.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     70.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     70.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     70.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     70.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     70.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     70.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     70.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    715401901     21.56%     92.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    255748335      7.71%     99.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess      1149934      0.03%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3318057562                       # Type of FU issued
system.switch_cpus.iq.rate                   1.768818                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            50091853                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015097                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   8451097033                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   4036957971                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   3275716057                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads      2969094                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      1809441                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1390558                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     3366626854                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         1494026                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     96554411                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    105878125                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        80016                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       397754                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     27826343                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        30739                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      3162420                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       15005446                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       146811113                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      59500982                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   3728101989                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      2148785                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     736103530                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    265446511                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      1755136                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        1015149                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      58083347                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       397754                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      7057356                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      8978399                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     16035755                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    3295951509                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     706263515                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     22106053                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             234241294                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            960247439                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        267080589                       # Number of branches executed
system.switch_cpus.iew.exec_stores          253983924                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.757033                       # Inst execution rate
system.switch_cpus.iew.wb_sent             3283366079                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            3277106615                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        2373261775                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        3098275895                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.746987                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.765994                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    576243126                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       549542                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     14576966                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1686242969                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.868638                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.902730                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    967954423     57.40%     57.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    179814503     10.66%     68.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    119700618      7.10%     75.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     53847255      3.19%     78.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     50704978      3.01%     81.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     31593240      1.87%     83.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     18681170      1.11%     84.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     14228012      0.84%     85.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    249718770     14.81%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1686242969                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   3150976880                       # Number of instructions committed
system.switch_cpus.commit.committedOps     3150976880                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              867845574                       # Number of memory references committed
system.switch_cpus.commit.loads             630225406                       # Number of loads committed
system.switch_cpus.commit.membars              221231                       # Number of memory barriers committed
system.switch_cpus.commit.branches          224551584                       # Number of branches committed
system.switch_cpus.commit.fp_insts            1142723                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        2935399612                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      1181980                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass    201666192      6.40%      6.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   2077805951     65.94%     72.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      1325829      0.04%     72.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     72.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       899185      0.03%     72.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     72.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt        42801      0.00%     72.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     72.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv        14267      0.00%     72.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     72.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     72.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     72.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     72.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     72.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     72.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     72.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     72.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     72.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     72.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     72.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     72.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     72.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     72.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     72.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     72.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     72.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     72.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     72.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    630446637     20.01%     92.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    237626085      7.54%     99.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess      1149933      0.04%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   3150976880                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events     249718770                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           5162649740                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          7535725741                       # The number of ROB writes
system.switch_cpus.timesIdled                 1153164                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles               108967708                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2949339222                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2949339222                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.636028                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.636028                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.572258                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.572258                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       4866587065                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2755708813                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads            196558                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           195120                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         2810065                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         981649                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq           12318016                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          12318010                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               961                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              961                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         12571010                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             272                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            272                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3645655                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3645655                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            6                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2758145                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     41742298                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              44500443                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     88248640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1737954248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1826202888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             375                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         28536504                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               28536504    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           28536504                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        26840017198                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2273000075                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22852731435                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.054634                       # Number of seconds simulated
sim_ticks                                 54633652000                       # Number of ticks simulated
final_tick                               3335245599000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               19249125                       # Simulator instruction rate (inst/s)
host_op_rate                                 19249124                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              330574572                       # Simulator tick rate (ticks/s)
host_mem_usage                                 740368                       # Number of bytes of host memory used
host_seconds                                   165.27                       # Real time elapsed on the host
sim_insts                                  3181278917                       # Number of instructions simulated
sim_ops                                    3181278917                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst     12752256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     31255040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           44007296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst     12752256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      12752256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     13406336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13406336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst       199254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       488360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              687614                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        209474                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             209474                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    233413941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    572084033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             805497974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    233413941                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        233413941                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       245386049                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            245386049                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       245386049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    233413941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    572084033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1050884023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      687613                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     211394                       # Number of write requests accepted
system.mem_ctrls.readBursts                    687613                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   211394                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               43728128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  279104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13437440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                44007232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13529216                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   4361                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1434                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           69                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             37547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             32032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             47603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             46632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             46141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             39320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             33345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             48053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             36805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            63148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            45624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            39654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            56232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            34989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            46590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             11964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12398                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   54633604500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                687613                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               211394                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  385970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  177342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   76475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   42774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  13258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  13332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  13401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      5                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       310346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    184.192250                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   115.095483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   243.615733                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       177483     57.19%     57.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        76325     24.59%     81.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        18127      5.84%     87.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8382      2.70%     90.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5211      1.68%     92.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3724      1.20%     93.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2971      0.96%     94.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2360      0.76%     94.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15763      5.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       310346                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12811                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.342830                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.466113                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           2400     18.73%     18.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          6829     53.31%     72.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          2725     21.27%     93.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          667      5.21%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          132      1.03%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           31      0.24%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           10      0.08%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            5      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            5      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            3      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12811                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12811                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.389041                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.343688                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.732449                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23         12802     99.93%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31             7      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-143            1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::280-287            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12811                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  12169367250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             24980342250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3416260000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17810.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36560.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       800.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       245.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    805.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    247.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.92                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.38                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   446086                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  136776                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.14                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      60771.06                       # Average gap between requests
system.mem_ctrls.pageHitRate                    65.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              14004763920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               7641488250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             38849077800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            21912068160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          70592705040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         653218686720                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          75482253750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           881701043640                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            815.784184                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   4361564000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1824420000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   48450132250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              13491976680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               7361693625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             36411148800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            21395514960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          70592705040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         649173780900                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          79030433250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           877457253255                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            811.857643                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   3189605250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1824420000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   49622170250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       21                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     142195                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    33211     49.33%     49.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      14      0.02%     49.35% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      56      0.08%     49.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   34049     50.57%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                67330                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     33209     49.95%     49.95% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       14      0.02%     49.97% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       56      0.08%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    33209     49.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 66488                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              49613254500     90.81%     90.81% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                13779000      0.03%     90.84% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                62720000      0.11%     90.95% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              4942761500      9.05%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          54632515000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999940                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.975330                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.987494                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      0.01%      0.01% # number of syscalls executed
system.cpu.kern.syscall::3                          2      0.02%      0.03% # number of syscalls executed
system.cpu.kern.syscall::4                      11372     99.79%     99.82% # number of syscalls executed
system.cpu.kern.syscall::6                          4      0.04%     99.85% # number of syscalls executed
system.cpu.kern.syscall::17                         1      0.01%     99.86% # number of syscalls executed
system.cpu.kern.syscall::19                         1      0.01%     99.87% # number of syscalls executed
system.cpu.kern.syscall::33                         1      0.01%     99.88% # number of syscalls executed
system.cpu.kern.syscall::45                         4      0.04%     99.91% # number of syscalls executed
system.cpu.kern.syscall::48                         1      0.01%     99.92% # number of syscalls executed
system.cpu.kern.syscall::54                         1      0.01%     99.93% # number of syscalls executed
system.cpu.kern.syscall::59                         1      0.01%     99.94% # number of syscalls executed
system.cpu.kern.syscall::71                         5      0.04%     99.98% # number of syscalls executed
system.cpu.kern.syscall::74                         1      0.01%     99.99% # number of syscalls executed
system.cpu.kern.syscall::124                        1      0.01%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                  11396                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   133      0.12%      0.12% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.01%      0.12% # number of callpals executed
system.cpu.kern.callpal::swpipl                 55620     48.89%     49.01% # number of callpals executed
system.cpu.kern.callpal::rdps                    6257      5.50%     54.51% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     54.51% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     54.51% # number of callpals executed
system.cpu.kern.callpal::rti                    11640     10.23%     64.74% # number of callpals executed
system.cpu.kern.callpal::callsys                11412     10.03%     74.77% # number of callpals executed
system.cpu.kern.callpal::imb                        9      0.01%     74.78% # number of callpals executed
system.cpu.kern.callpal::rdunique               28698     25.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 113777                       # number of callpals executed
system.cpu.kern.mode_switch::kernel             11768                       # number of protection mode switches
system.cpu.kern.mode_switch::user               11583                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   5                       # number of protection mode switches
system.cpu.kern.mode_good::kernel               11585                      
system.cpu.kern.mode_good::user                 11583                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch_good::kernel     0.984449                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.400000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.992036                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        41472805500     75.91%     75.91% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          12414431000     22.72%     98.64% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            745278500      1.36%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      133                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements            653345                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15234588                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            653857                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.299572                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          364                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          73171653                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         73171653                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data      9041562                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9041562                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      5556546                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5556546                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       273298                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       273298                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       266942                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       266942                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     14598108                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14598108                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     14598108                       # number of overall hits
system.cpu.dcache.overall_hits::total        14598108                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      1571495                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1571495                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1408816                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1408816                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data        10896                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        10896                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data           22                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total           22                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      2980311                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2980311                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      2980311                       # number of overall misses
system.cpu.dcache.overall_misses::total       2980311                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  96845893965                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  96845893965                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  89820465195                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  89820465195                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    544669002                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    544669002                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data       493008                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total       493008                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 186666359160                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 186666359160                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 186666359160                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 186666359160                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     10613057                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10613057                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      6965362                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6965362                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       284194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       284194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       266964                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       266964                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     17578419                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     17578419                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     17578419                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     17578419                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.148072                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.148072                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.202260                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.202260                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.038340                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.038340                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000082                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000082                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.169544                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.169544                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.169544                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.169544                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 61626.600126                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61626.600126                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 63755.994534                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63755.994534                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 49987.977423                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 49987.977423                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 22409.454545                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 22409.454545                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 62633.181289                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62633.181289                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 62633.181289                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62633.181289                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9177049                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       137309                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            128496                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             928                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    71.418947                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   147.962284                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       269923                       # number of writebacks
system.cpu.dcache.writebacks::total            269923                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      1125827                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1125827                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1208255                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1208255                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         3691                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         3691                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      2334082                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2334082                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      2334082                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2334082                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       445668                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       445668                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       200561                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       200561                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         7205                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         7205                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data           22                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total           22                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       646229                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       646229                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       646229                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       646229                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          364                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          364                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          294                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          294                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          658                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          658                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  29272583284                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  29272583284                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  15295181915                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15295181915                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data    271903500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    271903500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data       459992                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total       459992                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  44567765199                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  44567765199                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  44567765199                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  44567765199                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     78047000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     78047000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     59466000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     59466000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    137513000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    137513000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.041992                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.041992                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.028794                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028794                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.025352                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.025352                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000082                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000082                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.036763                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036763                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.036763                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036763                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 65682.488498                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65682.488498                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 76261.994680                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76261.994680                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 37738.167939                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37738.167939                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 20908.727273                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 20908.727273                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 68965.900941                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68965.900941                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 68965.900941                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68965.900941                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 214414.835165                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 214414.835165                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 202265.306122                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 202265.306122                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 208986.322188                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 208986.322188                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            962937                       # number of replacements
system.cpu.icache.tags.tagsinuse           509.595282                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7286931                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            963448                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.563388                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   509.595282                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.995303                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995303                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17291219                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17291219                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst      7123084                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7123084                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      7123084                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7123084                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      7123084                       # number of overall hits
system.cpu.icache.overall_hits::total         7123084                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      1041006                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1041006                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      1041006                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1041006                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      1041006                       # number of overall misses
system.cpu.icache.overall_misses::total       1041006                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  29433662349                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  29433662349                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  29433662349                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  29433662349                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  29433662349                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  29433662349                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      8164090                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8164090                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      8164090                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8164090                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      8164090                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8164090                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.127510                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.127510                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.127510                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.127510                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.127510                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.127510                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 28274.248514                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28274.248514                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 28274.248514                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28274.248514                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 28274.248514                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28274.248514                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3065                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                77                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    39.805195                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        77968                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        77968                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        77968                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        77968                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        77968                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        77968                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       963038                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       963038                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       963038                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       963038                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       963038                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       963038                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  26206004875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  26206004875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  26206004875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  26206004875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  26206004875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  26206004875                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.117960                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.117960                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.117960                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.117960                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.117960                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.117960                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 27211.807712                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27211.807712                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 27211.807712                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27211.807712                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 27211.807712                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27211.807712                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  13                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   122880                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         17                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  371                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 371                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2214                       # Transaction distribution
system.iobus.trans_dist::WriteResp                294                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp         1920                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          164                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          784                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          288                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1316                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3854                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3854                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    5170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          656                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          162                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1362                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       122936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       122936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   124298                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               150000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                12000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               56000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              500000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              234000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            11124503                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1022000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1937506                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                 1927                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1943                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                17343                       # Number of tag accesses
system.iocache.tags.data_accesses               17343                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            7                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                7                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide         1920                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total         1920                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            7                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 7                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            7                       # number of overall misses
system.iocache.overall_misses::total                7                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       834494                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       834494                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide    410391503                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total    410391503                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       834494                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       834494                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       834494                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       834494                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            7                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              7                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         1920                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         1920                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            7                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               7                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            7                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              7                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 119213.428571                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 119213.428571                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 213745.574479                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 213745.574479                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 119213.428571                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 119213.428571                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 119213.428571                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 119213.428571                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          3691                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  594                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.213805                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1920                       # number of writebacks
system.iocache.writebacks::total                 1920                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            7                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         1920                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         1920                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            7                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            7                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            7                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            7                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       463494                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       463494                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    310539515                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    310539515                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       463494                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       463494                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       463494                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       463494                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 66213.428571                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66213.428571                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 161739.330729                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 161739.330729                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 66213.428571                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66213.428571                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 66213.428571                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66213.428571                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    715196                       # number of replacements
system.l2.tags.tagsinuse                  2668.866628                       # Cycle average of tags in use
system.l2.tags.total_refs                     1012164                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    717642                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.410402                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      932.448394                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   399.402791                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  1337.015443                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.056912                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.024378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.081605                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.162895                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2446                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          205                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          778                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1277                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          186                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.149292                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  31095227                       # Number of tag accesses
system.l2.tags.data_accesses                 31095227                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst       763689                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       142192                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  905881                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           269923                       # number of Writeback hits
system.l2.Writeback_hits::total                269923                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   16                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data           12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 12                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data        22774                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 22774                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        763689                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data        164966                       # number of demand (read+write) hits
system.l2.demand_hits::total                   928655                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       763689                       # number of overall hits
system.l2.overall_hits::switch_cpus.data       164966                       # number of overall hits
system.l2.overall_hits::total                  928655                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst       199253                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       310655                       # number of ReadReq misses
system.l2.ReadReq_misses::total                509908                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           56                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 56                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               10                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       177741                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              177741                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst       199253                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       488396                       # number of demand (read+write) misses
system.l2.demand_misses::total                 687649                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst       199253                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       488396                       # number of overall misses
system.l2.overall_misses::total                687649                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst  17216565000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  27576532000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     44793097000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data       189994                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       189994                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  14838213497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14838213497                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst  17216565000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  42414745497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      59631310497                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst  17216565000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  42414745497                       # number of overall miss cycles
system.l2.overall_miss_latency::total     59631310497                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       962942                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       452847                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1415789                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       269923                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            269923                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           72                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               72                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       200515                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            200515                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       962942                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       653362                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1616304                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       962942                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       653362                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1616304                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.206921                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.686004                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.360158                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.777778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.777778                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.454545                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.454545                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.886422                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.886422                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.206921                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.747512                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.425445                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.206921                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.747512                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.425445                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 86405.549728                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 88768.994544                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 87845.448591                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  3392.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3392.750000                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 83482.221305                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83482.221305                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 86405.549728                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 86844.989511                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86717.657551                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 86405.549728                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 86844.989511                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86717.657551                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               207554                       # number of writebacks
system.l2.writebacks::total                    207554                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst       199253                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       310655                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           509908                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           56                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            56                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           10                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       177741                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         177741                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst       199253                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       488396                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            687649                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst       199253                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       488396                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           687649                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          364                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          364                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          294                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          294                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          658                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          658                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst  14698923500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  23684565000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  38383488500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       997056                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       997056                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data       180008                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       180008                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  12635036503                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12635036503                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst  14698923500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  36319601503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  51018525003                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst  14698923500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  36319601503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  51018525003                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     72951000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     72951000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     55644000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     55644000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    128595000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    128595000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.206921                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.686004                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.360158                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.777778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.454545                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.454545                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.886422                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.886422                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.206921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.747512                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.425445                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.206921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.747512                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.425445                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 73770.149007                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 76240.733289                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 75275.321234                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17804.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17804.571429                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18000.800000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18000.800000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 71086.786408                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71086.786408                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 73770.149007                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 74365.067492                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74192.684063                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 73770.149007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 74365.067492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74192.684063                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 200414.835165                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 200414.835165                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 189265.306122                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 189265.306122                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 195433.130699                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 195433.130699                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              510279                       # Transaction distribution
system.membus.trans_dist::ReadResp             510263                       # Transaction distribution
system.membus.trans_dist::WriteReq                294                       # Transaction distribution
system.membus.trans_dist::WriteResp               294                       # Transaction distribution
system.membus.trans_dist::Writeback            209474                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         1920                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         1920                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               59                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             10                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              69                       # Transaction distribution
system.membus.trans_dist::ReadExReq            177738                       # Transaction distribution
system.membus.trans_dist::ReadExResp           177738                       # Transaction distribution
system.membus.trans_dist::BadAddressError           17                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         5767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         5767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1582935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           34                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1584285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1590052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       245760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1362                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     57290752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     57292114                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                57537874                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               23                       # Total snoops (count)
system.membus.snoop_fanout::samples            899778                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  899778    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              899778                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1096000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1944961682                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               20500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1964494                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         3683517433                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              6.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        12897618                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      9945062                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       297713                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      9014859                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         5093968                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     56.506352                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         1214929                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        29750                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits             12150408                       # DTB read hits
system.switch_cpus.dtb.read_misses              97676                       # DTB read misses
system.switch_cpus.dtb.read_acv                    74                       # DTB read access violations
system.switch_cpus.dtb.read_accesses          3276099                       # DTB read accesses
system.switch_cpus.dtb.write_hits             7544725                       # DTB write hits
system.switch_cpus.dtb.write_misses              3925                       # DTB write misses
system.switch_cpus.dtb.write_acv                   51                       # DTB write access violations
system.switch_cpus.dtb.write_accesses          646341                       # DTB write accesses
system.switch_cpus.dtb.data_hits             19695133                       # DTB hits
system.switch_cpus.dtb.data_misses             101601                       # DTB misses
system.switch_cpus.dtb.data_acv                   125                       # DTB access violations
system.switch_cpus.dtb.data_accesses          3922440                       # DTB accesses
system.switch_cpus.itb.fetch_hits             2057001                       # ITB hits
system.switch_cpus.itb.fetch_misses             74351                       # ITB misses
system.switch_cpus.itb.fetch_acv                 3403                       # ITB acv
system.switch_cpus.itb.fetch_accesses         2131352                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                107859542                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     31537029                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               73716618                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            12897618                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      6308897                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              44923571                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1067158                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles              11301                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         5384                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      6037015                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles         2678                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines           8164092                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        261725                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               5                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples     83050647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.887610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.220122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         69136229     83.25%     83.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           859094      1.03%     84.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1246961      1.50%     85.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1985975      2.39%     88.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2446509      2.95%     91.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           715494      0.86%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           690082      0.83%     92.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           860745      1.04%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5109558      6.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     83050647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.119578                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.683450                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         23621829                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      47469363                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          10208187                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       1272396                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         478872                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       946135                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         54790                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       68470704                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        131836                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         478872                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         24443745                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        14892794                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     25891306                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          10644586                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       6699344                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       66607843                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         76884                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         947211                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents         751939                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        3486561                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands     47386364                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      85624487                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     85544071                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        62598                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps      40856026                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          6530335                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      1327195                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       311481                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           8997091                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     12547043                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7759956                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      3130811                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2254601                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           62353746                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      2040273                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          61356751                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        31678                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      8493969                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined      3681608                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved      1100344                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     83050647                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.738787                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.581498                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     61273663     73.78%     73.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      7691164      9.26%     83.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4179407      5.03%     88.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2832887      3.41%     91.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2953072      3.56%     95.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1556012      1.87%     96.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1184308      1.43%     98.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       931156      1.12%     99.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       448978      0.54%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     83050647                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          733381     30.35%     30.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              2      0.00%     30.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     30.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     30.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     30.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     30.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     30.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     30.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     30.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     30.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     30.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     30.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     30.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     30.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     30.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     30.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     30.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     30.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     30.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     30.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     30.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     30.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     30.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     30.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     30.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1049261     43.42%     73.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        634146     26.24%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass        12345      0.02%      0.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      40016721     65.22%     65.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        62891      0.10%     65.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     65.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        33422      0.05%     65.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            2      0.00%     65.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        17781      0.03%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv         6171      0.01%     65.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     65.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     12918437     21.05%     86.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      7581174     12.36%     98.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess       707806      1.15%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       61356751                       # Type of FU issued
system.switch_cpus.iq.rate                   0.568858                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             2416790                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.039389                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    208019363                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     72866245                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     60086792                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads       193253                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        96801                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        96287                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       63664322                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           96874                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       942583                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      1962549                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        12606                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        76041                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       515695                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         3816                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       431289                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         478872                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        12820111                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        869000                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     65409514                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       143428                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      12547043                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      7759956                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      1475982                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         118463                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        737048                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        76041                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       113119                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       300223                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       413342                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      60987555                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      12288605                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       369195                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop               1015495                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             19837846                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          8743262                       # Number of branches executed
system.switch_cpus.iew.exec_stores            7549241                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.565435                       # Inst execution rate
system.switch_cpus.iew.wb_sent               60394175                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              60183079                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          30754658                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          43510805                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.557976                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.706828                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts      8583092                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       939929                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       385201                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     81643030                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.692470                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.844834                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     64723431     79.28%     79.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      7060763      8.65%     87.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2400907      2.94%     90.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1528537      1.87%     92.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1095870      1.34%     94.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       548872      0.67%     94.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       443637      0.54%     95.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       430582      0.53%     95.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3410431      4.18%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     81643030                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     56535372                       # Number of instructions committed
system.switch_cpus.commit.committedOps       56535372                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               17828755                       # Number of memory references committed
system.switch_cpus.commit.loads              10584494                       # Number of loads committed
system.switch_cpus.commit.membars              527044                       # Number of memory barriers committed
system.switch_cpus.commit.branches            8034917                       # Number of branches committed
system.switch_cpus.commit.fp_insts              96027                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          54756522                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       923023                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass       647664      1.15%      1.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     36696973     64.91%     66.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        60953      0.11%     66.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     66.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        33403      0.06%     66.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            1      0.00%     66.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt        17780      0.03%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv         6171      0.01%     66.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     66.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     66.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     66.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     66.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     66.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     66.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     66.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     66.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     66.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     66.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     66.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     66.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     66.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     11111538     19.65%     85.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      7253083     12.83%     98.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess       707805      1.25%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     56535372                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events       3410431                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads            142981558                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           131661802                       # The number of ROB writes
system.switch_cpus.timesIdled                  570100                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                24808895                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles              1407762                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts            55900052                       # Number of Instructions Simulated
system.switch_cpus.committedOps              55900052                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.929507                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.929507                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.518267                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.518267                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         81026095                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        44248233                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             62463                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            62170                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         1319430                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         956647                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            1416256                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1416240                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               294                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              294                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           269923                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq         1923                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              72                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            22                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             94                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           200515                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          200515                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError           17                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1925981                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1578158                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3504139                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     61628352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     59090962                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              120719314                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2033                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1889005                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.001022                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031948                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1887075     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1930      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1889005                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1213607500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            10500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1484280874                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1059719532                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
