

================================================================
== Vitis HLS Report for 'manual_control'
================================================================
* Date:           Wed Oct 19 22:36:42 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        foc-rewrite
* Solution:       foc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       51|       51|  0.510 us|  0.510 us|   51|   51|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.19>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = read i101 @_ssdm_op_Read.axis.volatile.i80P0A.i10P0A.i10P0A.i1P0A, i80 %A_V_data_V, i10 %A_V_keep_V, i10 %A_V_strb_V, i1 %A_V_last_V"   --->   Operation 14 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue i101 %empty"   --->   Operation 15 'extractvalue' 'tmp_data_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%Ia = trunc i80 %tmp_data_V_3" [foc-rewrite/apc/src/FOC/foc.cpp:30]   --->   Operation 16 'trunc' 'Ia' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%Ib = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %tmp_data_V_3, i32 16, i32 31" [foc-rewrite/apc/src/FOC/foc.cpp:31]   --->   Operation 17 'partselect' 'Ib' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%RPM = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %tmp_data_V_3, i32 48, i32 63" [foc-rewrite/apc/src/FOC/foc.cpp:33]   --->   Operation 18 'partselect' 'RPM' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%Angle = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %tmp_data_V_3, i32 64, i32 79" [foc-rewrite/apc/src/FOC/foc.cpp:34]   --->   Operation 19 'partselect' 'Angle' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i16 %Angle" [foc-rewrite/apc/src/FOC/foc.cpp:40]   --->   Operation 20 'sext' 'sext_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [4/4] (5.19ns)   --->   "%conv = sitofp i32 %sext_ln40" [foc-rewrite/apc/src/FOC/foc.cpp:40]   --->   Operation 21 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%control_addr = getelementptr i32 %control, i64 0, i64 1" [foc-rewrite/apc/src/FOC/foc.cpp:40]   --->   Operation 22 'getelementptr' 'control_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.67ns)   --->   "%control_load = load i3 %control_addr" [foc-rewrite/apc/src/FOC/foc.cpp:40]   --->   Operation 23 'load' 'control_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i16 %Ia" [foc-rewrite/apc/src/FOC/foc.cpp:48]   --->   Operation 24 'sext' 'sext_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [4/4] (5.19ns)   --->   "%conv7 = sitofp i32 %sext_ln48" [foc-rewrite/apc/src/FOC/foc.cpp:48]   --->   Operation 25 'sitofp' 'conv7' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.19>
ST_2 : Operation 26 [3/4] (5.19ns)   --->   "%conv = sitofp i32 %sext_ln40" [foc-rewrite/apc/src/FOC/foc.cpp:40]   --->   Operation 26 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 27 [1/2] (0.67ns)   --->   "%control_load = load i3 %control_addr" [foc-rewrite/apc/src/FOC/foc.cpp:40]   --->   Operation 27 'load' 'control_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 28 [3/4] (5.19ns)   --->   "%conv7 = sitofp i32 %sext_ln48" [foc-rewrite/apc/src/FOC/foc.cpp:48]   --->   Operation 28 'sitofp' 'conv7' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i16 %Ib" [foc-rewrite/apc/src/FOC/foc.cpp:49]   --->   Operation 29 'sext' 'sext_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [4/4] (5.19ns)   --->   "%conv8 = sitofp i32 %sext_ln49" [foc-rewrite/apc/src/FOC/foc.cpp:49]   --->   Operation 30 'sitofp' 'conv8' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%control_addr_2 = getelementptr i32 %control, i64 0, i64 2" [foc-rewrite/apc/src/FOC/foc.cpp:55]   --->   Operation 31 'getelementptr' 'control_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (0.67ns)   --->   "%control_load_2 = load i3 %control_addr_2" [foc-rewrite/apc/src/FOC/foc.cpp:55]   --->   Operation 32 'load' 'control_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 3 <SV = 2> <Delay = 5.19>
ST_3 : Operation 33 [2/4] (5.19ns)   --->   "%conv = sitofp i32 %sext_ln40" [foc-rewrite/apc/src/FOC/foc.cpp:40]   --->   Operation 33 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 34 [2/4] (5.19ns)   --->   "%conv7 = sitofp i32 %sext_ln48" [foc-rewrite/apc/src/FOC/foc.cpp:48]   --->   Operation 34 'sitofp' 'conv7' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 35 [3/4] (5.19ns)   --->   "%conv8 = sitofp i32 %sext_ln49" [foc-rewrite/apc/src/FOC/foc.cpp:49]   --->   Operation 35 'sitofp' 'conv8' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 36 [1/2] (0.67ns)   --->   "%control_load_2 = load i3 %control_addr_2" [foc-rewrite/apc/src/FOC/foc.cpp:55]   --->   Operation 36 'load' 'control_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%control_addr_3 = getelementptr i32 %control, i64 0, i64 3" [foc-rewrite/apc/src/FOC/foc.cpp:56]   --->   Operation 37 'getelementptr' 'control_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (0.67ns)   --->   "%control_load_3 = load i3 %control_addr_3" [foc-rewrite/apc/src/FOC/foc.cpp:56]   --->   Operation 38 'load' 'control_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 4 <SV = 3> <Delay = 5.87>
ST_4 : Operation 39 [1/4] (5.19ns)   --->   "%conv = sitofp i32 %sext_ln40" [foc-rewrite/apc/src/FOC/foc.cpp:40]   --->   Operation 39 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 40 [1/4] (5.19ns)   --->   "%conv7 = sitofp i32 %sext_ln48" [foc-rewrite/apc/src/FOC/foc.cpp:48]   --->   Operation 40 'sitofp' 'conv7' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%bitcast_ln48 = bitcast i32 %conv7" [foc-rewrite/apc/src/FOC/foc.cpp:48]   --->   Operation 41 'bitcast' 'bitcast_ln48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%logger_addr = getelementptr i32 %logger, i64 0, i64 1" [foc-rewrite/apc/src/FOC/foc.cpp:48]   --->   Operation 42 'getelementptr' 'logger_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.67ns)   --->   "%store_ln48 = store i32 %bitcast_ln48, i5 %logger_addr" [foc-rewrite/apc/src/FOC/foc.cpp:48]   --->   Operation 43 'store' 'store_ln48' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>
ST_4 : Operation 44 [2/4] (5.19ns)   --->   "%conv8 = sitofp i32 %sext_ln49" [foc-rewrite/apc/src/FOC/foc.cpp:49]   --->   Operation 44 'sitofp' 'conv8' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 45 [1/2] (0.67ns)   --->   "%control_load_3 = load i3 %control_addr_3" [foc-rewrite/apc/src/FOC/foc.cpp:56]   --->   Operation 45 'load' 'control_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%control_addr_4 = getelementptr i32 %control, i64 0, i64 4" [foc-rewrite/apc/src/FOC/foc.cpp:57]   --->   Operation 46 'getelementptr' 'control_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [2/2] (0.67ns)   --->   "%p_Val2_15 = load i3 %control_addr_4" [foc-rewrite/apc/src/FOC/foc.cpp:57]   --->   Operation 47 'load' 'p_Val2_15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln40 = bitcast i32 %control_load" [foc-rewrite/apc/src/FOC/foc.cpp:40]   --->   Operation 48 'bitcast' 'bitcast_ln40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [4/4] (6.43ns)   --->   "%dc = fsub i32 %conv, i32 %bitcast_ln40" [foc-rewrite/apc/src/FOC/foc.cpp:40]   --->   Operation 49 'fsub' 'dc' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/4] (5.19ns)   --->   "%conv8 = sitofp i32 %sext_ln49" [foc-rewrite/apc/src/FOC/foc.cpp:49]   --->   Operation 50 'sitofp' 'conv8' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast i32 %conv8" [foc-rewrite/apc/src/FOC/foc.cpp:49]   --->   Operation 51 'bitcast' 'bitcast_ln49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%logger_addr_17 = getelementptr i32 %logger, i64 0, i64 2" [foc-rewrite/apc/src/FOC/foc.cpp:49]   --->   Operation 52 'getelementptr' 'logger_addr_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.67ns)   --->   "%store_ln49 = store i32 %bitcast_ln49, i5 %logger_addr_17" [foc-rewrite/apc/src/FOC/foc.cpp:49]   --->   Operation 53 'store' 'store_ln49' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>
ST_5 : Operation 54 [1/2] (0.67ns)   --->   "%p_Val2_15 = load i3 %control_addr_4" [foc-rewrite/apc/src/FOC/foc.cpp:57]   --->   Operation 54 'load' 'p_Val2_15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_15, i32 31"   --->   Operation 55 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_Val2_15, i32 23, i32 30"   --->   Operation 56 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_40 = trunc i32 %p_Val2_15"   --->   Operation 57 'trunc' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%mantissa_4 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_40, i1 0"   --->   Operation 58 'bitconcatenate' 'mantissa_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln15_4 = zext i25 %mantissa_4" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 59 'zext' 'zext_ln15_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln344_4 = zext i8 %tmp_39" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344]   --->   Operation 60 'zext' 'zext_ln344_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.76ns)   --->   "%add_ln344_4 = add i9 %zext_ln344_4, i9 385" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344]   --->   Operation 61 'add' 'add_ln344_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%isNeg_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln344_4, i32 8"   --->   Operation 62 'bitselect' 'isNeg_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.76ns)   --->   "%sub_ln1364_1 = sub i8 127, i8 %tmp_39"   --->   Operation 63 'sub' 'sub_ln1364_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1364_4 = sext i8 %sub_ln1364_1"   --->   Operation 64 'sext' 'sext_ln1364_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.39ns)   --->   "%ush_4 = select i1 %isNeg_4, i9 %sext_ln1364_4, i9 %add_ln344_4"   --->   Operation 65 'select' 'ush_4' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln1340_4 = sext i9 %ush_4"   --->   Operation 66 'sext' 'sext_ln1340_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1340_4 = zext i32 %sext_ln1340_4"   --->   Operation 67 'zext' 'zext_ln1340_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node val_4)   --->   "%r_V_9 = lshr i63 %zext_ln15_4, i63 %zext_ln1340_4"   --->   Operation 68 'lshr' 'r_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node val_4)   --->   "%r_V_10 = shl i63 %zext_ln15_4, i63 %zext_ln1340_4"   --->   Operation 69 'shl' 'r_V_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node val_4)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V_9, i32 24"   --->   Operation 70 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node val_4)   --->   "%zext_ln671_4 = zext i1 %tmp_36"   --->   Operation 71 'zext' 'zext_ln671_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node val_4)   --->   "%tmp_18 = partselect i10 @_ssdm_op_PartSelect.i10.i63.i32.i32, i63 %r_V_10, i32 24, i32 33"   --->   Operation 72 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.38ns) (out node of the LUT)   --->   "%val_4 = select i1 %isNeg_4, i10 %zext_ln671_4, i10 %tmp_18"   --->   Operation 73 'select' 'val_4' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.78ns)   --->   "%result_V_21 = sub i10 0, i10 %val_4"   --->   Operation 74 'sub' 'result_V_21' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.40ns)   --->   "%result_V_22 = select i1 %p_Result_6, i10 %result_V_21, i10 %val_4" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 75 'select' 'result_V_22' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 76 [3/4] (6.43ns)   --->   "%dc = fsub i32 %conv, i32 %bitcast_ln40" [foc-rewrite/apc/src/FOC/foc.cpp:40]   --->   Operation 76 'fsub' 'dc' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i16 %RPM" [foc-rewrite/apc/src/FOC/foc.cpp:50]   --->   Operation 77 'sext' 'sext_ln50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [4/4] (5.19ns)   --->   "%conv9 = sitofp i32 %sext_ln50" [foc-rewrite/apc/src/FOC/foc.cpp:50]   --->   Operation 78 'sitofp' 'conv9' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%Vd = bitcast i32 %control_load_2" [foc-rewrite/apc/src/FOC/foc.cpp:55]   --->   Operation 79 'bitcast' 'Vd' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%Vq = bitcast i32 %control_load_3" [foc-rewrite/apc/src/FOC/foc.cpp:56]   --->   Operation 80 'bitcast' 'Vq' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [2/2] (7.01ns)   --->   "%call_ret = call i64 @park_inverse<float>, i32 %Vd, i32 %Vq, i10 %result_V_22, i32 %sine_i, i32 %cosine_i" [foc-rewrite/apc/src/FOC/foc.cpp:62]   --->   Operation 81 'call' 'call_ret' <Predicate = true> <Delay = 7.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 82 [2/4] (6.43ns)   --->   "%dc = fsub i32 %conv, i32 %bitcast_ln40" [foc-rewrite/apc/src/FOC/foc.cpp:40]   --->   Operation 82 'fsub' 'dc' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [3/4] (5.19ns)   --->   "%conv9 = sitofp i32 %sext_ln50" [foc-rewrite/apc/src/FOC/foc.cpp:50]   --->   Operation 83 'sitofp' 'conv9' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 84 [1/2] (5.64ns)   --->   "%call_ret = call i64 @park_inverse<float>, i32 %Vd, i32 %Vq, i10 %result_V_22, i32 %sine_i, i32 %cosine_i" [foc-rewrite/apc/src/FOC/foc.cpp:62]   --->   Operation 84 'call' 'call_ret' <Predicate = true> <Delay = 5.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%Valpha = extractvalue i64 %call_ret" [foc-rewrite/apc/src/FOC/foc.cpp:62]   --->   Operation 85 'extractvalue' 'Valpha' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%Vbeta = extractvalue i64 %call_ret" [foc-rewrite/apc/src/FOC/foc.cpp:62]   --->   Operation 86 'extractvalue' 'Vbeta' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln63 = bitcast i32 %Valpha" [foc-rewrite/apc/src/FOC/foc.cpp:63]   --->   Operation 87 'bitcast' 'bitcast_ln63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%logger_addr_20 = getelementptr i32 %logger, i64 0, i64 9" [foc-rewrite/apc/src/FOC/foc.cpp:63]   --->   Operation 88 'getelementptr' 'logger_addr_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.67ns)   --->   "%store_ln63 = store i32 %bitcast_ln63, i5 %logger_addr_20" [foc-rewrite/apc/src/FOC/foc.cpp:63]   --->   Operation 89 'store' 'store_ln63' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 90 [1/4] (6.43ns)   --->   "%dc = fsub i32 %conv, i32 %bitcast_ln40" [foc-rewrite/apc/src/FOC/foc.cpp:40]   --->   Operation 90 'fsub' 'dc' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [2/4] (5.19ns)   --->   "%conv9 = sitofp i32 %sext_ln50" [foc-rewrite/apc/src/FOC/foc.cpp:50]   --->   Operation 91 'sitofp' 'conv9' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%bitcast_ln64 = bitcast i32 %Vbeta" [foc-rewrite/apc/src/FOC/foc.cpp:64]   --->   Operation 92 'bitcast' 'bitcast_ln64' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%logger_addr_21 = getelementptr i32 %logger, i64 0, i64 10" [foc-rewrite/apc/src/FOC/foc.cpp:64]   --->   Operation 93 'getelementptr' 'logger_addr_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.67ns)   --->   "%store_ln64 = store i32 %bitcast_ln64, i5 %logger_addr_21" [foc-rewrite/apc/src/FOC/foc.cpp:64]   --->   Operation 94 'store' 'store_ln64' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>
ST_8 : Operation 95 [2/2] (7.01ns)   --->   "%call_ret8 = call i96 @clarke_inverse<float>, i32 %Valpha, i32 %Vbeta" [foc-rewrite/apc/src/FOC/foc.cpp:69]   --->   Operation 95 'call' 'call_ret8' <Predicate = true> <Delay = 7.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 5.87>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:315]   --->   Operation 96 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 97 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 98 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_38 = trunc i32 %data_V"   --->   Operation 99 'trunc' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_38, i1 0"   --->   Operation 100 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 101 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln344 = zext i8 %tmp_37" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344]   --->   Operation 102 'zext' 'zext_ln344' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.76ns)   --->   "%add_ln344 = add i9 %zext_ln344, i9 385" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344]   --->   Operation 103 'add' 'add_ln344' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln344, i32 8"   --->   Operation 104 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.76ns)   --->   "%sub_ln1364 = sub i8 127, i8 %tmp_37"   --->   Operation 105 'sub' 'sub_ln1364' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln1364 = sext i8 %sub_ln1364"   --->   Operation 106 'sext' 'sext_ln1364' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.39ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1364, i9 %add_ln344"   --->   Operation 107 'select' 'ush' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1340 = sext i9 %ush"   --->   Operation 108 'sext' 'sext_ln1340' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1340 = zext i32 %sext_ln1340"   --->   Operation 109 'zext' 'zext_ln1340' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i63 %zext_ln15, i63 %zext_ln1340"   --->   Operation 110 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_8 = shl i63 %zext_ln15, i63 %zext_ln1340"   --->   Operation 111 'shl' 'r_V_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V, i32 24"   --->   Operation 112 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln671 = zext i1 %tmp"   --->   Operation 113 'zext' 'zext_ln671' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_8, i32 24, i32 39"   --->   Operation 114 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (1.38ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i16 %zext_ln671, i16 %tmp_16"   --->   Operation 115 'select' 'val' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.85ns)   --->   "%result_V_18 = sub i16 0, i16 %val"   --->   Operation 116 'sub' 'result_V_18' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.35ns)   --->   "%result_V = select i1 %p_Result_s, i16 %result_V_18, i16 %val" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 117 'select' 'result_V' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %result_V, i32 15" [foc-rewrite/apc/src/FOC/foc.cpp:42]   --->   Operation 118 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.85ns)   --->   "%add_ln42 = add i16 %result_V, i16 1000" [foc-rewrite/apc/src/FOC/foc.cpp:42]   --->   Operation 119 'add' 'add_ln42' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.35ns)   --->   "%Theta_4 = select i1 %tmp_30, i16 %add_ln42, i16 %result_V" [foc-rewrite/apc/src/FOC/foc.cpp:42]   --->   Operation 120 'select' 'Theta_4' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 121 [1/4] (5.19ns)   --->   "%conv9 = sitofp i32 %sext_ln50" [foc-rewrite/apc/src/FOC/foc.cpp:50]   --->   Operation 121 'sitofp' 'conv9' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%bitcast_ln50 = bitcast i32 %conv9" [foc-rewrite/apc/src/FOC/foc.cpp:50]   --->   Operation 122 'bitcast' 'bitcast_ln50' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%logger_addr_18 = getelementptr i32 %logger, i64 0, i64 0" [foc-rewrite/apc/src/FOC/foc.cpp:50]   --->   Operation 123 'getelementptr' 'logger_addr_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.67ns)   --->   "%store_ln50 = store i32 %bitcast_ln50, i5 %logger_addr_18" [foc-rewrite/apc/src/FOC/foc.cpp:50]   --->   Operation 124 'store' 'store_ln50' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>
ST_9 : Operation 125 [1/2] (5.64ns)   --->   "%call_ret8 = call i96 @clarke_inverse<float>, i32 %Valpha, i32 %Vbeta" [foc-rewrite/apc/src/FOC/foc.cpp:69]   --->   Operation 125 'call' 'call_ret8' <Predicate = true> <Delay = 5.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%Va = extractvalue i96 %call_ret8" [foc-rewrite/apc/src/FOC/foc.cpp:69]   --->   Operation 126 'extractvalue' 'Va' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%Vb = extractvalue i96 %call_ret8" [foc-rewrite/apc/src/FOC/foc.cpp:69]   --->   Operation 127 'extractvalue' 'Vb' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%Vc = extractvalue i96 %call_ret8" [foc-rewrite/apc/src/FOC/foc.cpp:69]   --->   Operation 128 'extractvalue' 'Vc' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.65>
ST_10 : Operation 129 [1/1] (1.10ns)   --->   "%icmp_ln43 = icmp_sgt  i16 %Theta_4, i16 999" [foc-rewrite/apc/src/FOC/foc.cpp:43]   --->   Operation 129 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.85ns)   --->   "%add_ln43 = add i16 %Theta_4, i16 64536" [foc-rewrite/apc/src/FOC/foc.cpp:43]   --->   Operation 130 'add' 'add_ln43' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.35ns)   --->   "%Theta = select i1 %icmp_ln43, i16 %add_ln43, i16 %Theta_4" [foc-rewrite/apc/src/FOC/foc.cpp:43]   --->   Operation 131 'select' 'Theta' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln51 = sext i16 %Theta" [foc-rewrite/apc/src/FOC/foc.cpp:51]   --->   Operation 132 'sext' 'sext_ln51' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [4/4] (5.19ns)   --->   "%conv1 = sitofp i32 %sext_ln51" [foc-rewrite/apc/src/FOC/foc.cpp:51]   --->   Operation 133 'sitofp' 'conv1' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%bitcast_ln70 = bitcast i32 %Va" [foc-rewrite/apc/src/FOC/foc.cpp:70]   --->   Operation 134 'bitcast' 'bitcast_ln70' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%logger_addr_22 = getelementptr i32 %logger, i64 0, i64 11" [foc-rewrite/apc/src/FOC/foc.cpp:70]   --->   Operation 135 'getelementptr' 'logger_addr_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.67ns)   --->   "%store_ln70 = store i32 %bitcast_ln70, i5 %logger_addr_22" [foc-rewrite/apc/src/FOC/foc.cpp:70]   --->   Operation 136 'store' 'store_ln70' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>
ST_10 : Operation 137 [2/2] (2.78ns)   --->   "%call_ret7 = call i48 @SVPWM<float>, i32 %Va, i32 %Vb, i32 %Vc" [foc-rewrite/apc/src/FOC/foc.cpp:77]   --->   Operation 137 'call' 'call_ret7' <Predicate = true> <Delay = 2.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 5.19>
ST_11 : Operation 138 [3/4] (5.19ns)   --->   "%conv1 = sitofp i32 %sext_ln51" [foc-rewrite/apc/src/FOC/foc.cpp:51]   --->   Operation 138 'sitofp' 'conv1' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%bitcast_ln71 = bitcast i32 %Vb" [foc-rewrite/apc/src/FOC/foc.cpp:71]   --->   Operation 139 'bitcast' 'bitcast_ln71' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%logger_addr_23 = getelementptr i32 %logger, i64 0, i64 12" [foc-rewrite/apc/src/FOC/foc.cpp:71]   --->   Operation 140 'getelementptr' 'logger_addr_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.67ns)   --->   "%store_ln71 = store i32 %bitcast_ln71, i5 %logger_addr_23" [foc-rewrite/apc/src/FOC/foc.cpp:71]   --->   Operation 141 'store' 'store_ln71' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>
ST_11 : Operation 142 [1/2] (3.76ns)   --->   "%call_ret7 = call i48 @SVPWM<float>, i32 %Va, i32 %Vb, i32 %Vc" [foc-rewrite/apc/src/FOC/foc.cpp:77]   --->   Operation 142 'call' 'call_ret7' <Predicate = true> <Delay = 3.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%pwm_a = extractvalue i48 %call_ret7" [foc-rewrite/apc/src/FOC/foc.cpp:77]   --->   Operation 143 'extractvalue' 'pwm_a' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%pwm_b = extractvalue i48 %call_ret7" [foc-rewrite/apc/src/FOC/foc.cpp:77]   --->   Operation 144 'extractvalue' 'pwm_b' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%pwm_c = extractvalue i48 %call_ret7" [foc-rewrite/apc/src/FOC/foc.cpp:77]   --->   Operation 145 'extractvalue' 'pwm_c' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%pwmStreamObj_data_V = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i16.i16, i16 %pwm_c, i16 %pwm_b, i16 %pwm_a" [foc-rewrite/apc/src/FOC/foc.cpp:82]   --->   Operation 146 'bitconcatenate' 'pwmStreamObj_data_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i48 %pwmStreamObj_data_V" [foc-rewrite/apc/src/FOC/foc.cpp:82]   --->   Operation 147 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %B_V_data_V, i8 %B_V_keep_V, i8 %B_V_strb_V, i1 %B_V_last_V, i64 %zext_ln82, i8 0, i8 0, i1 0"   --->   Operation 148 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 12 <SV = 11> <Delay = 5.19>
ST_12 : Operation 149 [2/4] (5.19ns)   --->   "%conv1 = sitofp i32 %sext_ln51" [foc-rewrite/apc/src/FOC/foc.cpp:51]   --->   Operation 149 'sitofp' 'conv1' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%bitcast_ln72 = bitcast i32 %Vc" [foc-rewrite/apc/src/FOC/foc.cpp:72]   --->   Operation 150 'bitcast' 'bitcast_ln72' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%logger_addr_24 = getelementptr i32 %logger, i64 0, i64 13" [foc-rewrite/apc/src/FOC/foc.cpp:72]   --->   Operation 151 'getelementptr' 'logger_addr_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.67ns)   --->   "%store_ln72 = store i32 %bitcast_ln72, i5 %logger_addr_24" [foc-rewrite/apc/src/FOC/foc.cpp:72]   --->   Operation 152 'store' 'store_ln72' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>

State 13 <SV = 12> <Delay = 5.87>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %logger, i64 666, i64 207, i64 1"   --->   Operation 153 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %control, i64 666, i64 207, i64 1"   --->   Operation 154 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %logger, void @empty_3, i32 0, i32 0, void @empty_6, i32 1, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %control, void @empty_3, i32 0, i32 0, void @empty_6, i32 1, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %B_V_last_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_V_strb_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_V_keep_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B_V_data_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %A_V_last_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %A_V_strb_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %A_V_keep_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i80 %A_V_data_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 165 [1/4] (5.19ns)   --->   "%conv1 = sitofp i32 %sext_ln51" [foc-rewrite/apc/src/FOC/foc.cpp:51]   --->   Operation 165 'sitofp' 'conv1' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%bitcast_ln51 = bitcast i32 %conv1" [foc-rewrite/apc/src/FOC/foc.cpp:51]   --->   Operation 166 'bitcast' 'bitcast_ln51' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "%logger_addr_19 = getelementptr i32 %logger, i64 0, i64 14" [foc-rewrite/apc/src/FOC/foc.cpp:51]   --->   Operation 167 'getelementptr' 'logger_addr_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (0.67ns)   --->   "%store_ln51 = store i32 %bitcast_ln51, i5 %logger_addr_19" [foc-rewrite/apc/src/FOC/foc.cpp:51]   --->   Operation 168 'store' 'store_ln51' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%ret_ln85 = ret" [foc-rewrite/apc/src/FOC/foc.cpp:85]   --->   Operation 169 'ret' 'ret_ln85' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.2ns
The critical path consists of the following:
	axis read operation ('empty') on port 'A_V_data_V' [25]  (0 ns)
	'sitofp' operation ('conv', foc-rewrite/apc/src/FOC/foc.cpp:40) [32]  (5.2 ns)

 <State 2>: 5.2ns
The critical path consists of the following:
	'sitofp' operation ('conv', foc-rewrite/apc/src/FOC/foc.cpp:40) [32]  (5.2 ns)

 <State 3>: 5.2ns
The critical path consists of the following:
	'sitofp' operation ('conv', foc-rewrite/apc/src/FOC/foc.cpp:40) [32]  (5.2 ns)

 <State 4>: 5.87ns
The critical path consists of the following:
	'sitofp' operation ('conv7', foc-rewrite/apc/src/FOC/foc.cpp:48) [66]  (5.2 ns)
	'store' operation ('store_ln48', foc-rewrite/apc/src/FOC/foc.cpp:48) of variable 'bitcast_ln48', foc-rewrite/apc/src/FOC/foc.cpp:48 on array 'logger' [69]  (0.677 ns)

 <State 5>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('x', foc-rewrite/apc/src/FOC/foc.cpp:40) [36]  (6.44 ns)

 <State 6>: 7.02ns
The critical path consists of the following:
	'call' operation ('call_ret', foc-rewrite/apc/src/FOC/foc.cpp:62) to 'park_inverse<float>' [114]  (7.02 ns)

 <State 7>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('x', foc-rewrite/apc/src/FOC/foc.cpp:40) [36]  (6.44 ns)

 <State 8>: 7.02ns
The critical path consists of the following:
	'call' operation ('call_ret8', foc-rewrite/apc/src/FOC/foc.cpp:69) to 'clarke_inverse<float>' [123]  (7.02 ns)

 <State 9>: 5.87ns
The critical path consists of the following:
	'sitofp' operation ('conv9', foc-rewrite/apc/src/FOC/foc.cpp:50) [76]  (5.2 ns)
	'store' operation ('store_ln50', foc-rewrite/apc/src/FOC/foc.cpp:50) of variable 'bitcast_ln50', foc-rewrite/apc/src/FOC/foc.cpp:50 on array 'logger' [79]  (0.677 ns)

 <State 10>: 6.66ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln43', foc-rewrite/apc/src/FOC/foc.cpp:43) [62]  (1.1 ns)
	'select' operation ('Theta', foc-rewrite/apc/src/FOC/foc.cpp:43) [64]  (0.357 ns)
	'sitofp' operation ('conv1', foc-rewrite/apc/src/FOC/foc.cpp:51) [81]  (5.2 ns)

 <State 11>: 5.2ns
The critical path consists of the following:
	'sitofp' operation ('conv1', foc-rewrite/apc/src/FOC/foc.cpp:51) [81]  (5.2 ns)

 <State 12>: 5.2ns
The critical path consists of the following:
	'sitofp' operation ('conv1', foc-rewrite/apc/src/FOC/foc.cpp:51) [81]  (5.2 ns)

 <State 13>: 5.87ns
The critical path consists of the following:
	'sitofp' operation ('conv1', foc-rewrite/apc/src/FOC/foc.cpp:51) [81]  (5.2 ns)
	'store' operation ('store_ln51', foc-rewrite/apc/src/FOC/foc.cpp:51) of variable 'bitcast_ln51', foc-rewrite/apc/src/FOC/foc.cpp:51 on array 'logger' [84]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
