#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu May  3 18:21:07 2018
# Process ID: 2356
# Current directory: F:/FPGA_SOC/ZYNQ_CMOS/ZYNQ_CMOS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11300 F:\FPGA_SOC\ZYNQ_CMOS\ZYNQ_CMOS\ZYNQ_CMOS.xpr
# Log file: F:/FPGA_SOC/ZYNQ_CMOS/ZYNQ_CMOS/vivado.log
# Journal file: F:/FPGA_SOC/ZYNQ_CMOS/ZYNQ_CMOS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FPGA_SOC/ZYNQ_CMOS/ZYNQ_CMOS/ZYNQ_CMOS.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'F:/FPGA_SOC/ZYNQ_CMOS/ZYNQ_CMOS/ZYNQ_CMOS.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/FPGA_SOC/ZYNQ_CMOS/ZYNQ_CMOS/def_ipcore/HDMI_CTRL'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/FPGA_SOC/ZYNQ_CMOS/ip_repo/AXI_FULL_RD_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'ZYNQ_CMOS.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
ZYNQ_CMOS_AXI_FULL_RD_0_0

open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 869.930 ; gain = 108.289
update_compile_order -fileset sources_1
open_bd_design {F:/FPGA_SOC/ZYNQ_CMOS/ZYNQ_CMOS/ZYNQ_CMOS.srcs/sources_1/bd/ZYNQ_CMOS/ZYNQ_CMOS.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:user:AXI_FULL_RD:1.0 - AXI_FULL_RD_0
Successfully read diagram <ZYNQ_CMOS> from BD file <F:/FPGA_SOC/ZYNQ_CMOS/ZYNQ_CMOS/ZYNQ_CMOS.srcs/sources_1/bd/ZYNQ_CMOS/ZYNQ_CMOS.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 960.598 ; gain = 74.133
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:hdmi_ctrl:1.0 hdmi_ctrl_0
endgroup
set_property location {0.5 -479 -526} [get_bd_cells hdmi_ctrl_0]
set_property location {1.5 -316 -484} [get_bd_cells hdmi_ctrl_0]
exit
INFO: [Common 17-206] Exiting Vivado at Thu May  3 21:14:40 2018...
