<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1712" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1712{left:725px;bottom:68px;letter-spacing:0.11px;}
#t2_1712{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1712{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1712{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1712{left:69px;bottom:1083px;letter-spacing:0.17px;word-spacing:0.01px;}
#t6_1712{left:359px;bottom:839px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_1712{left:69px;bottom:750px;letter-spacing:0.13px;}
#t8_1712{left:69px;bottom:727px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_1712{left:69px;bottom:710px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#ta_1712{left:69px;bottom:694px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_1712{left:69px;bottom:671px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tc_1712{left:425px;bottom:671px;letter-spacing:-0.15px;}
#td_1712{left:451px;bottom:671px;letter-spacing:-0.12px;}
#te_1712{left:69px;bottom:648px;letter-spacing:-0.15px;word-spacing:-1.13px;}
#tf_1712{left:69px;bottom:631px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_1712{left:69px;bottom:608px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#th_1712{left:69px;bottom:591px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_1712{left:69px;bottom:568px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tj_1712{left:69px;bottom:528px;letter-spacing:0.13px;}
#tk_1712{left:69px;bottom:504px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tl_1712{left:69px;bottom:486px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tm_1712{left:90px;bottom:467px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tn_1712{left:90px;bottom:449px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#to_1712{left:69px;bottom:431px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tp_1712{left:90px;bottom:412px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tq_1712{left:90px;bottom:394px;letter-spacing:-0.11px;}
#tr_1712{left:69px;bottom:376px;letter-spacing:-0.12px;}
#ts_1712{left:69px;bottom:357px;letter-spacing:-0.11px;}
#tt_1712{left:69px;bottom:321px;letter-spacing:-0.14px;word-spacing:0.03px;}
#tu_1712{left:69px;bottom:302px;letter-spacing:-0.12px;}
#tv_1712{left:90px;bottom:284px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tw_1712{left:69px;bottom:266px;letter-spacing:-0.12px;}
#tx_1712{left:90px;bottom:247px;letter-spacing:-0.11px;}
#ty_1712{left:69px;bottom:229px;letter-spacing:-0.12px;}
#tz_1712{left:69px;bottom:211px;letter-spacing:-0.11px;}
#t10_1712{left:74px;bottom:1065px;letter-spacing:-0.14px;}
#t11_1712{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#t12_1712{left:392px;bottom:1065px;letter-spacing:-0.11px;}
#t13_1712{left:392px;bottom:1050px;letter-spacing:-0.09px;}
#t14_1712{left:429px;bottom:1065px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#t15_1712{left:429px;bottom:1050px;letter-spacing:-0.13px;}
#t16_1712{left:429px;bottom:1034px;letter-spacing:-0.15px;}
#t17_1712{left:503px;bottom:1065px;letter-spacing:-0.12px;}
#t18_1712{left:503px;bottom:1050px;letter-spacing:-0.12px;}
#t19_1712{left:503px;bottom:1034px;letter-spacing:-0.12px;}
#t1a_1712{left:574px;bottom:1065px;letter-spacing:-0.12px;}
#t1b_1712{left:74px;bottom:1011px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1c_1712{left:74px;bottom:995px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1d_1712{left:392px;bottom:1011px;letter-spacing:-0.16px;}
#t1e_1712{left:429px;bottom:1011px;letter-spacing:-0.12px;}
#t1f_1712{left:503px;bottom:1011px;letter-spacing:-0.15px;}
#t1g_1712{left:574px;bottom:1011px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1h_1712{left:574px;bottom:995px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t1i_1712{left:574px;bottom:978px;letter-spacing:-0.09px;}
#t1j_1712{left:74px;bottom:955px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1k_1712{left:74px;bottom:938px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1l_1712{left:392px;bottom:955px;letter-spacing:-0.12px;}
#t1m_1712{left:429px;bottom:955px;letter-spacing:-0.13px;}
#t1n_1712{left:503px;bottom:955px;letter-spacing:-0.2px;}
#t1o_1712{left:574px;bottom:955px;letter-spacing:-0.12px;}
#t1p_1712{left:574px;bottom:938px;letter-spacing:-0.12px;}
#t1q_1712{left:74px;bottom:915px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1r_1712{left:74px;bottom:898px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1s_1712{left:392px;bottom:915px;letter-spacing:-0.12px;}
#t1t_1712{left:429px;bottom:915px;letter-spacing:-0.13px;}
#t1u_1712{left:503px;bottom:915px;letter-spacing:-0.2px;}
#t1v_1712{left:574px;bottom:915px;letter-spacing:-0.12px;}
#t1w_1712{left:574px;bottom:898px;letter-spacing:-0.12px;}
#t1x_1712{left:85px;bottom:817px;letter-spacing:-0.16px;}
#t1y_1712{left:193px;bottom:817px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1z_1712{left:368px;bottom:817px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t20_1712{left:543px;bottom:817px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t21_1712{left:723px;bottom:817px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t22_1712{left:94px;bottom:793px;letter-spacing:-0.12px;}
#t23_1712{left:185px;bottom:793px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t24_1712{left:360px;bottom:793px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t25_1712{left:564px;bottom:793px;letter-spacing:-0.13px;}
#t26_1712{left:744px;bottom:793px;letter-spacing:-0.17px;}

.s1_1712{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1712{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1712{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1712{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1712{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_1712{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s7_1712{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_1712{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1712" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1712Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1712" style="-webkit-user-select: none;"><object width="935" height="1210" data="1712/1712.svg" type="image/svg+xml" id="pdf1712" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1712" class="t s1_1712">PTEST—Logical Compare </span>
<span id="t2_1712" class="t s2_1712">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1712" class="t s1_1712">4-492 </span><span id="t4_1712" class="t s1_1712">Vol. 2B </span>
<span id="t5_1712" class="t s3_1712">PTEST—Logical Compare </span>
<span id="t6_1712" class="t s4_1712">Instruction Operand Encoding </span>
<span id="t7_1712" class="t s4_1712">Description </span>
<span id="t8_1712" class="t s5_1712">PTEST and VPTEST set the ZF flag if all bits in the result are 0 of the bitwise AND of the first source operand (first </span>
<span id="t9_1712" class="t s5_1712">operand) and the second source operand (second operand). VPTEST sets the CF flag if all bits in the result are 0 of </span>
<span id="ta_1712" class="t s5_1712">the bitwise AND of the second source operand (second operand) and the logical NOT of the destination operand. </span>
<span id="tb_1712" class="t s5_1712">The first source register is specified by the ModR/M </span><span id="tc_1712" class="t s6_1712">reg </span><span id="td_1712" class="t s5_1712">field. </span>
<span id="te_1712" class="t s5_1712">128-bit versions: The first source register is an XMM register. The second source register can be an XMM register or </span>
<span id="tf_1712" class="t s5_1712">a 128-bit memory location. The destination register is not modified. </span>
<span id="tg_1712" class="t s5_1712">VEX.256 encoded version: The first source register is a YMM register. The second source register can be a YMM </span>
<span id="th_1712" class="t s5_1712">register or a 256-bit memory location. The destination register is not modified. </span>
<span id="ti_1712" class="t s5_1712">Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD. </span>
<span id="tj_1712" class="t s4_1712">Operation </span>
<span id="tk_1712" class="t s7_1712">(V)PTEST (128-bit Version) </span>
<span id="tl_1712" class="t s8_1712">IF (SRC[127:0] BITWISE AND DEST[127:0] = 0) </span>
<span id="tm_1712" class="t s8_1712">THEN ZF := 1; </span>
<span id="tn_1712" class="t s8_1712">ELSE ZF := 0; </span>
<span id="to_1712" class="t s8_1712">IF (SRC[127:0] BITWISE AND NOT DEST[127:0] = 0) </span>
<span id="tp_1712" class="t s8_1712">THEN CF := 1; </span>
<span id="tq_1712" class="t s8_1712">ELSE CF := 0; </span>
<span id="tr_1712" class="t s8_1712">DEST (unmodified) </span>
<span id="ts_1712" class="t s8_1712">AF := OF := PF := SF := 0; </span>
<span id="tt_1712" class="t s7_1712">VPTEST (VEX.256 Encoded Version) </span>
<span id="tu_1712" class="t s8_1712">IF (SRC[255:0] BITWISE AND DEST[255:0] = 0) THEN ZF := 1; </span>
<span id="tv_1712" class="t s8_1712">ELSE ZF := 0; </span>
<span id="tw_1712" class="t s8_1712">IF (SRC[255:0] BITWISE AND NOT DEST[255:0] = 0) THEN CF := 1; </span>
<span id="tx_1712" class="t s8_1712">ELSE CF := 0; </span>
<span id="ty_1712" class="t s8_1712">DEST (unmodified) </span>
<span id="tz_1712" class="t s8_1712">AF := OF := PF := SF := 0; </span>
<span id="t10_1712" class="t s7_1712">Opcode/ </span>
<span id="t11_1712" class="t s7_1712">Instruction </span>
<span id="t12_1712" class="t s7_1712">Op/ </span>
<span id="t13_1712" class="t s7_1712">En </span>
<span id="t14_1712" class="t s7_1712">64/32 bit </span>
<span id="t15_1712" class="t s7_1712">Mode </span>
<span id="t16_1712" class="t s7_1712">Support </span>
<span id="t17_1712" class="t s7_1712">CPUID </span>
<span id="t18_1712" class="t s7_1712">Feature </span>
<span id="t19_1712" class="t s7_1712">Flag </span>
<span id="t1a_1712" class="t s7_1712">Description </span>
<span id="t1b_1712" class="t s8_1712">66 0F 38 17 /r </span>
<span id="t1c_1712" class="t s8_1712">PTEST xmm1, xmm2/m128 </span>
<span id="t1d_1712" class="t s8_1712">RM </span><span id="t1e_1712" class="t s8_1712">V/V </span><span id="t1f_1712" class="t s8_1712">SSE4_1 </span><span id="t1g_1712" class="t s8_1712">Set ZF if xmm2/m128 AND xmm1 result is all </span>
<span id="t1h_1712" class="t s8_1712">0s. Set CF if xmm2/m128 AND NOT xmm1 </span>
<span id="t1i_1712" class="t s8_1712">result is all 0s. </span>
<span id="t1j_1712" class="t s8_1712">VEX.128.66.0F38.WIG 17 /r </span>
<span id="t1k_1712" class="t s8_1712">VPTEST xmm1, xmm2/m128 </span>
<span id="t1l_1712" class="t s8_1712">RM </span><span id="t1m_1712" class="t s8_1712">V/V </span><span id="t1n_1712" class="t s8_1712">AVX </span><span id="t1o_1712" class="t s8_1712">Set ZF and CF depending on bitwise AND and </span>
<span id="t1p_1712" class="t s8_1712">ANDN of sources. </span>
<span id="t1q_1712" class="t s8_1712">VEX.256.66.0F38.WIG 17 /r </span>
<span id="t1r_1712" class="t s8_1712">VPTEST ymm1, ymm2/m256 </span>
<span id="t1s_1712" class="t s8_1712">RM </span><span id="t1t_1712" class="t s8_1712">V/V </span><span id="t1u_1712" class="t s8_1712">AVX </span><span id="t1v_1712" class="t s8_1712">Set ZF and CF depending on bitwise AND and </span>
<span id="t1w_1712" class="t s8_1712">ANDN of sources. </span>
<span id="t1x_1712" class="t s7_1712">Op/En </span><span id="t1y_1712" class="t s7_1712">Operand 1 </span><span id="t1z_1712" class="t s7_1712">Operand 2 </span><span id="t20_1712" class="t s7_1712">Operand 3 </span><span id="t21_1712" class="t s7_1712">Operand 4 </span>
<span id="t22_1712" class="t s8_1712">RM </span><span id="t23_1712" class="t s8_1712">ModRM:reg (r) </span><span id="t24_1712" class="t s8_1712">ModRM:r/m (r) </span><span id="t25_1712" class="t s8_1712">N/A </span><span id="t26_1712" class="t s8_1712">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
