// Seed: 508657035
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output supply1 id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout tri0 id_2;
  output wire id_1;
  assign module_1.id_1 = 0;
  assign id_2 = id_2 == -1;
  assign id_7 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd98
) (
    output wand id_0,
    output wand id_1,
    input supply1 id_2,
    input wire id_3,
    input uwire _id_4,
    input wire id_5,
    output tri1 id_6
);
  logic [-1  ==  id_4 : -1] id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  wire id_9;
endmodule
