<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 165</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:21px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:18px;font-family:Times;color:#0860a8;}
	.ft05{font-size:18px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft010{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page165-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a165.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:782px;white-space:nowrap" class="ft00">Vol. 1&#160;7-1</p>
<p style="position:absolute;top:96px;left:714px;white-space:nowrap" class="ft01">CHAPTER 7</p>
<p style="position:absolute;top:120px;left:608px;white-space:nowrap" class="ft01">PROGRAMMING WITH</p>
<p style="position:absolute;top:144px;left:459px;white-space:nowrap" class="ft01">GENERAL-PURPOSE INSTRUCTIONS</p>
<p style="position:absolute;top:214px;left:68px;white-space:nowrap" class="ft010">General-purpose (GP)&#160;instructions are&#160;a subset&#160;of the IA-32 instructions that represent&#160;the fundamental instruction&#160;<br/>set for the&#160;Intel IA-32 processors.&#160;These&#160;instructions were&#160;introduced&#160;into&#160;the IA-32 architecture with the&#160;first&#160;IA-<br/>32&#160;processors (the Intel 8086 and 8088).&#160;Additional instructions were added to the general-purpose&#160;instruction set&#160;<br/>in&#160;subsequent&#160;families of IA-32&#160;processors&#160;(the Intel 286, Intel386, Intel486, Pentium,&#160;Pentium&#160;Pro,&#160;and&#160;Pentium&#160;<br/>II processors).&#160;<br/>Intel&#160;64&#160;architecture further extends the&#160;capability of&#160;most&#160;general-purpose&#160;instructions&#160;so that they&#160;are able&#160;to&#160;<br/>handle&#160;64-bit data in&#160;64-bit mode. A small&#160;number&#160;of general-purpose instructions (still&#160;supported in&#160;non-64-bit&#160;<br/>modes) are&#160;not supported in&#160;64-bit mode.<br/>General-purpose&#160;instructions&#160;perform basic data movement,&#160;memory addressing,&#160;arithmetic and logical,&#160;program&#160;<br/>flow control,&#160;input/output,&#160;and string&#160;operations on a&#160;set of integer,&#160;pointer,&#160;and BCD&#160;data types.&#160;This&#160;chapter&#160;<br/>provides&#160;an&#160;overview of the&#160;general-purpose&#160;instructions. See&#160;<a href="˛ˇ"><i>Intel¬Æ 64&#160;and IA-32 Architectures&#160;Software&#160;Devel-<br/>oper‚Äôs Manual, Volumes&#160;2A, 2B, 2C&#160;&amp;&#160;2D,</i></a>&#160;for detailed descriptions of&#160;individual instructions.</p>
<p style="position:absolute;top:466px;left:68px;white-space:nowrap" class="ft04">7.1&#160;</p>
<p style="position:absolute;top:466px;left:147px;white-space:nowrap" class="ft04">PROGRAMMING ENVIRONMENT FOR GP INSTRUCTIONS</p>
<p style="position:absolute;top:502px;left:68px;white-space:nowrap" class="ft07">The programming environment for&#160;the general-purpose instructions consists&#160;of&#160;the set of registers&#160;and address&#160;<br/>space.&#160;The&#160;environment includes&#160;the&#160;following items:</p>
<p style="position:absolute;top:541px;left:68px;white-space:nowrap" class="ft05">‚Ä¢</p>
<p style="position:absolute;top:541px;left:93px;white-space:nowrap" class="ft07"><b>General-purpose registers ‚Äî</b>&#160;Eight 32-bit&#160;general-purpose&#160;regi<a href="o_7281d5ea06a5b67a-71.html">sters (see Section 3.4.1,&#160;‚ÄúGeneral-Purpose&#160;<br/>Registers‚Äù) are</a>&#160;used in non-64-bit modes to address&#160;operands in&#160;memory.&#160;These registers&#160;are referenced&#160;by&#160;<br/>the names&#160;EAX,&#160;EBX,&#160;ECX,&#160;EDX,&#160;EBP,&#160;ESI&#160;EDI,&#160;and&#160;ESP.&#160;</p>
<p style="position:absolute;top:596px;left:68px;white-space:nowrap" class="ft05">‚Ä¢</p>
<p style="position:absolute;top:597px;left:93px;white-space:nowrap" class="ft07"><b>Segment registers ‚Äî</b>&#160;The six&#160;16-bit segment registers contain&#160;segment pointers for use in accessing memory&#160;<br/><a href="o_7281d5ea06a5b67a-73.html">(see Section&#160;3.4.2,&#160;‚ÄúSegment Registers‚Äù).</a>&#160;These registers&#160;are&#160;referenced by&#160;the names CS,&#160;DS, SS,&#160;ES, FS,&#160;and&#160;<br/>GS.</p>
<p style="position:absolute;top:652px;left:68px;white-space:nowrap" class="ft05">‚Ä¢</p>
<p style="position:absolute;top:652px;left:93px;white-space:nowrap" class="ft07"><b>EFLAGS&#160;register&#160;‚Äî</b>&#160;This 32-bit&#160;regi<a href="o_7281d5ea06a5b67a-75.html">ster (see Section 3.4.3,&#160;‚ÄúEFLAGS Register‚Äù)</a>&#160;is&#160;used&#160;to&#160;provide&#160;status&#160;and&#160;<br/>control for basic arithmetic, compare,&#160;and system&#160;operations.&#160;</p>
<p style="position:absolute;top:691px;left:68px;white-space:nowrap" class="ft05">‚Ä¢</p>
<p style="position:absolute;top:691px;left:93px;white-space:nowrap" class="ft07"><b>EIP register&#160;‚Äî</b>&#160;This 32-bit register&#160;contains the&#160;current&#160;inst<a href="o_7281d5ea06a5b67a-78.html">ruction pointer (see Section 3.5, ‚ÄúInstruction&#160;<br/>Pointer‚Äù</a>).&#160;</p>
<p style="position:absolute;top:732px;left:68px;white-space:nowrap" class="ft07">General-purpose instructions operate&#160;on&#160;the following data&#160;types. The width&#160;of&#160;valid data types is&#160;dependent&#160;on&#160;<br/>proc<a href="o_7281d5ea06a5b67a-85.html">essor mode (see Chapter 4):</a></p>
<p style="position:absolute;top:770px;left:68px;white-space:nowrap" class="ft05">‚Ä¢</p>
<p style="position:absolute;top:771px;left:93px;white-space:nowrap" class="ft02">Bytes, words, doublewords</p>
<p style="position:absolute;top:793px;left:68px;white-space:nowrap" class="ft05">‚Ä¢</p>
<p style="position:absolute;top:793px;left:93px;white-space:nowrap" class="ft02">Signed&#160;and&#160;unsigned byte, word, doubleword integers</p>
<p style="position:absolute;top:815px;left:68px;white-space:nowrap" class="ft05">‚Ä¢</p>
<p style="position:absolute;top:816px;left:93px;white-space:nowrap" class="ft02">Near and far pointers</p>
<p style="position:absolute;top:838px;left:68px;white-space:nowrap" class="ft05">‚Ä¢</p>
<p style="position:absolute;top:838px;left:93px;white-space:nowrap" class="ft02">Bit fields</p>
<p style="position:absolute;top:860px;left:68px;white-space:nowrap" class="ft05">‚Ä¢</p>
<p style="position:absolute;top:861px;left:93px;white-space:nowrap" class="ft02">BCD integers</p>
<p style="position:absolute;top:916px;left:68px;white-space:nowrap" class="ft04">7.2&#160;</p>
<p style="position:absolute;top:916px;left:147px;white-space:nowrap" class="ft04">PROGRAMMING ENVIRONMENT FOR GP INSTRUCTIONS IN 64-BIT MODE</p>
<p style="position:absolute;top:952px;left:68px;white-space:nowrap" class="ft07">The programming environment for&#160;the general-purpose instructions in&#160;64-bit mode&#160;is similar&#160;to that described&#160;in&#160;<br/><a href="o_7281d5ea06a5b67a-165.html">Section 7.1</a>.</p>
<p style="position:absolute;top:991px;left:68px;white-space:nowrap" class="ft05">‚Ä¢</p>
<p style="position:absolute;top:991px;left:93px;white-space:nowrap" class="ft07"><b>General-purpose registers&#160;‚Äî</b>&#160;In&#160;64-bit mode, sixteen general-purpose registers&#160;available.&#160;These include the&#160;<br/>eight GPRs described<a href="o_7281d5ea06a5b67a-165.html">&#160;in Section 7.1&#160;</a>and&#160;eight new&#160;GPRs&#160;(R8D-R15D). R8D-R15D&#160;are available&#160;by using a&#160;REX&#160;<br/>prefix. All&#160;sixteen&#160;GPRs can be promoted&#160;to 64&#160;bits.&#160;The&#160;64-bit registers&#160;are&#160;referenced&#160;as RAX, RBX, RCX,&#160;RDX,&#160;<br/>RBP,&#160;RSI, RDI, RSP and R8-R15&#160;(see<a href="o_7281d5ea06a5b67a-72.html">&#160;Section 3.4.1.1,&#160;‚ÄúGeneral-Purpose Registers in 64-Bit Mode‚Äù). Promotion&#160;<br/></a>to 64-bit operand&#160;requires&#160;REX&#160;prefix encodings.</p>
</div>
</body>
</html>
