#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5e0283323df0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
P_0x5e02832b1dd0 .param/l "ACCEPT_REQ" 0 3 15, C4<000>;
P_0x5e02832b1e10 .param/l "LOOKUP" 0 3 16, C4<001>;
P_0x5e02832b1e50 .param/l "LRU_BITS" 0 3 11, +C4<00000000000000000000000000000100>;
P_0x5e02832b1e90 .param/l "NUM_ENTRIES" 0 3 8, +C4<00000000000000000000000001000000>;
P_0x5e02832b1ed0 .param/l "NUM_SETS" 0 3 10, +C4<00000000000000000000000000010000>;
P_0x5e02832b1f10 .param/l "NUM_WAYS" 0 3 9, +C4<00000000000000000000000000000100>;
P_0x5e02832b1f50 .param/l "PTW_PENDING" 0 3 18, C4<011>;
P_0x5e02832b1f90 .param/l "PTW_REQ" 0 3 17, C4<010>;
P_0x5e02832b1fd0 .param/l "RESPOND" 0 3 20, C4<101>;
P_0x5e02832b2010 .param/l "SET_INDEX_BITS" 0 3 12, +C4<00000000000000000000000000000100>;
P_0x5e02832b2050 .param/l "UPDATE" 0 3 19, C4<100>;
S_0x5e0283321dc0 .scope module, "test_integrated_memory_ptw" "test_integrated_memory_ptw" 4 7;
 .timescale 0 0;
v0x5e0283346ba0_0 .var/i "active_translations", 31 0;
v0x5e0283346ca0_0 .var "clk", 0 0;
v0x5e0283346db0_0 .var "expected_pte", 31 0;
v0x5e0283346e50 .array "expected_ptes", 7 0, 31 0;
v0x5e0283346f10_0 .var/i "i", 31 0;
v0x5e0283347040_0 .net "mem_addr", 31 0, v0x5e0283344b90_0;  1 drivers
v0x5e0283347150_0 .net "mem_data", 31 0, v0x5e0283342bc0_0;  1 drivers
v0x5e0283347260_0 .net "mem_req_ready", 0 0, v0x5e0283342ca0_0;  1 drivers
v0x5e0283347350_0 .net "mem_req_valid", 0 0, v0x5e0283344e20_0;  1 drivers
v0x5e02833473f0_0 .net "mem_resp_ready", 0 0, v0x5e0283344ef0_0;  1 drivers
v0x5e02833474e0_0 .net "mem_resp_valid", 0 0, v0x5e0283342ee0_0;  1 drivers
v0x5e02833475d0_0 .net "ptw_pte_o", 31 0, v0x5e0283345130_0;  1 drivers
v0x5e0283347690_0 .net "ptw_req_ready_o", 0 0, v0x5e02833451d0_0;  1 drivers
v0x5e0283347730_0 .var "ptw_req_valid_i", 0 0;
v0x5e02833477d0_0 .var "ptw_resp_ready_i", 0 0;
v0x5e0283347870_0 .net "ptw_resp_valid_o", 0 0, v0x5e02833453f0_0;  1 drivers
v0x5e0283347910_0 .var "ptw_vaddr_i", 31 0;
v0x5e02833479b0_0 .var "received_pte", 31 0;
v0x5e0283347a50_0 .var "rst", 0 0;
v0x5e0283347b40_0 .var/i "test_failed", 31 0;
v0x5e0283347be0_0 .var/i "test_passed", 31 0;
v0x5e0283347ca0 .array "test_vaddrs", 7 0, 31 0;
v0x5e0283347d60_0 .var/i "total_cycles", 31 0;
E_0x5e0283292530 .event edge, v0x5e0283342d60_0;
S_0x5e0283322e70 .scope task, "integrated_translate" "integrated_translate" 4 87, 4 87 0, S_0x5e0283321dc0;
 .timescale 0 0;
v0x5e02832bdd00_0 .var "pte_result", 31 0;
v0x5e02832c0760_0 .var "vaddr", 31 0;
E_0x5e0283293160 .event posedge, v0x5e02833427a0_0;
TD_test_integrated_memory_ptw.integrated_translate ;
    %vpi_call/w 4 92 "$display", "  [INTEGRATED] Starting translation for vaddr=0x%08h", v0x5e02832c0760_0 {0 0 0};
    %vpi_call/w 4 93 "$display", "    VPN1=%d, VPN0=%d", &PV<v0x5e02832c0760_0, 22, 10>, &PV<v0x5e02832c0760_0, 12, 10> {0 0 0};
T_0.0 ;
    %load/vec4 v0x5e0283347690_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_0x5e0283293160;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0283347730_0, 0, 1;
    %load/vec4 v0x5e02832c0760_0;
    %store/vec4 v0x5e0283347910_0, 0, 32;
T_0.2 ;
    %wait E_0x5e0283293160;
    %load/vec4 v0x5e0283347690_0;
    %cmpi/ne 0, 0, 1;
    %jmp/1 T_0.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0283347730_0, 0, 1;
    %vpi_call/w 4 108 "$display", "  [INTEGRATED] PTW request sent, waiting for completion..." {0 0 0};
T_0.3 ;
    %load/vec4 v0x5e0283347870_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.4, 6;
    %wait E_0x5e0283293160;
    %load/vec4 v0x5e0283347350_0;
    %load/vec4 v0x5e0283347260_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %vpi_call/w 4 116 "$display", "    [MEM_ACCESS] Reading from addr=0x%08h", v0x5e0283347040_0 {0 0 0};
T_0.5 ;
    %load/vec4 v0x5e02833474e0_0;
    %load/vec4 v0x5e02833473f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %vpi_call/w 4 119 "$display", "    [MEM_ACCESS] Got data=0x%08h", v0x5e0283347150_0 {0 0 0};
T_0.7 ;
    %jmp T_0.3;
T_0.4 ;
    %load/vec4 v0x5e02833475d0_0;
    %store/vec4 v0x5e02832bdd00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e02833477d0_0, 0, 1;
T_0.9 ;
    %wait E_0x5e0283293160;
    %load/vec4 v0x5e0283347870_0;
    %cmpi/ne 0, 0, 1;
    %jmp/1 T_0.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e02833477d0_0, 0, 1;
    %wait E_0x5e0283293160;
    %vpi_call/w 4 136 "$display", "  [INTEGRATED] Translation complete: pte=0x%08h", v0x5e02832bdd00_0 {0 0 0};
    %end;
S_0x5e0283341f20 .scope module, "mem_inst" "memory" 4 38, 5 4 0, S_0x5e0283321dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "mem_req_valid_i";
    .port_info 3 /OUTPUT 1 "mem_req_ready_o";
    .port_info 4 /INPUT 32 "mem_addr_i";
    .port_info 5 /OUTPUT 1 "mem_resp_valid_o";
    .port_info 6 /INPUT 1 "mem_resp_ready_i";
    .port_info 7 /OUTPUT 32 "mem_data_o";
P_0x5e0283342120 .param/l "IDLE" 0 5 24, C4<00>;
P_0x5e0283342160 .param/l "MEM_ADDR_WIDTH" 0 5 21, +C4<00000000000000000000000000001010>;
P_0x5e02833421a0 .param/l "MEM_SIZE" 0 5 20, +C4<00000000000000000000010000000000>;
P_0x5e02833421e0 .param/l "READ_ACCESS" 0 5 25, C4<01>;
P_0x5e0283342220 .param/l "RESPOND" 0 5 26, C4<10>;
v0x5e02832c4fb0_0 .net *"_ivl_3", 29 0, L_0x5e0283357910;  1 drivers
v0x5e02832adfe0_0 .net *"_ivl_4", 31 0, L_0x5e02833579e0;  1 drivers
L_0x75b38f6d0018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e02832ae490_0 .net *"_ivl_7", 1 0, L_0x75b38f6d0018;  1 drivers
L_0x75b38f6d0060 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v0x5e02832aeba0_0 .net/2u *"_ivl_8", 31 0, L_0x75b38f6d0060;  1 drivers
v0x5e02832b0670_0 .net "addr_valid", 0 0, L_0x5e0283367b60;  1 drivers
v0x5e02833427a0_0 .net "clk", 0 0, v0x5e0283346ca0_0;  1 drivers
v0x5e0283342860_0 .var/i "i", 31 0;
v0x5e0283342940 .array "mem", 1023 0, 31 0;
v0x5e0283342a00_0 .net "mem_addr_i", 31 0, v0x5e0283344b90_0;  alias, 1 drivers
v0x5e0283342ae0_0 .var "mem_addr_reg", 31 0;
v0x5e0283342bc0_0 .var "mem_data_o", 31 0;
v0x5e0283342ca0_0 .var "mem_req_ready_o", 0 0;
v0x5e0283342d60_0 .net "mem_req_valid_i", 0 0, v0x5e0283344e20_0;  alias, 1 drivers
v0x5e0283342e20_0 .net "mem_resp_ready_i", 0 0, v0x5e0283344ef0_0;  alias, 1 drivers
v0x5e0283342ee0_0 .var "mem_resp_valid_o", 0 0;
v0x5e0283342fa0_0 .var "next_state", 1 0;
v0x5e0283343080_0 .net "rst", 0 0, v0x5e0283347a50_0;  1 drivers
v0x5e0283343250_0 .var "state", 1 0;
v0x5e0283343330_0 .net "word_index", 9 0, L_0x5e0283357810;  1 drivers
E_0x5e02831e20b0 .event edge, v0x5e0283343250_0, v0x5e0283342d60_0, v0x5e0283342e20_0;
L_0x5e0283357810 .part v0x5e0283342ae0_0, 2, 10;
L_0x5e0283357910 .part v0x5e0283342ae0_0, 2, 30;
L_0x5e02833579e0 .concat [ 30 2 0 0], L_0x5e0283357910, L_0x75b38f6d0018;
L_0x5e0283367b60 .cmp/gt 32, L_0x75b38f6d0060, L_0x5e02833579e0;
S_0x5e0283343510 .scope module, "ptw_inst" "ptw" 4 50, 6 4 0, S_0x5e0283321dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ptw_req_valid_i";
    .port_info 3 /OUTPUT 1 "ptw_req_ready_o";
    .port_info 4 /INPUT 32 "ptw_vaddr_i";
    .port_info 5 /OUTPUT 1 "ptw_resp_valid_o";
    .port_info 6 /INPUT 1 "ptw_resp_ready_i";
    .port_info 7 /OUTPUT 32 "ptw_pte_o";
    .port_info 8 /OUTPUT 1 "mem_req_valid_o";
    .port_info 9 /INPUT 1 "mem_req_ready_i";
    .port_info 10 /OUTPUT 32 "mem_addr_o";
    .port_info 11 /INPUT 1 "mem_resp_valid_i";
    .port_info 12 /OUTPUT 1 "mem_resp_ready_o";
    .port_info 13 /INPUT 32 "mem_data_i";
P_0x5e02831bfc40 .param/l "ACCEPT_REQ" 0 6 34, C4<000>;
P_0x5e02831bfc80 .param/l "READ_LEVEL1" 0 6 35, C4<001>;
P_0x5e02831bfcc0 .param/l "READ_LEVEL2" 0 6 37, C4<011>;
P_0x5e02831bfd00 .param/l "RESPOND" 0 6 39, C4<101>;
P_0x5e02831bfd40 .param/l "SATP_PPN" 0 6 31, C4<00000000000000000000010000000000>;
P_0x5e02831bfd80 .param/l "WAIT_LEVEL1" 0 6 36, C4<010>;
P_0x5e02831bfdc0 .param/l "WAIT_LEVEL2" 0 6 38, C4<100>;
v0x5e0283343b80_0 .net *"_ivl_10", 31 0, L_0x5e0283368090;  1 drivers
L_0x75b38f6d0138 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e0283343c80_0 .net *"_ivl_13", 19 0, L_0x75b38f6d0138;  1 drivers
v0x5e0283343d60_0 .net *"_ivl_17", 21 0, L_0x5e0283368390;  1 drivers
L_0x75b38f6d0180 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x5e0283343e50_0 .net/2u *"_ivl_18", 9 0, L_0x75b38f6d0180;  1 drivers
v0x5e0283343f30_0 .net *"_ivl_20", 31 0, L_0x5e0283368470;  1 drivers
L_0x75b38f6d01c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e0283344060_0 .net/2u *"_ivl_22", 1 0, L_0x75b38f6d01c8;  1 drivers
v0x5e0283344140_0 .net *"_ivl_24", 11 0, L_0x5e02833685b0;  1 drivers
v0x5e0283344220_0 .net *"_ivl_26", 31 0, L_0x5e0283368740;  1 drivers
L_0x75b38f6d0210 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e0283344300_0 .net *"_ivl_29", 19 0, L_0x75b38f6d0210;  1 drivers
L_0x75b38f6d00a8 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v0x5e02833443e0_0 .net/2u *"_ivl_4", 31 0, L_0x75b38f6d00a8;  1 drivers
L_0x75b38f6d00f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e02833444c0_0 .net/2u *"_ivl_6", 1 0, L_0x75b38f6d00f0;  1 drivers
v0x5e02833445a0_0 .net *"_ivl_8", 11 0, L_0x5e0283367f20;  1 drivers
v0x5e0283344680_0 .net "clk", 0 0, v0x5e0283346ca0_0;  alias, 1 drivers
v0x5e0283344720_0 .var "level1_pte", 31 0;
v0x5e02833447e0_0 .net "level1_pte_addr", 31 0, L_0x5e0283368250;  1 drivers
v0x5e02833448c0_0 .var "level2_pte", 31 0;
v0x5e02833449a0_0 .net "level2_pte_addr", 31 0, L_0x5e0283368880;  1 drivers
v0x5e0283344b90_0 .var "mem_addr_o", 31 0;
v0x5e0283344c80_0 .net "mem_data_i", 31 0, v0x5e0283342bc0_0;  alias, 1 drivers
v0x5e0283344d50_0 .net "mem_req_ready_i", 0 0, v0x5e0283342ca0_0;  alias, 1 drivers
v0x5e0283344e20_0 .var "mem_req_valid_o", 0 0;
v0x5e0283344ef0_0 .var "mem_resp_ready_o", 0 0;
v0x5e0283344fc0_0 .net "mem_resp_valid_i", 0 0, v0x5e0283342ee0_0;  alias, 1 drivers
v0x5e0283345090_0 .var "next_state", 2 0;
v0x5e0283345130_0 .var "ptw_pte_o", 31 0;
v0x5e02833451d0_0 .var "ptw_req_ready_o", 0 0;
v0x5e0283345270_0 .net "ptw_req_valid_i", 0 0, v0x5e0283347730_0;  1 drivers
v0x5e0283345330_0 .net "ptw_resp_ready_i", 0 0, v0x5e02833477d0_0;  1 drivers
v0x5e02833453f0_0 .var "ptw_resp_valid_o", 0 0;
v0x5e02833454b0_0 .net "ptw_vaddr_i", 31 0, v0x5e0283347910_0;  1 drivers
v0x5e0283345590_0 .net "rst", 0 0, v0x5e0283347a50_0;  alias, 1 drivers
v0x5e0283345660_0 .var "state", 2 0;
v0x5e0283345720_0 .var "vaddr_reg", 31 0;
v0x5e0283345800_0 .net "vpn0", 9 0, L_0x5e0283367da0;  1 drivers
v0x5e02833458e0_0 .net "vpn1", 9 0, L_0x5e0283367d00;  1 drivers
E_0x5e028332d6f0/0 .event edge, v0x5e0283345660_0, v0x5e0283345270_0, v0x5e02833451d0_0, v0x5e0283342ca0_0;
E_0x5e028332d6f0/1 .event edge, v0x5e0283342d60_0, v0x5e0283342ee0_0, v0x5e0283342e20_0, v0x5e0283342bc0_0;
E_0x5e028332d6f0/2 .event edge, v0x5e0283345330_0, v0x5e02833453f0_0;
E_0x5e028332d6f0 .event/or E_0x5e028332d6f0/0, E_0x5e028332d6f0/1, E_0x5e028332d6f0/2;
L_0x5e0283367d00 .part v0x5e0283345720_0, 22, 10;
L_0x5e0283367da0 .part v0x5e0283345720_0, 12, 10;
L_0x5e0283367f20 .concat [ 2 10 0 0], L_0x75b38f6d00f0, L_0x5e0283367d00;
L_0x5e0283368090 .concat [ 12 20 0 0], L_0x5e0283367f20, L_0x75b38f6d0138;
L_0x5e0283368250 .arith/sum 32, L_0x75b38f6d00a8, L_0x5e0283368090;
L_0x5e0283368390 .part v0x5e0283344720_0, 10, 22;
L_0x5e0283368470 .concat [ 10 22 0 0], L_0x75b38f6d0180, L_0x5e0283368390;
L_0x5e02833685b0 .concat [ 2 10 0 0], L_0x75b38f6d01c8, L_0x5e0283367da0;
L_0x5e0283368740 .concat [ 12 20 0 0], L_0x5e02833685b0, L_0x75b38f6d0210;
L_0x5e0283368880 .arith/sum 32, L_0x5e0283368470, L_0x5e0283368740;
S_0x5e0283345b80 .scope task, "reset_system" "reset_system" 4 73, 4 73 0, S_0x5e0283321dc0;
 .timescale 0 0;
TD_test_integrated_memory_ptw.reset_system ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0283347a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0283347730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e02833477d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0283347910_0, 0, 32;
    %wait E_0x5e0283293160;
    %wait E_0x5e0283293160;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0283347a50_0, 0, 1;
    %wait E_0x5e0283293160;
    %vpi_call/w 4 83 "$display", "System reset completed" {0 0 0};
    %end;
S_0x5e0283345d10 .scope task, "verify_detailed_walk" "verify_detailed_walk" 4 163, 4 163 0, S_0x5e0283321dc0;
 .timescale 0 0;
v0x5e0283345f80_0 .var/i "access_count", 31 0;
v0x5e0283346080 .array "captured_addrs", 3 0, 31 0;
v0x5e0283346140 .array "captured_data", 3 0, 31 0;
v0x5e02833461e0_0 .var "exp_final_pte", 31 0;
v0x5e02833462c0_0 .var "exp_l1_addr", 31 0;
v0x5e02833463f0_0 .var "exp_l1_pte", 31 0;
v0x5e02833464d0_0 .var "exp_l2_addr", 31 0;
v0x5e02833465b0_0 .var "test_name", 255 0;
v0x5e0283346690_0 .var "vaddr", 31 0;
E_0x5e028332d960 .event edge, v0x5e02833453f0_0;
TD_test_integrated_memory_ptw.verify_detailed_walk ;
    %vpi_call/w 4 175 "$display", "\012=== Detailed Walk [%s] ===", v0x5e02833465b0_0 {0 0 0};
    %vpi_call/w 4 176 "$display", "Testing vaddr=0x%08h", v0x5e0283346690_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0283345f80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e0283347730_0, 0, 1;
    %load/vec4 v0x5e0283346690_0;
    %store/vec4 v0x5e0283347910_0, 0, 32;
    %wait E_0x5e0283293160;
    %wait E_0x5e0283293160;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0283347730_0, 0, 1;
    %fork t_1, S_0x5e0283345d10;
    %fork t_2, S_0x5e0283345d10;
    %join;
    %join;
    %jmp t_0;
t_1 ;
T_2.10 ;
    %load/vec4 v0x5e0283347870_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.11, 6;
    %wait E_0x5e028332d960;
    %jmp T_2.10;
T_2.11 ;
    %load/vec4 v0x5e02833475d0_0;
    %store/vec4 v0x5e02833479b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e02833477d0_0, 0, 1;
    %wait E_0x5e0283293160;
    %wait E_0x5e0283293160;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e02833477d0_0, 0, 1;
    %end;
t_2 ;
T_2.12 ;
    %load/vec4 v0x5e0283347870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_2.13, 8;
    %wait E_0x5e0283293160;
    %load/vec4 v0x5e0283347350_0;
    %load/vec4 v0x5e0283347260_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x5e0283347040_0;
    %ix/getv/s 4, v0x5e0283345f80_0;
    %store/vec4a v0x5e0283346080, 4, 0;
    %vpi_call/w 4 205 "$display", "  Memory Access %d: addr=0x%08h", v0x5e0283345f80_0, v0x5e0283347040_0 {0 0 0};
T_2.14 ;
    %load/vec4 v0x5e02833474e0_0;
    %load/vec4 v0x5e02833473f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %load/vec4 v0x5e0283347150_0;
    %ix/getv/s 4, v0x5e0283345f80_0;
    %store/vec4a v0x5e0283346140, 4, 0;
    %vpi_call/w 4 209 "$display", "  Memory Response %d: data=0x%08h", v0x5e0283345f80_0, v0x5e0283347150_0 {0 0 0};
    %load/vec4 v0x5e0283345f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e0283345f80_0, 0, 32;
T_2.16 ;
    %jmp T_2.12;
T_2.13 ;
    %end;
    .scope S_0x5e0283345d10;
t_0 ;
    %vpi_call/w 4 217 "$display", "  Final PTE: 0x%08h (expected: 0x%08h)", v0x5e02833479b0_0, v0x5e02833461e0_0 {0 0 0};
    %load/vec4 v0x5e0283345f80_0;
    %cmpi/s 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.18, 5;
    %vpi_call/w 4 220 "$display", "  L1 Access - Addr: 0x%08h (expected: 0x%08h), Data: 0x%08h (expected: 0x%08h)", &A<v0x5e0283346080, 0>, v0x5e02833462c0_0, &A<v0x5e0283346140, 0>, v0x5e02833463f0_0 {0 0 0};
T_2.18 ;
    %load/vec4 v0x5e0283345f80_0;
    %cmpi/s 2, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.20, 5;
    %vpi_call/w 4 225 "$display", "  L2 Access - Addr: 0x%08h (expected: 0x%08h)", &A<v0x5e0283346080, 1>, v0x5e02833464d0_0 {0 0 0};
T_2.20 ;
    %load/vec4 v0x5e02833479b0_0;
    %load/vec4 v0x5e02833461e0_0;
    %cmp/e;
    %jmp/0xz  T_2.22, 4;
    %vpi_call/w 4 231 "$display", "PASS [%s]: Complete page walk successful", v0x5e02833465b0_0 {0 0 0};
    %load/vec4 v0x5e0283347be0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e0283347be0_0, 0, 32;
    %jmp T_2.23;
T_2.22 ;
    %vpi_call/w 4 234 "$display", "ERROR [%s]: Page walk failed", v0x5e02833465b0_0 {0 0 0};
    %load/vec4 v0x5e0283347b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e0283347b40_0, 0, 32;
T_2.23 ;
    %end;
S_0x5e0283346770 .scope task, "verify_translation" "verify_translation" 4 140, 4 140 0, S_0x5e0283321dc0;
 .timescale 0 0;
v0x5e0283346900_0 .var "exp_pte", 31 0;
v0x5e0283346a00_0 .var "test_name", 255 0;
v0x5e0283346ae0_0 .var "vaddr", 31 0;
TD_test_integrated_memory_ptw.verify_translation ;
    %vpi_call/w 4 146 "$display", "\012--- Testing [%s] ---", v0x5e0283346a00_0 {0 0 0};
    %vpi_call/w 4 147 "$display", "Virtual Address: 0x%08h", v0x5e0283346ae0_0 {0 0 0};
    %load/vec4 v0x5e0283346ae0_0;
    %store/vec4 v0x5e02832c0760_0, 0, 32;
    %fork TD_test_integrated_memory_ptw.integrated_translate, S_0x5e0283322e70;
    %join;
    %load/vec4 v0x5e02832bdd00_0;
    %store/vec4 v0x5e02833479b0_0, 0, 32;
    %load/vec4 v0x5e02833479b0_0;
    %load/vec4 v0x5e0283346900_0;
    %cmp/ne;
    %jmp/0xz  T_3.24, 6;
    %vpi_call/w 4 150 "$display", "ERROR [%s]: Translation mismatch", v0x5e0283346a00_0 {0 0 0};
    %vpi_call/w 4 151 "$display", "  VAddr:    0x%08h", v0x5e0283346ae0_0 {0 0 0};
    %vpi_call/w 4 152 "$display", "  Expected: 0x%08h", v0x5e0283346900_0 {0 0 0};
    %vpi_call/w 4 153 "$display", "  Got:      0x%08h", v0x5e02833479b0_0 {0 0 0};
    %load/vec4 v0x5e0283347b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e0283347b40_0, 0, 32;
    %jmp T_3.25;
T_3.24 ;
    %vpi_call/w 4 156 "$display", "PASS [%s]: vaddr=0x%08h -> pte=0x%08h", v0x5e0283346a00_0, v0x5e0283346ae0_0, v0x5e02833479b0_0 {0 0 0};
    %load/vec4 v0x5e0283347be0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e0283347be0_0, 0, 32;
T_3.25 ;
    %end;
S_0x5e0283320880 .scope module, "tlb" "tlb" 7 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "req_valid_i";
    .port_info 3 /OUTPUT 1 "req_ready_o";
    .port_info 4 /INPUT 32 "vaddr_i";
    .port_info 5 /INPUT 1 "access_type_i";
    .port_info 6 /OUTPUT 1 "resp_valid_o";
    .port_info 7 /INPUT 1 "resp_ready_i";
    .port_info 8 /OUTPUT 32 "paddr_o";
    .port_info 9 /OUTPUT 1 "hit_o";
    .port_info 10 /OUTPUT 1 "fault_o";
    .port_info 11 /OUTPUT 1 "ptw_req_valid_o";
    .port_info 12 /INPUT 1 "ptw_req_ready_i";
    .port_info 13 /OUTPUT 32 "ptw_vaddr_o";
    .port_info 14 /INPUT 1 "ptw_resp_valid_i";
    .port_info 15 /OUTPUT 1 "ptw_resp_ready_o";
    .port_info 16 /INPUT 32 "ptw_pte_i";
L_0x5e02833699e0 .functor AND 1, v0x5e02833484e0_0, L_0x5e028336ab80, C4<1>, C4<1>;
L_0x5e0283369a80 .functor AND 1, L_0x5e02833699e0, L_0x5e02833696f0, C4<1>, C4<1>;
v0x5e0283350430_0 .array/port v0x5e0283350430, 0;
L_0x5e028336d6c0 .functor BUFZ 1, v0x5e0283350430_0, C4<0>, C4<0>, C4<0>;
v0x5e0283350430_1 .array/port v0x5e0283350430, 1;
L_0x5e028336d7d0 .functor BUFZ 1, v0x5e0283350430_1, C4<0>, C4<0>, C4<0>;
v0x5e0283350430_2 .array/port v0x5e0283350430, 2;
L_0x5e028336d9b0 .functor BUFZ 1, v0x5e0283350430_2, C4<0>, C4<0>, C4<0>;
v0x5e0283350430_3 .array/port v0x5e0283350430, 3;
L_0x5e028336dac0 .functor BUFZ 1, v0x5e0283350430_3, C4<0>, C4<0>, C4<0>;
v0x5e0283350550_0 .array/port v0x5e0283350550, 0;
L_0x5e028336dcb0 .functor BUFZ 20, v0x5e0283350550_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x5e0283350550_1 .array/port v0x5e0283350550, 1;
L_0x5e028336ddc0 .functor BUFZ 20, v0x5e0283350550_1, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x5e0283350550_2 .array/port v0x5e0283350550, 2;
L_0x5e028336dfc0 .functor BUFZ 20, v0x5e0283350550_2, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x5e0283350550_3 .array/port v0x5e0283350550, 3;
L_0x5e028336e0d0 .functor BUFZ 20, v0x5e0283350550_3, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x5e0283350200_0 .array/port v0x5e0283350200, 0;
L_0x5e028336e2e0 .functor BUFZ 20, v0x5e0283350200_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x5e0283350200_1 .array/port v0x5e0283350200, 1;
L_0x5e028336e3f0 .functor BUFZ 20, v0x5e0283350200_1, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x5e0283350200_2 .array/port v0x5e0283350200, 2;
L_0x5e028336e610 .functor BUFZ 20, v0x5e0283350200_2, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x5e0283350200_3 .array/port v0x5e0283350200, 3;
L_0x5e028336e720 .functor BUFZ 20, v0x5e0283350200_3, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x5e0283350090_0 .array/port v0x5e0283350090, 0;
L_0x5e028336e950 .functor BUFZ 2, v0x5e0283350090_0, C4<00>, C4<00>, C4<00>;
v0x5e0283350090_1 .array/port v0x5e0283350090, 1;
L_0x5e028336ea60 .functor BUFZ 2, v0x5e0283350090_1, C4<00>, C4<00>, C4<00>;
v0x5e0283350090_2 .array/port v0x5e0283350090, 2;
L_0x5e028336e830 .functor BUFZ 2, v0x5e0283350090_2, C4<00>, C4<00>, C4<00>;
v0x5e0283350090_3 .array/port v0x5e0283350090, 3;
L_0x5e028336eca0 .functor BUFZ 2, v0x5e0283350090_3, C4<00>, C4<00>, C4<00>;
v0x5e028334ff20_0 .array/port v0x5e028334ff20, 0;
L_0x5e028336eef0 .functor BUFZ 4, v0x5e028334ff20_0, C4<0000>, C4<0000>, C4<0000>;
v0x5e028334ff20_1 .array/port v0x5e028334ff20, 1;
L_0x5e028336efb0 .functor BUFZ 4, v0x5e028334ff20_1, C4<0000>, C4<0000>, C4<0000>;
v0x5e028334ff20_2 .array/port v0x5e028334ff20, 2;
L_0x5e028336f1c0 .functor BUFZ 4, v0x5e028334ff20_2, C4<0000>, C4<0000>, C4<0000>;
v0x5e028334ff20_3 .array/port v0x5e028334ff20, 3;
L_0x5e028336f280 .functor BUFZ 4, v0x5e028334ff20_3, C4<0000>, C4<0000>, C4<0000>;
v0x5e0283354680_0 .net *"_ivl_21", 0 0, L_0x5e02833699e0;  1 drivers
v0x5e0283354760_0 .net *"_ivl_23", 0 0, L_0x5e02833696f0;  1 drivers
v0x5e0283354820_0 .net *"_ivl_26", 3 0, L_0x5e0283369c30;  1 drivers
v0x5e0283354910_0 .net *"_ivl_28", 3 0, L_0x5e0283369cd0;  1 drivers
L_0x75b38f6d0258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e02833549f0_0 .net *"_ivl_31", 1 0, L_0x75b38f6d0258;  1 drivers
L_0x75b38f6d02a0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5e0283354b20_0 .net/2u *"_ivl_32", 3 0, L_0x75b38f6d02a0;  1 drivers
o0x75b38fa35fd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e0283354c00_0 .net "access_type_i", 0 0, o0x75b38fa35fd8;  0 drivers
v0x5e0283354cc0_0 .var "access_type_reg", 0 0;
o0x75b38fa30038 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e0283354d60_0 .net "clk", 0 0, o0x75b38fa30038;  0 drivers
v0x5e0283354e00_0 .var "fault_o", 0 0;
v0x5e0283354ea0_0 .net "hit", 0 0, L_0x5e028336ab80;  1 drivers
v0x5e0283354f90_0 .var "hit_o", 0 0;
v0x5e0283355050_0 .net "hit_perms", 1 0, L_0x5e028336cbe0;  1 drivers
v0x5e0283355110_0 .net "hit_ppn", 19 0, L_0x5e028336bbd0;  1 drivers
v0x5e02833551b0_0 .net "hit_way", 1 0, L_0x5e028336b5d0;  1 drivers
v0x5e02833552a0_0 .net "lookup_en", 0 0, v0x5e0283348440_0;  1 drivers
v0x5e0283355340_0 .net "lru_update_en", 0 0, v0x5e02833484e0_0;  1 drivers
v0x5e0283355520_0 .net "max_lru_value", 3 0, v0x5e028334e0f0_0;  1 drivers
v0x5e02833555f0_0 .net "next_state", 2 0, v0x5e02833485a0_0;  1 drivers
v0x5e02833556c0_0 .var "paddr_o", 31 0;
v0x5e0283355760_0 .net "page_offset", 11 0, L_0x5e028336a9d0;  1 drivers
v0x5e0283355850_0 .net "perm_fault", 0 0, L_0x5e028336d600;  1 drivers
v0x5e0283355940_0 .var "pte_reg", 31 0;
o0x75b38fa360c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5e0283355a00_0 .net "ptw_pte_i", 31 0, o0x75b38fa360c8;  0 drivers
o0x75b38fa30158 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e0283355ae0_0 .net "ptw_req_ready_i", 0 0, o0x75b38fa30158;  0 drivers
v0x5e0283355b80_0 .net "ptw_req_valid_o", 0 0, v0x5e0283348850_0;  1 drivers
v0x5e0283355c50_0 .net "ptw_resp_ready_o", 0 0, v0x5e0283348910_0;  1 drivers
o0x75b38fa301e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e0283355d20_0 .net "ptw_resp_valid_i", 0 0, o0x75b38fa301e8;  0 drivers
v0x5e0283355df0_0 .var "ptw_vaddr_o", 31 0;
v0x5e0283355e90 .array "rd_lru_count", 3 0;
v0x5e0283355e90_0 .net v0x5e0283355e90 0, 3 0, v0x5e028334ff20_0; 1 drivers
v0x5e0283355e90_1 .net v0x5e0283355e90 1, 3 0, v0x5e028334ff20_1; 1 drivers
v0x5e0283355e90_2 .net v0x5e0283355e90 2, 3 0, v0x5e028334ff20_2; 1 drivers
v0x5e0283355e90_3 .net v0x5e0283355e90 3, 3 0, v0x5e028334ff20_3; 1 drivers
v0x5e0283355fc0 .array "rd_perms", 3 0;
v0x5e0283355fc0_0 .net v0x5e0283355fc0 0, 1 0, v0x5e0283350090_0; 1 drivers
v0x5e0283355fc0_1 .net v0x5e0283355fc0 1, 1 0, v0x5e0283350090_1; 1 drivers
v0x5e0283355fc0_2 .net v0x5e0283355fc0 2, 1 0, v0x5e0283350090_2; 1 drivers
v0x5e0283355fc0_3 .net v0x5e0283355fc0 3, 1 0, v0x5e0283350090_3; 1 drivers
v0x5e0283356130 .array "rd_ppn", 3 0;
v0x5e0283356130_0 .net v0x5e0283356130 0, 19 0, v0x5e0283350200_0; 1 drivers
v0x5e0283356130_1 .net v0x5e0283356130 1, 19 0, v0x5e0283350200_1; 1 drivers
v0x5e0283356130_2 .net v0x5e0283356130 2, 19 0, v0x5e0283350200_2; 1 drivers
v0x5e0283356130_3 .net v0x5e0283356130 3, 19 0, v0x5e0283350200_3; 1 drivers
v0x5e02833562a0 .array "rd_valid", 3 0;
v0x5e02833562a0_0 .net v0x5e02833562a0 0, 0 0, v0x5e0283350430_0; 1 drivers
v0x5e02833562a0_1 .net v0x5e02833562a0 1, 0 0, v0x5e0283350430_1; 1 drivers
v0x5e02833562a0_2 .net v0x5e02833562a0 2, 0 0, v0x5e0283350430_2; 1 drivers
v0x5e02833562a0_3 .net v0x5e02833562a0 3, 0 0, v0x5e0283350430_3; 1 drivers
v0x5e0283356600 .array "rd_vpn", 3 0;
v0x5e0283356600_0 .net v0x5e0283356600 0, 19 0, v0x5e0283350550_0; 1 drivers
v0x5e0283356600_1 .net v0x5e0283356600 1, 19 0, v0x5e0283350550_1; 1 drivers
v0x5e0283356600_2 .net v0x5e0283356600 2, 19 0, v0x5e0283350550_2; 1 drivers
v0x5e0283356600_3 .net v0x5e0283356600 3, 19 0, v0x5e0283350550_3; 1 drivers
v0x5e0283356770_0 .net "replace_way", 1 0, v0x5e028334e2c0_0;  1 drivers
v0x5e0283356860_0 .net "req_ready_o", 0 0, v0x5e0283348a90_0;  1 drivers
o0x75b38fa30248 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e0283356930_0 .net "req_valid_i", 0 0, o0x75b38fa30248;  0 drivers
o0x75b38fa30278 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e0283356a00_0 .net "resp_ready_i", 0 0, o0x75b38fa30278;  0 drivers
v0x5e0283356ad0_0 .net "resp_valid_o", 0 0, v0x5e0283348cd0_0;  1 drivers
o0x75b38fa302d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e0283356ba0_0 .net "rst", 0 0, o0x75b38fa302d8;  0 drivers
v0x5e0283356c90_0 .net "set_index", 3 0, L_0x5e028336a930;  1 drivers
v0x5e0283356d30_0 .net "state", 2 0, v0x5e0283348e50_0;  1 drivers
v0x5e0283356dd0_0 .net "update_en", 0 0, v0x5e0283348f30_0;  1 drivers
o0x75b38fa364e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5e0283356ea0_0 .net "vaddr_i", 31 0, o0x75b38fa364e8;  0 drivers
v0x5e0283356f40_0 .var "vaddr_reg", 31 0;
v0x5e0283357010_0 .net "vpn", 19 0, L_0x5e028336a840;  1 drivers
v0x5e02833570e0_0 .var "wr_en", 0 0;
v0x5e02833571b0_0 .var "wr_lru_count", 3 0;
v0x5e0283357280_0 .var "wr_perms", 1 0;
v0x5e0283357350_0 .var "wr_ppn", 19 0;
v0x5e0283357420_0 .var "wr_valid", 0 0;
v0x5e02833574f0_0 .var "wr_vpn", 19 0;
v0x5e02833575c0_0 .var "wr_way", 1 0;
L_0x5e02833696f0 .reduce/nor L_0x5e028336d600;
L_0x5e0283369c30 .array/port v0x5e0283355e90, L_0x5e0283369cd0;
L_0x5e0283369cd0 .concat [ 2 2 0 0], L_0x5e028336b5d0, L_0x75b38f6d0258;
L_0x5e0283369e10 .arith/sum 4, L_0x5e0283369c30, L_0x75b38f6d02a0;
S_0x5e0283347e40 .scope module, "controller" "tlb_controller" 7 74, 8 3 0, S_0x5e0283320880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "req_valid_i";
    .port_info 3 /INPUT 1 "resp_ready_i";
    .port_info 4 /OUTPUT 1 "req_ready_o";
    .port_info 5 /OUTPUT 1 "resp_valid_o";
    .port_info 6 /INPUT 1 "ptw_req_ready_i";
    .port_info 7 /INPUT 1 "ptw_resp_valid_i";
    .port_info 8 /OUTPUT 1 "ptw_req_valid_o";
    .port_info 9 /OUTPUT 1 "ptw_resp_ready_o";
    .port_info 10 /INPUT 1 "hit";
    .port_info 11 /INPUT 1 "perm_fault";
    .port_info 12 /OUTPUT 1 "lookup_en";
    .port_info 13 /OUTPUT 1 "update_en";
    .port_info 14 /OUTPUT 1 "lru_update_en";
    .port_info 15 /OUTPUT 3 "state";
    .port_info 16 /OUTPUT 3 "next_state";
v0x5e02833482a0_0 .net "clk", 0 0, o0x75b38fa30038;  alias, 0 drivers
v0x5e0283348380_0 .net "hit", 0 0, L_0x5e028336ab80;  alias, 1 drivers
v0x5e0283348440_0 .var "lookup_en", 0 0;
v0x5e02833484e0_0 .var "lru_update_en", 0 0;
v0x5e02833485a0_0 .var "next_state", 2 0;
v0x5e02833486d0_0 .net "perm_fault", 0 0, L_0x5e028336d600;  alias, 1 drivers
v0x5e0283348790_0 .net "ptw_req_ready_i", 0 0, o0x75b38fa30158;  alias, 0 drivers
v0x5e0283348850_0 .var "ptw_req_valid_o", 0 0;
v0x5e0283348910_0 .var "ptw_resp_ready_o", 0 0;
v0x5e02833489d0_0 .net "ptw_resp_valid_i", 0 0, o0x75b38fa301e8;  alias, 0 drivers
v0x5e0283348a90_0 .var "req_ready_o", 0 0;
v0x5e0283348b50_0 .net "req_valid_i", 0 0, o0x75b38fa30248;  alias, 0 drivers
v0x5e0283348c10_0 .net "resp_ready_i", 0 0, o0x75b38fa30278;  alias, 0 drivers
v0x5e0283348cd0_0 .var "resp_valid_o", 0 0;
v0x5e0283348d90_0 .net "rst", 0 0, o0x75b38fa302d8;  alias, 0 drivers
v0x5e0283348e50_0 .var "state", 2 0;
v0x5e0283348f30_0 .var "update_en", 0 0;
E_0x5e028332dbe0 .event posedge, v0x5e02833482a0_0;
E_0x5e0283348220/0 .event edge, v0x5e0283348e50_0, v0x5e0283348b50_0, v0x5e0283348380_0, v0x5e02833486d0_0;
E_0x5e0283348220/1 .event edge, v0x5e0283348790_0, v0x5e02833489d0_0, v0x5e0283348c10_0;
E_0x5e0283348220 .event/or E_0x5e0283348220/0, E_0x5e0283348220/1;
S_0x5e0283349320 .scope module, "lookup" "tlb_lookup" 7 119, 9 6 0, S_0x5e0283320880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "vaddr";
    .port_info 1 /INPUT 1 "access_type";
    .port_info 2 /INPUT 4 "tlb_valid";
    .port_info 3 /INPUT 80 "tlb_vpn";
    .port_info 4 /INPUT 80 "tlb_ppn";
    .port_info 5 /INPUT 8 "tlb_perms";
    .port_info 6 /OUTPUT 20 "vpn";
    .port_info 7 /OUTPUT 4 "set_index";
    .port_info 8 /OUTPUT 12 "page_offset";
    .port_info 9 /OUTPUT 1 "hit";
    .port_info 10 /OUTPUT 2 "hit_way";
    .port_info 11 /OUTPUT 20 "hit_ppn";
    .port_info 12 /OUTPUT 2 "hit_perms";
    .port_info 13 /OUTPUT 1 "perm_fault";
L_0x75b38f6d04e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5e028336b470 .functor XNOR 1, v0x5e0283354cc0_0, L_0x75b38f6d04e0, C4<0>, C4<0>;
L_0x5e028336d0a0 .functor AND 1, L_0x5e028336b470, L_0x5e028336cfb0, C4<1>, C4<1>;
L_0x75b38f6d0528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5e028336d1b0 .functor XNOR 1, v0x5e0283354cc0_0, L_0x75b38f6d0528, C4<0>, C4<0>;
L_0x5e028336d4c0 .functor AND 1, L_0x5e028336d1b0, L_0x5e028336d420, C4<1>, C4<1>;
L_0x5e028336d600 .functor OR 1, L_0x5e028336d0a0, L_0x5e028336d4c0, C4<0>, C4<0>;
v0x5e028334a790_0 .net *"_ivl_102", 0 0, L_0x5e028336d270;  1 drivers
v0x5e028334a890_0 .net *"_ivl_104", 0 0, L_0x5e028336d420;  1 drivers
v0x5e028334a950_0 .net *"_ivl_106", 0 0, L_0x5e028336d4c0;  1 drivers
v0x5e028334a9f0_0 .net *"_ivl_18", 0 0, L_0x5e028336acb0;  1 drivers
L_0x75b38f6d02e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e028334aad0_0 .net/2u *"_ivl_19", 1 0, L_0x75b38f6d02e8;  1 drivers
v0x5e028334ac00_0 .net *"_ivl_22", 0 0, L_0x5e028336ad90;  1 drivers
L_0x75b38f6d0330 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5e028334ace0_0 .net/2u *"_ivl_23", 1 0, L_0x75b38f6d0330;  1 drivers
v0x5e028334adc0_0 .net *"_ivl_26", 0 0, L_0x5e028336aec0;  1 drivers
L_0x75b38f6d0378 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5e028334aea0_0 .net/2u *"_ivl_27", 1 0, L_0x75b38f6d0378;  1 drivers
v0x5e028334af80_0 .net *"_ivl_30", 0 0, L_0x5e028336afe0;  1 drivers
L_0x75b38f6d03c0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5e028334b060_0 .net/2u *"_ivl_31", 1 0, L_0x75b38f6d03c0;  1 drivers
L_0x75b38f6d0408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e028334b140_0 .net/2u *"_ivl_33", 1 0, L_0x75b38f6d0408;  1 drivers
v0x5e028334b220_0 .net *"_ivl_35", 1 0, L_0x5e028336b110;  1 drivers
v0x5e028334b300_0 .net *"_ivl_37", 1 0, L_0x5e028336b240;  1 drivers
v0x5e028334b3e0_0 .net *"_ivl_39", 1 0, L_0x5e028336b3d0;  1 drivers
v0x5e028334b4c0_0 .net *"_ivl_44", 0 0, L_0x5e028336b7a0;  1 drivers
v0x5e028334b5a0_0 .net *"_ivl_47", 0 0, L_0x5e028336b8c0;  1 drivers
v0x5e028334b790_0 .net *"_ivl_50", 0 0, L_0x5e028336b960;  1 drivers
v0x5e028334b870_0 .net *"_ivl_53", 0 0, L_0x5e028336ba90;  1 drivers
L_0x75b38f6d0450 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e028334b950_0 .net/2u *"_ivl_55", 19 0, L_0x75b38f6d0450;  1 drivers
v0x5e028334ba30_0 .net *"_ivl_57", 19 0, L_0x5e028336bb30;  1 drivers
v0x5e028334bb10_0 .net *"_ivl_59", 19 0, L_0x5e028336bd10;  1 drivers
v0x5e028334bbf0_0 .net *"_ivl_61", 19 0, L_0x5e028336be50;  1 drivers
v0x5e028334bcd0_0 .net *"_ivl_66", 0 0, L_0x5e028336c130;  1 drivers
v0x5e028334bdb0_0 .net *"_ivl_69", 0 0, L_0x5e028336c290;  1 drivers
v0x5e028334be90_0 .net *"_ivl_72", 0 0, L_0x5e028336c330;  1 drivers
v0x5e028334bf70_0 .net *"_ivl_75", 0 0, L_0x5e028336c4a0;  1 drivers
L_0x75b38f6d0498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e028334c050_0 .net/2u *"_ivl_77", 1 0, L_0x75b38f6d0498;  1 drivers
v0x5e028334c130_0 .net *"_ivl_79", 1 0, L_0x5e028336c650;  1 drivers
v0x5e028334c210_0 .net *"_ivl_81", 1 0, L_0x5e028336c870;  1 drivers
v0x5e028334c2f0_0 .net *"_ivl_83", 1 0, L_0x5e028336c9b0;  1 drivers
v0x5e028334c3d0_0 .net/2u *"_ivl_87", 0 0, L_0x75b38f6d04e0;  1 drivers
v0x5e028334c4b0_0 .net *"_ivl_89", 0 0, L_0x5e028336b470;  1 drivers
v0x5e028334c780_0 .net *"_ivl_92", 0 0, L_0x5e028336ce10;  1 drivers
v0x5e028334c860_0 .net *"_ivl_94", 0 0, L_0x5e028336cfb0;  1 drivers
v0x5e028334c920_0 .net *"_ivl_96", 0 0, L_0x5e028336d0a0;  1 drivers
v0x5e028334c9e0_0 .net/2u *"_ivl_97", 0 0, L_0x75b38f6d0528;  1 drivers
v0x5e028334cac0_0 .net *"_ivl_99", 0 0, L_0x5e028336d1b0;  1 drivers
v0x5e028334cb80_0 .net "access_type", 0 0, v0x5e0283354cc0_0;  1 drivers
v0x5e028334cc40_0 .net "hit", 0 0, L_0x5e028336ab80;  alias, 1 drivers
v0x5e028334cce0_0 .net "hit_perms", 1 0, L_0x5e028336cbe0;  alias, 1 drivers
v0x5e028334cda0_0 .net "hit_ppn", 19 0, L_0x5e028336bbd0;  alias, 1 drivers
v0x5e028334ce80_0 .net "hit_way", 1 0, L_0x5e028336b5d0;  alias, 1 drivers
v0x5e028334cf60_0 .net "match", 3 0, L_0x5e028336a4d0;  1 drivers
v0x5e028334d040_0 .net "page_offset", 11 0, L_0x5e028336a9d0;  alias, 1 drivers
v0x5e028334d120_0 .net "perm_fault", 0 0, L_0x5e028336d600;  alias, 1 drivers
v0x5e028334d1f0_0 .net "set_index", 3 0, L_0x5e028336a930;  alias, 1 drivers
v0x5e028334d2b0 .array "tlb_perms", 3 0;
v0x5e028334d2b0_0 .net v0x5e028334d2b0 0, 1 0, L_0x5e028336e950; 1 drivers
v0x5e028334d2b0_1 .net v0x5e028334d2b0 1, 1 0, L_0x5e028336ea60; 1 drivers
v0x5e028334d2b0_2 .net v0x5e028334d2b0 2, 1 0, L_0x5e028336e830; 1 drivers
v0x5e028334d2b0_3 .net v0x5e028334d2b0 3, 1 0, L_0x5e028336eca0; 1 drivers
v0x5e028334d420 .array "tlb_ppn", 3 0;
v0x5e028334d420_0 .net v0x5e028334d420 0, 19 0, L_0x5e028336e2e0; 1 drivers
v0x5e028334d420_1 .net v0x5e028334d420 1, 19 0, L_0x5e028336e3f0; 1 drivers
v0x5e028334d420_2 .net v0x5e028334d420 2, 19 0, L_0x5e028336e610; 1 drivers
v0x5e028334d420_3 .net v0x5e028334d420 3, 19 0, L_0x5e028336e720; 1 drivers
v0x5e028334d590 .array "tlb_valid", 3 0;
v0x5e028334d590_0 .net v0x5e028334d590 0, 0 0, L_0x5e028336d6c0; 1 drivers
v0x5e028334d590_1 .net v0x5e028334d590 1, 0 0, L_0x5e028336d7d0; 1 drivers
v0x5e028334d590_2 .net v0x5e028334d590 2, 0 0, L_0x5e028336d9b0; 1 drivers
v0x5e028334d590_3 .net v0x5e028334d590 3, 0 0, L_0x5e028336dac0; 1 drivers
v0x5e028334d6e0 .array "tlb_vpn", 3 0;
v0x5e028334d6e0_0 .net v0x5e028334d6e0 0, 19 0, L_0x5e028336dcb0; 1 drivers
v0x5e028334d6e0_1 .net v0x5e028334d6e0 1, 19 0, L_0x5e028336ddc0; 1 drivers
v0x5e028334d6e0_2 .net v0x5e028334d6e0 2, 19 0, L_0x5e028336dfc0; 1 drivers
v0x5e028334d6e0_3 .net v0x5e028334d6e0 3, 19 0, L_0x5e028336e0d0; 1 drivers
v0x5e028334d850_0 .net "vaddr", 31 0, v0x5e0283356f40_0;  1 drivers
v0x5e028334d930_0 .net "vpn", 19 0, L_0x5e028336a840;  alias, 1 drivers
L_0x5e028336a4d0 .concat8 [ 1 1 1 1], L_0x5e0283369eb0, L_0x5e028336a210, L_0x5e028336a400, L_0x5e028336a730;
L_0x5e028336a840 .part v0x5e0283356f40_0, 12, 20;
L_0x5e028336a930 .part v0x5e0283356f40_0, 12, 4;
L_0x5e028336a9d0 .part v0x5e0283356f40_0, 0, 12;
L_0x5e028336ab80 .reduce/or L_0x5e028336a4d0;
L_0x5e028336acb0 .part L_0x5e028336a4d0, 0, 1;
L_0x5e028336ad90 .part L_0x5e028336a4d0, 1, 1;
L_0x5e028336aec0 .part L_0x5e028336a4d0, 2, 1;
L_0x5e028336afe0 .part L_0x5e028336a4d0, 3, 1;
L_0x5e028336b110 .functor MUXZ 2, L_0x75b38f6d0408, L_0x75b38f6d03c0, L_0x5e028336afe0, C4<>;
L_0x5e028336b240 .functor MUXZ 2, L_0x5e028336b110, L_0x75b38f6d0378, L_0x5e028336aec0, C4<>;
L_0x5e028336b3d0 .functor MUXZ 2, L_0x5e028336b240, L_0x75b38f6d0330, L_0x5e028336ad90, C4<>;
L_0x5e028336b5d0 .functor MUXZ 2, L_0x5e028336b3d0, L_0x75b38f6d02e8, L_0x5e028336acb0, C4<>;
L_0x5e028336b7a0 .part L_0x5e028336a4d0, 0, 1;
L_0x5e028336b8c0 .part L_0x5e028336a4d0, 1, 1;
L_0x5e028336b960 .part L_0x5e028336a4d0, 2, 1;
L_0x5e028336ba90 .part L_0x5e028336a4d0, 3, 1;
L_0x5e028336bb30 .functor MUXZ 20, L_0x75b38f6d0450, L_0x5e028336e720, L_0x5e028336ba90, C4<>;
L_0x5e028336bd10 .functor MUXZ 20, L_0x5e028336bb30, L_0x5e028336e610, L_0x5e028336b960, C4<>;
L_0x5e028336be50 .functor MUXZ 20, L_0x5e028336bd10, L_0x5e028336e3f0, L_0x5e028336b8c0, C4<>;
L_0x5e028336bbd0 .functor MUXZ 20, L_0x5e028336be50, L_0x5e028336e2e0, L_0x5e028336b7a0, C4<>;
L_0x5e028336c130 .part L_0x5e028336a4d0, 0, 1;
L_0x5e028336c290 .part L_0x5e028336a4d0, 1, 1;
L_0x5e028336c330 .part L_0x5e028336a4d0, 2, 1;
L_0x5e028336c4a0 .part L_0x5e028336a4d0, 3, 1;
L_0x5e028336c650 .functor MUXZ 2, L_0x75b38f6d0498, L_0x5e028336eca0, L_0x5e028336c4a0, C4<>;
L_0x5e028336c870 .functor MUXZ 2, L_0x5e028336c650, L_0x5e028336e830, L_0x5e028336c330, C4<>;
L_0x5e028336c9b0 .functor MUXZ 2, L_0x5e028336c870, L_0x5e028336ea60, L_0x5e028336c290, C4<>;
L_0x5e028336cbe0 .functor MUXZ 2, L_0x5e028336c9b0, L_0x5e028336e950, L_0x5e028336c130, C4<>;
L_0x5e028336ce10 .part L_0x5e028336cbe0, 0, 1;
L_0x5e028336cfb0 .reduce/nor L_0x5e028336ce10;
L_0x5e028336d270 .part L_0x5e028336cbe0, 1, 1;
L_0x5e028336d420 .reduce/nor L_0x5e028336d270;
S_0x5e0283349630 .scope generate, "match_gen[0]" "match_gen[0]" 9 36, 9 36 0, S_0x5e0283349320;
 .timescale 0 0;
P_0x5e0283349830 .param/l "i" 0 9 36, +C4<00>;
L_0x5e0283369eb0 .functor AND 1, L_0x5e028336d6c0, L_0x5e0283369fd0, C4<1>, C4<1>;
v0x5e0283349910_0 .net *"_ivl_2", 0 0, L_0x5e0283369fd0;  1 drivers
v0x5e02833499d0_0 .net *"_ivl_5", 0 0, L_0x5e0283369eb0;  1 drivers
L_0x5e0283369fd0 .cmp/eq 20, L_0x5e028336dcb0, L_0x5e028336a840;
S_0x5e0283349a90 .scope generate, "match_gen[1]" "match_gen[1]" 9 36, 9 36 0, S_0x5e0283349320;
 .timescale 0 0;
P_0x5e0283349cb0 .param/l "i" 0 9 36, +C4<01>;
L_0x5e028336a210 .functor AND 1, L_0x5e028336d7d0, L_0x5e028336a140, C4<1>, C4<1>;
v0x5e0283349d70_0 .net *"_ivl_2", 0 0, L_0x5e028336a140;  1 drivers
v0x5e0283349e30_0 .net *"_ivl_5", 0 0, L_0x5e028336a210;  1 drivers
L_0x5e028336a140 .cmp/eq 20, L_0x5e028336ddc0, L_0x5e028336a840;
S_0x5e0283349ef0 .scope generate, "match_gen[2]" "match_gen[2]" 9 36, 9 36 0, S_0x5e0283349320;
 .timescale 0 0;
P_0x5e028334a0f0 .param/l "i" 0 9 36, +C4<010>;
L_0x5e028336a400 .functor AND 1, L_0x5e028336d9b0, L_0x5e028336a330, C4<1>, C4<1>;
v0x5e028334a1b0_0 .net *"_ivl_2", 0 0, L_0x5e028336a330;  1 drivers
v0x5e028334a270_0 .net *"_ivl_5", 0 0, L_0x5e028336a400;  1 drivers
L_0x5e028336a330 .cmp/eq 20, L_0x5e028336dfc0, L_0x5e028336a840;
S_0x5e028334a330 .scope generate, "match_gen[3]" "match_gen[3]" 9 36, 9 36 0, S_0x5e0283349320;
 .timescale 0 0;
P_0x5e028334a530 .param/l "i" 0 9 36, +C4<011>;
L_0x5e028336a730 .functor AND 1, L_0x5e028336dac0, L_0x5e028336a690, C4<1>, C4<1>;
v0x5e028334a610_0 .net *"_ivl_2", 0 0, L_0x5e028336a690;  1 drivers
v0x5e028334a6d0_0 .net *"_ivl_5", 0 0, L_0x5e028336a730;  1 drivers
L_0x5e028336a690 .cmp/eq 20, L_0x5e028336e0d0, L_0x5e028336a840;
S_0x5e028334dbd0 .scope module, "lru" "tlb_lru" 7 137, 10 6 0, S_0x5e0283320880;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "lru_count";
    .port_info 1 /OUTPUT 2 "replace_way";
    .port_info 2 /OUTPUT 4 "max_lru_value";
v0x5e028334de80_0 .var/i "i", 31 0;
v0x5e028334df80 .array "lru_count", 3 0;
v0x5e028334df80_0 .net v0x5e028334df80 0, 3 0, L_0x5e028336eef0; 1 drivers
v0x5e028334df80_1 .net v0x5e028334df80 1, 3 0, L_0x5e028336efb0; 1 drivers
v0x5e028334df80_2 .net v0x5e028334df80 2, 3 0, L_0x5e028336f1c0; 1 drivers
v0x5e028334df80_3 .net v0x5e028334df80 3, 3 0, L_0x5e028336f280; 1 drivers
v0x5e028334e0f0_0 .var "max_lru_value", 3 0;
v0x5e028334e1e0_0 .var "min_lru_value", 3 0;
v0x5e028334e2c0_0 .var "replace_way", 1 0;
E_0x5e028334dde0/0 .event edge, v0x5e028334df80_0, v0x5e028334df80_1, v0x5e028334df80_2, v0x5e028334df80_3;
E_0x5e028334dde0/1 .event edge, v0x5e028334e1e0_0, v0x5e028334e0f0_0;
E_0x5e028334dde0 .event/or E_0x5e028334dde0/0, E_0x5e028334dde0/1;
S_0x5e028334e470 .scope module, "storage" "tlb_storage" 7 95, 11 6 0, S_0x5e0283320880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "rd_set_index";
    .port_info 3 /OUTPUT 4 "rd_valid";
    .port_info 4 /OUTPUT 80 "rd_vpn";
    .port_info 5 /OUTPUT 80 "rd_ppn";
    .port_info 6 /OUTPUT 8 "rd_perms";
    .port_info 7 /OUTPUT 16 "rd_lru_count";
    .port_info 8 /INPUT 1 "wr_en";
    .port_info 9 /INPUT 4 "wr_set_index";
    .port_info 10 /INPUT 2 "wr_way";
    .port_info 11 /INPUT 1 "wr_valid";
    .port_info 12 /INPUT 20 "wr_vpn";
    .port_info 13 /INPUT 20 "wr_ppn";
    .port_info 14 /INPUT 2 "wr_perms";
    .port_info 15 /INPUT 4 "wr_lru_count";
    .port_info 16 /INPUT 1 "lru_update_en";
    .port_info 17 /INPUT 4 "lru_set_index";
    .port_info 18 /INPUT 2 "lru_way";
    .port_info 19 /INPUT 4 "lru_value";
v0x5e028334fa30_0 .net "clk", 0 0, o0x75b38fa30038;  alias, 0 drivers
v0x5e028334faf0_0 .net "lru_set_index", 3 0, L_0x5e028336a930;  alias, 1 drivers
v0x5e028334fbc0_0 .net "lru_update_en", 0 0, L_0x5e0283369a80;  1 drivers
v0x5e028334fc90_0 .net "lru_value", 3 0, L_0x5e0283369e10;  1 drivers
v0x5e028334fd50_0 .net "lru_way", 1 0, L_0x5e028336b5d0;  alias, 1 drivers
v0x5e028334fe60_0 .var/i "r", 31 0;
v0x5e028334ff20 .array "rd_lru_count", 3 0, 3 0;
v0x5e0283350090 .array "rd_perms", 3 0, 1 0;
v0x5e0283350200 .array "rd_ppn", 3 0, 19 0;
v0x5e0283350370_0 .net "rd_set_index", 3 0, L_0x5e028336a930;  alias, 1 drivers
v0x5e0283350430 .array "rd_valid", 3 0, 0 0;
v0x5e0283350550 .array "rd_vpn", 3 0, 19 0;
v0x5e02833506c0_0 .net "rst", 0 0, o0x75b38fa302d8;  alias, 0 drivers
v0x5e0283350790 .array "tlb_lru_count", 63 0, 3 0;
v0x5e0283351240 .array "tlb_perms", 63 0, 1 0;
v0x5e0283351d10 .array "tlb_ppn", 63 0, 19 0;
v0x5e02833527e0 .array "tlb_valid", 63 0, 0 0;
v0x5e0283353290 .array "tlb_vpn", 63 0, 19 0;
v0x5e0283353d60_0 .net "wr_en", 0 0, v0x5e02833570e0_0;  1 drivers
v0x5e0283353e20_0 .net "wr_lru_count", 3 0, v0x5e02833571b0_0;  1 drivers
v0x5e0283353f00_0 .net "wr_perms", 1 0, v0x5e0283357280_0;  1 drivers
v0x5e0283353fe0_0 .net "wr_ppn", 19 0, v0x5e0283357350_0;  1 drivers
v0x5e02833540c0_0 .net "wr_set_index", 3 0, L_0x5e028336a930;  alias, 1 drivers
v0x5e0283354180_0 .net "wr_valid", 0 0, v0x5e0283357420_0;  1 drivers
v0x5e0283354240_0 .net "wr_vpn", 19 0, v0x5e02833574f0_0;  1 drivers
v0x5e0283354320_0 .net "wr_way", 1 0, v0x5e02833575c0_0;  1 drivers
v0x5e02833527e0_0 .array/port v0x5e02833527e0, 0;
v0x5e02833527e0_1 .array/port v0x5e02833527e0, 1;
v0x5e02833527e0_2 .array/port v0x5e02833527e0, 2;
E_0x5e028334e840/0 .event edge, v0x5e028334d1f0_0, v0x5e02833527e0_0, v0x5e02833527e0_1, v0x5e02833527e0_2;
v0x5e02833527e0_3 .array/port v0x5e02833527e0, 3;
v0x5e02833527e0_4 .array/port v0x5e02833527e0, 4;
v0x5e02833527e0_5 .array/port v0x5e02833527e0, 5;
v0x5e02833527e0_6 .array/port v0x5e02833527e0, 6;
E_0x5e028334e840/1 .event edge, v0x5e02833527e0_3, v0x5e02833527e0_4, v0x5e02833527e0_5, v0x5e02833527e0_6;
v0x5e02833527e0_7 .array/port v0x5e02833527e0, 7;
v0x5e02833527e0_8 .array/port v0x5e02833527e0, 8;
v0x5e02833527e0_9 .array/port v0x5e02833527e0, 9;
v0x5e02833527e0_10 .array/port v0x5e02833527e0, 10;
E_0x5e028334e840/2 .event edge, v0x5e02833527e0_7, v0x5e02833527e0_8, v0x5e02833527e0_9, v0x5e02833527e0_10;
v0x5e02833527e0_11 .array/port v0x5e02833527e0, 11;
v0x5e02833527e0_12 .array/port v0x5e02833527e0, 12;
v0x5e02833527e0_13 .array/port v0x5e02833527e0, 13;
v0x5e02833527e0_14 .array/port v0x5e02833527e0, 14;
E_0x5e028334e840/3 .event edge, v0x5e02833527e0_11, v0x5e02833527e0_12, v0x5e02833527e0_13, v0x5e02833527e0_14;
v0x5e02833527e0_15 .array/port v0x5e02833527e0, 15;
v0x5e02833527e0_16 .array/port v0x5e02833527e0, 16;
v0x5e02833527e0_17 .array/port v0x5e02833527e0, 17;
v0x5e02833527e0_18 .array/port v0x5e02833527e0, 18;
E_0x5e028334e840/4 .event edge, v0x5e02833527e0_15, v0x5e02833527e0_16, v0x5e02833527e0_17, v0x5e02833527e0_18;
v0x5e02833527e0_19 .array/port v0x5e02833527e0, 19;
v0x5e02833527e0_20 .array/port v0x5e02833527e0, 20;
v0x5e02833527e0_21 .array/port v0x5e02833527e0, 21;
v0x5e02833527e0_22 .array/port v0x5e02833527e0, 22;
E_0x5e028334e840/5 .event edge, v0x5e02833527e0_19, v0x5e02833527e0_20, v0x5e02833527e0_21, v0x5e02833527e0_22;
v0x5e02833527e0_23 .array/port v0x5e02833527e0, 23;
v0x5e02833527e0_24 .array/port v0x5e02833527e0, 24;
v0x5e02833527e0_25 .array/port v0x5e02833527e0, 25;
v0x5e02833527e0_26 .array/port v0x5e02833527e0, 26;
E_0x5e028334e840/6 .event edge, v0x5e02833527e0_23, v0x5e02833527e0_24, v0x5e02833527e0_25, v0x5e02833527e0_26;
v0x5e02833527e0_27 .array/port v0x5e02833527e0, 27;
v0x5e02833527e0_28 .array/port v0x5e02833527e0, 28;
v0x5e02833527e0_29 .array/port v0x5e02833527e0, 29;
v0x5e02833527e0_30 .array/port v0x5e02833527e0, 30;
E_0x5e028334e840/7 .event edge, v0x5e02833527e0_27, v0x5e02833527e0_28, v0x5e02833527e0_29, v0x5e02833527e0_30;
v0x5e02833527e0_31 .array/port v0x5e02833527e0, 31;
v0x5e02833527e0_32 .array/port v0x5e02833527e0, 32;
v0x5e02833527e0_33 .array/port v0x5e02833527e0, 33;
v0x5e02833527e0_34 .array/port v0x5e02833527e0, 34;
E_0x5e028334e840/8 .event edge, v0x5e02833527e0_31, v0x5e02833527e0_32, v0x5e02833527e0_33, v0x5e02833527e0_34;
v0x5e02833527e0_35 .array/port v0x5e02833527e0, 35;
v0x5e02833527e0_36 .array/port v0x5e02833527e0, 36;
v0x5e02833527e0_37 .array/port v0x5e02833527e0, 37;
v0x5e02833527e0_38 .array/port v0x5e02833527e0, 38;
E_0x5e028334e840/9 .event edge, v0x5e02833527e0_35, v0x5e02833527e0_36, v0x5e02833527e0_37, v0x5e02833527e0_38;
v0x5e02833527e0_39 .array/port v0x5e02833527e0, 39;
v0x5e02833527e0_40 .array/port v0x5e02833527e0, 40;
v0x5e02833527e0_41 .array/port v0x5e02833527e0, 41;
v0x5e02833527e0_42 .array/port v0x5e02833527e0, 42;
E_0x5e028334e840/10 .event edge, v0x5e02833527e0_39, v0x5e02833527e0_40, v0x5e02833527e0_41, v0x5e02833527e0_42;
v0x5e02833527e0_43 .array/port v0x5e02833527e0, 43;
v0x5e02833527e0_44 .array/port v0x5e02833527e0, 44;
v0x5e02833527e0_45 .array/port v0x5e02833527e0, 45;
v0x5e02833527e0_46 .array/port v0x5e02833527e0, 46;
E_0x5e028334e840/11 .event edge, v0x5e02833527e0_43, v0x5e02833527e0_44, v0x5e02833527e0_45, v0x5e02833527e0_46;
v0x5e02833527e0_47 .array/port v0x5e02833527e0, 47;
v0x5e02833527e0_48 .array/port v0x5e02833527e0, 48;
v0x5e02833527e0_49 .array/port v0x5e02833527e0, 49;
v0x5e02833527e0_50 .array/port v0x5e02833527e0, 50;
E_0x5e028334e840/12 .event edge, v0x5e02833527e0_47, v0x5e02833527e0_48, v0x5e02833527e0_49, v0x5e02833527e0_50;
v0x5e02833527e0_51 .array/port v0x5e02833527e0, 51;
v0x5e02833527e0_52 .array/port v0x5e02833527e0, 52;
v0x5e02833527e0_53 .array/port v0x5e02833527e0, 53;
v0x5e02833527e0_54 .array/port v0x5e02833527e0, 54;
E_0x5e028334e840/13 .event edge, v0x5e02833527e0_51, v0x5e02833527e0_52, v0x5e02833527e0_53, v0x5e02833527e0_54;
v0x5e02833527e0_55 .array/port v0x5e02833527e0, 55;
v0x5e02833527e0_56 .array/port v0x5e02833527e0, 56;
v0x5e02833527e0_57 .array/port v0x5e02833527e0, 57;
v0x5e02833527e0_58 .array/port v0x5e02833527e0, 58;
E_0x5e028334e840/14 .event edge, v0x5e02833527e0_55, v0x5e02833527e0_56, v0x5e02833527e0_57, v0x5e02833527e0_58;
v0x5e02833527e0_59 .array/port v0x5e02833527e0, 59;
v0x5e02833527e0_60 .array/port v0x5e02833527e0, 60;
v0x5e02833527e0_61 .array/port v0x5e02833527e0, 61;
v0x5e02833527e0_62 .array/port v0x5e02833527e0, 62;
E_0x5e028334e840/15 .event edge, v0x5e02833527e0_59, v0x5e02833527e0_60, v0x5e02833527e0_61, v0x5e02833527e0_62;
v0x5e02833527e0_63 .array/port v0x5e02833527e0, 63;
v0x5e0283353290_0 .array/port v0x5e0283353290, 0;
v0x5e0283353290_1 .array/port v0x5e0283353290, 1;
v0x5e0283353290_2 .array/port v0x5e0283353290, 2;
E_0x5e028334e840/16 .event edge, v0x5e02833527e0_63, v0x5e0283353290_0, v0x5e0283353290_1, v0x5e0283353290_2;
v0x5e0283353290_3 .array/port v0x5e0283353290, 3;
v0x5e0283353290_4 .array/port v0x5e0283353290, 4;
v0x5e0283353290_5 .array/port v0x5e0283353290, 5;
v0x5e0283353290_6 .array/port v0x5e0283353290, 6;
E_0x5e028334e840/17 .event edge, v0x5e0283353290_3, v0x5e0283353290_4, v0x5e0283353290_5, v0x5e0283353290_6;
v0x5e0283353290_7 .array/port v0x5e0283353290, 7;
v0x5e0283353290_8 .array/port v0x5e0283353290, 8;
v0x5e0283353290_9 .array/port v0x5e0283353290, 9;
v0x5e0283353290_10 .array/port v0x5e0283353290, 10;
E_0x5e028334e840/18 .event edge, v0x5e0283353290_7, v0x5e0283353290_8, v0x5e0283353290_9, v0x5e0283353290_10;
v0x5e0283353290_11 .array/port v0x5e0283353290, 11;
v0x5e0283353290_12 .array/port v0x5e0283353290, 12;
v0x5e0283353290_13 .array/port v0x5e0283353290, 13;
v0x5e0283353290_14 .array/port v0x5e0283353290, 14;
E_0x5e028334e840/19 .event edge, v0x5e0283353290_11, v0x5e0283353290_12, v0x5e0283353290_13, v0x5e0283353290_14;
v0x5e0283353290_15 .array/port v0x5e0283353290, 15;
v0x5e0283353290_16 .array/port v0x5e0283353290, 16;
v0x5e0283353290_17 .array/port v0x5e0283353290, 17;
v0x5e0283353290_18 .array/port v0x5e0283353290, 18;
E_0x5e028334e840/20 .event edge, v0x5e0283353290_15, v0x5e0283353290_16, v0x5e0283353290_17, v0x5e0283353290_18;
v0x5e0283353290_19 .array/port v0x5e0283353290, 19;
v0x5e0283353290_20 .array/port v0x5e0283353290, 20;
v0x5e0283353290_21 .array/port v0x5e0283353290, 21;
v0x5e0283353290_22 .array/port v0x5e0283353290, 22;
E_0x5e028334e840/21 .event edge, v0x5e0283353290_19, v0x5e0283353290_20, v0x5e0283353290_21, v0x5e0283353290_22;
v0x5e0283353290_23 .array/port v0x5e0283353290, 23;
v0x5e0283353290_24 .array/port v0x5e0283353290, 24;
v0x5e0283353290_25 .array/port v0x5e0283353290, 25;
v0x5e0283353290_26 .array/port v0x5e0283353290, 26;
E_0x5e028334e840/22 .event edge, v0x5e0283353290_23, v0x5e0283353290_24, v0x5e0283353290_25, v0x5e0283353290_26;
v0x5e0283353290_27 .array/port v0x5e0283353290, 27;
v0x5e0283353290_28 .array/port v0x5e0283353290, 28;
v0x5e0283353290_29 .array/port v0x5e0283353290, 29;
v0x5e0283353290_30 .array/port v0x5e0283353290, 30;
E_0x5e028334e840/23 .event edge, v0x5e0283353290_27, v0x5e0283353290_28, v0x5e0283353290_29, v0x5e0283353290_30;
v0x5e0283353290_31 .array/port v0x5e0283353290, 31;
v0x5e0283353290_32 .array/port v0x5e0283353290, 32;
v0x5e0283353290_33 .array/port v0x5e0283353290, 33;
v0x5e0283353290_34 .array/port v0x5e0283353290, 34;
E_0x5e028334e840/24 .event edge, v0x5e0283353290_31, v0x5e0283353290_32, v0x5e0283353290_33, v0x5e0283353290_34;
v0x5e0283353290_35 .array/port v0x5e0283353290, 35;
v0x5e0283353290_36 .array/port v0x5e0283353290, 36;
v0x5e0283353290_37 .array/port v0x5e0283353290, 37;
v0x5e0283353290_38 .array/port v0x5e0283353290, 38;
E_0x5e028334e840/25 .event edge, v0x5e0283353290_35, v0x5e0283353290_36, v0x5e0283353290_37, v0x5e0283353290_38;
v0x5e0283353290_39 .array/port v0x5e0283353290, 39;
v0x5e0283353290_40 .array/port v0x5e0283353290, 40;
v0x5e0283353290_41 .array/port v0x5e0283353290, 41;
v0x5e0283353290_42 .array/port v0x5e0283353290, 42;
E_0x5e028334e840/26 .event edge, v0x5e0283353290_39, v0x5e0283353290_40, v0x5e0283353290_41, v0x5e0283353290_42;
v0x5e0283353290_43 .array/port v0x5e0283353290, 43;
v0x5e0283353290_44 .array/port v0x5e0283353290, 44;
v0x5e0283353290_45 .array/port v0x5e0283353290, 45;
v0x5e0283353290_46 .array/port v0x5e0283353290, 46;
E_0x5e028334e840/27 .event edge, v0x5e0283353290_43, v0x5e0283353290_44, v0x5e0283353290_45, v0x5e0283353290_46;
v0x5e0283353290_47 .array/port v0x5e0283353290, 47;
v0x5e0283353290_48 .array/port v0x5e0283353290, 48;
v0x5e0283353290_49 .array/port v0x5e0283353290, 49;
v0x5e0283353290_50 .array/port v0x5e0283353290, 50;
E_0x5e028334e840/28 .event edge, v0x5e0283353290_47, v0x5e0283353290_48, v0x5e0283353290_49, v0x5e0283353290_50;
v0x5e0283353290_51 .array/port v0x5e0283353290, 51;
v0x5e0283353290_52 .array/port v0x5e0283353290, 52;
v0x5e0283353290_53 .array/port v0x5e0283353290, 53;
v0x5e0283353290_54 .array/port v0x5e0283353290, 54;
E_0x5e028334e840/29 .event edge, v0x5e0283353290_51, v0x5e0283353290_52, v0x5e0283353290_53, v0x5e0283353290_54;
v0x5e0283353290_55 .array/port v0x5e0283353290, 55;
v0x5e0283353290_56 .array/port v0x5e0283353290, 56;
v0x5e0283353290_57 .array/port v0x5e0283353290, 57;
v0x5e0283353290_58 .array/port v0x5e0283353290, 58;
E_0x5e028334e840/30 .event edge, v0x5e0283353290_55, v0x5e0283353290_56, v0x5e0283353290_57, v0x5e0283353290_58;
v0x5e0283353290_59 .array/port v0x5e0283353290, 59;
v0x5e0283353290_60 .array/port v0x5e0283353290, 60;
v0x5e0283353290_61 .array/port v0x5e0283353290, 61;
v0x5e0283353290_62 .array/port v0x5e0283353290, 62;
E_0x5e028334e840/31 .event edge, v0x5e0283353290_59, v0x5e0283353290_60, v0x5e0283353290_61, v0x5e0283353290_62;
v0x5e0283353290_63 .array/port v0x5e0283353290, 63;
v0x5e0283351d10_0 .array/port v0x5e0283351d10, 0;
v0x5e0283351d10_1 .array/port v0x5e0283351d10, 1;
v0x5e0283351d10_2 .array/port v0x5e0283351d10, 2;
E_0x5e028334e840/32 .event edge, v0x5e0283353290_63, v0x5e0283351d10_0, v0x5e0283351d10_1, v0x5e0283351d10_2;
v0x5e0283351d10_3 .array/port v0x5e0283351d10, 3;
v0x5e0283351d10_4 .array/port v0x5e0283351d10, 4;
v0x5e0283351d10_5 .array/port v0x5e0283351d10, 5;
v0x5e0283351d10_6 .array/port v0x5e0283351d10, 6;
E_0x5e028334e840/33 .event edge, v0x5e0283351d10_3, v0x5e0283351d10_4, v0x5e0283351d10_5, v0x5e0283351d10_6;
v0x5e0283351d10_7 .array/port v0x5e0283351d10, 7;
v0x5e0283351d10_8 .array/port v0x5e0283351d10, 8;
v0x5e0283351d10_9 .array/port v0x5e0283351d10, 9;
v0x5e0283351d10_10 .array/port v0x5e0283351d10, 10;
E_0x5e028334e840/34 .event edge, v0x5e0283351d10_7, v0x5e0283351d10_8, v0x5e0283351d10_9, v0x5e0283351d10_10;
v0x5e0283351d10_11 .array/port v0x5e0283351d10, 11;
v0x5e0283351d10_12 .array/port v0x5e0283351d10, 12;
v0x5e0283351d10_13 .array/port v0x5e0283351d10, 13;
v0x5e0283351d10_14 .array/port v0x5e0283351d10, 14;
E_0x5e028334e840/35 .event edge, v0x5e0283351d10_11, v0x5e0283351d10_12, v0x5e0283351d10_13, v0x5e0283351d10_14;
v0x5e0283351d10_15 .array/port v0x5e0283351d10, 15;
v0x5e0283351d10_16 .array/port v0x5e0283351d10, 16;
v0x5e0283351d10_17 .array/port v0x5e0283351d10, 17;
v0x5e0283351d10_18 .array/port v0x5e0283351d10, 18;
E_0x5e028334e840/36 .event edge, v0x5e0283351d10_15, v0x5e0283351d10_16, v0x5e0283351d10_17, v0x5e0283351d10_18;
v0x5e0283351d10_19 .array/port v0x5e0283351d10, 19;
v0x5e0283351d10_20 .array/port v0x5e0283351d10, 20;
v0x5e0283351d10_21 .array/port v0x5e0283351d10, 21;
v0x5e0283351d10_22 .array/port v0x5e0283351d10, 22;
E_0x5e028334e840/37 .event edge, v0x5e0283351d10_19, v0x5e0283351d10_20, v0x5e0283351d10_21, v0x5e0283351d10_22;
v0x5e0283351d10_23 .array/port v0x5e0283351d10, 23;
v0x5e0283351d10_24 .array/port v0x5e0283351d10, 24;
v0x5e0283351d10_25 .array/port v0x5e0283351d10, 25;
v0x5e0283351d10_26 .array/port v0x5e0283351d10, 26;
E_0x5e028334e840/38 .event edge, v0x5e0283351d10_23, v0x5e0283351d10_24, v0x5e0283351d10_25, v0x5e0283351d10_26;
v0x5e0283351d10_27 .array/port v0x5e0283351d10, 27;
v0x5e0283351d10_28 .array/port v0x5e0283351d10, 28;
v0x5e0283351d10_29 .array/port v0x5e0283351d10, 29;
v0x5e0283351d10_30 .array/port v0x5e0283351d10, 30;
E_0x5e028334e840/39 .event edge, v0x5e0283351d10_27, v0x5e0283351d10_28, v0x5e0283351d10_29, v0x5e0283351d10_30;
v0x5e0283351d10_31 .array/port v0x5e0283351d10, 31;
v0x5e0283351d10_32 .array/port v0x5e0283351d10, 32;
v0x5e0283351d10_33 .array/port v0x5e0283351d10, 33;
v0x5e0283351d10_34 .array/port v0x5e0283351d10, 34;
E_0x5e028334e840/40 .event edge, v0x5e0283351d10_31, v0x5e0283351d10_32, v0x5e0283351d10_33, v0x5e0283351d10_34;
v0x5e0283351d10_35 .array/port v0x5e0283351d10, 35;
v0x5e0283351d10_36 .array/port v0x5e0283351d10, 36;
v0x5e0283351d10_37 .array/port v0x5e0283351d10, 37;
v0x5e0283351d10_38 .array/port v0x5e0283351d10, 38;
E_0x5e028334e840/41 .event edge, v0x5e0283351d10_35, v0x5e0283351d10_36, v0x5e0283351d10_37, v0x5e0283351d10_38;
v0x5e0283351d10_39 .array/port v0x5e0283351d10, 39;
v0x5e0283351d10_40 .array/port v0x5e0283351d10, 40;
v0x5e0283351d10_41 .array/port v0x5e0283351d10, 41;
v0x5e0283351d10_42 .array/port v0x5e0283351d10, 42;
E_0x5e028334e840/42 .event edge, v0x5e0283351d10_39, v0x5e0283351d10_40, v0x5e0283351d10_41, v0x5e0283351d10_42;
v0x5e0283351d10_43 .array/port v0x5e0283351d10, 43;
v0x5e0283351d10_44 .array/port v0x5e0283351d10, 44;
v0x5e0283351d10_45 .array/port v0x5e0283351d10, 45;
v0x5e0283351d10_46 .array/port v0x5e0283351d10, 46;
E_0x5e028334e840/43 .event edge, v0x5e0283351d10_43, v0x5e0283351d10_44, v0x5e0283351d10_45, v0x5e0283351d10_46;
v0x5e0283351d10_47 .array/port v0x5e0283351d10, 47;
v0x5e0283351d10_48 .array/port v0x5e0283351d10, 48;
v0x5e0283351d10_49 .array/port v0x5e0283351d10, 49;
v0x5e0283351d10_50 .array/port v0x5e0283351d10, 50;
E_0x5e028334e840/44 .event edge, v0x5e0283351d10_47, v0x5e0283351d10_48, v0x5e0283351d10_49, v0x5e0283351d10_50;
v0x5e0283351d10_51 .array/port v0x5e0283351d10, 51;
v0x5e0283351d10_52 .array/port v0x5e0283351d10, 52;
v0x5e0283351d10_53 .array/port v0x5e0283351d10, 53;
v0x5e0283351d10_54 .array/port v0x5e0283351d10, 54;
E_0x5e028334e840/45 .event edge, v0x5e0283351d10_51, v0x5e0283351d10_52, v0x5e0283351d10_53, v0x5e0283351d10_54;
v0x5e0283351d10_55 .array/port v0x5e0283351d10, 55;
v0x5e0283351d10_56 .array/port v0x5e0283351d10, 56;
v0x5e0283351d10_57 .array/port v0x5e0283351d10, 57;
v0x5e0283351d10_58 .array/port v0x5e0283351d10, 58;
E_0x5e028334e840/46 .event edge, v0x5e0283351d10_55, v0x5e0283351d10_56, v0x5e0283351d10_57, v0x5e0283351d10_58;
v0x5e0283351d10_59 .array/port v0x5e0283351d10, 59;
v0x5e0283351d10_60 .array/port v0x5e0283351d10, 60;
v0x5e0283351d10_61 .array/port v0x5e0283351d10, 61;
v0x5e0283351d10_62 .array/port v0x5e0283351d10, 62;
E_0x5e028334e840/47 .event edge, v0x5e0283351d10_59, v0x5e0283351d10_60, v0x5e0283351d10_61, v0x5e0283351d10_62;
v0x5e0283351d10_63 .array/port v0x5e0283351d10, 63;
v0x5e0283351240_0 .array/port v0x5e0283351240, 0;
v0x5e0283351240_1 .array/port v0x5e0283351240, 1;
v0x5e0283351240_2 .array/port v0x5e0283351240, 2;
E_0x5e028334e840/48 .event edge, v0x5e0283351d10_63, v0x5e0283351240_0, v0x5e0283351240_1, v0x5e0283351240_2;
v0x5e0283351240_3 .array/port v0x5e0283351240, 3;
v0x5e0283351240_4 .array/port v0x5e0283351240, 4;
v0x5e0283351240_5 .array/port v0x5e0283351240, 5;
v0x5e0283351240_6 .array/port v0x5e0283351240, 6;
E_0x5e028334e840/49 .event edge, v0x5e0283351240_3, v0x5e0283351240_4, v0x5e0283351240_5, v0x5e0283351240_6;
v0x5e0283351240_7 .array/port v0x5e0283351240, 7;
v0x5e0283351240_8 .array/port v0x5e0283351240, 8;
v0x5e0283351240_9 .array/port v0x5e0283351240, 9;
v0x5e0283351240_10 .array/port v0x5e0283351240, 10;
E_0x5e028334e840/50 .event edge, v0x5e0283351240_7, v0x5e0283351240_8, v0x5e0283351240_9, v0x5e0283351240_10;
v0x5e0283351240_11 .array/port v0x5e0283351240, 11;
v0x5e0283351240_12 .array/port v0x5e0283351240, 12;
v0x5e0283351240_13 .array/port v0x5e0283351240, 13;
v0x5e0283351240_14 .array/port v0x5e0283351240, 14;
E_0x5e028334e840/51 .event edge, v0x5e0283351240_11, v0x5e0283351240_12, v0x5e0283351240_13, v0x5e0283351240_14;
v0x5e0283351240_15 .array/port v0x5e0283351240, 15;
v0x5e0283351240_16 .array/port v0x5e0283351240, 16;
v0x5e0283351240_17 .array/port v0x5e0283351240, 17;
v0x5e0283351240_18 .array/port v0x5e0283351240, 18;
E_0x5e028334e840/52 .event edge, v0x5e0283351240_15, v0x5e0283351240_16, v0x5e0283351240_17, v0x5e0283351240_18;
v0x5e0283351240_19 .array/port v0x5e0283351240, 19;
v0x5e0283351240_20 .array/port v0x5e0283351240, 20;
v0x5e0283351240_21 .array/port v0x5e0283351240, 21;
v0x5e0283351240_22 .array/port v0x5e0283351240, 22;
E_0x5e028334e840/53 .event edge, v0x5e0283351240_19, v0x5e0283351240_20, v0x5e0283351240_21, v0x5e0283351240_22;
v0x5e0283351240_23 .array/port v0x5e0283351240, 23;
v0x5e0283351240_24 .array/port v0x5e0283351240, 24;
v0x5e0283351240_25 .array/port v0x5e0283351240, 25;
v0x5e0283351240_26 .array/port v0x5e0283351240, 26;
E_0x5e028334e840/54 .event edge, v0x5e0283351240_23, v0x5e0283351240_24, v0x5e0283351240_25, v0x5e0283351240_26;
v0x5e0283351240_27 .array/port v0x5e0283351240, 27;
v0x5e0283351240_28 .array/port v0x5e0283351240, 28;
v0x5e0283351240_29 .array/port v0x5e0283351240, 29;
v0x5e0283351240_30 .array/port v0x5e0283351240, 30;
E_0x5e028334e840/55 .event edge, v0x5e0283351240_27, v0x5e0283351240_28, v0x5e0283351240_29, v0x5e0283351240_30;
v0x5e0283351240_31 .array/port v0x5e0283351240, 31;
v0x5e0283351240_32 .array/port v0x5e0283351240, 32;
v0x5e0283351240_33 .array/port v0x5e0283351240, 33;
v0x5e0283351240_34 .array/port v0x5e0283351240, 34;
E_0x5e028334e840/56 .event edge, v0x5e0283351240_31, v0x5e0283351240_32, v0x5e0283351240_33, v0x5e0283351240_34;
v0x5e0283351240_35 .array/port v0x5e0283351240, 35;
v0x5e0283351240_36 .array/port v0x5e0283351240, 36;
v0x5e0283351240_37 .array/port v0x5e0283351240, 37;
v0x5e0283351240_38 .array/port v0x5e0283351240, 38;
E_0x5e028334e840/57 .event edge, v0x5e0283351240_35, v0x5e0283351240_36, v0x5e0283351240_37, v0x5e0283351240_38;
v0x5e0283351240_39 .array/port v0x5e0283351240, 39;
v0x5e0283351240_40 .array/port v0x5e0283351240, 40;
v0x5e0283351240_41 .array/port v0x5e0283351240, 41;
v0x5e0283351240_42 .array/port v0x5e0283351240, 42;
E_0x5e028334e840/58 .event edge, v0x5e0283351240_39, v0x5e0283351240_40, v0x5e0283351240_41, v0x5e0283351240_42;
v0x5e0283351240_43 .array/port v0x5e0283351240, 43;
v0x5e0283351240_44 .array/port v0x5e0283351240, 44;
v0x5e0283351240_45 .array/port v0x5e0283351240, 45;
v0x5e0283351240_46 .array/port v0x5e0283351240, 46;
E_0x5e028334e840/59 .event edge, v0x5e0283351240_43, v0x5e0283351240_44, v0x5e0283351240_45, v0x5e0283351240_46;
v0x5e0283351240_47 .array/port v0x5e0283351240, 47;
v0x5e0283351240_48 .array/port v0x5e0283351240, 48;
v0x5e0283351240_49 .array/port v0x5e0283351240, 49;
v0x5e0283351240_50 .array/port v0x5e0283351240, 50;
E_0x5e028334e840/60 .event edge, v0x5e0283351240_47, v0x5e0283351240_48, v0x5e0283351240_49, v0x5e0283351240_50;
v0x5e0283351240_51 .array/port v0x5e0283351240, 51;
v0x5e0283351240_52 .array/port v0x5e0283351240, 52;
v0x5e0283351240_53 .array/port v0x5e0283351240, 53;
v0x5e0283351240_54 .array/port v0x5e0283351240, 54;
E_0x5e028334e840/61 .event edge, v0x5e0283351240_51, v0x5e0283351240_52, v0x5e0283351240_53, v0x5e0283351240_54;
v0x5e0283351240_55 .array/port v0x5e0283351240, 55;
v0x5e0283351240_56 .array/port v0x5e0283351240, 56;
v0x5e0283351240_57 .array/port v0x5e0283351240, 57;
v0x5e0283351240_58 .array/port v0x5e0283351240, 58;
E_0x5e028334e840/62 .event edge, v0x5e0283351240_55, v0x5e0283351240_56, v0x5e0283351240_57, v0x5e0283351240_58;
v0x5e0283351240_59 .array/port v0x5e0283351240, 59;
v0x5e0283351240_60 .array/port v0x5e0283351240, 60;
v0x5e0283351240_61 .array/port v0x5e0283351240, 61;
v0x5e0283351240_62 .array/port v0x5e0283351240, 62;
E_0x5e028334e840/63 .event edge, v0x5e0283351240_59, v0x5e0283351240_60, v0x5e0283351240_61, v0x5e0283351240_62;
v0x5e0283351240_63 .array/port v0x5e0283351240, 63;
v0x5e0283350790_0 .array/port v0x5e0283350790, 0;
v0x5e0283350790_1 .array/port v0x5e0283350790, 1;
v0x5e0283350790_2 .array/port v0x5e0283350790, 2;
E_0x5e028334e840/64 .event edge, v0x5e0283351240_63, v0x5e0283350790_0, v0x5e0283350790_1, v0x5e0283350790_2;
v0x5e0283350790_3 .array/port v0x5e0283350790, 3;
v0x5e0283350790_4 .array/port v0x5e0283350790, 4;
v0x5e0283350790_5 .array/port v0x5e0283350790, 5;
v0x5e0283350790_6 .array/port v0x5e0283350790, 6;
E_0x5e028334e840/65 .event edge, v0x5e0283350790_3, v0x5e0283350790_4, v0x5e0283350790_5, v0x5e0283350790_6;
v0x5e0283350790_7 .array/port v0x5e0283350790, 7;
v0x5e0283350790_8 .array/port v0x5e0283350790, 8;
v0x5e0283350790_9 .array/port v0x5e0283350790, 9;
v0x5e0283350790_10 .array/port v0x5e0283350790, 10;
E_0x5e028334e840/66 .event edge, v0x5e0283350790_7, v0x5e0283350790_8, v0x5e0283350790_9, v0x5e0283350790_10;
v0x5e0283350790_11 .array/port v0x5e0283350790, 11;
v0x5e0283350790_12 .array/port v0x5e0283350790, 12;
v0x5e0283350790_13 .array/port v0x5e0283350790, 13;
v0x5e0283350790_14 .array/port v0x5e0283350790, 14;
E_0x5e028334e840/67 .event edge, v0x5e0283350790_11, v0x5e0283350790_12, v0x5e0283350790_13, v0x5e0283350790_14;
v0x5e0283350790_15 .array/port v0x5e0283350790, 15;
v0x5e0283350790_16 .array/port v0x5e0283350790, 16;
v0x5e0283350790_17 .array/port v0x5e0283350790, 17;
v0x5e0283350790_18 .array/port v0x5e0283350790, 18;
E_0x5e028334e840/68 .event edge, v0x5e0283350790_15, v0x5e0283350790_16, v0x5e0283350790_17, v0x5e0283350790_18;
v0x5e0283350790_19 .array/port v0x5e0283350790, 19;
v0x5e0283350790_20 .array/port v0x5e0283350790, 20;
v0x5e0283350790_21 .array/port v0x5e0283350790, 21;
v0x5e0283350790_22 .array/port v0x5e0283350790, 22;
E_0x5e028334e840/69 .event edge, v0x5e0283350790_19, v0x5e0283350790_20, v0x5e0283350790_21, v0x5e0283350790_22;
v0x5e0283350790_23 .array/port v0x5e0283350790, 23;
v0x5e0283350790_24 .array/port v0x5e0283350790, 24;
v0x5e0283350790_25 .array/port v0x5e0283350790, 25;
v0x5e0283350790_26 .array/port v0x5e0283350790, 26;
E_0x5e028334e840/70 .event edge, v0x5e0283350790_23, v0x5e0283350790_24, v0x5e0283350790_25, v0x5e0283350790_26;
v0x5e0283350790_27 .array/port v0x5e0283350790, 27;
v0x5e0283350790_28 .array/port v0x5e0283350790, 28;
v0x5e0283350790_29 .array/port v0x5e0283350790, 29;
v0x5e0283350790_30 .array/port v0x5e0283350790, 30;
E_0x5e028334e840/71 .event edge, v0x5e0283350790_27, v0x5e0283350790_28, v0x5e0283350790_29, v0x5e0283350790_30;
v0x5e0283350790_31 .array/port v0x5e0283350790, 31;
v0x5e0283350790_32 .array/port v0x5e0283350790, 32;
v0x5e0283350790_33 .array/port v0x5e0283350790, 33;
v0x5e0283350790_34 .array/port v0x5e0283350790, 34;
E_0x5e028334e840/72 .event edge, v0x5e0283350790_31, v0x5e0283350790_32, v0x5e0283350790_33, v0x5e0283350790_34;
v0x5e0283350790_35 .array/port v0x5e0283350790, 35;
v0x5e0283350790_36 .array/port v0x5e0283350790, 36;
v0x5e0283350790_37 .array/port v0x5e0283350790, 37;
v0x5e0283350790_38 .array/port v0x5e0283350790, 38;
E_0x5e028334e840/73 .event edge, v0x5e0283350790_35, v0x5e0283350790_36, v0x5e0283350790_37, v0x5e0283350790_38;
v0x5e0283350790_39 .array/port v0x5e0283350790, 39;
v0x5e0283350790_40 .array/port v0x5e0283350790, 40;
v0x5e0283350790_41 .array/port v0x5e0283350790, 41;
v0x5e0283350790_42 .array/port v0x5e0283350790, 42;
E_0x5e028334e840/74 .event edge, v0x5e0283350790_39, v0x5e0283350790_40, v0x5e0283350790_41, v0x5e0283350790_42;
v0x5e0283350790_43 .array/port v0x5e0283350790, 43;
v0x5e0283350790_44 .array/port v0x5e0283350790, 44;
v0x5e0283350790_45 .array/port v0x5e0283350790, 45;
v0x5e0283350790_46 .array/port v0x5e0283350790, 46;
E_0x5e028334e840/75 .event edge, v0x5e0283350790_43, v0x5e0283350790_44, v0x5e0283350790_45, v0x5e0283350790_46;
v0x5e0283350790_47 .array/port v0x5e0283350790, 47;
v0x5e0283350790_48 .array/port v0x5e0283350790, 48;
v0x5e0283350790_49 .array/port v0x5e0283350790, 49;
v0x5e0283350790_50 .array/port v0x5e0283350790, 50;
E_0x5e028334e840/76 .event edge, v0x5e0283350790_47, v0x5e0283350790_48, v0x5e0283350790_49, v0x5e0283350790_50;
v0x5e0283350790_51 .array/port v0x5e0283350790, 51;
v0x5e0283350790_52 .array/port v0x5e0283350790, 52;
v0x5e0283350790_53 .array/port v0x5e0283350790, 53;
v0x5e0283350790_54 .array/port v0x5e0283350790, 54;
E_0x5e028334e840/77 .event edge, v0x5e0283350790_51, v0x5e0283350790_52, v0x5e0283350790_53, v0x5e0283350790_54;
v0x5e0283350790_55 .array/port v0x5e0283350790, 55;
v0x5e0283350790_56 .array/port v0x5e0283350790, 56;
v0x5e0283350790_57 .array/port v0x5e0283350790, 57;
v0x5e0283350790_58 .array/port v0x5e0283350790, 58;
E_0x5e028334e840/78 .event edge, v0x5e0283350790_55, v0x5e0283350790_56, v0x5e0283350790_57, v0x5e0283350790_58;
v0x5e0283350790_59 .array/port v0x5e0283350790, 59;
v0x5e0283350790_60 .array/port v0x5e0283350790, 60;
v0x5e0283350790_61 .array/port v0x5e0283350790, 61;
v0x5e0283350790_62 .array/port v0x5e0283350790, 62;
E_0x5e028334e840/79 .event edge, v0x5e0283350790_59, v0x5e0283350790_60, v0x5e0283350790_61, v0x5e0283350790_62;
v0x5e0283350790_63 .array/port v0x5e0283350790, 63;
E_0x5e028334e840/80 .event edge, v0x5e0283350790_63;
E_0x5e028334e840 .event/or E_0x5e028334e840/0, E_0x5e028334e840/1, E_0x5e028334e840/2, E_0x5e028334e840/3, E_0x5e028334e840/4, E_0x5e028334e840/5, E_0x5e028334e840/6, E_0x5e028334e840/7, E_0x5e028334e840/8, E_0x5e028334e840/9, E_0x5e028334e840/10, E_0x5e028334e840/11, E_0x5e028334e840/12, E_0x5e028334e840/13, E_0x5e028334e840/14, E_0x5e028334e840/15, E_0x5e028334e840/16, E_0x5e028334e840/17, E_0x5e028334e840/18, E_0x5e028334e840/19, E_0x5e028334e840/20, E_0x5e028334e840/21, E_0x5e028334e840/22, E_0x5e028334e840/23, E_0x5e028334e840/24, E_0x5e028334e840/25, E_0x5e028334e840/26, E_0x5e028334e840/27, E_0x5e028334e840/28, E_0x5e028334e840/29, E_0x5e028334e840/30, E_0x5e028334e840/31, E_0x5e028334e840/32, E_0x5e028334e840/33, E_0x5e028334e840/34, E_0x5e028334e840/35, E_0x5e028334e840/36, E_0x5e028334e840/37, E_0x5e028334e840/38, E_0x5e028334e840/39, E_0x5e028334e840/40, E_0x5e028334e840/41, E_0x5e028334e840/42, E_0x5e028334e840/43, E_0x5e028334e840/44, E_0x5e028334e840/45, E_0x5e028334e840/46, E_0x5e028334e840/47, E_0x5e028334e840/48, E_0x5e028334e840/49, E_0x5e028334e840/50, E_0x5e028334e840/51, E_0x5e028334e840/52, E_0x5e028334e840/53, E_0x5e028334e840/54, E_0x5e028334e840/55, E_0x5e028334e840/56, E_0x5e028334e840/57, E_0x5e028334e840/58, E_0x5e028334e840/59, E_0x5e028334e840/60, E_0x5e028334e840/61, E_0x5e028334e840/62, E_0x5e028334e840/63, E_0x5e028334e840/64, E_0x5e028334e840/65, E_0x5e028334e840/66, E_0x5e028334e840/67, E_0x5e028334e840/68, E_0x5e028334e840/69, E_0x5e028334e840/70, E_0x5e028334e840/71, E_0x5e028334e840/72, E_0x5e028334e840/73, E_0x5e028334e840/74, E_0x5e028334e840/75, E_0x5e028334e840/76, E_0x5e028334e840/77, E_0x5e028334e840/78, E_0x5e028334e840/79, E_0x5e028334e840/80;
S_0x5e028334f290 .scope begin, "$unm_blk_59" "$unm_blk_59" 11 63, 11 63 0, S_0x5e028334e470;
 .timescale 0 0;
v0x5e028334f490_0 .var/i "s", 31 0;
v0x5e028334f590_0 .var/i "w", 31 0;
S_0x5e028334f670 .scope begin, "$unm_blk_65" "$unm_blk_65" 11 90, 11 90 0, S_0x5e028334e470;
 .timescale 0 0;
v0x5e028334f870_0 .var/i "s", 31 0;
v0x5e028334f950_0 .var/i "w", 31 0;
    .scope S_0x5e0283341f20;
T_4 ;
    %wait E_0x5e0283293160;
    %load/vec4 v0x5e0283343080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5e0283343250_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5e0283342fa0_0;
    %assign/vec4 v0x5e0283343250_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5e0283341f20;
T_5 ;
    %wait E_0x5e02831e20b0;
    %load/vec4 v0x5e0283343250_0;
    %store/vec4 v0x5e0283342fa0_0, 0, 2;
    %load/vec4 v0x5e0283343250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e0283342fa0_0, 0, 2;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x5e0283342d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5e0283342fa0_0, 0, 2;
T_5.5 ;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5e0283342fa0_0, 0, 2;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x5e0283342e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e0283342fa0_0, 0, 2;
T_5.7 ;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5e0283341f20;
T_6 ;
    %wait E_0x5e0283293160;
    %load/vec4 v0x5e0283343080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0283342ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283342ee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0283342bc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0283342ae0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5e0283343250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0283342ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283342ee0_0, 0;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x5e0283342d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x5e0283342a00_0;
    %assign/vec4 v0x5e0283342ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283342ca0_0, 0;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0283342ca0_0, 0;
T_6.8 ;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0x5e02832b0670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %load/vec4 v0x5e0283343330_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5e0283342940, 4;
    %assign/vec4 v0x5e0283342bc0_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0283342bc0_0, 0;
T_6.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0283342ee0_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0x5e0283342e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283342ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0283342ca0_0, 0;
T_6.11 ;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5e0283341f20;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0283342860_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x5e0283342860_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5e0283342860_0;
    %store/vec4a v0x5e0283342940, 4, 0;
    %load/vec4 v0x5e0283342860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e0283342860_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 2049, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e0283342940, 4, 0;
    %pushi/vec4 305397767, 0, 32;
    %ix/load 4, 257, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e0283342940, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 258, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e0283342940, 4, 0;
    %pushi/vec4 268435471, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e0283342940, 4, 0;
    %pushi/vec4 285212687, 0, 32;
    %ix/load 4, 513, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e0283342940, 4, 0;
    %pushi/vec4 301989895, 0, 32;
    %ix/load 4, 514, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e0283342940, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 515, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e0283342940, 4, 0;
    %vpi_call/w 5 153 "$display", "Memory initialized with %d words", P_0x5e02833421a0 {0 0 0};
    %vpi_call/w 5 154 "$display", "Page table structure (1024-word memory):" {0 0 0};
    %vpi_call/w 5 155 "$display", "  Root PT at 0x0400 (word index 256)" {0 0 0};
    %vpi_call/w 5 157 "$display", "  L2 PT at 0x0800 (word index 512)" {0 0 0};
    %vpi_call/w 5 159 "$display", "  Usable address range: 0x0000-0x%04X", 32'sb00000000000000000000111111111100 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x5e0283341f20;
T_8 ;
    %wait E_0x5e0283293160;
    %load/vec4 v0x5e0283342d60_0;
    %load/vec4 v0x5e0283342ca0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %vpi_call/w 5 170 "$display", "[MEM] Request: addr=0x%08h, word_idx=%d", v0x5e0283342a00_0, &PV<v0x5e0283342a00_0, 2, 10> {0 0 0};
T_8.0 ;
    %load/vec4 v0x5e0283342ee0_0;
    %load/vec4 v0x5e0283342e20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %vpi_call/w 5 173 "$display", "[MEM] Response: data=0x%08h", v0x5e0283342bc0_0 {0 0 0};
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5e0283343510;
T_9 ;
    %wait E_0x5e0283293160;
    %load/vec4 v0x5e0283345590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5e0283345660_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5e0283345090_0;
    %assign/vec4 v0x5e0283345660_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5e0283343510;
T_10 ;
    %wait E_0x5e028332d6f0;
    %load/vec4 v0x5e0283345660_0;
    %store/vec4 v0x5e0283345090_0, 0, 3;
    %load/vec4 v0x5e0283345660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5e0283345090_0, 0, 3;
    %jmp T_10.7;
T_10.0 ;
    %load/vec4 v0x5e0283345270_0;
    %load/vec4 v0x5e02833451d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5e0283345090_0, 0, 3;
T_10.8 ;
    %jmp T_10.7;
T_10.1 ;
    %load/vec4 v0x5e0283344d50_0;
    %load/vec4 v0x5e0283344e20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5e0283345090_0, 0, 3;
T_10.10 ;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v0x5e0283344fc0_0;
    %load/vec4 v0x5e0283344ef0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %load/vec4 v0x5e0283344c80_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.14, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5e0283345090_0, 0, 3;
    %jmp T_10.15;
T_10.14 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5e0283345090_0, 0, 3;
T_10.15 ;
T_10.12 ;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v0x5e0283344d50_0;
    %load/vec4 v0x5e0283344e20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5e0283345090_0, 0, 3;
T_10.16 ;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0x5e0283344fc0_0;
    %load/vec4 v0x5e0283344ef0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5e0283345090_0, 0, 3;
T_10.18 ;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0x5e0283345330_0;
    %load/vec4 v0x5e02833453f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5e0283345090_0, 0, 3;
T_10.20 ;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5e0283343510;
T_11 ;
    %wait E_0x5e0283293160;
    %load/vec4 v0x5e0283345590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e02833451d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e02833453f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0283345130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283344e20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0283344b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283344ef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0283345720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0283344720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e02833448c0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5e0283345660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e02833451d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e02833453f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283344e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283344ef0_0, 0;
    %jmp T_11.9;
T_11.2 ;
    %load/vec4 v0x5e0283345270_0;
    %load/vec4 v0x5e02833451d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %load/vec4 v0x5e02833454b0_0;
    %assign/vec4 v0x5e0283345720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e02833451d0_0, 0;
    %jmp T_11.11;
T_11.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e02833451d0_0, 0;
T_11.11 ;
    %jmp T_11.9;
T_11.3 ;
    %load/vec4 v0x5e0283344d50_0;
    %load/vec4 v0x5e0283344e20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283344e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0283344ef0_0, 0;
    %jmp T_11.13;
T_11.12 ;
    %load/vec4 v0x5e02833447e0_0;
    %assign/vec4 v0x5e0283344b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0283344e20_0, 0;
T_11.13 ;
    %jmp T_11.9;
T_11.4 ;
    %load/vec4 v0x5e0283344fc0_0;
    %load/vec4 v0x5e0283344ef0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.14, 8;
    %load/vec4 v0x5e0283344c80_0;
    %assign/vec4 v0x5e0283344720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283344ef0_0, 0;
    %load/vec4 v0x5e0283344c80_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.16, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0283345130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e02833453f0_0, 0;
T_11.16 ;
T_11.14 ;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v0x5e0283344d50_0;
    %load/vec4 v0x5e0283344e20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283344e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0283344ef0_0, 0;
    %jmp T_11.19;
T_11.18 ;
    %load/vec4 v0x5e02833449a0_0;
    %assign/vec4 v0x5e0283344b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0283344e20_0, 0;
T_11.19 ;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v0x5e0283344fc0_0;
    %load/vec4 v0x5e0283344ef0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.20, 8;
    %load/vec4 v0x5e0283344c80_0;
    %assign/vec4 v0x5e02833448c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283344ef0_0, 0;
    %load/vec4 v0x5e0283344c80_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.22, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0283345130_0, 0;
    %jmp T_11.23;
T_11.22 ;
    %load/vec4 v0x5e0283344c80_0;
    %assign/vec4 v0x5e0283345130_0, 0;
T_11.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e02833453f0_0, 0;
T_11.20 ;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v0x5e0283345330_0;
    %load/vec4 v0x5e02833453f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e02833453f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e02833451d0_0, 0;
T_11.24 ;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5e0283343510;
T_12 ;
    %wait E_0x5e0283293160;
    %load/vec4 v0x5e0283345270_0;
    %load/vec4 v0x5e02833451d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %vpi_call/w 6 239 "$display", "[PTW] Request: vaddr=0x%08h, vpn1=%d, vpn0=%d", v0x5e02833454b0_0, &PV<v0x5e02833454b0_0, 22, 10>, &PV<v0x5e02833454b0_0, 12, 10> {0 0 0};
T_12.0 ;
    %load/vec4 v0x5e0283344e20_0;
    %load/vec4 v0x5e0283344d50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %vpi_call/w 6 242 "$display", "[PTW] Memory Request: addr=0x%08h", v0x5e0283344b90_0 {0 0 0};
T_12.2 ;
    %load/vec4 v0x5e0283344fc0_0;
    %load/vec4 v0x5e0283344ef0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %vpi_call/w 6 245 "$display", "[PTW] Memory Response: data=0x%08h", v0x5e0283344c80_0 {0 0 0};
T_12.4 ;
    %load/vec4 v0x5e02833453f0_0;
    %load/vec4 v0x5e0283345330_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %vpi_call/w 6 248 "$display", "[PTW] Response: pte=0x%08h", v0x5e0283345130_0 {0 0 0};
T_12.6 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5e0283321dc0;
T_13 ;
    %delay 5, 0;
    %load/vec4 v0x5e0283346ca0_0;
    %inv;
    %store/vec4 v0x5e0283346ca0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5e0283321dc0;
T_14 ;
    %vpi_call/w 4 245 "$dumpfile", "test_integrated_memory_ptw.vcd" {0 0 0};
    %vpi_call/w 4 246 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5e0283321dc0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0283346ca0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0283347be0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0283347b40_0, 0, 32;
    %vpi_call/w 4 253 "$display", "================================================" {0 0 0};
    %vpi_call/w 4 254 "$display", "Memory-PTW Integrated Test Starting" {0 0 0};
    %vpi_call/w 4 255 "$display", "================================================" {0 0 0};
    %vpi_call/w 4 256 "$display", "Page Table Layout:" {0 0 0};
    %vpi_call/w 4 257 "$display", "  Root PT at 0x0400 (word index 256)" {0 0 0};
    %vpi_call/w 4 258 "$display", "    [0]: 0x00000801 -> L2 PT at 0x0800" {0 0 0};
    %vpi_call/w 4 259 "$display", "    [1]: 0x12340007 -> Megapage PPN=0x1234" {0 0 0};
    %vpi_call/w 4 260 "$display", "    [2]: 0x00000000 -> Invalid" {0 0 0};
    %vpi_call/w 4 261 "$display", "  L2 PT at 0x0800 (word index 512)" {0 0 0};
    %vpi_call/w 4 262 "$display", "    [0]: 0x1000000F -> PPN=0x10000" {0 0 0};
    %vpi_call/w 4 263 "$display", "    [1]: 0x1100000F -> PPN=0x11000" {0 0 0};
    %vpi_call/w 4 264 "$display", "    [2]: 0x12000007 -> PPN=0x12000" {0 0 0};
    %vpi_call/w 4 265 "$display", "    [3]: 0x00000000 -> Invalid" {0 0 0};
    %vpi_call/w 4 266 "$display", "================================================" {0 0 0};
    %vpi_call/w 4 269 "$display", "\012=== Test 1: System Reset ===" {0 0 0};
    %fork TD_test_integrated_memory_ptw.reset_system, S_0x5e0283345b80;
    %join;
    %load/vec4 v0x5e0283347690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %vpi_call/w 4 272 "$display", "ERROR: PTW not ready after reset" {0 0 0};
    %load/vec4 v0x5e0283347b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e0283347b40_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %vpi_call/w 4 275 "$display", "PASS: System ready after reset" {0 0 0};
    %load/vec4 v0x5e0283347be0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e0283347be0_0, 0, 32;
T_14.1 ;
    %vpi_call/w 4 280 "$display", "\012=== Test 2: Two-Level Page Table Walks ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0283346ae0_0, 0, 32;
    %pushi/vec4 268435471, 0, 32;
    %store/vec4 v0x5e0283346900_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 52, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1260417121, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1734680662, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1347301693, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808212048, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311784240, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5e0283346a00_0, 0, 256;
    %fork TD_test_integrated_memory_ptw.verify_translation, S_0x5e0283346770;
    %join;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5e0283346ae0_0, 0, 32;
    %pushi/vec4 285212687, 0, 32;
    %store/vec4 v0x5e0283346900_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 52, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1260417121, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1734680662, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1347301693, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808212048, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311784241, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5e0283346a00_0, 0, 256;
    %fork TD_test_integrated_memory_ptw.verify_translation, S_0x5e0283346770;
    %join;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x5e0283346ae0_0, 0, 32;
    %pushi/vec4 301989895, 0, 32;
    %store/vec4 v0x5e0283346900_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 52, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1260417121, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1734680662, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1347301693, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808212048, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311784242, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5e0283346a00_0, 0, 256;
    %fork TD_test_integrated_memory_ptw.verify_translation, S_0x5e0283346770;
    %join;
    %vpi_call/w 4 295 "$display", "\012=== Test 3: Detailed Page Walk Verification ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0283346690_0, 0, 32;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x5e02833462c0_0, 0, 32;
    %pushi/vec4 2049, 0, 32;
    %store/vec4 v0x5e02833463f0_0, 0, 32;
    %pushi/vec4 2048, 0, 32;
    %store/vec4 v0x5e02833464d0_0, 0, 32;
    %pushi/vec4 268435471, 0, 32;
    %store/vec4 v0x5e02833461e0_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1147499617, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1768711524, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 544694636, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1797285487, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1914712184, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808464432, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808464432, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5e02833465b0_0, 0, 256;
    %fork TD_test_integrated_memory_ptw.verify_detailed_walk, S_0x5e0283345d10;
    %join;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5e0283346690_0, 0, 32;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x5e02833462c0_0, 0, 32;
    %pushi/vec4 2049, 0, 32;
    %store/vec4 v0x5e02833463f0_0, 0, 32;
    %pushi/vec4 2052, 0, 32;
    %store/vec4 v0x5e02833464d0_0, 0, 32;
    %pushi/vec4 285212687, 0, 32;
    %store/vec4 v0x5e02833461e0_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1147499617, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1768711524, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 544694636, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1797285487, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1914712184, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808464432, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 825241648, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5e02833465b0_0, 0, 256;
    %fork TD_test_integrated_memory_ptw.verify_detailed_walk, S_0x5e0283345d10;
    %join;
    %vpi_call/w 4 316 "$display", "\012=== Test 4: Invalid Page Table Entries ===" {0 0 0};
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x5e0283346ae0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0283346900_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1231976033, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1818846240, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1278287973, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1853125241, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5e0283346a00_0, 0, 256;
    %fork TD_test_integrated_memory_ptw.verify_translation, S_0x5e0283346770;
    %join;
    %pushi/vec4 12288, 0, 32;
    %store/vec4 v0x5e0283346ae0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0283346900_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1231976033, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1818846240, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1278353509, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1853125241, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5e0283346a00_0, 0, 256;
    %fork TD_test_integrated_memory_ptw.verify_translation, S_0x5e0283346770;
    %join;
    %vpi_call/w 4 327 "$display", "\012=== Test 5: Address Boundary Testing ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0283346ae0_0, 0, 32;
    %pushi/vec4 268435471, 0, 32;
    %store/vec4 v0x5e0283346900_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4353909, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852072306, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 2033852502, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1347301693, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808212048, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311784240, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5e0283346a00_0, 0, 256;
    %fork TD_test_integrated_memory_ptw.verify_translation, S_0x5e0283346770;
    %join;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x5e0283346ae0_0, 0, 32;
    %pushi/vec4 301989895, 0, 32;
    %store/vec4 v0x5e0283346900_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4353909, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852072306, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 2033852502, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1347301693, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808212048, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311784242, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5e0283346a00_0, 0, 256;
    %fork TD_test_integrated_memory_ptw.verify_translation, S_0x5e0283346770;
    %join;
    %pushi/vec4 12288, 0, 32;
    %store/vec4 v0x5e0283346ae0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0283346900_0, 0, 32;
    %pushi/vec4 1114600814, 0, 32; draw_string_vec4
    %pushi/vec4 1684107897, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 975197776, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311849776, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 743854158, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 809317160, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1768846945, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1818846249, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5e0283346a00_0, 0, 256;
    %fork TD_test_integrated_memory_ptw.verify_translation, S_0x5e0283346770;
    %join;
    %vpi_call/w 4 335 "$display", "\012=== Test 6: Back-to-Back Translations ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e0283347ca0, 4, 0;
    %pushi/vec4 268435471, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e0283346e50, 4, 0;
    %pushi/vec4 4096, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e0283347ca0, 4, 0;
    %pushi/vec4 285212687, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e0283346e50, 4, 0;
    %pushi/vec4 8192, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e0283347ca0, 4, 0;
    %pushi/vec4 301989895, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e0283346e50, 4, 0;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e0283347ca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e0283346e50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0283346f10_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x5e0283346f10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_14.3, 5;
    %ix/getv/s 4, v0x5e0283346f10_0;
    %load/vec4a v0x5e0283347ca0, 4;
    %store/vec4 v0x5e02832c0760_0, 0, 32;
    %fork TD_test_integrated_memory_ptw.integrated_translate, S_0x5e0283322e70;
    %join;
    %load/vec4 v0x5e02832bdd00_0;
    %store/vec4 v0x5e02833479b0_0, 0, 32;
    %load/vec4 v0x5e02833479b0_0;
    %ix/getv/s 4, v0x5e0283346f10_0;
    %load/vec4a v0x5e0283346e50, 4;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %vpi_call/w 4 345 "$display", "ERROR: Back-to-back test %d failed. vaddr=0x%08h, exp=0x%08h, got=0x%08h", v0x5e0283346f10_0, &A<v0x5e0283347ca0, v0x5e0283346f10_0 >, &A<v0x5e0283346e50, v0x5e0283346f10_0 >, v0x5e02833479b0_0 {0 0 0};
    %load/vec4 v0x5e0283347b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e0283347b40_0, 0, 32;
    %jmp T_14.5;
T_14.4 ;
    %vpi_call/w 4 349 "$display", "PASS: Back-to-back test %d: vaddr=0x%08h -> pte=0x%08h", v0x5e0283346f10_0, &A<v0x5e0283347ca0, v0x5e0283346f10_0 >, v0x5e02833479b0_0 {0 0 0};
    %load/vec4 v0x5e0283347be0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e0283347be0_0, 0, 32;
T_14.5 ;
    %load/vec4 v0x5e0283346f10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e0283346f10_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %vpi_call/w 4 356 "$display", "\012=== Test 7: System Stress Test ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0283346f10_0, 0, 32;
T_14.6 ;
    %load/vec4 v0x5e0283346f10_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.7, 5;
    %load/vec4 v0x5e0283346f10_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %jmp T_14.12;
T_14.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e02832c0760_0, 0, 32;
    %fork TD_test_integrated_memory_ptw.integrated_translate, S_0x5e0283322e70;
    %join;
    %load/vec4 v0x5e02832bdd00_0;
    %store/vec4 v0x5e02833479b0_0, 0, 32;
    %pushi/vec4 268435471, 0, 32;
    %store/vec4 v0x5e0283346db0_0, 0, 32;
    %jmp T_14.12;
T_14.9 ;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5e02832c0760_0, 0, 32;
    %fork TD_test_integrated_memory_ptw.integrated_translate, S_0x5e0283322e70;
    %join;
    %load/vec4 v0x5e02832bdd00_0;
    %store/vec4 v0x5e02833479b0_0, 0, 32;
    %pushi/vec4 285212687, 0, 32;
    %store/vec4 v0x5e0283346db0_0, 0, 32;
    %jmp T_14.12;
T_14.10 ;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x5e02832c0760_0, 0, 32;
    %fork TD_test_integrated_memory_ptw.integrated_translate, S_0x5e0283322e70;
    %join;
    %load/vec4 v0x5e02832bdd00_0;
    %store/vec4 v0x5e02833479b0_0, 0, 32;
    %pushi/vec4 301989895, 0, 32;
    %store/vec4 v0x5e0283346db0_0, 0, 32;
    %jmp T_14.12;
T_14.11 ;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x5e02832c0760_0, 0, 32;
    %fork TD_test_integrated_memory_ptw.integrated_translate, S_0x5e0283322e70;
    %join;
    %load/vec4 v0x5e02832bdd00_0;
    %store/vec4 v0x5e02833479b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0283346db0_0, 0, 32;
    %jmp T_14.12;
T_14.12 ;
    %pop/vec4 1;
    %load/vec4 v0x5e02833479b0_0;
    %load/vec4 v0x5e0283346db0_0;
    %cmp/e;
    %jmp/0xz  T_14.13, 4;
    %vpi_call/w 4 380 "$display", "PASS: Stress test iteration %d", v0x5e0283346f10_0 {0 0 0};
    %load/vec4 v0x5e0283347be0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e0283347be0_0, 0, 32;
    %jmp T_14.14;
T_14.13 ;
    %vpi_call/w 4 383 "$display", "ERROR: Stress test iteration %d failed. exp=0x%08h, got=0x%08h", v0x5e0283346f10_0, v0x5e0283346db0_0, v0x5e02833479b0_0 {0 0 0};
    %load/vec4 v0x5e0283347b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e0283347b40_0, 0, 32;
T_14.14 ;
    %load/vec4 v0x5e0283346f10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e0283346f10_0, 0, 32;
    %jmp T_14.6;
T_14.7 ;
    %vpi_call/w 4 390 "$display", "\012=== Test 8: Response Delay Handling ===" {0 0 0};
    %fork t_4, S_0x5e0283321dc0;
    %fork t_5, S_0x5e0283321dc0;
    %join;
    %join;
    %jmp t_3;
t_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e02832c0760_0, 0, 32;
    %fork TD_test_integrated_memory_ptw.integrated_translate, S_0x5e0283322e70;
    %join;
    %load/vec4 v0x5e02832bdd00_0;
    %store/vec4 v0x5e02833479b0_0, 0, 32;
    %load/vec4 v0x5e02833479b0_0;
    %cmpi/e 268435471, 0, 32;
    %jmp/0xz  T_14.15, 4;
    %vpi_call/w 4 396 "$display", "PASS: Delayed response handling" {0 0 0};
    %load/vec4 v0x5e0283347be0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e0283347be0_0, 0, 32;
    %jmp T_14.16;
T_14.15 ;
    %vpi_call/w 4 399 "$display", "ERROR: Delayed response handling failed" {0 0 0};
    %load/vec4 v0x5e0283347b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e0283347b40_0, 0, 32;
T_14.16 ;
    %end;
t_5 ;
T_14.17 ;
    %load/vec4 v0x5e0283347350_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_14.18, 6;
    %wait E_0x5e0283292530;
    %jmp T_14.17;
T_14.18 ;
    %pushi/vec4 3, 0, 32;
T_14.19 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.20, 5;
    %jmp/1 T_14.20, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e0283293160;
    %jmp T_14.19;
T_14.20 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5e0283321dc0;
t_3 ;
    %vpi_call/w 4 411 "$display", "\012=== Test 9: Comprehensive Integration Test ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e0283347ca0, 4, 0;
    %pushi/vec4 268435471, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e0283346e50, 4, 0;
    %pushi/vec4 4096, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e0283347ca0, 4, 0;
    %pushi/vec4 285212687, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e0283346e50, 4, 0;
    %pushi/vec4 8192, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e0283347ca0, 4, 0;
    %pushi/vec4 301989895, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e0283346e50, 4, 0;
    %pushi/vec4 12288, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e0283347ca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e0283346e50, 4, 0;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e0283347ca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e0283346e50, 4, 0;
    %pushi/vec4 2048, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e0283347ca0, 4, 0;
    %pushi/vec4 268435471, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e0283346e50, 4, 0;
    %pushi/vec4 6144, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e0283347ca0, 4, 0;
    %pushi/vec4 285212687, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e0283346e50, 4, 0;
    %pushi/vec4 3221225472, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e0283347ca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e0283346e50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0283346f10_0, 0, 32;
T_14.21 ;
    %load/vec4 v0x5e0283346f10_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.22, 5;
    %ix/getv/s 4, v0x5e0283346f10_0;
    %load/vec4a v0x5e0283347ca0, 4;
    %store/vec4 v0x5e02832c0760_0, 0, 32;
    %fork TD_test_integrated_memory_ptw.integrated_translate, S_0x5e0283322e70;
    %join;
    %load/vec4 v0x5e02832bdd00_0;
    %store/vec4 v0x5e02833479b0_0, 0, 32;
    %load/vec4 v0x5e02833479b0_0;
    %ix/getv/s 4, v0x5e0283346f10_0;
    %load/vec4a v0x5e0283346e50, 4;
    %cmp/ne;
    %jmp/0xz  T_14.23, 6;
    %vpi_call/w 4 425 "$display", "ERROR: Comprehensive test %d failed", v0x5e0283346f10_0 {0 0 0};
    %vpi_call/w 4 426 "$display", "  vaddr=0x%08h, exp=0x%08h, got=0x%08h", &A<v0x5e0283347ca0, v0x5e0283346f10_0 >, &A<v0x5e0283346e50, v0x5e0283346f10_0 >, v0x5e02833479b0_0 {0 0 0};
    %load/vec4 v0x5e0283347b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e0283347b40_0, 0, 32;
    %jmp T_14.24;
T_14.23 ;
    %vpi_call/w 4 430 "$display", "PASS: Comprehensive test %d: 0x%08h -> 0x%08h", v0x5e0283346f10_0, &A<v0x5e0283347ca0, v0x5e0283346f10_0 >, v0x5e02833479b0_0 {0 0 0};
    %load/vec4 v0x5e0283347be0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e0283347be0_0, 0, 32;
T_14.24 ;
    %load/vec4 v0x5e0283346f10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e0283346f10_0, 0, 32;
    %jmp T_14.21;
T_14.22 ;
    %delay 100, 0;
    %vpi_call/w 4 438 "$display", "\012================================================" {0 0 0};
    %vpi_call/w 4 439 "$display", "Memory-PTW Integrated Test Summary:" {0 0 0};
    %vpi_call/w 4 440 "$display", "  Tests Passed: %d", v0x5e0283347be0_0 {0 0 0};
    %vpi_call/w 4 441 "$display", "  Tests Failed: %d", v0x5e0283347b40_0 {0 0 0};
    %load/vec4 v0x5e0283347be0_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x5e0283347be0_0;
    %load/vec4 v0x5e0283347b40_0;
    %add;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 4 442 "$display", "  Success Rate: %0.1f%%", W<0,r> {0 1 0};
    %load/vec4 v0x5e0283347b40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.25, 4;
    %vpi_call/w 4 445 "$display", "  ALL INTEGRATED TESTS PASSED! " {0 0 0};
    %vpi_call/w 4 446 "$display", "  The Memory and PTW modules work perfectly together!" {0 0 0};
    %jmp T_14.26;
T_14.25 ;
    %vpi_call/w 4 448 "$display", "  SOME INTEGRATED TESTS FAILED!" {0 0 0};
    %vpi_call/w 4 449 "$display", "  Please check the module interactions." {0 0 0};
T_14.26 ;
    %vpi_call/w 4 451 "$display", "================================================" {0 0 0};
    %vpi_call/w 4 453 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x5e0283321dc0;
T_15 ;
    %delay 200000, 0;
    %vpi_call/w 4 459 "$display", "ERROR: Integrated test timeout!" {0 0 0};
    %vpi_call/w 4 460 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x5e0283321dc0;
T_16 ;
    %wait E_0x5e0283293160;
    %load/vec4 v0x5e0283345660_0;
    %load/vec4 v0x5e0283345090_0;
    %cmp/ne;
    %jmp/0xz  T_16.0, 4;
    %vpi_call/w 4 467 "$display", "[%0t] PTW State: %d -> %d", $time, v0x5e0283345660_0, v0x5e0283345090_0 {0 0 0};
T_16.0 ;
    %load/vec4 v0x5e0283343250_0;
    %load/vec4 v0x5e0283342fa0_0;
    %cmp/ne;
    %jmp/0xz  T_16.2, 4;
    %vpi_call/w 4 472 "$display", "[%0t] Memory State: %d -> %d", $time, v0x5e0283343250_0, v0x5e0283342fa0_0 {0 0 0};
T_16.2 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5e0283321dc0;
T_17 ;
    %wait E_0x5e0283293160;
    %load/vec4 v0x5e0283347730_0;
    %load/vec4 v0x5e0283347690_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %vpi_call/w 4 479 "$display", "[%0t] [TRANSACTION] PTW request: vaddr=0x%08h", $time, v0x5e0283347910_0 {0 0 0};
T_17.0 ;
    %load/vec4 v0x5e0283347350_0;
    %load/vec4 v0x5e0283347260_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %vpi_call/w 4 482 "$display", "[%0t] [TRANSACTION] Memory request: addr=0x%08h", $time, v0x5e0283347040_0 {0 0 0};
T_17.2 ;
    %load/vec4 v0x5e02833474e0_0;
    %load/vec4 v0x5e02833473f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %vpi_call/w 4 485 "$display", "[%0t] [TRANSACTION] Memory response: data=0x%08h", $time, v0x5e0283347150_0 {0 0 0};
T_17.4 ;
    %load/vec4 v0x5e0283347870_0;
    %load/vec4 v0x5e02833477d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %vpi_call/w 4 488 "$display", "[%0t] [TRANSACTION] PTW response: pte=0x%08h", $time, v0x5e02833475d0_0 {0 0 0};
T_17.6 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5e0283321dc0;
T_18 ;
    %wait E_0x5e0283293160;
    %load/vec4 v0x5e0283347a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0283347d60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e0283346ba0_0, 0, 32;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5e0283347d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e0283347d60_0, 0, 32;
    %load/vec4 v0x5e0283347730_0;
    %load/vec4 v0x5e0283347690_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x5e0283346ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e0283346ba0_0, 0, 32;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5e0283321dc0;
T_19 ;
    %wait E_0x5e0283293160;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5e0283347be0_0;
    %load/vec4 v0x5e0283347b40_0;
    %add;
    %cmp/s;
    %flag_get/vec4 5;
    %pushi/vec4 1000, 0, 32;
    %load/vec4 v0x5e0283347d60_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %vpi_call/w 4 510 "$display", "[PERF] Total cycles: %d, Active translations: %d", v0x5e0283347d60_0, v0x5e0283346ba0_0 {0 0 0};
    %load/vec4 v0x5e0283346ba0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_19.2, 5;
    %load/vec4 v0x5e0283347d60_0;
    %cvt/rv/s;
    %pushi/real 1073741824, 4066; load=1.00000
    %mul/wr;
    %load/vec4 v0x5e0283346ba0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 4 513 "$display", "[PERF] Average cycles per translation: %0.1f", W<0,r> {0 1 0};
T_19.2 ;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5e0283347e40;
T_20 ;
    %wait E_0x5e0283348220;
    %load/vec4 v0x5e0283348e50_0;
    %store/vec4 v0x5e02833485a0_0, 0, 3;
    %load/vec4 v0x5e0283348e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5e02833485a0_0, 0, 3;
    %jmp T_20.7;
T_20.0 ;
    %load/vec4 v0x5e0283348b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5e02833485a0_0, 0, 3;
T_20.8 ;
    %jmp T_20.7;
T_20.1 ;
    %load/vec4 v0x5e0283348380_0;
    %load/vec4 v0x5e02833486d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.10, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5e02833485a0_0, 0, 3;
    %jmp T_20.11;
T_20.10 ;
    %load/vec4 v0x5e0283348380_0;
    %load/vec4 v0x5e02833486d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.12, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5e02833485a0_0, 0, 3;
    %jmp T_20.13;
T_20.12 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5e02833485a0_0, 0, 3;
T_20.13 ;
T_20.11 ;
    %jmp T_20.7;
T_20.2 ;
    %load/vec4 v0x5e0283348790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.14, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5e02833485a0_0, 0, 3;
T_20.14 ;
    %jmp T_20.7;
T_20.3 ;
    %load/vec4 v0x5e02833489d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.16, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5e02833485a0_0, 0, 3;
T_20.16 ;
    %jmp T_20.7;
T_20.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5e02833485a0_0, 0, 3;
    %jmp T_20.7;
T_20.5 ;
    %load/vec4 v0x5e0283348c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.18, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5e02833485a0_0, 0, 3;
T_20.18 ;
    %jmp T_20.7;
T_20.7 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x5e0283347e40;
T_21 ;
    %wait E_0x5e028332dbe0;
    %load/vec4 v0x5e0283348d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5e0283348e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0283348a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e02833484e0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5e02833485a0_0;
    %assign/vec4 v0x5e0283348e50_0, 0;
    %load/vec4 v0x5e02833485a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0283348a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e02833484e0_0, 0;
    %jmp T_21.9;
T_21.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0283348a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e02833484e0_0, 0;
    %jmp T_21.9;
T_21.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0283348440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e02833484e0_0, 0;
    %jmp T_21.9;
T_21.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0283348850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e02833484e0_0, 0;
    %jmp T_21.9;
T_21.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0283348910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e02833484e0_0, 0;
    %jmp T_21.9;
T_21.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0283348f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e02833484e0_0, 0;
    %jmp T_21.9;
T_21.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0283348cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283348f30_0, 0;
    %load/vec4 v0x5e0283348e50_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5e0283348380_0;
    %and;
    %load/vec4 v0x5e02833486d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_21.10, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_21.11, 8;
T_21.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_21.11, 8;
 ; End of false expr.
    %blend;
T_21.11;
    %assign/vec4 v0x5e02833484e0_0, 0;
    %jmp T_21.9;
T_21.9 ;
    %pop/vec4 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5e028334e470;
T_22 ;
    %fork t_7, S_0x5e028334f290;
    %jmp t_6;
    .scope S_0x5e028334f290;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e028334f490_0, 0, 32;
T_22.0 ;
    %load/vec4 v0x5e028334f490_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_22.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e028334f590_0, 0, 32;
T_22.2 ;
    %load/vec4 v0x5e028334f590_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_22.3, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5e028334f490_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5e028334f590_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5e02833527e0, 4, 0;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x5e028334f490_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5e028334f590_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5e0283353290, 4, 0;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x5e028334f490_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5e028334f590_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5e0283351d10, 4, 0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5e028334f490_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5e028334f590_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5e0283351240, 4, 0;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x5e028334f490_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5e028334f590_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5e0283350790, 4, 0;
    %load/vec4 v0x5e028334f590_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e028334f590_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %load/vec4 v0x5e028334f490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e028334f490_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %end;
    .scope S_0x5e028334e470;
t_6 %join;
    %end;
    .thread T_22;
    .scope S_0x5e028334e470;
T_23 ;
    %wait E_0x5e028334e840;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e028334fe60_0, 0, 32;
T_23.0 ;
    %load/vec4 v0x5e028334fe60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_23.1, 5;
    %load/vec4 v0x5e0283350370_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5e028334fe60_0;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5e02833527e0, 4;
    %ix/getv/s 4, v0x5e028334fe60_0;
    %store/vec4a v0x5e0283350430, 4, 0;
    %load/vec4 v0x5e0283350370_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5e028334fe60_0;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5e0283353290, 4;
    %ix/getv/s 4, v0x5e028334fe60_0;
    %store/vec4a v0x5e0283350550, 4, 0;
    %load/vec4 v0x5e0283350370_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5e028334fe60_0;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5e0283351d10, 4;
    %ix/getv/s 4, v0x5e028334fe60_0;
    %store/vec4a v0x5e0283350200, 4, 0;
    %load/vec4 v0x5e0283350370_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5e028334fe60_0;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5e0283351240, 4;
    %ix/getv/s 4, v0x5e028334fe60_0;
    %store/vec4a v0x5e0283350090, 4, 0;
    %load/vec4 v0x5e0283350370_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5e028334fe60_0;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5e0283350790, 4;
    %ix/getv/s 4, v0x5e028334fe60_0;
    %store/vec4a v0x5e028334ff20, 4, 0;
    %load/vec4 v0x5e028334fe60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e028334fe60_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x5e028334e470;
T_24 ;
    %wait E_0x5e028332dbe0;
    %load/vec4 v0x5e02833506c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %fork t_9, S_0x5e028334f670;
    %jmp t_8;
    .scope S_0x5e028334f670;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e028334f870_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x5e028334f870_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e028334f950_0, 0, 32;
T_24.4 ;
    %load/vec4 v0x5e028334f950_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_24.5, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5e028334f870_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5e028334f950_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e02833527e0, 0, 4;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x5e028334f870_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5e028334f950_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e0283353290, 0, 4;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x5e028334f870_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5e028334f950_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e0283351d10, 0, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5e028334f870_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5e028334f950_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e0283351240, 0, 4;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x5e028334f870_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5e028334f950_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e0283350790, 0, 4;
    %load/vec4 v0x5e028334f950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e028334f950_0, 0, 32;
    %jmp T_24.4;
T_24.5 ;
    %load/vec4 v0x5e028334f870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e028334f870_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %end;
    .scope S_0x5e028334e470;
t_8 %join;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5e0283353d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %load/vec4 v0x5e0283354180_0;
    %load/vec4 v0x5e02833540c0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5e0283354320_0;
    %pad/u 4;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e02833527e0, 0, 4;
    %load/vec4 v0x5e0283354240_0;
    %load/vec4 v0x5e02833540c0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5e0283354320_0;
    %pad/u 4;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e0283353290, 0, 4;
    %load/vec4 v0x5e0283353fe0_0;
    %load/vec4 v0x5e02833540c0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5e0283354320_0;
    %pad/u 4;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e0283351d10, 0, 4;
    %load/vec4 v0x5e0283353f00_0;
    %load/vec4 v0x5e02833540c0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5e0283354320_0;
    %pad/u 4;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e0283351240, 0, 4;
    %load/vec4 v0x5e0283353e20_0;
    %load/vec4 v0x5e02833540c0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5e0283354320_0;
    %pad/u 4;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e0283350790, 0, 4;
T_24.6 ;
    %load/vec4 v0x5e028334fbc0_0;
    %load/vec4 v0x5e0283353d60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.8, 8;
    %load/vec4 v0x5e028334fc90_0;
    %load/vec4 v0x5e028334faf0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5e028334fd50_0;
    %pad/u 4;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e0283350790, 0, 4;
T_24.8 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5e028334dbd0;
T_25 ;
    %wait E_0x5e028334dde0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e028334e2c0_0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e028334df80, 4;
    %store/vec4 v0x5e028334e1e0_0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e028334df80, 4;
    %store/vec4 v0x5e028334e0f0_0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5e028334de80_0, 0, 32;
T_25.0 ;
    %load/vec4 v0x5e028334de80_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.1, 5;
    %ix/getv/s 4, v0x5e028334de80_0;
    %load/vec4a v0x5e028334df80, 4;
    %load/vec4 v0x5e028334e1e0_0;
    %cmp/u;
    %jmp/0xz  T_25.2, 5;
    %ix/getv/s 4, v0x5e028334de80_0;
    %load/vec4a v0x5e028334df80, 4;
    %store/vec4 v0x5e028334e1e0_0, 0, 4;
    %load/vec4 v0x5e028334de80_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x5e028334e2c0_0, 0, 2;
T_25.2 ;
    %load/vec4 v0x5e028334e0f0_0;
    %ix/getv/s 4, v0x5e028334de80_0;
    %load/vec4a v0x5e028334df80, 4;
    %cmp/u;
    %jmp/0xz  T_25.4, 5;
    %ix/getv/s 4, v0x5e028334de80_0;
    %load/vec4a v0x5e028334df80, 4;
    %store/vec4 v0x5e028334e0f0_0, 0, 4;
T_25.4 ;
    %load/vec4 v0x5e028334de80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e028334de80_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x5e0283320880;
T_26 ;
    %wait E_0x5e028332dbe0;
    %load/vec4 v0x5e0283356ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0283356f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283354cc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0283355940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e0283355df0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e02833556c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283354f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283354e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e02833570e0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e02833570e0_0, 0;
    %load/vec4 v0x5e0283356d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %jmp T_26.7;
T_26.2 ;
    %load/vec4 v0x5e0283356930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.8, 8;
    %load/vec4 v0x5e0283356ea0_0;
    %assign/vec4 v0x5e0283356f40_0, 0;
    %load/vec4 v0x5e0283354c00_0;
    %assign/vec4 v0x5e0283354cc0_0, 0;
T_26.8 ;
    %jmp T_26.7;
T_26.3 ;
    %load/vec4 v0x5e0283354ea0_0;
    %load/vec4 v0x5e0283355850_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.10, 8;
    %load/vec4 v0x5e0283355110_0;
    %load/vec4 v0x5e0283355760_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5e02833556c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0283354f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283354e00_0, 0;
    %jmp T_26.11;
T_26.10 ;
    %load/vec4 v0x5e0283354ea0_0;
    %load/vec4 v0x5e0283355850_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.12, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e02833556c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0283354f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0283354e00_0, 0;
    %jmp T_26.13;
T_26.12 ;
    %load/vec4 v0x5e0283356f40_0;
    %assign/vec4 v0x5e0283355df0_0, 0;
T_26.13 ;
T_26.11 ;
    %jmp T_26.7;
T_26.4 ;
    %load/vec4 v0x5e0283355d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.14, 8;
    %load/vec4 v0x5e0283355a00_0;
    %assign/vec4 v0x5e0283355940_0, 0;
T_26.14 ;
    %jmp T_26.7;
T_26.5 ;
    %load/vec4 v0x5e0283354cc0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5e0283355940_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5e0283354cc0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5e0283355940_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_26.16, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e02833556c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0283354e00_0, 0;
    %jmp T_26.17;
T_26.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e02833570e0_0, 0;
    %load/vec4 v0x5e0283356770_0;
    %assign/vec4 v0x5e02833575c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e0283357420_0, 0;
    %load/vec4 v0x5e0283357010_0;
    %assign/vec4 v0x5e02833574f0_0, 0;
    %load/vec4 v0x5e0283355940_0;
    %parti/s 20, 12, 5;
    %assign/vec4 v0x5e0283357350_0, 0;
    %load/vec4 v0x5e0283355940_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x5e0283357280_0, 0;
    %load/vec4 v0x5e0283355520_0;
    %assign/vec4 v0x5e02833571b0_0, 0;
    %load/vec4 v0x5e0283355940_0;
    %parti/s 20, 12, 5;
    %load/vec4 v0x5e0283355760_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5e02833556c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283354e00_0, 0;
T_26.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283354f90_0, 0;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0x5e0283356a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283354f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e0283354e00_0, 0;
T_26.18 ;
    %jmp T_26.7;
T_26.7 ;
    %pop/vec4 1;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "./tlb_params.vh";
    "test_integration_memory_ptw.v";
    "memory.v";
    "ptw.v";
    "tlb.v";
    "tlb_controller.v";
    "tlb_lookup.v";
    "tlb_lru.v";
    "tlb_storage.v";
