// Seed: 3812156433
module module_0 (
    output logic id_0,
    output id_1,
    output id_2,
    input id_3,
    output id_4,
    output logic id_5,
    input id_6,
    input logic id_7,
    output id_8,
    output id_9
);
  logic id_10;
  logic id_11;
  type_20(
      id_2[1 : 1], id_10, 1'b0
  );
  initial begin
    id_5 = 1'b0;
  end
  logic id_12;
  type_22(
      1 & 1, id_10, 1
  );
  assign #(1) id_1 = ~id_3 | id_10;
  assign id_2 = id_6;
  wire id_13, id_14;
  assign id_13[1] = id_13[1];
endmodule
