{"sha": "b932c20b25c7516eb5fa2a813b8bfa786569c0b4", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YjkzMmMyMGIyNWM3NTE2ZWI1ZmEyYTgxM2I4YmZhNzg2NTY5YzBiNA==", "commit": {"author": {"name": "DJ Delorie", "email": "dj@redhat.com", "date": "2009-07-07T02:33:47Z"}, "committer": {"name": "DJ Delorie", "email": "dj@gcc.gnu.org", "date": "2009-07-07T02:33:47Z"}, "message": "mep-core.cpu (fsft, ssarb): Mark as VOLATILE.\n\n* config/mep/mep-core.cpu (fsft, ssarb): Mark as VOLATILE.\n* config/mep/mep-ivc2.cpu (many): Add VOLATILE to more insns that make\nunspecified accesses to control registers.\n* config/mep/intrinsics.md: Regenerate.\n* config/mep/intrinsics.h: Regenerate.\n* config/mep/mep-intrin.h: Regenerate.\n\nFrom-SVN: r149311", "tree": {"sha": "1271fbdc282bae2945b2eb68580e1489971c5fff", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/1271fbdc282bae2945b2eb68580e1489971c5fff"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/b932c20b25c7516eb5fa2a813b8bfa786569c0b4", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b932c20b25c7516eb5fa2a813b8bfa786569c0b4", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b932c20b25c7516eb5fa2a813b8bfa786569c0b4", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b932c20b25c7516eb5fa2a813b8bfa786569c0b4/comments", "author": null, "committer": null, "parents": [{"sha": "fab922b1f55fe7766a375d0ee28a1c48f3185250", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/fab922b1f55fe7766a375d0ee28a1c48f3185250", "html_url": "https://github.com/Rust-GCC/gccrs/commit/fab922b1f55fe7766a375d0ee28a1c48f3185250"}], "stats": {"total": 596, "additions": 290, "deletions": 306}, "files": [{"sha": "6e8a3c8935f091a6887fac80dcc78ca1f75eb635", "filename": "gcc/ChangeLog", "status": "modified", "additions": 9, "deletions": 0, "changes": 9, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b932c20b25c7516eb5fa2a813b8bfa786569c0b4/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b932c20b25c7516eb5fa2a813b8bfa786569c0b4/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=b932c20b25c7516eb5fa2a813b8bfa786569c0b4", "patch": "@@ -1,3 +1,12 @@\n+2009-07-06  DJ Delorie  <dj@redhat.com>\n+\n+\t* config/mep/mep-core.cpu (fsft, ssarb): Mark as VOLATILE.\n+\t* config/mep/mep-ivc2.cpu (many): Add VOLATILE to more insns that make\n+\tunspecified accesses to control registers.\n+\t* config/mep/intrinsics.md: Regenerate.\n+\t* config/mep/intrinsics.h: Regenerate.\n+\t* config/mep/mep-intrin.h: Regenerate.\n+\t\n 2009-07-07  Manuel L\u00f3pez-Ib\u00e1\u00f1ez  <manu@gcc.gnu.org>\n \n \t* c-lex.c: Replace %H by an explicit location. Update all calls."}, {"sha": "b18217a8dc083243840c13e1a7f8a30183b6146a", "filename": "gcc/config/mep/intrinsics.h", "status": "modified", "additions": 47, "deletions": 47, "changes": 94, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b932c20b25c7516eb5fa2a813b8bfa786569c0b4/gcc%2Fconfig%2Fmep%2Fintrinsics.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b932c20b25c7516eb5fa2a813b8bfa786569c0b4/gcc%2Fconfig%2Fmep%2Fintrinsics.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmep%2Fintrinsics.h?ref=b932c20b25c7516eb5fa2a813b8bfa786569c0b4", "patch": "@@ -80,21 +80,21 @@ void mep_cpsraa0 (cp_data_bus_int);     // volatile\n void mep_cpsrla0 (cp_data_bus_int);     // volatile\n void mep_cpaccpa0 ();                   // volatile\n void mep_cpacsuma0 ();                  // volatile\n-cp_v2si mep_cpmovhla0_w ();\n-cp_v2si mep_cpmovhua0_w ();\n-cp_v2si mep_cppackla0_w ();\n-cp_v2si mep_cppackua0_w ();\n-cp_v4hi mep_cppackla0_h ();\n-cp_v4hi mep_cppackua0_h ();\n-cp_v8qi mep_cppacka0_b ();\n-cp_v8uqi mep_cppacka0u_b ();\n-cp_v2si mep_cpmovlla0_w ();\n-cp_v2si mep_cpmovlua0_w ();\n-cp_v2si mep_cpmovula0_w ();\n-cp_v2si mep_cpmovuua0_w ();\n-cp_v4hi mep_cpmovla0_h ();\n-cp_v4hi mep_cpmovua0_h ();\n-cp_v8qi mep_cpmova0_b ();\n+cp_v2si mep_cpmovhla0_w ();             // volatile\n+cp_v2si mep_cpmovhua0_w ();             // volatile\n+cp_v2si mep_cppackla0_w ();             // volatile\n+cp_v2si mep_cppackua0_w ();             // volatile\n+cp_v4hi mep_cppackla0_h ();             // volatile\n+cp_v4hi mep_cppackua0_h ();             // volatile\n+cp_v8qi mep_cppacka0_b ();              // volatile\n+cp_v8uqi mep_cppacka0u_b ();            // volatile\n+cp_v2si mep_cpmovlla0_w ();             // volatile\n+cp_v2si mep_cpmovlua0_w ();             // volatile\n+cp_v2si mep_cpmovula0_w ();             // volatile\n+cp_v2si mep_cpmovuua0_w ();             // volatile\n+cp_v4hi mep_cpmovla0_h ();              // volatile\n+cp_v4hi mep_cpmovua0_h ();              // volatile\n+cp_v8qi mep_cpmova0_b ();               // volatile\n void mep_cpsetla0_w (cp_v2si, cp_v2si); // volatile\n void mep_cpsetua0_w (cp_v2si, cp_v2si); // volatile\n void mep_cpseta0_h (cp_v4hi, cp_v4hi);  // volatile\n@@ -175,21 +175,21 @@ void mep_cpsrlia1 (long);               // volatile\n void mep_cpslla1 (cp_data_bus_int);     // volatile\n void mep_cpsraa1 (cp_data_bus_int);     // volatile\n void mep_cpsrla1 (cp_data_bus_int);     // volatile\n-cp_v2si mep_cpmovhla1_w ();\n-cp_v2si mep_cpmovhua1_w ();\n-cp_v2si mep_cppackla1_w ();\n-cp_v2si mep_cppackua1_w ();\n-cp_v4hi mep_cppackla1_h ();\n-cp_v4hi mep_cppackua1_h ();\n-cp_v8qi mep_cppacka1_b ();\n-cp_v8uqi mep_cppacka1u_b ();\n-cp_v2si mep_cpmovlla1_w ();\n-cp_v2si mep_cpmovlua1_w ();\n-cp_v2si mep_cpmovula1_w ();\n-cp_v2si mep_cpmovuua1_w ();\n-cp_v4hi mep_cpmovla1_h ();\n-cp_v4hi mep_cpmovua1_h ();\n-cp_v8qi mep_cpmova1_b ();\n+cp_v2si mep_cpmovhla1_w ();             // volatile\n+cp_v2si mep_cpmovhua1_w ();             // volatile\n+cp_v2si mep_cppackla1_w ();             // volatile\n+cp_v2si mep_cppackua1_w ();             // volatile\n+cp_v4hi mep_cppackla1_h ();             // volatile\n+cp_v4hi mep_cppackua1_h ();             // volatile\n+cp_v8qi mep_cppacka1_b ();              // volatile\n+cp_v8uqi mep_cppacka1u_b ();            // volatile\n+cp_v2si mep_cpmovlla1_w ();             // volatile\n+cp_v2si mep_cpmovlua1_w ();             // volatile\n+cp_v2si mep_cpmovula1_w ();             // volatile\n+cp_v2si mep_cpmovuua1_w ();             // volatile\n+cp_v4hi mep_cpmovla1_h ();              // volatile\n+cp_v4hi mep_cpmovua1_h ();              // volatile\n+cp_v8qi mep_cpmova1_b ();               // volatile\n void mep_cpsetla1_w (cp_v2si, cp_v2si); // volatile\n void mep_cpsetua1_w (cp_v2si, cp_v2si); // volatile\n void mep_cpseta1_h (cp_v4hi, cp_v4hi);  // volatile\n@@ -228,8 +228,8 @@ cp_data_bus_int mep_cdclipi3 (cp_data_bus_int, long);\n cp_data_bus_int mep_cdclipiu3 (cp_data_bus_int, long);\n cp_v2si mep_cpclipi3_w (cp_v2si, long);\n cp_v2si mep_cpclipiu3_w (cp_v2si, long);\n-cp_v2si mep_cpslai3_w (cp_v2si, long);\n-cp_v4hi mep_cpslai3_h (cp_v4hi, long);\n+cp_v2si mep_cpslai3_w (cp_v2si, long);  // volatile\n+cp_v4hi mep_cpslai3_h (cp_v4hi, long);  // volatile\n cp_data_bus_int mep_cdslli3 (cp_data_bus_int, long);\n cp_v2si mep_cpslli3_w (cp_v2si, long);\n cp_v4hi mep_cpslli3_h (cp_v4hi, long);\n@@ -310,7 +310,7 @@ cp_v8uqi mep_cpextuu_b (cp_v8uqi);\n cp_v2si mep_cpbcast_w (cp_v2si);\n cp_v4hi mep_cpbcast_h (cp_v4hi);\n cp_v8qi mep_cpbcast_b (cp_v8qi);\n-void mep_cpccadd_b (cp_v8qi*);\n+void mep_cpccadd_b (cp_v8qi*);          // volatile\n cp_v2si mep_cphadd_w (cp_v2si);\n cp_v4hi mep_cphadd_h (cp_v4hi);\n cp_v8qi mep_cphadd_b (cp_v8qi);\n@@ -325,9 +325,9 @@ cp_v8qi mep_cpabsz_b (cp_v8qi);\n void mep_cpmovtocc (cp_data_bus_int);   // volatile\n void mep_cpmovtocsar1 (cp_data_bus_int); // volatile\n void mep_cpmovtocsar0 (cp_data_bus_int); // volatile\n-cp_data_bus_int mep_cpmovfrcc ();\n-cp_data_bus_int mep_cpmovfrcsar1 ();\n-cp_data_bus_int mep_cpmovfrcsar0 ();\n+cp_data_bus_int mep_cpmovfrcc ();       // volatile\n+cp_data_bus_int mep_cpmovfrcsar1 ();    // volatile\n+cp_data_bus_int mep_cpmovfrcsar0 ();    // volatile\n cp_v2si mep_cpmin3_w (cp_v2si, cp_v2si);\n cp_v2si mep_cpminu3_w (cp_v2si, cp_v2si);\n cp_v4hi mep_cpmin3_h (cp_v4hi, cp_v4hi);\n@@ -357,12 +357,12 @@ cp_v8qi mep_cpextladd3_b (cp_v8qi, cp_v8qi);\n cp_v8qi mep_cpextladdu3_b (cp_v8qi, cp_v8qi);\n cp_v8qi mep_cpextuadd3_b (cp_v8qi, cp_v8qi);\n cp_v8qi mep_cpextuaddu3_b (cp_v8qi, cp_v8qi);\n-cp_v2si mep_cpssub3_w (cp_v2si, cp_v2si);\n-cp_v4hi mep_cpssub3_h (cp_v4hi, cp_v4hi);\n-cp_v2si mep_cpsadd3_w (cp_v2si, cp_v2si);\n-cp_v4hi mep_cpsadd3_h (cp_v4hi, cp_v4hi);\n-cp_v2si mep_cpsla3_w (cp_v2si, cp_v2si);\n-cp_v4hi mep_cpsla3_h (cp_v4hi, cp_v4hi);\n+cp_v2si mep_cpssub3_w (cp_v2si, cp_v2si); // volatile\n+cp_v4hi mep_cpssub3_h (cp_v4hi, cp_v4hi); // volatile\n+cp_v2si mep_cpsadd3_w (cp_v2si, cp_v2si); // volatile\n+cp_v4hi mep_cpsadd3_h (cp_v4hi, cp_v4hi); // volatile\n+cp_v2si mep_cpsla3_w (cp_v2si, cp_v2si); // volatile\n+cp_v4hi mep_cpsla3_h (cp_v4hi, cp_v4hi); // volatile\n cp_data_bus_int mep_cdsll3 (cp_data_bus_int, cp_data_bus_int);\n cp_v2si mep_cpssll3_w (cp_v2si, cp_v2si);\n cp_v2si mep_cpsll3_w (cp_v2si, cp_v2si);\n@@ -393,10 +393,10 @@ cp_v8qi mep_cpunpackl_b (cp_v8qi, cp_v8qi);\n cp_v2usi mep_cpunpacku_w (cp_v2usi, cp_v2usi);\n cp_v4uhi mep_cpunpacku_h (cp_v4uhi, cp_v4uhi);\n cp_v8uqi mep_cpunpacku_b (cp_v8uqi, cp_v8uqi);\n-cp_data_bus_int mep_cpfsftbs1 (cp_data_bus_int, cp_data_bus_int);\n-cp_data_bus_int mep_cpfsftbs0 (cp_data_bus_int, cp_data_bus_int);\n+cp_data_bus_int mep_cpfsftbs1 (cp_data_bus_int, cp_data_bus_int); // volatile\n+cp_data_bus_int mep_cpfsftbs0 (cp_data_bus_int, cp_data_bus_int); // volatile\n cp_data_bus_int mep_cpfsftbi (cp_data_bus_int, cp_data_bus_int, long);\n-cp_data_bus_int mep_cpsel (cp_data_bus_int, cp_data_bus_int);\n+cp_data_bus_int mep_cpsel (cp_data_bus_int, cp_data_bus_int); // volatile\n cp_vector mep_cpxor3 (cp_vector, cp_vector);\n cp_vector mep_cpnor3 (cp_vector, cp_vector);\n cp_vector mep_cpor3 (cp_vector, cp_vector);\n@@ -518,7 +518,7 @@ void mep_beqi (long, long, void *);\n void mep_bnez (long, void *);\n void mep_beqz (long, void *);\n void mep_bra (void *);\n-void mep_fsft (long*, long);\n+void mep_fsft (long*, long);            // volatile\n void mep_sll3 (long*, long, long);\n void mep_slli (long*, long);\n void mep_srli (long*, long);\n@@ -555,7 +555,7 @@ void mep_movu24 (long*, long);\n void mep_movi16 (long*, long);\n void mep_movi8 (long*, long);\n void mep_mov (long*, long);\n-void mep_ssarb (long, long);\n+void mep_ssarb (long, long);            // volatile\n void mep_extuh (long*);\n void mep_extub (long*);\n void mep_exth (long*);"}, {"sha": "76a19c92aabf28aa2d4733f545f6354ee5e23808", "filename": "gcc/config/mep/intrinsics.md", "status": "modified", "additions": 153, "deletions": 178, "changes": 331, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b932c20b25c7516eb5fa2a813b8bfa786569c0b4/gcc%2Fconfig%2Fmep%2Fintrinsics.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b932c20b25c7516eb5fa2a813b8bfa786569c0b4/gcc%2Fconfig%2Fmep%2Fintrinsics.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmep%2Fintrinsics.md?ref=b932c20b25c7516eb5fa2a813b8bfa786569c0b4", "patch": "@@ -5977,7 +5977,7 @@\n \n (define_insn \"cgen_intrinsic_cpmovhla1_w_C3\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 2794))]\n   \"CGEN_ENABLE_INSN_P (139)\"\n@@ -5992,7 +5992,7 @@\n \n (define_insn \"cgen_intrinsic_cpmovhla1_w_P1\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 2794))]\n   \"CGEN_ENABLE_INSN_P (140)\"\n@@ -6007,7 +6007,7 @@\n \n (define_insn \"cgen_intrinsic_cpmovhua1_w_C3\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 2796))]\n   \"CGEN_ENABLE_INSN_P (141)\"\n@@ -6022,7 +6022,7 @@\n \n (define_insn \"cgen_intrinsic_cpmovhua1_w_P1\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 2796))]\n   \"CGEN_ENABLE_INSN_P (142)\"\n@@ -6037,7 +6037,7 @@\n \n (define_insn \"cgen_intrinsic_cppackla1_w_C3\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 2798))]\n   \"CGEN_ENABLE_INSN_P (143)\"\n@@ -6052,7 +6052,7 @@\n \n (define_insn \"cgen_intrinsic_cppackla1_w_P1\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 2798))]\n   \"CGEN_ENABLE_INSN_P (144)\"\n@@ -6067,7 +6067,7 @@\n \n (define_insn \"cgen_intrinsic_cppackua1_w_C3\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 2800))]\n   \"CGEN_ENABLE_INSN_P (145)\"\n@@ -6082,7 +6082,7 @@\n \n (define_insn \"cgen_intrinsic_cppackua1_w_P1\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 2800))]\n   \"CGEN_ENABLE_INSN_P (146)\"\n@@ -6097,7 +6097,7 @@\n \n (define_insn \"cgen_intrinsic_cppackla1_h_C3\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 2802))]\n   \"CGEN_ENABLE_INSN_P (147)\"\n@@ -6112,7 +6112,7 @@\n \n (define_insn \"cgen_intrinsic_cppackla1_h_P1\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 2802))]\n   \"CGEN_ENABLE_INSN_P (148)\"\n@@ -6127,7 +6127,7 @@\n \n (define_insn \"cgen_intrinsic_cppackua1_h_C3\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 2804))]\n   \"CGEN_ENABLE_INSN_P (149)\"\n@@ -6142,7 +6142,7 @@\n \n (define_insn \"cgen_intrinsic_cppackua1_h_P1\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 2804))]\n   \"CGEN_ENABLE_INSN_P (150)\"\n@@ -6157,7 +6157,7 @@\n \n (define_insn \"cgen_intrinsic_cppacka1_b_C3\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 2806))]\n   \"CGEN_ENABLE_INSN_P (151)\"\n@@ -6172,7 +6172,7 @@\n \n (define_insn \"cgen_intrinsic_cppacka1_b_P1\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 2806))]\n   \"CGEN_ENABLE_INSN_P (152)\"\n@@ -6187,7 +6187,7 @@\n \n (define_insn \"cgen_intrinsic_cppacka1u_b_C3\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 2808))]\n   \"CGEN_ENABLE_INSN_P (153)\"\n@@ -6202,7 +6202,7 @@\n \n (define_insn \"cgen_intrinsic_cppacka1u_b_P1\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 2808))]\n   \"CGEN_ENABLE_INSN_P (154)\"\n@@ -6217,7 +6217,7 @@\n \n (define_insn \"cgen_intrinsic_cpmovlla1_w_C3\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 2810))]\n   \"CGEN_ENABLE_INSN_P (155)\"\n@@ -6232,7 +6232,7 @@\n \n (define_insn \"cgen_intrinsic_cpmovlla1_w_P1\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 2810))]\n   \"CGEN_ENABLE_INSN_P (156)\"\n@@ -6247,7 +6247,7 @@\n \n (define_insn \"cgen_intrinsic_cpmovlua1_w_C3\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 2812))]\n   \"CGEN_ENABLE_INSN_P (157)\"\n@@ -6262,7 +6262,7 @@\n \n (define_insn \"cgen_intrinsic_cpmovlua1_w_P1\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 2812))]\n   \"CGEN_ENABLE_INSN_P (158)\"\n@@ -6277,7 +6277,7 @@\n \n (define_insn \"cgen_intrinsic_cpmovula1_w_C3\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 2814))]\n   \"CGEN_ENABLE_INSN_P (159)\"\n@@ -6292,7 +6292,7 @@\n \n (define_insn \"cgen_intrinsic_cpmovula1_w_P1\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 2814))]\n   \"CGEN_ENABLE_INSN_P (160)\"\n@@ -6307,7 +6307,7 @@\n \n (define_insn \"cgen_intrinsic_cpmovuua1_w_C3\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 2816))]\n   \"CGEN_ENABLE_INSN_P (161)\"\n@@ -6322,7 +6322,7 @@\n \n (define_insn \"cgen_intrinsic_cpmovuua1_w_P1\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 2816))]\n   \"CGEN_ENABLE_INSN_P (162)\"\n@@ -6337,7 +6337,7 @@\n \n (define_insn \"cgen_intrinsic_cpmovla1_h_C3\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 2818))]\n   \"CGEN_ENABLE_INSN_P (163)\"\n@@ -6352,7 +6352,7 @@\n \n (define_insn \"cgen_intrinsic_cpmovla1_h_P1\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 2818))]\n   \"CGEN_ENABLE_INSN_P (164)\"\n@@ -6367,7 +6367,7 @@\n \n (define_insn \"cgen_intrinsic_cpmovua1_h_C3\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 2820))]\n   \"CGEN_ENABLE_INSN_P (165)\"\n@@ -6382,7 +6382,7 @@\n \n (define_insn \"cgen_intrinsic_cpmovua1_h_P1\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 2820))]\n   \"CGEN_ENABLE_INSN_P (166)\"\n@@ -6397,7 +6397,7 @@\n \n (define_insn \"cgen_intrinsic_cpmova1_b_C3\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 2822))]\n   \"CGEN_ENABLE_INSN_P (167)\"\n@@ -6412,7 +6412,7 @@\n \n (define_insn \"cgen_intrinsic_cpmova1_b_P1\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 2822))]\n   \"CGEN_ENABLE_INSN_P (168)\"\n@@ -9063,7 +9063,7 @@\n \n (define_insn \"cgen_intrinsic_cpslai3_w_C3\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (match_operand:DI 1 \"general_operand\" \"x\")\n           (match_operand:DI 2 \"cgen_h_uint_5a1_immediate\" \"\")\n         ] 3190))]\n@@ -9079,7 +9079,7 @@\n \n (define_insn \"cgen_intrinsic_cpslai3_w_P0_P1\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (match_operand:DI 1 \"general_operand\" \"x\")\n           (match_operand:DI 2 \"cgen_h_uint_5a1_immediate\" \"\")\n         ] 3190))]\n@@ -9095,7 +9095,7 @@\n \n (define_insn \"cgen_intrinsic_cpslai3_h_C3\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (match_operand:DI 1 \"general_operand\" \"x\")\n           (match_operand:DI 2 \"cgen_h_uint_4a1_immediate\" \"\")\n         ] 3192))]\n@@ -9111,7 +9111,7 @@\n \n (define_insn \"cgen_intrinsic_cpslai3_h_P0_P1\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (match_operand:DI 1 \"general_operand\" \"x\")\n           (match_operand:DI 2 \"cgen_h_uint_4a1_immediate\" \"\")\n         ] 3192))]\n@@ -9511,7 +9511,7 @@\n \n (define_insn \"cgen_intrinsic_cpsla3_w_C3\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (match_operand:DI 1 \"general_operand\" \"x\")\n           (match_operand:DI 2 \"general_operand\" \"x\")\n         ] 3460))]\n@@ -9527,7 +9527,7 @@\n \n (define_insn \"cgen_intrinsic_cpsla3_w_P0_P1\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (match_operand:DI 1 \"general_operand\" \"x\")\n           (match_operand:DI 2 \"general_operand\" \"x\")\n         ] 3460))]\n@@ -9543,7 +9543,7 @@\n \n (define_insn \"cgen_intrinsic_cpsla3_h_C3\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (match_operand:DI 1 \"general_operand\" \"x\")\n           (match_operand:DI 2 \"general_operand\" \"x\")\n         ] 3462))]\n@@ -9559,7 +9559,7 @@\n \n (define_insn \"cgen_intrinsic_cpsla3_h_P0_P1\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (match_operand:DI 1 \"general_operand\" \"x\")\n           (match_operand:DI 2 \"general_operand\" \"x\")\n         ] 3462))]\n@@ -11399,20 +11399,15 @@\n \n (define_insn \"cgen_intrinsic_cpssub3_w_C3\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (match_operand:DI 1 \"general_operand\" \"x\")\n           (match_operand:DI 2 \"general_operand\" \"x\")\n         ] 3448))\n    (set (reg:SI 84)\n-        (unspec:SI [\n-          (match_dup 1)\n-          (match_dup 2)\n-        ] 3450))\n-   (set (reg:SI 113)\n-        (unspec:SI [\n+        (unspec_volatile:SI [\n           (match_dup 1)\n           (match_dup 2)\n-        ] 3451))]\n+        ] 3450))]\n   \"CGEN_ENABLE_INSN_P (390)\"\n   \"cpssub3.w\\\\t%0,%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -11425,20 +11420,15 @@\n \n (define_insn \"cgen_intrinsic_cpssub3_w_P0_P1\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (match_operand:DI 1 \"general_operand\" \"x\")\n           (match_operand:DI 2 \"general_operand\" \"x\")\n         ] 3448))\n    (set (reg:SI 84)\n-        (unspec:SI [\n-          (match_dup 1)\n-          (match_dup 2)\n-        ] 3450))\n-   (set (reg:SI 113)\n-        (unspec:SI [\n+        (unspec_volatile:SI [\n           (match_dup 1)\n           (match_dup 2)\n-        ] 3451))]\n+        ] 3450))]\n   \"CGEN_ENABLE_INSN_P (391)\"\n   \"cpssub3.w\\\\t%0,%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -11451,20 +11441,15 @@\n \n (define_insn \"cgen_intrinsic_cpssub3_h_C3\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (match_operand:DI 1 \"general_operand\" \"x\")\n           (match_operand:DI 2 \"general_operand\" \"x\")\n         ] 3452))\n    (set (reg:SI 84)\n-        (unspec:SI [\n-          (match_dup 1)\n-          (match_dup 2)\n-        ] 3454))\n-   (set (reg:SI 113)\n-        (unspec:SI [\n+        (unspec_volatile:SI [\n           (match_dup 1)\n           (match_dup 2)\n-        ] 3455))]\n+        ] 3454))]\n   \"CGEN_ENABLE_INSN_P (392)\"\n   \"cpssub3.h\\\\t%0,%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -11477,20 +11462,15 @@\n \n (define_insn \"cgen_intrinsic_cpssub3_h_P0_P1\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (match_operand:DI 1 \"general_operand\" \"x\")\n           (match_operand:DI 2 \"general_operand\" \"x\")\n         ] 3452))\n    (set (reg:SI 84)\n-        (unspec:SI [\n-          (match_dup 1)\n-          (match_dup 2)\n-        ] 3454))\n-   (set (reg:SI 113)\n-        (unspec:SI [\n+        (unspec_volatile:SI [\n           (match_dup 1)\n           (match_dup 2)\n-        ] 3455))]\n+        ] 3454))]\n   \"CGEN_ENABLE_INSN_P (393)\"\n   \"cpssub3.h\\\\t%0,%1,%2\"\n   [(set_attr \"may_trap\" \"no\")\n@@ -11503,7 +11483,7 @@\n \n (define_insn \"cgen_intrinsic_cpsadd3_w_C3\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (match_operand:DI 1 \"general_operand\" \"x\")\n           (match_operand:DI 2 \"general_operand\" \"x\")\n         ] 3456))]\n@@ -11519,7 +11499,7 @@\n \n (define_insn \"cgen_intrinsic_cpsadd3_w_P0_P1\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (match_operand:DI 1 \"general_operand\" \"x\")\n           (match_operand:DI 2 \"general_operand\" \"x\")\n         ] 3456))]\n@@ -11535,7 +11515,7 @@\n \n (define_insn \"cgen_intrinsic_cpsadd3_h_C3\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (match_operand:DI 1 \"general_operand\" \"x\")\n           (match_operand:DI 2 \"general_operand\" \"x\")\n         ] 3458))]\n@@ -11551,7 +11531,7 @@\n \n (define_insn \"cgen_intrinsic_cpsadd3_h_P0_P1\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (match_operand:DI 1 \"general_operand\" \"x\")\n           (match_operand:DI 2 \"general_operand\" \"x\")\n         ] 3458))]\n@@ -11731,7 +11711,7 @@\n           (match_operand:DI 0 \"general_operand\" \"x\")\n           (match_operand:DI 1 \"general_operand\" \"x\")\n         ] 3218))\n-   (set (reg:SI 114)\n+   (set (reg:SI 113)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -11767,7 +11747,7 @@\n           (match_operand:DI 0 \"general_operand\" \"x\")\n           (match_operand:DI 1 \"general_operand\" \"x\")\n         ] 3220))\n-   (set (reg:SI 114)\n+   (set (reg:SI 113)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -11803,7 +11783,7 @@\n           (match_operand:DI 0 \"general_operand\" \"x\")\n           (match_operand:DI 1 \"general_operand\" \"x\")\n         ] 3222))\n-   (set (reg:SI 114)\n+   (set (reg:SI 113)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -11839,7 +11819,7 @@\n           (match_operand:DI 0 \"general_operand\" \"x\")\n           (match_operand:DI 1 \"general_operand\" \"x\")\n         ] 3224))\n-   (set (reg:SI 114)\n+   (set (reg:SI 113)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -11875,7 +11855,7 @@\n           (match_operand:DI 0 \"general_operand\" \"x\")\n           (match_operand:DI 1 \"general_operand\" \"x\")\n         ] 3226))\n-   (set (reg:SI 114)\n+   (set (reg:SI 113)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -11911,7 +11891,7 @@\n           (match_operand:DI 0 \"general_operand\" \"x\")\n           (match_operand:DI 1 \"general_operand\" \"x\")\n         ] 3228))\n-   (set (reg:SI 114)\n+   (set (reg:SI 113)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -11947,7 +11927,7 @@\n           (match_operand:DI 0 \"general_operand\" \"x\")\n           (match_operand:DI 1 \"general_operand\" \"x\")\n         ] 3230))\n-   (set (reg:SI 114)\n+   (set (reg:SI 113)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -11983,7 +11963,7 @@\n           (match_operand:DI 0 \"general_operand\" \"x\")\n           (match_operand:DI 1 \"general_operand\" \"x\")\n         ] 3232))\n-   (set (reg:SI 114)\n+   (set (reg:SI 113)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -12019,7 +11999,7 @@\n           (match_operand:DI 0 \"general_operand\" \"x\")\n           (match_operand:DI 1 \"general_operand\" \"x\")\n         ] 3234))\n-   (set (reg:SI 114)\n+   (set (reg:SI 113)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -12055,7 +12035,7 @@\n           (match_operand:DI 0 \"general_operand\" \"x\")\n           (match_operand:DI 1 \"general_operand\" \"x\")\n         ] 3236))\n-   (set (reg:SI 114)\n+   (set (reg:SI 113)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -12091,7 +12071,7 @@\n           (match_operand:DI 0 \"general_operand\" \"x\")\n           (match_operand:DI 1 \"general_operand\" \"x\")\n         ] 3238))\n-   (set (reg:SI 114)\n+   (set (reg:SI 113)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -12127,7 +12107,7 @@\n           (match_operand:DI 0 \"general_operand\" \"x\")\n           (match_operand:DI 1 \"general_operand\" \"x\")\n         ] 3240))\n-   (set (reg:SI 114)\n+   (set (reg:SI 113)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -12163,7 +12143,7 @@\n           (match_operand:DI 0 \"general_operand\" \"x\")\n           (match_operand:DI 1 \"general_operand\" \"x\")\n         ] 3242))\n-   (set (reg:SI 114)\n+   (set (reg:SI 113)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -12199,7 +12179,7 @@\n           (match_operand:DI 0 \"general_operand\" \"x\")\n           (match_operand:DI 1 \"general_operand\" \"x\")\n         ] 3244))\n-   (set (reg:SI 114)\n+   (set (reg:SI 113)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -12235,7 +12215,7 @@\n           (match_operand:DI 0 \"general_operand\" \"x\")\n           (match_operand:DI 1 \"general_operand\" \"x\")\n         ] 3246))\n-   (set (reg:SI 114)\n+   (set (reg:SI 113)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -12271,7 +12251,7 @@\n           (match_operand:DI 0 \"general_operand\" \"x\")\n           (match_operand:DI 1 \"general_operand\" \"x\")\n         ] 3248))\n-   (set (reg:SI 114)\n+   (set (reg:SI 113)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -12307,7 +12287,7 @@\n           (match_operand:DI 0 \"general_operand\" \"x\")\n           (match_operand:DI 1 \"general_operand\" \"x\")\n         ] 3250))\n-   (set (reg:SI 114)\n+   (set (reg:SI 113)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -12343,7 +12323,7 @@\n           (match_operand:DI 0 \"general_operand\" \"x\")\n           (match_operand:DI 1 \"general_operand\" \"x\")\n         ] 3252))\n-   (set (reg:SI 114)\n+   (set (reg:SI 113)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -12379,7 +12359,7 @@\n           (match_operand:DI 0 \"general_operand\" \"x\")\n           (match_operand:DI 1 \"general_operand\" \"x\")\n         ] 3254))\n-   (set (reg:SI 114)\n+   (set (reg:SI 113)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -12415,7 +12395,7 @@\n           (match_operand:DI 0 \"general_operand\" \"x\")\n           (match_operand:DI 1 \"general_operand\" \"x\")\n         ] 3256))\n-   (set (reg:SI 114)\n+   (set (reg:SI 113)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -12451,7 +12431,7 @@\n           (match_operand:DI 0 \"general_operand\" \"x\")\n           (match_operand:DI 1 \"general_operand\" \"x\")\n         ] 3258))\n-   (set (reg:SI 114)\n+   (set (reg:SI 113)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -12487,7 +12467,7 @@\n           (match_operand:DI 0 \"general_operand\" \"x\")\n           (match_operand:DI 1 \"general_operand\" \"x\")\n         ] 3260))\n-   (set (reg:SI 114)\n+   (set (reg:SI 113)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -12523,7 +12503,7 @@\n           (match_operand:DI 0 \"general_operand\" \"x\")\n           (match_operand:DI 1 \"general_operand\" \"x\")\n         ] 3262))\n-   (set (reg:SI 114)\n+   (set (reg:SI 113)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -12559,7 +12539,7 @@\n           (match_operand:DI 0 \"general_operand\" \"x\")\n           (match_operand:DI 1 \"general_operand\" \"x\")\n         ] 3264))\n-   (set (reg:SI 114)\n+   (set (reg:SI 113)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -12595,7 +12575,7 @@\n           (match_operand:DI 0 \"general_operand\" \"x\")\n           (match_operand:DI 1 \"general_operand\" \"x\")\n         ] 3266))\n-   (set (reg:SI 114)\n+   (set (reg:SI 113)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -12631,7 +12611,7 @@\n           (match_operand:DI 0 \"general_operand\" \"x\")\n           (match_operand:DI 1 \"general_operand\" \"x\")\n         ] 3268))\n-   (set (reg:SI 114)\n+   (set (reg:SI 113)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -12667,7 +12647,7 @@\n           (match_operand:DI 0 \"general_operand\" \"x\")\n           (match_operand:DI 1 \"general_operand\" \"x\")\n         ] 3270))\n-   (set (reg:SI 114)\n+   (set (reg:SI 113)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -12703,7 +12683,7 @@\n           (match_operand:DI 0 \"general_operand\" \"x\")\n           (match_operand:DI 1 \"general_operand\" \"x\")\n         ] 3272))\n-   (set (reg:SI 114)\n+   (set (reg:SI 113)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -12739,7 +12719,7 @@\n           (match_operand:DI 0 \"general_operand\" \"x\")\n           (match_operand:DI 1 \"general_operand\" \"x\")\n         ] 3274))\n-   (set (reg:SI 114)\n+   (set (reg:SI 113)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -12775,7 +12755,7 @@\n           (match_operand:DI 0 \"general_operand\" \"x\")\n           (match_operand:DI 1 \"general_operand\" \"x\")\n         ] 3276))\n-   (set (reg:SI 114)\n+   (set (reg:SI 113)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -12811,7 +12791,7 @@\n           (match_operand:DI 0 \"general_operand\" \"x\")\n           (match_operand:DI 1 \"general_operand\" \"x\")\n         ] 3278))\n-   (set (reg:SI 114)\n+   (set (reg:SI 113)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -12847,7 +12827,7 @@\n           (match_operand:DI 0 \"general_operand\" \"x\")\n           (match_operand:DI 1 \"general_operand\" \"x\")\n         ] 3280))\n-   (set (reg:SI 114)\n+   (set (reg:SI 113)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -13957,7 +13937,7 @@\n \n (define_insn \"cgen_intrinsic_cpmovhla0_w_P0S\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 1822))]\n   \"CGEN_ENABLE_INSN_P (498)\"\n@@ -13972,7 +13952,7 @@\n \n (define_insn \"cgen_intrinsic_cpmovhua0_w_P0S\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 1824))]\n   \"CGEN_ENABLE_INSN_P (499)\"\n@@ -13987,7 +13967,7 @@\n \n (define_insn \"cgen_intrinsic_cppackla0_w_P0S\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 1826))]\n   \"CGEN_ENABLE_INSN_P (500)\"\n@@ -14002,7 +13982,7 @@\n \n (define_insn \"cgen_intrinsic_cppackua0_w_P0S\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 1828))]\n   \"CGEN_ENABLE_INSN_P (501)\"\n@@ -14017,7 +13997,7 @@\n \n (define_insn \"cgen_intrinsic_cppackla0_h_P0S\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 1830))]\n   \"CGEN_ENABLE_INSN_P (502)\"\n@@ -14032,7 +14012,7 @@\n \n (define_insn \"cgen_intrinsic_cppackua0_h_P0S\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 1832))]\n   \"CGEN_ENABLE_INSN_P (503)\"\n@@ -14047,7 +14027,7 @@\n \n (define_insn \"cgen_intrinsic_cppacka0_b_P0S\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 1834))]\n   \"CGEN_ENABLE_INSN_P (504)\"\n@@ -14062,7 +14042,7 @@\n \n (define_insn \"cgen_intrinsic_cppacka0u_b_P0S\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 1836))]\n   \"CGEN_ENABLE_INSN_P (505)\"\n@@ -14077,7 +14057,7 @@\n \n (define_insn \"cgen_intrinsic_cpmovlla0_w_P0S\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 1838))]\n   \"CGEN_ENABLE_INSN_P (506)\"\n@@ -14092,7 +14072,7 @@\n \n (define_insn \"cgen_intrinsic_cpmovlua0_w_P0S\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 1840))]\n   \"CGEN_ENABLE_INSN_P (507)\"\n@@ -14107,7 +14087,7 @@\n \n (define_insn \"cgen_intrinsic_cpmovula0_w_P0S\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 1842))]\n   \"CGEN_ENABLE_INSN_P (508)\"\n@@ -14122,7 +14102,7 @@\n \n (define_insn \"cgen_intrinsic_cpmovuua0_w_P0S\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 1844))]\n   \"CGEN_ENABLE_INSN_P (509)\"\n@@ -14137,7 +14117,7 @@\n \n (define_insn \"cgen_intrinsic_cpmovla0_h_P0S\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 1846))]\n   \"CGEN_ENABLE_INSN_P (510)\"\n@@ -14152,7 +14132,7 @@\n \n (define_insn \"cgen_intrinsic_cpmovua0_h_P0S\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 1848))]\n   \"CGEN_ENABLE_INSN_P (511)\"\n@@ -14167,7 +14147,7 @@\n \n (define_insn \"cgen_intrinsic_cpmova0_b_P0S\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 1850))]\n   \"CGEN_ENABLE_INSN_P (512)\"\n@@ -15967,7 +15947,7 @@\n \n (define_insn \"cgen_intrinsic_cpmovfrcc_C3\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 3384))]\n   \"CGEN_ENABLE_INSN_P (580)\"\n@@ -15982,7 +15962,7 @@\n \n (define_insn \"cgen_intrinsic_cpmovfrcc_P0S_P1\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 3384))]\n   \"CGEN_ENABLE_INSN_P (581)\"\n@@ -15997,7 +15977,7 @@\n \n (define_insn \"cgen_intrinsic_cpmovfrcsar1_C3\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 3386))]\n   \"CGEN_ENABLE_INSN_P (582)\"\n@@ -16012,7 +15992,7 @@\n \n (define_insn \"cgen_intrinsic_cpmovfrcsar1_P0S_P1\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 3386))]\n   \"CGEN_ENABLE_INSN_P (583)\"\n@@ -16027,7 +16007,7 @@\n \n (define_insn \"cgen_intrinsic_cpmovfrcsar0_C3\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 3388))]\n   \"CGEN_ENABLE_INSN_P (584)\"\n@@ -16042,7 +16022,7 @@\n \n (define_insn \"cgen_intrinsic_cpmovfrcsar0_P0S_P1\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (const_int 0)\n         ] 3388))]\n   \"CGEN_ENABLE_INSN_P (585)\"\n@@ -16627,7 +16607,7 @@\n \n (define_insn \"cgen_intrinsic_cpccadd_b_C3\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (match_operand:DI 1 \"general_operand\" \"0\")\n         ] 3354))]\n   \"CGEN_ENABLE_INSN_P (624)\"\n@@ -16642,7 +16622,7 @@\n \n (define_insn \"cgen_intrinsic_cpccadd_b_P0S_P1\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (match_operand:DI 1 \"general_operand\" \"0\")\n         ] 3354))]\n   \"CGEN_ENABLE_INSN_P (625)\"\n@@ -17017,7 +16997,7 @@\n \n (define_insn \"cgen_intrinsic_cpfsftbs1_C3\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (match_operand:DI 1 \"general_operand\" \"x\")\n           (match_operand:DI 2 \"general_operand\" \"x\")\n         ] 3524))]\n@@ -17033,7 +17013,7 @@\n \n (define_insn \"cgen_intrinsic_cpfsftbs1_P0S_P1\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (match_operand:DI 1 \"general_operand\" \"x\")\n           (match_operand:DI 2 \"general_operand\" \"x\")\n         ] 3524))]\n@@ -17049,7 +17029,7 @@\n \n (define_insn \"cgen_intrinsic_cpfsftbs0_C3\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (match_operand:DI 1 \"general_operand\" \"x\")\n           (match_operand:DI 2 \"general_operand\" \"x\")\n         ] 3526))]\n@@ -17065,7 +17045,7 @@\n \n (define_insn \"cgen_intrinsic_cpfsftbs0_P0S_P1\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (match_operand:DI 1 \"general_operand\" \"x\")\n           (match_operand:DI 2 \"general_operand\" \"x\")\n         ] 3526))]\n@@ -17081,7 +17061,7 @@\n \n (define_insn \"cgen_intrinsic_cpsel_C3\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (match_operand:DI 1 \"general_operand\" \"x\")\n           (match_operand:DI 2 \"general_operand\" \"x\")\n         ] 3530))]\n@@ -17097,7 +17077,7 @@\n \n (define_insn \"cgen_intrinsic_cpsel_P0S_P1\"\n   [(set (match_operand:DI 0 \"nonimmediate_operand\" \"=x\")\n-        (unspec:DI [\n+        (unspec_volatile:DI [\n           (match_operand:DI 1 \"general_operand\" \"x\")\n           (match_operand:DI 2 \"general_operand\" \"x\")\n         ] 3530))]\n@@ -17627,7 +17607,7 @@\n           (reg:SI 32)\n           (reg:SI 42)\n         ] 3558))\n-   (set (reg:SI 115)\n+   (set (reg:SI 114)\n         (unspec:SI [\n           (match_dup 0)\n           (reg:SI 32)\n@@ -17656,7 +17636,7 @@\n           (reg:SI 32)\n           (reg:SI 42)\n         ] 3562))\n-   (set (reg:SI 115)\n+   (set (reg:SI 114)\n         (unspec:SI [\n           (match_dup 0)\n           (reg:SI 32)\n@@ -18800,7 +18780,7 @@\n           (reg:SI 41)\n           (reg:SI 40)\n         ] 3724))\n-   (set (reg:SI 116)\n+   (set (reg:SI 115)\n         (unspec:SI [\n           (reg:SI 41)\n           (reg:SI 40)\n@@ -18826,7 +18806,7 @@\n           (match_dup 0)\n           (match_dup 1)\n         ] 3728))\n-   (set (reg:SI 117)\n+   (set (reg:SI 116)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -18836,7 +18816,7 @@\n           (match_dup 0)\n           (match_dup 1)\n         ] 3730))\n-   (set (reg:SI 118)\n+   (set (reg:SI 117)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -18862,7 +18842,7 @@\n           (match_dup 0)\n           (match_dup 1)\n         ] 3734))\n-   (set (reg:SI 117)\n+   (set (reg:SI 116)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -18872,7 +18852,7 @@\n           (match_dup 0)\n           (match_dup 1)\n         ] 3736))\n-   (set (reg:SI 118)\n+   (set (reg:SI 117)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -18902,7 +18882,7 @@\n           (reg:SI 24)\n           (reg:SI 23)\n         ] 3740))\n-   (set (reg:SI 117)\n+   (set (reg:SI 116)\n         (unspec:SI [\n           (match_dup 1)\n           (match_dup 2)\n@@ -18916,7 +18896,7 @@\n           (reg:SI 24)\n           (reg:SI 23)\n         ] 3742))\n-   (set (reg:SI 118)\n+   (set (reg:SI 117)\n         (unspec:SI [\n           (match_dup 1)\n           (match_dup 2)\n@@ -18948,7 +18928,7 @@\n           (reg:SI 24)\n           (reg:SI 23)\n         ] 3746))\n-   (set (reg:SI 117)\n+   (set (reg:SI 116)\n         (unspec:SI [\n           (match_dup 1)\n           (match_dup 2)\n@@ -18962,7 +18942,7 @@\n           (reg:SI 24)\n           (reg:SI 23)\n         ] 3748))\n-   (set (reg:SI 118)\n+   (set (reg:SI 117)\n         (unspec:SI [\n           (match_dup 1)\n           (match_dup 2)\n@@ -18987,7 +18967,7 @@\n           (reg:SI 24)\n           (reg:SI 23)\n         ] 3750))\n-   (set (reg:SI 117)\n+   (set (reg:SI 116)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -19001,7 +18981,7 @@\n           (reg:SI 24)\n           (reg:SI 23)\n         ] 3752))\n-   (set (reg:SI 118)\n+   (set (reg:SI 117)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -19026,7 +19006,7 @@\n           (reg:SI 24)\n           (reg:SI 23)\n         ] 3754))\n-   (set (reg:SI 117)\n+   (set (reg:SI 116)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -19040,7 +19020,7 @@\n           (reg:SI 24)\n           (reg:SI 23)\n         ] 3756))\n-   (set (reg:SI 118)\n+   (set (reg:SI 117)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -19068,7 +19048,7 @@\n           (match_dup 1)\n           (match_dup 2)\n         ] 3760))\n-   (set (reg:SI 117)\n+   (set (reg:SI 116)\n         (unspec:SI [\n           (match_dup 1)\n           (match_dup 2)\n@@ -19078,7 +19058,7 @@\n           (match_dup 1)\n           (match_dup 2)\n         ] 3762))\n-   (set (reg:SI 118)\n+   (set (reg:SI 117)\n         (unspec:SI [\n           (match_dup 1)\n           (match_dup 2)\n@@ -19104,7 +19084,7 @@\n           (match_dup 1)\n           (match_dup 2)\n         ] 3766))\n-   (set (reg:SI 117)\n+   (set (reg:SI 116)\n         (unspec:SI [\n           (match_dup 1)\n           (match_dup 2)\n@@ -19114,7 +19094,7 @@\n           (match_dup 1)\n           (match_dup 2)\n         ] 3768))\n-   (set (reg:SI 118)\n+   (set (reg:SI 117)\n         (unspec:SI [\n           (match_dup 1)\n           (match_dup 2)\n@@ -19135,7 +19115,7 @@\n           (match_operand:SI 0 \"general_operand\" \"r\")\n           (match_operand:SI 1 \"general_operand\" \"r\")\n         ] 3770))\n-   (set (reg:SI 117)\n+   (set (reg:SI 116)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -19145,7 +19125,7 @@\n           (match_dup 0)\n           (match_dup 1)\n         ] 3772))\n-   (set (reg:SI 118)\n+   (set (reg:SI 117)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -19166,7 +19146,7 @@\n           (match_operand:SI 0 \"general_operand\" \"r\")\n           (match_operand:SI 1 \"general_operand\" \"r\")\n         ] 3774))\n-   (set (reg:SI 117)\n+   (set (reg:SI 116)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -19176,7 +19156,7 @@\n           (match_dup 0)\n           (match_dup 1)\n         ] 3776))\n-   (set (reg:SI 118)\n+   (set (reg:SI 117)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -19528,7 +19508,7 @@\n         (unspec:SI [\n           (match_operand:SI 0 \"general_operand\" \"r\")\n         ] 3822))\n-   (set (reg:SI 117)\n+   (set (reg:SI 116)\n         (unspec:SI [\n           (match_dup 0)\n         ] 3823))]\n@@ -19547,7 +19527,7 @@\n         (unspec:SI [\n           (match_operand:SI 0 \"general_operand\" \"r\")\n         ] 3824))\n-   (set (reg:SI 118)\n+   (set (reg:SI 117)\n         (unspec:SI [\n           (match_dup 0)\n         ] 3825))]\n@@ -19566,7 +19546,7 @@\n         (unspec:SI [\n           (match_operand:SI 0 \"general_operand\" \"r\")\n         ] 3826))\n-   (set (reg:SI 115)\n+   (set (reg:SI 114)\n         (unspec:SI [\n           (match_dup 0)\n         ] 3827))]\n@@ -19587,7 +19567,7 @@\n           (reg:SI 32)\n           (reg:SI 42)\n         ] 3828))\n-   (set (reg:SI 119)\n+   (set (reg:SI 118)\n         (unspec:SI [\n           (match_dup 0)\n           (reg:SI 32)\n@@ -19599,7 +19579,7 @@\n           (reg:SI 32)\n           (reg:SI 42)\n         ] 3830))\n-   (set (reg:SI 120)\n+   (set (reg:SI 119)\n         (unspec:SI [\n           (match_dup 0)\n           (reg:SI 32)\n@@ -19611,7 +19591,7 @@\n           (reg:SI 32)\n           (reg:SI 42)\n         ] 3832))\n-   (set (reg:SI 121)\n+   (set (reg:SI 120)\n         (unspec:SI [\n           (match_dup 0)\n           (reg:SI 32)\n@@ -19635,7 +19615,7 @@\n           (reg:SI 32)\n           (reg:SI 42)\n         ] 3834))\n-   (set (reg:SI 119)\n+   (set (reg:SI 118)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -19649,7 +19629,7 @@\n           (reg:SI 32)\n           (reg:SI 42)\n         ] 3836))\n-   (set (reg:SI 120)\n+   (set (reg:SI 119)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -19663,7 +19643,7 @@\n           (reg:SI 32)\n           (reg:SI 42)\n         ] 3838))\n-   (set (reg:SI 121)\n+   (set (reg:SI 120)\n         (unspec:SI [\n           (match_dup 0)\n           (match_dup 1)\n@@ -19710,7 +19690,7 @@\n           (reg:SI 32)\n           (reg:SI 42)\n         ] 3844))\n-   (set (reg:SI 115)\n+   (set (reg:SI 114)\n         (unspec:SI [\n           (match_dup 0)\n           (reg:SI 32)\n@@ -19779,7 +19759,7 @@\n           (reg:SI 32)\n           (reg:SI 42)\n         ] 3856))\n-   (set (reg:SI 115)\n+   (set (reg:SI 114)\n         (unspec:SI [\n           (match_dup 0)\n           (reg:SI 32)\n@@ -19811,7 +19791,7 @@\n           (reg:SI 32)\n           (reg:SI 42)\n         ] 3852))\n-   (set (reg:SI 115)\n+   (set (reg:SI 114)\n         (unspec:SI [\n           (match_dup 0)\n           (reg:SI 32)\n@@ -20023,7 +20003,7 @@\n \n (define_insn \"cgen_intrinsic_fsft\"\n   [(set (match_operand:SI 0 \"nonimmediate_operand\" \"=r\")\n-        (unspec:SI [\n+        (unspec_volatile:SI [\n           (match_operand:SI 1 \"general_operand\" \"0\")\n           (match_operand:SI 2 \"general_operand\" \"r\")\n           (reg:SI 18)\n@@ -20609,15 +20589,10 @@\n \n (define_insn \"cgen_intrinsic_ssarb\"\n   [(set (reg:SI 18)\n-        (unspec:SI [\n+        (unspec_volatile:SI [\n           (match_operand:SI 0 \"cgen_h_sint_2a1_immediate\" \"\")\n           (match_operand:SI 1 \"general_operand\" \"r\")\n-        ] 3950))\n-   (set (reg:SI 122)\n-        (unspec:SI [\n-          (match_dup 0)\n-          (match_dup 1)\n-        ] 3951))]\n+        ] 3950))]\n   \"CGEN_ENABLE_INSN_P (834)\"\n   \"ssarb\\\\t%0(%1)\"\n   [(set_attr \"may_trap\" \"no\")"}, {"sha": "cfcdd42daf0e33202b0196c4c4e1554bbfeced21", "filename": "gcc/config/mep/mep-core.cpu", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b932c20b25c7516eb5fa2a813b8bfa786569c0b4/gcc%2Fconfig%2Fmep%2Fmep-core.cpu", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b932c20b25c7516eb5fa2a813b8bfa786569c0b4/gcc%2Fconfig%2Fmep%2Fmep-core.cpu", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmep%2Fmep-core.cpu?ref=b932c20b25c7516eb5fa2a813b8bfa786569c0b4", "patch": "@@ -1379,7 +1379,7 @@\n \f\n ; Shift amount manipulation instructions.\n \n-(dnci ssarb \"set sar to bytes\" ((STALL SSARB))\n+(dnci ssarb \"set sar to bytes\" ((STALL SSARB) VOLATILE)\n      \"ssarb $udisp2($rm)\"\n      (+ MAJ_1 (f-4 0) (f-5 0) udisp2 rm (f-sub4 12))\n      (if (c-call BI \"big_endian_p\")\n@@ -1676,7 +1676,7 @@\n      ((mep (unit u-use-gpr (in usereg rn))\n \t   (unit u-exec))))\n \n-(dnci fsft \"field shift\" ((STALL FSFT))\n+(dnci fsft \"field shift\" ((STALL FSFT) VOLATILE)\n      \"fsft $rn,$rm\"\n      (+ MAJ_2 rn rm (f-sub4 15))\n      (sequence ((DI temp) (QI shamt))"}, {"sha": "d556459b20f1e4ddcba2c60b507ccdda1d7d3141", "filename": "gcc/config/mep/mep-intrin.h", "status": "modified", "additions": 4, "deletions": 4, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b932c20b25c7516eb5fa2a813b8bfa786569c0b4/gcc%2Fconfig%2Fmep%2Fmep-intrin.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b932c20b25c7516eb5fa2a813b8bfa786569c0b4/gcc%2Fconfig%2Fmep%2Fmep-intrin.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmep%2Fmep-intrin.h?ref=b932c20b25c7516eb5fa2a813b8bfa786569c0b4", "patch": "@@ -5,14 +5,14 @@\n \n #ifdef WANT_GCC_DECLARATIONS\n #define FIRST_SHADOW_REGISTER 113\n-#define LAST_SHADOW_REGISTER 122\n+#define LAST_SHADOW_REGISTER 120\n #define FIXED_SHADOW_REGISTERS \\\n-  1, 1, 1, 1, 1, 1, 1, 1, 1, 1\n+  1, 1, 1, 1, 1, 1, 1, 1\n #define CALL_USED_SHADOW_REGISTERS FIXED_SHADOW_REGISTERS\n #define SHADOW_REG_ALLOC_ORDER \\\n-  113, 114, 115, 116, 117, 118, 119, 120, 121, 122\n+  113, 114, 115, 116, 117, 118, 119, 120\n #define SHADOW_REGISTER_NAMES \\\n-  \"$shadow84\", \"$shadow81\", \"$shadow17\", \"$shadow40\", \"$shadow24\", \"$shadow23\", \"$shadow22\", \"$shadow21\", \"$shadow20\", \"$shadow18\"\n+  \"$shadow81\", \"$shadow17\", \"$shadow40\", \"$shadow24\", \"$shadow23\", \"$shadow22\", \"$shadow21\", \"$shadow20\"\n \n \n "}, {"sha": "ebb493843e42cfcac3f8acc56aa21a6b069b0286", "filename": "gcc/config/mep/mep-ivc2.cpu", "status": "modified", "additions": 75, "deletions": 75, "changes": 150, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b932c20b25c7516eb5fa2a813b8bfa786569c0b4/gcc%2Fconfig%2Fmep%2Fmep-ivc2.cpu", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b932c20b25c7516eb5fa2a813b8bfa786569c0b4/gcc%2Fconfig%2Fmep%2Fmep-ivc2.cpu", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmep%2Fmep-ivc2.cpu?ref=b932c20b25c7516eb5fa2a813b8bfa786569c0b4", "patch": "@@ -597,7 +597,7 @@\n \n ; 1111 100 ooooo 0111 00001 qqqqq ppppp 0   cpsel =croc,crqc,crpc (c3_1)\n (dni cpsel_C3 \"cpsel $croc,$crqc,$crpc C3\"\n-  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpsel\") (CPTYPE CP_DATA_BUS_INT) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpsel\") (CPTYPE CP_DATA_BUS_INT) (CRET FIRST) VOLATILE)\n   \"cpsel $croc,$crqc,$crpc\"\n   (+ MAJ_15 (f-ivc2-3u4 #x4) croc (f-sub4 7)\n \t(f-ivc2-5u16 #x1) crqc crpc (f-ivc2-1u31 #x0) )\n@@ -621,7 +621,7 @@\n \n ; 1111 110 ooooo 0111 00001 qqqqq ppppp 0   cpfsftbs0 =croc,crqc,crpc (c3_1)\n (dni cpfsftbs0_C3 \"cpfsftbs0 $croc,$crqc,$crpc C3\"\n-  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpfsftbs0\") (CPTYPE CP_DATA_BUS_INT) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpfsftbs0\") (CPTYPE CP_DATA_BUS_INT) (CRET FIRST) VOLATILE)\n   \"cpfsftbs0 $croc,$crqc,$crpc\"\n   (+ MAJ_15 (f-ivc2-3u4 #x6) croc (f-sub4 7)\n \t(f-ivc2-5u16 #x1) crqc crpc (f-ivc2-1u31 #x0) )\n@@ -633,7 +633,7 @@\n \n ; 1111 111 ooooo 0111 00001 qqqqq ppppp 0   cpfsftbs1 =croc,crqc,crpc (c3_1)\n (dni cpfsftbs1_C3 \"cpfsftbs1 $croc,$crqc,$crpc C3\"\n-  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpfsftbs1\") (CPTYPE CP_DATA_BUS_INT) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpfsftbs1\") (CPTYPE CP_DATA_BUS_INT) (CRET FIRST) VOLATILE)\n   \"cpfsftbs1 $croc,$crqc,$crpc\"\n   (+ MAJ_15 (f-ivc2-3u4 #x7) croc (f-sub4 7)\n \t(f-ivc2-5u16 #x1) crqc crpc (f-ivc2-1u31 #x0) )\n@@ -1005,7 +1005,7 @@\n \n ; 1111 010 ooooo 0111 00111 qqqqq ppppp 0   cpsla3.h =croc,crqc,crpc (c3_1)\n (dni cpsla3_h_C3 \"cpsla3.h $croc,$crqc,$crpc C3\"\n-  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpsla3_h\") (CPTYPE V4HI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpsla3_h\") (CPTYPE V4HI) (CRET FIRST) VOLATILE)\n   \"cpsla3.h $croc,$crqc,$crpc\"\n   (+ MAJ_15 (f-ivc2-3u4 #x2) croc (f-sub4 7)\n \t(f-ivc2-5u16 #x7) crqc crpc (f-ivc2-1u31 #x0) )\n@@ -1017,7 +1017,7 @@\n \n ; 1111 100 ooooo 0111 00111 qqqqq ppppp 0   cpsla3.w =croc,crqc,crpc (c3_1)\n (dni cpsla3_w_C3 \"cpsla3.w $croc,$crqc,$crpc C3\"\n-  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpsla3_w\") (CPTYPE V2SI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpsla3_w\") (CPTYPE V2SI) (CRET FIRST) VOLATILE)\n   \"cpsla3.w $croc,$crqc,$crpc\"\n   (+ MAJ_15 (f-ivc2-3u4 #x4) croc (f-sub4 7)\n \t(f-ivc2-5u16 #x7) crqc crpc (f-ivc2-1u31 #x0) )\n@@ -1029,7 +1029,7 @@\n \n ; 1111 010 ooooo 0111 01000 qqqqq ppppp 0   cpsadd3.h =croc,crqc,crpc (c3_1)\n (dni cpsadd3_h_C3 \"cpsadd3.h $croc,$crqc,$crpc C3\"\n-  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpsadd3_h\") (CPTYPE V4HI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpsadd3_h\") (CPTYPE V4HI) (CRET FIRST) VOLATILE)\n   \"cpsadd3.h $croc,$crqc,$crpc\"\n   (+ MAJ_15 (f-ivc2-3u4 #x2) croc (f-sub4 7)\n \t(f-ivc2-5u16 #x8) crqc crpc (f-ivc2-1u31 #x0) )\n@@ -1041,7 +1041,7 @@\n \n ; 1111 011 ooooo 0111 01000 qqqqq ppppp 0   cpsadd3.w =croc,crqc,crpc (c3_1)\n (dni cpsadd3_w_C3 \"cpsadd3.w $croc,$crqc,$crpc C3\"\n-  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpsadd3_w\") (CPTYPE V2SI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpsadd3_w\") (CPTYPE V2SI) (CRET FIRST) VOLATILE)\n   \"cpsadd3.w $croc,$crqc,$crpc\"\n   (+ MAJ_15 (f-ivc2-3u4 #x3) croc (f-sub4 7)\n \t(f-ivc2-5u16 #x8) crqc crpc (f-ivc2-1u31 #x0) )\n@@ -1053,7 +1053,7 @@\n \n ; 1111 110 ooooo 0111 01000 qqqqq ppppp 0   cpssub3.h =croc,crqc,crpc (c3_1)\n (dni cpssub3_h_C3 \"cpssub3.h $croc,$crqc,$crpc C3\"\n-  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpssub3_h\") (CPTYPE V4HI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpssub3_h\") (CPTYPE V4HI) (CRET FIRST) VOLATILE)\n   \"cpssub3.h $croc,$crqc,$crpc\"\n   (+ MAJ_15 (f-ivc2-3u4 #x6) croc (f-sub4 7)\n \t(f-ivc2-5u16 #x8) crqc crpc (f-ivc2-1u31 #x0) )\n@@ -1066,7 +1066,7 @@\n \n ; 1111 111 ooooo 0111 01000 qqqqq ppppp 0   cpssub3.w =croc,crqc,crpc (c3_1)\n (dni cpssub3_w_C3 \"cpssub3.w $croc,$crqc,$crpc C3\"\n-  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpssub3_w\") (CPTYPE V2SI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpssub3_w\") (CPTYPE V2SI) (CRET FIRST) VOLATILE)\n   \"cpssub3.w $croc,$crqc,$crpc\"\n   (+ MAJ_15 (f-ivc2-3u4 #x7) croc (f-sub4 7)\n \t(f-ivc2-5u16 #x8) crqc crpc (f-ivc2-1u31 #x0) )\n@@ -1427,7 +1427,7 @@\n \n ; 1111 000 ooooo 0111 10000 00000 00000 0   cpmovfrcsar0 =croc (c3_1)\n (dni cpmovfrcsar0_C3 \"cpmovfrcsar0 $croc C3\"\n-  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpmovfrcsar0\") (CPTYPE CP_DATA_BUS_INT) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpmovfrcsar0\") (CPTYPE CP_DATA_BUS_INT) (CRET FIRST) VOLATILE)\n   \"cpmovfrcsar0 $croc\"\n   (+ MAJ_15 (f-ivc2-3u4 #x0) croc (f-sub4 7)\n \t(f-ivc2-5u16 #x10) (f-ivc2-5u21 #x0) (f-ivc2-5u26 #x0) (f-ivc2-1u31 #x0) )\n@@ -1439,7 +1439,7 @@\n \n ; 1111 000 ooooo 0111 10000 00000 01111 0   cpmovfrcsar1 =croc (c3_1)\n (dni cpmovfrcsar1_C3 \"cpmovfrcsar1 $croc C3\"\n-  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpmovfrcsar1\") (CPTYPE CP_DATA_BUS_INT) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpmovfrcsar1\") (CPTYPE CP_DATA_BUS_INT) (CRET FIRST) VOLATILE)\n   \"cpmovfrcsar1 $croc\"\n   (+ MAJ_15 (f-ivc2-3u4 #x0) croc (f-sub4 7)\n \t(f-ivc2-5u16 #x10) (f-ivc2-5u21 #x0) (f-ivc2-5u26 #xf) (f-ivc2-1u31 #x0) )\n@@ -1451,7 +1451,7 @@\n \n ; 1111 000 ooooo 0111 10000 00000 00001 0   cpmovfrcc =croc (c3_1)\n (dni cpmovfrcc_C3 \"cpmovfrcc $croc C3\"\n-  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpmovfrcc\") (CPTYPE CP_DATA_BUS_INT) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpmovfrcc\") (CPTYPE CP_DATA_BUS_INT) (CRET FIRST) VOLATILE)\n   \"cpmovfrcc $croc\"\n   (+ MAJ_15 (f-ivc2-3u4 #x0) croc (f-sub4 7)\n \t(f-ivc2-5u16 #x10) (f-ivc2-5u21 #x0) (f-ivc2-5u26 #x1) (f-ivc2-1u31 #x0) )\n@@ -1643,7 +1643,7 @@\n \n ; 1111 000 ooooo 0111 10001 qqqqq 01100 0   cpccadd.b +crqc (c3_1)\n (dni cpccadd_b_C3 \"cpccadd.b $crqc C3\"\n-  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpccadd_b\") (CPTYPE V8QI) (CRET FIRSTCOPY))\n+  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpccadd_b\") (CPTYPE V8QI) (CRET FIRSTCOPY) VOLATILE)\n   \"cpccadd.b $crqc\"\n   (+ MAJ_15 (f-ivc2-3u4 #x0) croc (f-sub4 7)\n \t(f-ivc2-5u16 #x11) crqc (f-ivc2-5u26 #xc) (f-ivc2-1u31 #x0) )\n@@ -2664,7 +2664,7 @@\n \n ; 1111 01xx iiii 0111 10111 qqqqq ppppp 0   cpslai3.h =crqc,crpc,imm4p8 (c3_imm)\n (dni cpslai3_h_C3 \"cpslai3.h $crqc,$crpc,imm4p8 C3\"\n-  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpslai3_h\") (CPTYPE V4HI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpslai3_h\") (CPTYPE V4HI) (CRET FIRST) VOLATILE)\n   \"cpslai3.h $crqc,$crpc,$imm4p8\"\n   (+ MAJ_15 ivc-x-6-2 (f-ivc2-2u4 #x1) imm4p8 (f-sub4 7)\n \t(f-ivc2-5u16 #x17) crqc crpc (f-ivc2-1u31 #x0) )\n@@ -2676,7 +2676,7 @@\n \n ; 1111 10xi iiii 0111 10111 qqqqq ppppp 0   cpslai3.w =crqc,crpc,imm5p7 (c3_imm)\n (dni cpslai3_w_C3 \"cpslai3.w $crqc,$crpc,imm5p7 C3\"\n-  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpslai3_w\") (CPTYPE V2SI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpslai3_w\") (CPTYPE V2SI) (CRET FIRST) VOLATILE)\n   \"cpslai3.w $crqc,$crpc,$imm5p7\"\n   (+ MAJ_15 ivc-x-6-1 (f-ivc2-2u4 #x2) imm5p7 (f-sub4 7)\n \t(f-ivc2-5u16 #x17) crqc crpc (f-ivc2-1u31 #x0) )\n@@ -3316,7 +3316,7 @@\n \n ; 1111 000 ooooo 0111 00100 00000 00000 1   cpmova1.b =croc (c3_1)\n (dni cpmova1_b_C3 \"cpmova1.b $croc C3\"\n-  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpmova1_b\") (CPTYPE V8QI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpmova1_b\") (CPTYPE V8QI) (CRET FIRST) VOLATILE)\n   \"cpmova1.b $croc\"\n   (+ MAJ_15 (f-ivc2-3u4 #x0) croc (f-sub4 7)\n \t(f-ivc2-5u16 #x4) (f-ivc2-5u21 #x0) (f-ivc2-5u26 #x0) (f-ivc2-1u31 #x1) )\n@@ -3328,7 +3328,7 @@\n \n ; 1111 000 ooooo 0111 00100 00000 00010 1   cpmovua1.h =croc (c3_1)\n (dni cpmovua1_h_C3 \"cpmovua1.h $croc C3\"\n-  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpmovua1_h\") (CPTYPE V4HI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpmovua1_h\") (CPTYPE V4HI) (CRET FIRST) VOLATILE)\n   \"cpmovua1.h $croc\"\n   (+ MAJ_15 (f-ivc2-3u4 #x0) croc (f-sub4 7)\n \t(f-ivc2-5u16 #x4) (f-ivc2-5u21 #x0) (f-ivc2-5u26 #x2) (f-ivc2-1u31 #x1) )\n@@ -3340,7 +3340,7 @@\n \n ; 1111 000 ooooo 0111 00100 00000 00011 1   cpmovla1.h =croc (c3_1)\n (dni cpmovla1_h_C3 \"cpmovla1.h $croc C3\"\n-  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpmovla1_h\") (CPTYPE V4HI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpmovla1_h\") (CPTYPE V4HI) (CRET FIRST) VOLATILE)\n   \"cpmovla1.h $croc\"\n   (+ MAJ_15 (f-ivc2-3u4 #x0) croc (f-sub4 7)\n \t(f-ivc2-5u16 #x4) (f-ivc2-5u21 #x0) (f-ivc2-5u26 #x3) (f-ivc2-1u31 #x1) )\n@@ -3352,7 +3352,7 @@\n \n ; 1111 000 ooooo 0111 00100 00000 00100 1   cpmovuua1.w =croc (c3_1)\n (dni cpmovuua1_w_C3 \"cpmovuua1.w $croc C3\"\n-  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpmovuua1_w\") (CPTYPE V2SI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpmovuua1_w\") (CPTYPE V2SI) (CRET FIRST) VOLATILE)\n   \"cpmovuua1.w $croc\"\n   (+ MAJ_15 (f-ivc2-3u4 #x0) croc (f-sub4 7)\n \t(f-ivc2-5u16 #x4) (f-ivc2-5u21 #x0) (f-ivc2-5u26 #x4) (f-ivc2-1u31 #x1) )\n@@ -3364,7 +3364,7 @@\n \n ; 1111 000 ooooo 0111 00100 00000 00101 1   cpmovula1.w =croc (c3_1)\n (dni cpmovula1_w_C3 \"cpmovula1.w $croc C3\"\n-  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpmovula1_w\") (CPTYPE V2SI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpmovula1_w\") (CPTYPE V2SI) (CRET FIRST) VOLATILE)\n   \"cpmovula1.w $croc\"\n   (+ MAJ_15 (f-ivc2-3u4 #x0) croc (f-sub4 7)\n \t(f-ivc2-5u16 #x4) (f-ivc2-5u21 #x0) (f-ivc2-5u26 #x5) (f-ivc2-1u31 #x1) )\n@@ -3376,7 +3376,7 @@\n \n ; 1111 000 ooooo 0111 00100 00000 00110 1   cpmovlua1.w =croc (c3_1)\n (dni cpmovlua1_w_C3 \"cpmovlua1.w $croc C3\"\n-  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpmovlua1_w\") (CPTYPE V2SI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpmovlua1_w\") (CPTYPE V2SI) (CRET FIRST) VOLATILE)\n   \"cpmovlua1.w $croc\"\n   (+ MAJ_15 (f-ivc2-3u4 #x0) croc (f-sub4 7)\n \t(f-ivc2-5u16 #x4) (f-ivc2-5u21 #x0) (f-ivc2-5u26 #x6) (f-ivc2-1u31 #x1) )\n@@ -3388,7 +3388,7 @@\n \n ; 1111 000 ooooo 0111 00100 00000 00111 1   cpmovlla1.w =croc (c3_1)\n (dni cpmovlla1_w_C3 \"cpmovlla1.w $croc C3\"\n-  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpmovlla1_w\") (CPTYPE V2SI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpmovlla1_w\") (CPTYPE V2SI) (CRET FIRST) VOLATILE)\n   \"cpmovlla1.w $croc\"\n   (+ MAJ_15 (f-ivc2-3u4 #x0) croc (f-sub4 7)\n \t(f-ivc2-5u16 #x4) (f-ivc2-5u21 #x0) (f-ivc2-5u26 #x7) (f-ivc2-1u31 #x1) )\n@@ -3400,7 +3400,7 @@\n \n ; 1111 000 ooooo 0111 00100 00000 10000 1   cppacka1u.b =croc (c3_1)\n (dni cppacka1u_b_C3 \"cppacka1u.b $croc C3\"\n-  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cppacka1u_b\") (CPTYPE V8UQI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cppacka1u_b\") (CPTYPE V8UQI) (CRET FIRST) VOLATILE)\n   \"cppacka1u.b $croc\"\n   (+ MAJ_15 (f-ivc2-3u4 #x0) croc (f-sub4 7)\n \t(f-ivc2-5u16 #x4) (f-ivc2-5u21 #x0) (f-ivc2-5u26 #x10) (f-ivc2-1u31 #x1) )\n@@ -3412,7 +3412,7 @@\n \n ; 1111 000 ooooo 0111 00100 00000 10001 1   cppacka1.b =croc (c3_1)\n (dni cppacka1_b_C3 \"cppacka1.b $croc C3\"\n-  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cppacka1_b\") (CPTYPE V8QI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cppacka1_b\") (CPTYPE V8QI) (CRET FIRST) VOLATILE)\n   \"cppacka1.b $croc\"\n   (+ MAJ_15 (f-ivc2-3u4 #x0) croc (f-sub4 7)\n \t(f-ivc2-5u16 #x4) (f-ivc2-5u21 #x0) (f-ivc2-5u26 #x11) (f-ivc2-1u31 #x1) )\n@@ -3424,7 +3424,7 @@\n \n ; 1111 000 ooooo 0111 00100 00000 10010 1   cppackua1.h =croc (c3_1)\n (dni cppackua1_h_C3 \"cppackua1.h $croc C3\"\n-  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cppackua1_h\") (CPTYPE V4HI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cppackua1_h\") (CPTYPE V4HI) (CRET FIRST) VOLATILE)\n   \"cppackua1.h $croc\"\n   (+ MAJ_15 (f-ivc2-3u4 #x0) croc (f-sub4 7)\n \t(f-ivc2-5u16 #x4) (f-ivc2-5u21 #x0) (f-ivc2-5u26 #x12) (f-ivc2-1u31 #x1) )\n@@ -3436,7 +3436,7 @@\n \n ; 1111 000 ooooo 0111 00100 00000 10011 1   cppackla1.h =croc (c3_1)\n (dni cppackla1_h_C3 \"cppackla1.h $croc C3\"\n-  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cppackla1_h\") (CPTYPE V4HI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cppackla1_h\") (CPTYPE V4HI) (CRET FIRST) VOLATILE)\n   \"cppackla1.h $croc\"\n   (+ MAJ_15 (f-ivc2-3u4 #x0) croc (f-sub4 7)\n \t(f-ivc2-5u16 #x4) (f-ivc2-5u21 #x0) (f-ivc2-5u26 #x13) (f-ivc2-1u31 #x1) )\n@@ -3448,7 +3448,7 @@\n \n ; 1111 000 ooooo 0111 00100 00000 10100 1   cppackua1.w =croc (c3_1)\n (dni cppackua1_w_C3 \"cppackua1.w $croc C3\"\n-  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cppackua1_w\") (CPTYPE V2SI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cppackua1_w\") (CPTYPE V2SI) (CRET FIRST) VOLATILE)\n   \"cppackua1.w $croc\"\n   (+ MAJ_15 (f-ivc2-3u4 #x0) croc (f-sub4 7)\n \t(f-ivc2-5u16 #x4) (f-ivc2-5u21 #x0) (f-ivc2-5u26 #x14) (f-ivc2-1u31 #x1) )\n@@ -3460,7 +3460,7 @@\n \n ; 1111 000 ooooo 0111 00100 00000 10101 1   cppackla1.w =croc (c3_1)\n (dni cppackla1_w_C3 \"cppackla1.w $croc C3\"\n-  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cppackla1_w\") (CPTYPE V2SI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cppackla1_w\") (CPTYPE V2SI) (CRET FIRST) VOLATILE)\n   \"cppackla1.w $croc\"\n   (+ MAJ_15 (f-ivc2-3u4 #x0) croc (f-sub4 7)\n \t(f-ivc2-5u16 #x4) (f-ivc2-5u21 #x0) (f-ivc2-5u26 #x15) (f-ivc2-1u31 #x1) )\n@@ -3472,7 +3472,7 @@\n \n ; 1111 000 ooooo 0111 00100 00000 10110 1   cpmovhua1.w =croc (c3_1)\n (dni cpmovhua1_w_C3 \"cpmovhua1.w $croc C3\"\n-  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpmovhua1_w\") (CPTYPE V2SI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpmovhua1_w\") (CPTYPE V2SI) (CRET FIRST) VOLATILE)\n   \"cpmovhua1.w $croc\"\n   (+ MAJ_15 (f-ivc2-3u4 #x0) croc (f-sub4 7)\n \t(f-ivc2-5u16 #x4) (f-ivc2-5u21 #x0) (f-ivc2-5u26 #x16) (f-ivc2-1u31 #x1) )\n@@ -3484,7 +3484,7 @@\n \n ; 1111 000 ooooo 0111 00100 00000 10111 1   cpmovhla1.w =croc (c3_1)\n (dni cpmovhla1_w_C3 \"cpmovhla1.w $croc C3\"\n-  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpmovhla1_w\") (CPTYPE V2SI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-c3-isa (SLOTS C3) (INTRINSIC \"cpmovhla1_w\") (CPTYPE V2SI) (CRET FIRST) VOLATILE)\n   \"cpmovhla1.w $croc\"\n   (+ MAJ_15 (f-ivc2-3u4 #x0) croc (f-sub4 7)\n \t(f-ivc2-5u16 #x4) (f-ivc2-5u21 #x0) (f-ivc2-5u26 #x17) (f-ivc2-1u31 #x1) )\n@@ -4530,7 +4530,7 @@\n \n ; 00100 qqqqq ppppp ooooo   cpsel =crop,crqp,crpp (p0_1)\n (dni cpsel_P0S_P1 \"cpsel $crop,$crqp,$crpp Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p0s-p1-isa (SLOTS P0S,P1) (INTRINSIC \"cpsel\") (CPTYPE CP_DATA_BUS_INT) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p0s-p1-isa (SLOTS P0S,P1) (INTRINSIC \"cpsel\") (CPTYPE CP_DATA_BUS_INT) (CRET FIRST) VOLATILE)\n   \"cpsel $crop,$crqp,$crpp\"\n   (+ (f-ivc2-8u0 #x0) (f-ivc2-5u8 #x4) crqp crpp crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -4541,7 +4541,7 @@\n \n ; 01100 qqqqq ppppp ooooo   cpfsftbs0 =crop,crqp,crpp (p0_1)\n (dni cpfsftbs0_P0S_P1 \"cpfsftbs0 $crop,$crqp,$crpp Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p0s-p1-isa (SLOTS P0S,P1) (INTRINSIC \"cpfsftbs0\") (CPTYPE CP_DATA_BUS_INT) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p0s-p1-isa (SLOTS P0S,P1) (INTRINSIC \"cpfsftbs0\") (CPTYPE CP_DATA_BUS_INT) (CRET FIRST) VOLATILE)\n   \"cpfsftbs0 $crop,$crqp,$crpp\"\n   (+ (f-ivc2-8u0 #x0) (f-ivc2-5u8 #xc) crqp crpp crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -4552,7 +4552,7 @@\n \n ; 01101 qqqqq ppppp ooooo   cpfsftbs1 =crop,crqp,crpp (p0_1)\n (dni cpfsftbs1_P0S_P1 \"cpfsftbs1 $crop,$crqp,$crpp Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p0s-p1-isa (SLOTS P0S,P1) (INTRINSIC \"cpfsftbs1\") (CPTYPE CP_DATA_BUS_INT) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p0s-p1-isa (SLOTS P0S,P1) (INTRINSIC \"cpfsftbs1\") (CPTYPE CP_DATA_BUS_INT) (CRET FIRST) VOLATILE)\n   \"cpfsftbs1 $crop,$crqp,$crpp\"\n   (+ (f-ivc2-8u0 #x0) (f-ivc2-5u8 #xd) crqp crpp crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -4695,7 +4695,7 @@\n \n ; 10000 qqqqq 01100 00000   cpccadd.b +crqp (p0_1)\n (dni cpccadd_b_P0S_P1 \"cpccadd.b $crqp Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p0s-p1-isa (SLOTS P0S,P1) (INTRINSIC \"cpccadd_b\") (CPTYPE V8QI) (CRET FIRSTCOPY))\n+  (OPTIONAL_CP_INSN ivc2-p0s-p1-isa (SLOTS P0S,P1) (INTRINSIC \"cpccadd_b\") (CPTYPE V8QI) (CRET FIRSTCOPY) VOLATILE)\n   \"cpccadd.b $crqp\"\n   (+ (f-ivc2-8u0 #x0) (f-ivc2-5u8 #x10) crqp (f-ivc2-5u18 #xc) (f-ivc2-5u23 #x0) (f-ivc2-4u28 0))\n   (sequence ()\n@@ -4915,7 +4915,7 @@\n \n ; 10001 00000 00000 ooooo   cpmovfrcsar0 =crop (p0_1)\n (dni cpmovfrcsar0_P0S_P1 \"cpmovfrcsar0 $crop Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p0s-p1-isa (SLOTS P0S,P1) (INTRINSIC \"cpmovfrcsar0\") (CPTYPE CP_DATA_BUS_INT) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p0s-p1-isa (SLOTS P0S,P1) (INTRINSIC \"cpmovfrcsar0\") (CPTYPE CP_DATA_BUS_INT) (CRET FIRST) VOLATILE)\n   \"cpmovfrcsar0 $crop\"\n   (+ (f-ivc2-8u0 #x0) (f-ivc2-5u8 #x11) (f-ivc2-5u13 #x0) (f-ivc2-5u18 #x0) crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -4926,7 +4926,7 @@\n \n ; 10001 00000 01111 ooooo   cpmovfrcsar1 =crop (p0_1)\n (dni cpmovfrcsar1_P0S_P1 \"cpmovfrcsar1 $crop Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p0s-p1-isa (SLOTS P0S,P1) (INTRINSIC \"cpmovfrcsar1\") (CPTYPE CP_DATA_BUS_INT) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p0s-p1-isa (SLOTS P0S,P1) (INTRINSIC \"cpmovfrcsar1\") (CPTYPE CP_DATA_BUS_INT) (CRET FIRST) VOLATILE)\n   \"cpmovfrcsar1 $crop\"\n   (+ (f-ivc2-8u0 #x0) (f-ivc2-5u8 #x11) (f-ivc2-5u13 #x0) (f-ivc2-5u18 #xf) crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -4937,7 +4937,7 @@\n \n ; 10001 00000 00001 ooooo   cpmovfrcc =crop (p0_1)\n (dni cpmovfrcc_P0S_P1 \"cpmovfrcc $crop Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p0s-p1-isa (SLOTS P0S,P1) (INTRINSIC \"cpmovfrcc\") (CPTYPE CP_DATA_BUS_INT) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p0s-p1-isa (SLOTS P0S,P1) (INTRINSIC \"cpmovfrcc\") (CPTYPE CP_DATA_BUS_INT) (CRET FIRST) VOLATILE)\n   \"cpmovfrcc $crop\"\n   (+ (f-ivc2-8u0 #x0) (f-ivc2-5u8 #x11) (f-ivc2-5u13 #x0) (f-ivc2-5u18 #x1) crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -5654,7 +5654,7 @@\n \n ; 11001 00000 00001 ooooo   cpmova0.b =crop (p0_1)\n (dni cpmova0_b_P0S \"cpmova0.b $crop Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p0s-isa (SLOTS P0S) (INTRINSIC \"cpmova0_b\") (CPTYPE V8QI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p0s-isa (SLOTS P0S) (INTRINSIC \"cpmova0_b\") (CPTYPE V8QI) (CRET FIRST) VOLATILE)\n   \"cpmova0.b $crop\"\n   (+ (f-ivc2-8u0 #x0) (f-ivc2-5u8 #x19) (f-ivc2-5u13 #x0) (f-ivc2-5u18 #x1) crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -5665,7 +5665,7 @@\n \n ; 11001 00000 00010 ooooo   cpmovua0.h =crop (p0_1)\n (dni cpmovua0_h_P0S \"cpmovua0.h $crop Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p0s-isa (SLOTS P0S) (INTRINSIC \"cpmovua0_h\") (CPTYPE V4HI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p0s-isa (SLOTS P0S) (INTRINSIC \"cpmovua0_h\") (CPTYPE V4HI) (CRET FIRST) VOLATILE)\n   \"cpmovua0.h $crop\"\n   (+ (f-ivc2-8u0 #x0) (f-ivc2-5u8 #x19) (f-ivc2-5u13 #x0) (f-ivc2-5u18 #x2) crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -5676,7 +5676,7 @@\n \n ; 11001 00000 00011 ooooo   cpmovla0.h =crop (p0_1)\n (dni cpmovla0_h_P0S \"cpmovla0.h $crop Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p0s-isa (SLOTS P0S) (INTRINSIC \"cpmovla0_h\") (CPTYPE V4HI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p0s-isa (SLOTS P0S) (INTRINSIC \"cpmovla0_h\") (CPTYPE V4HI) (CRET FIRST) VOLATILE)\n   \"cpmovla0.h $crop\"\n   (+ (f-ivc2-8u0 #x0) (f-ivc2-5u8 #x19) (f-ivc2-5u13 #x0) (f-ivc2-5u18 #x3) crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -5687,7 +5687,7 @@\n \n ; 11001 00000 00100 ooooo   cpmovuua0.w =crop (p0_1)\n (dni cpmovuua0_w_P0S \"cpmovuua0.w $crop Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p0s-isa (SLOTS P0S) (INTRINSIC \"cpmovuua0_w\") (CPTYPE V2SI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p0s-isa (SLOTS P0S) (INTRINSIC \"cpmovuua0_w\") (CPTYPE V2SI) (CRET FIRST) VOLATILE)\n   \"cpmovuua0.w $crop\"\n   (+ (f-ivc2-8u0 #x0) (f-ivc2-5u8 #x19) (f-ivc2-5u13 #x0) (f-ivc2-5u18 #x4) crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -5698,7 +5698,7 @@\n \n ; 11001 00000 00101 ooooo   cpmovula0.w =crop (p0_1)\n (dni cpmovula0_w_P0S \"cpmovula0.w $crop Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p0s-isa (SLOTS P0S) (INTRINSIC \"cpmovula0_w\") (CPTYPE V2SI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p0s-isa (SLOTS P0S) (INTRINSIC \"cpmovula0_w\") (CPTYPE V2SI) (CRET FIRST) VOLATILE)\n   \"cpmovula0.w $crop\"\n   (+ (f-ivc2-8u0 #x0) (f-ivc2-5u8 #x19) (f-ivc2-5u13 #x0) (f-ivc2-5u18 #x5) crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -5709,7 +5709,7 @@\n \n ; 11001 00000 00110 ooooo   cpmovlua0.w =crop (p0_1)\n (dni cpmovlua0_w_P0S \"cpmovlua0.w $crop Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p0s-isa (SLOTS P0S) (INTRINSIC \"cpmovlua0_w\") (CPTYPE V2SI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p0s-isa (SLOTS P0S) (INTRINSIC \"cpmovlua0_w\") (CPTYPE V2SI) (CRET FIRST) VOLATILE)\n   \"cpmovlua0.w $crop\"\n   (+ (f-ivc2-8u0 #x0) (f-ivc2-5u8 #x19) (f-ivc2-5u13 #x0) (f-ivc2-5u18 #x6) crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -5720,7 +5720,7 @@\n \n ; 11001 00000 00111 ooooo   cpmovlla0.w =crop (p0_1)\n (dni cpmovlla0_w_P0S \"cpmovlla0.w $crop Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p0s-isa (SLOTS P0S) (INTRINSIC \"cpmovlla0_w\") (CPTYPE V2SI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p0s-isa (SLOTS P0S) (INTRINSIC \"cpmovlla0_w\") (CPTYPE V2SI) (CRET FIRST) VOLATILE)\n   \"cpmovlla0.w $crop\"\n   (+ (f-ivc2-8u0 #x0) (f-ivc2-5u8 #x19) (f-ivc2-5u13 #x0) (f-ivc2-5u18 #x7) crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -5731,7 +5731,7 @@\n \n ; 11001 00000 01000 ooooo   cppacka0u.b =crop (p0_1)\n (dni cppacka0u_b_P0S \"cppacka0u.b $crop Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p0s-isa (SLOTS P0S) (INTRINSIC \"cppacka0u_b\") (CPTYPE V8UQI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p0s-isa (SLOTS P0S) (INTRINSIC \"cppacka0u_b\") (CPTYPE V8UQI) (CRET FIRST) VOLATILE)\n   \"cppacka0u.b $crop\"\n   (+ (f-ivc2-8u0 #x0) (f-ivc2-5u8 #x19) (f-ivc2-5u13 #x0) (f-ivc2-5u18 #x8) crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -5742,7 +5742,7 @@\n \n ; 11001 00000 01001 ooooo   cppacka0.b =crop (p0_1)\n (dni cppacka0_b_P0S \"cppacka0.b $crop Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p0s-isa (SLOTS P0S) (INTRINSIC \"cppacka0_b\") (CPTYPE V8QI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p0s-isa (SLOTS P0S) (INTRINSIC \"cppacka0_b\") (CPTYPE V8QI) (CRET FIRST) VOLATILE)\n   \"cppacka0.b $crop\"\n   (+ (f-ivc2-8u0 #x0) (f-ivc2-5u8 #x19) (f-ivc2-5u13 #x0) (f-ivc2-5u18 #x9) crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -5753,7 +5753,7 @@\n \n ; 11001 00000 01010 ooooo   cppackua0.h =crop (p0_1)\n (dni cppackua0_h_P0S \"cppackua0.h $crop Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p0s-isa (SLOTS P0S) (INTRINSIC \"cppackua0_h\") (CPTYPE V4HI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p0s-isa (SLOTS P0S) (INTRINSIC \"cppackua0_h\") (CPTYPE V4HI) (CRET FIRST) VOLATILE)\n   \"cppackua0.h $crop\"\n   (+ (f-ivc2-8u0 #x0) (f-ivc2-5u8 #x19) (f-ivc2-5u13 #x0) (f-ivc2-5u18 #xa) crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -5764,7 +5764,7 @@\n \n ; 11001 00000 01011 ooooo   cppackla0.h =crop (p0_1)\n (dni cppackla0_h_P0S \"cppackla0.h $crop Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p0s-isa (SLOTS P0S) (INTRINSIC \"cppackla0_h\") (CPTYPE V4HI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p0s-isa (SLOTS P0S) (INTRINSIC \"cppackla0_h\") (CPTYPE V4HI) (CRET FIRST) VOLATILE)\n   \"cppackla0.h $crop\"\n   (+ (f-ivc2-8u0 #x0) (f-ivc2-5u8 #x19) (f-ivc2-5u13 #x0) (f-ivc2-5u18 #xb) crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -5775,7 +5775,7 @@\n \n ; 11001 00000 01100 ooooo   cppackua0.w =crop (p0_1)\n (dni cppackua0_w_P0S \"cppackua0.w $crop Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p0s-isa (SLOTS P0S) (INTRINSIC \"cppackua0_w\") (CPTYPE V2SI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p0s-isa (SLOTS P0S) (INTRINSIC \"cppackua0_w\") (CPTYPE V2SI) (CRET FIRST) VOLATILE)\n   \"cppackua0.w $crop\"\n   (+ (f-ivc2-8u0 #x0) (f-ivc2-5u8 #x19) (f-ivc2-5u13 #x0) (f-ivc2-5u18 #xc) crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -5786,7 +5786,7 @@\n \n ; 11001 00000 01101 ooooo   cppackla0.w =crop (p0_1)\n (dni cppackla0_w_P0S \"cppackla0.w $crop Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p0s-isa (SLOTS P0S) (INTRINSIC \"cppackla0_w\") (CPTYPE V2SI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p0s-isa (SLOTS P0S) (INTRINSIC \"cppackla0_w\") (CPTYPE V2SI) (CRET FIRST) VOLATILE)\n   \"cppackla0.w $crop\"\n   (+ (f-ivc2-8u0 #x0) (f-ivc2-5u8 #x19) (f-ivc2-5u13 #x0) (f-ivc2-5u18 #xd) crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -5797,7 +5797,7 @@\n \n ; 11001 00000 01110 ooooo   cpmovhua0.w =crop (p0_1)\n (dni cpmovhua0_w_P0S \"cpmovhua0.w $crop Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p0s-isa (SLOTS P0S) (INTRINSIC \"cpmovhua0_w\") (CPTYPE V2SI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p0s-isa (SLOTS P0S) (INTRINSIC \"cpmovhua0_w\") (CPTYPE V2SI) (CRET FIRST) VOLATILE)\n   \"cpmovhua0.w $crop\"\n   (+ (f-ivc2-8u0 #x0) (f-ivc2-5u8 #x19) (f-ivc2-5u13 #x0) (f-ivc2-5u18 #xe) crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -5808,7 +5808,7 @@\n \n ; 11001 00000 01111 ooooo   cpmovhla0.w =crop (p0_1)\n (dni cpmovhla0_w_P0S \"cpmovhla0.w $crop Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p0s-isa (SLOTS P0S) (INTRINSIC \"cpmovhla0_w\") (CPTYPE V2SI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p0s-isa (SLOTS P0S) (INTRINSIC \"cpmovhla0_w\") (CPTYPE V2SI) (CRET FIRST) VOLATILE)\n   \"cpmovhla0.w $crop\"\n   (+ (f-ivc2-8u0 #x0) (f-ivc2-5u8 #x19) (f-ivc2-5u13 #x0) (f-ivc2-5u18 #xf) crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -6670,7 +6670,7 @@\n \n ; 00001010 10100 qqqqq ppppp ooooo   cpsadd3.h =crop,crqp,crpp (p0_1)\n (dni cpsadd3_h_P0_P1 \"cpsadd3.h $crop,$crqp,$crpp Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p0-p1-isa (SLOTS P0,P1) (INTRINSIC \"cpsadd3_h\") (CPTYPE V4HI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p0-p1-isa (SLOTS P0,P1) (INTRINSIC \"cpsadd3_h\") (CPTYPE V4HI) (CRET FIRST) VOLATILE)\n   \"cpsadd3.h $crop,$crqp,$crpp\"\n   (+ (f-ivc2-8u0 #xa) (f-ivc2-5u8 #x14) crqp crpp crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -6681,7 +6681,7 @@\n \n ; 00001011 10100 qqqqq ppppp ooooo   cpsadd3.w =crop,crqp,crpp (p0_1)\n (dni cpsadd3_w_P0_P1 \"cpsadd3.w $crop,$crqp,$crpp Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p0-p1-isa (SLOTS P0,P1) (INTRINSIC \"cpsadd3_w\") (CPTYPE V2SI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p0-p1-isa (SLOTS P0,P1) (INTRINSIC \"cpsadd3_w\") (CPTYPE V2SI) (CRET FIRST) VOLATILE)\n   \"cpsadd3.w $crop,$crqp,$crpp\"\n   (+ (f-ivc2-8u0 #xb) (f-ivc2-5u8 #x14) crqp crpp crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -6692,7 +6692,7 @@\n \n ; 00001110 10100 qqqqq ppppp ooooo   cpssub3.h =crop,crqp,crpp (p0_1)\n (dni cpssub3_h_P0_P1 \"cpssub3.h $crop,$crqp,$crpp Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p0-p1-isa (SLOTS P0,P1) (INTRINSIC \"cpssub3_h\") (CPTYPE V4HI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p0-p1-isa (SLOTS P0,P1) (INTRINSIC \"cpssub3_h\") (CPTYPE V4HI) (CRET FIRST) VOLATILE)\n   \"cpssub3.h $crop,$crqp,$crpp\"\n   (+ (f-ivc2-8u0 #xe) (f-ivc2-5u8 #x14) crqp crpp crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -6704,7 +6704,7 @@\n \n ; 00001111 10100 qqqqq ppppp ooooo   cpssub3.w =crop,crqp,crpp (p0_1)\n (dni cpssub3_w_P0_P1 \"cpssub3.w $crop,$crqp,$crpp Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p0-p1-isa (SLOTS P0,P1) (INTRINSIC \"cpssub3_w\") (CPTYPE V2SI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p0-p1-isa (SLOTS P0,P1) (INTRINSIC \"cpssub3_w\") (CPTYPE V2SI) (CRET FIRST) VOLATILE)\n   \"cpssub3.w $crop,$crqp,$crpp\"\n   (+ (f-ivc2-8u0 #xf) (f-ivc2-5u8 #x14) crqp crpp crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -7343,7 +7343,7 @@\n \n ; 01011010 10100 qqqqq ppppp ooooo   cpsla3.h =crop,crqp,crpp (p0_1)\n (dni cpsla3_h_P0_P1 \"cpsla3.h $crop,$crqp,$crpp Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p0-p1-isa (SLOTS P0,P1) (INTRINSIC \"cpsla3_h\") (CPTYPE V4HI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p0-p1-isa (SLOTS P0,P1) (INTRINSIC \"cpsla3_h\") (CPTYPE V4HI) (CRET FIRST) VOLATILE)\n   \"cpsla3.h $crop,$crqp,$crpp\"\n   (+ (f-ivc2-8u0 #x5a) (f-ivc2-5u8 #x14) crqp crpp crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -7354,7 +7354,7 @@\n \n ; 01011100 10100 qqqqq ppppp ooooo   cpsla3.w =crop,crqp,crpp (p0_1)\n (dni cpsla3_w_P0_P1 \"cpsla3.w $crop,$crqp,$crpp Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p0-p1-isa (SLOTS P0,P1) (INTRINSIC \"cpsla3_w\") (CPTYPE V2SI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p0-p1-isa (SLOTS P0,P1) (INTRINSIC \"cpsla3_w\") (CPTYPE V2SI) (CRET FIRST) VOLATILE)\n   \"cpsla3.w $crop,$crqp,$crpp\"\n   (+ (f-ivc2-8u0 #x5c) (f-ivc2-5u8 #x14) crqp crpp crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -7497,7 +7497,7 @@\n \n ; xxxxiiii 10101 qqqqq 01101 ooooo   cpslai3.h =crop,crqp,imm4p4 (p0_1)\n (dni cpslai3_h_P0_P1 \"cpslai3.h $crop,$crqp,imm4p4 Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p0-p1-isa (SLOTS P0,P1) (INTRINSIC \"cpslai3_h\") (CPTYPE V4HI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p0-p1-isa (SLOTS P0,P1) (INTRINSIC \"cpslai3_h\") (CPTYPE V4HI) (CRET FIRST) VOLATILE)\n   \"cpslai3.h $crop,$crqp,$imm4p4\"\n   (+ ivc-x-0-4 imm4p4 (f-ivc2-5u8 #x15) crqp (f-ivc2-5u18 #xd) crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -7508,7 +7508,7 @@\n \n ; xxxiiiii 10101 qqqqq 01110 ooooo   cpslai3.w =crop,crqp,imm5p3 (p0_1)\n (dni cpslai3_w_P0_P1 \"cpslai3.w $crop,$crqp,imm5p3 Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p0-p1-isa (SLOTS P0,P1) (INTRINSIC \"cpslai3_w\") (CPTYPE V2SI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p0-p1-isa (SLOTS P0,P1) (INTRINSIC \"cpslai3_w\") (CPTYPE V2SI) (CRET FIRST) VOLATILE)\n   \"cpslai3.w $crop,$crqp,$imm5p3\"\n   (+ ivc-x-0-3 imm5p3 (f-ivc2-5u8 #x15) crqp (f-ivc2-5u18 #xe) crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -8109,7 +8109,7 @@\n \n ; 00000000 11001 00000 00001 ooooo   cpmova1.b =crop (p0_1)\n (dni cpmova1_b_P1 \"cpmova1.b $crop Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p1-isa (SLOTS P1) (INTRINSIC \"cpmova1_b\") (CPTYPE V8QI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p1-isa (SLOTS P1) (INTRINSIC \"cpmova1_b\") (CPTYPE V8QI) (CRET FIRST) VOLATILE)\n   \"cpmova1.b $crop\"\n   (+ (f-ivc2-8u0 #x0) (f-ivc2-5u8 #x19) (f-ivc2-5u13 #x0) (f-ivc2-5u18 #x1) crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -8120,7 +8120,7 @@\n \n ; 00000000 11001 00000 00010 ooooo   cpmovua1.h =crop (p0_1)\n (dni cpmovua1_h_P1 \"cpmovua1.h $crop Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p1-isa (SLOTS P1) (INTRINSIC \"cpmovua1_h\") (CPTYPE V4HI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p1-isa (SLOTS P1) (INTRINSIC \"cpmovua1_h\") (CPTYPE V4HI) (CRET FIRST) VOLATILE)\n   \"cpmovua1.h $crop\"\n   (+ (f-ivc2-8u0 #x0) (f-ivc2-5u8 #x19) (f-ivc2-5u13 #x0) (f-ivc2-5u18 #x2) crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -8131,7 +8131,7 @@\n \n ; 00000000 11001 00000 00011 ooooo   cpmovla1.h =crop (p0_1)\n (dni cpmovla1_h_P1 \"cpmovla1.h $crop Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p1-isa (SLOTS P1) (INTRINSIC \"cpmovla1_h\") (CPTYPE V4HI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p1-isa (SLOTS P1) (INTRINSIC \"cpmovla1_h\") (CPTYPE V4HI) (CRET FIRST) VOLATILE)\n   \"cpmovla1.h $crop\"\n   (+ (f-ivc2-8u0 #x0) (f-ivc2-5u8 #x19) (f-ivc2-5u13 #x0) (f-ivc2-5u18 #x3) crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -8142,7 +8142,7 @@\n \n ; 00000000 11001 00000 00100 ooooo   cpmovuua1.w =crop (p0_1)\n (dni cpmovuua1_w_P1 \"cpmovuua1.w $crop Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p1-isa (SLOTS P1) (INTRINSIC \"cpmovuua1_w\") (CPTYPE V2SI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p1-isa (SLOTS P1) (INTRINSIC \"cpmovuua1_w\") (CPTYPE V2SI) (CRET FIRST) VOLATILE)\n   \"cpmovuua1.w $crop\"\n   (+ (f-ivc2-8u0 #x0) (f-ivc2-5u8 #x19) (f-ivc2-5u13 #x0) (f-ivc2-5u18 #x4) crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -8153,7 +8153,7 @@\n \n ; 00000000 11001 00000 00101 ooooo   cpmovula1.w =crop (p0_1)\n (dni cpmovula1_w_P1 \"cpmovula1.w $crop Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p1-isa (SLOTS P1) (INTRINSIC \"cpmovula1_w\") (CPTYPE V2SI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p1-isa (SLOTS P1) (INTRINSIC \"cpmovula1_w\") (CPTYPE V2SI) (CRET FIRST) VOLATILE)\n   \"cpmovula1.w $crop\"\n   (+ (f-ivc2-8u0 #x0) (f-ivc2-5u8 #x19) (f-ivc2-5u13 #x0) (f-ivc2-5u18 #x5) crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -8164,7 +8164,7 @@\n \n ; 00000000 11001 00000 00110 ooooo   cpmovlua1.w =crop (p0_1)\n (dni cpmovlua1_w_P1 \"cpmovlua1.w $crop Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p1-isa (SLOTS P1) (INTRINSIC \"cpmovlua1_w\") (CPTYPE V2SI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p1-isa (SLOTS P1) (INTRINSIC \"cpmovlua1_w\") (CPTYPE V2SI) (CRET FIRST) VOLATILE)\n   \"cpmovlua1.w $crop\"\n   (+ (f-ivc2-8u0 #x0) (f-ivc2-5u8 #x19) (f-ivc2-5u13 #x0) (f-ivc2-5u18 #x6) crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -8175,7 +8175,7 @@\n \n ; 00000000 11001 00000 00111 ooooo   cpmovlla1.w =crop (p0_1)\n (dni cpmovlla1_w_P1 \"cpmovlla1.w $crop Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p1-isa (SLOTS P1) (INTRINSIC \"cpmovlla1_w\") (CPTYPE V2SI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p1-isa (SLOTS P1) (INTRINSIC \"cpmovlla1_w\") (CPTYPE V2SI) (CRET FIRST) VOLATILE)\n   \"cpmovlla1.w $crop\"\n   (+ (f-ivc2-8u0 #x0) (f-ivc2-5u8 #x19) (f-ivc2-5u13 #x0) (f-ivc2-5u18 #x7) crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -8186,7 +8186,7 @@\n \n ; 00000000 11001 00000 01000 ooooo   cppacka1u.b =crop (p0_1)\n (dni cppacka1u_b_P1 \"cppacka1u.b $crop Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p1-isa (SLOTS P1) (INTRINSIC \"cppacka1u_b\") (CPTYPE V8UQI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p1-isa (SLOTS P1) (INTRINSIC \"cppacka1u_b\") (CPTYPE V8UQI) (CRET FIRST) VOLATILE)\n   \"cppacka1u.b $crop\"\n   (+ (f-ivc2-8u0 #x0) (f-ivc2-5u8 #x19) (f-ivc2-5u13 #x0) (f-ivc2-5u18 #x8) crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -8197,7 +8197,7 @@\n \n ; 00000000 11001 00000 01001 ooooo   cppacka1.b =crop (p0_1)\n (dni cppacka1_b_P1 \"cppacka1.b $crop Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p1-isa (SLOTS P1) (INTRINSIC \"cppacka1_b\") (CPTYPE V8QI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p1-isa (SLOTS P1) (INTRINSIC \"cppacka1_b\") (CPTYPE V8QI) (CRET FIRST) VOLATILE)\n   \"cppacka1.b $crop\"\n   (+ (f-ivc2-8u0 #x0) (f-ivc2-5u8 #x19) (f-ivc2-5u13 #x0) (f-ivc2-5u18 #x9) crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -8208,7 +8208,7 @@\n \n ; 00000000 11001 00000 01010 ooooo   cppackua1.h =crop (p0_1)\n (dni cppackua1_h_P1 \"cppackua1.h $crop Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p1-isa (SLOTS P1) (INTRINSIC \"cppackua1_h\") (CPTYPE V4HI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p1-isa (SLOTS P1) (INTRINSIC \"cppackua1_h\") (CPTYPE V4HI) (CRET FIRST) VOLATILE)\n   \"cppackua1.h $crop\"\n   (+ (f-ivc2-8u0 #x0) (f-ivc2-5u8 #x19) (f-ivc2-5u13 #x0) (f-ivc2-5u18 #xa) crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -8219,7 +8219,7 @@\n \n ; 00000000 11001 00000 01011 ooooo   cppackla1.h =crop (p0_1)\n (dni cppackla1_h_P1 \"cppackla1.h $crop Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p1-isa (SLOTS P1) (INTRINSIC \"cppackla1_h\") (CPTYPE V4HI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p1-isa (SLOTS P1) (INTRINSIC \"cppackla1_h\") (CPTYPE V4HI) (CRET FIRST) VOLATILE)\n   \"cppackla1.h $crop\"\n   (+ (f-ivc2-8u0 #x0) (f-ivc2-5u8 #x19) (f-ivc2-5u13 #x0) (f-ivc2-5u18 #xb) crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -8230,7 +8230,7 @@\n \n ; 00000000 11001 00000 01100 ooooo   cppackua1.w =crop (p0_1)\n (dni cppackua1_w_P1 \"cppackua1.w $crop Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p1-isa (SLOTS P1) (INTRINSIC \"cppackua1_w\") (CPTYPE V2SI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p1-isa (SLOTS P1) (INTRINSIC \"cppackua1_w\") (CPTYPE V2SI) (CRET FIRST) VOLATILE)\n   \"cppackua1.w $crop\"\n   (+ (f-ivc2-8u0 #x0) (f-ivc2-5u8 #x19) (f-ivc2-5u13 #x0) (f-ivc2-5u18 #xc) crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -8241,7 +8241,7 @@\n \n ; 00000000 11001 00000 01101 ooooo   cppackla1.w =crop (p0_1)\n (dni cppackla1_w_P1 \"cppackla1.w $crop Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p1-isa (SLOTS P1) (INTRINSIC \"cppackla1_w\") (CPTYPE V2SI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p1-isa (SLOTS P1) (INTRINSIC \"cppackla1_w\") (CPTYPE V2SI) (CRET FIRST) VOLATILE)\n   \"cppackla1.w $crop\"\n   (+ (f-ivc2-8u0 #x0) (f-ivc2-5u8 #x19) (f-ivc2-5u13 #x0) (f-ivc2-5u18 #xd) crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -8252,7 +8252,7 @@\n \n ; 00000000 11001 00000 01110 ooooo   cpmovhua1.w =crop (p0_1)\n (dni cpmovhua1_w_P1 \"cpmovhua1.w $crop Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p1-isa (SLOTS P1) (INTRINSIC \"cpmovhua1_w\") (CPTYPE V2SI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p1-isa (SLOTS P1) (INTRINSIC \"cpmovhua1_w\") (CPTYPE V2SI) (CRET FIRST) VOLATILE)\n   \"cpmovhua1.w $crop\"\n   (+ (f-ivc2-8u0 #x0) (f-ivc2-5u8 #x19) (f-ivc2-5u13 #x0) (f-ivc2-5u18 #xe) crop (f-ivc2-4u28 0))\n   (sequence ()\n@@ -8263,7 +8263,7 @@\n \n ; 00000000 11001 00000 01111 ooooo   cpmovhla1.w =crop (p0_1)\n (dni cpmovhla1_w_P1 \"cpmovhla1.w $crop Pn\"\n-  (OPTIONAL_CP_INSN ivc2-p1-isa (SLOTS P1) (INTRINSIC \"cpmovhla1_w\") (CPTYPE V2SI) (CRET FIRST))\n+  (OPTIONAL_CP_INSN ivc2-p1-isa (SLOTS P1) (INTRINSIC \"cpmovhla1_w\") (CPTYPE V2SI) (CRET FIRST) VOLATILE)\n   \"cpmovhla1.w $crop\"\n   (+ (f-ivc2-8u0 #x0) (f-ivc2-5u8 #x19) (f-ivc2-5u13 #x0) (f-ivc2-5u18 #xf) crop (f-ivc2-4u28 0))\n   (sequence ()"}]}