#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jul 24 18:41:11 2024
# Process ID: 12980
# Current directory: C:/DSD_Streamline_try/dsd_mlp.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/DSD_Streamline_try/dsd_mlp.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/DSD_Streamline_try/dsd_mlp.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.INT_BW')) * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "X_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(784 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "X_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.INT_BW')) * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "W_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(784 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "W_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((10 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM'))) * 4)" into user parameter "Y_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,(spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')) * 10)))" into user parameter "RBAW".
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10872 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 800.320 ; gain = 203.840
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_0' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:104]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31356' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:255]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31527]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30526]
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'full_axi' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29280]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
	Parameter C_ENABLE_AXI_CTRL_REG_IF bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29350]
INFO: [Synth 8-3919] null assignment ignored [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29350]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11456]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (1#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11456]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24159]
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24126]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12455]
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (2#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12455]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
	Parameter C_DATA_BITS bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13651' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:230]
INFO: [Synth 8-6157] synthesizing module 'FDR' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13651]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDR' (3#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13651]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (4#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_I' of component 'XORCY' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (5#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_I' of component 'FDRE' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (6#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_I' of component 'XORCY' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_I' of component 'FDRE' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_I' of component 'XORCY' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_I' of component 'FDRE' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_I' of component 'XORCY' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_I' of component 'FDRE' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (7#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (8#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element curr_awsize_reg_reg was removed.  [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25318]
WARNING: [Synth 8-6014] Unused sequential element curr_awlen_reg_1_or_2_reg was removed.  [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25596]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (9#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24159]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30019]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14746]
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15207]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.curr_arsize_reg_reg was removed.  [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15998]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.no_ar_ack_reg was removed.  [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:19903]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.do_cmplt_burst_reg was removed.  [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:21244]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_arsize_pipe_max_reg was removed.  [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15506]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (10#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14746]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (11#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29280]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (12#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30526]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (13#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31527]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (14#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:104]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_bram_2' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_2/synth/design_1_axi_bram_ctrl_0_bram_2.vhd:80]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.7492 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_3' declared at 'c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/ip/ila_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_3' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_2/synth/design_1_axi_bram_ctrl_0_bram_2.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_0_bram_2' (23#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_2/synth/design_1_axi_bram_ctrl_0_bram_2.vhd:80]
WARNING: [Synth 8-7023] instance 'axi_bram_ctrl_0_bram' of module 'design_1_axi_bram_ctrl_0_bram_2' has 16 connections declared, but only 13 given [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.v:219]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (24#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (25#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6157] synthesizing module 'PS7' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61707]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (26#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61707]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (27#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:318]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (28#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 63 connections declared, but only 61 given [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.v:235]
INFO: [Synth 8-6157] synthesizing module 'design_1_smartconnect_0_0' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/synth/design_1_smartconnect_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1NMB928' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:788]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_one_0' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_48ac_one_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (29#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_one_0' (30#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_48ac_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_psr_aclk_0' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_48ac_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_48ac_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (31#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (32#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (33#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (34#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (35#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (36#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_psr_aclk_0' (37#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_48ac_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_48ac_psr_aclk_0' has 10 connections declared, but only 6 given [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:823]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1NMB928 does not have driver. [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:804]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1NMB928' (38#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:788]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_CVVFJV' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:832]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00e_0' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_48ac_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00e_0' (47#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_48ac_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_CVVFJV' (48#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:832]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00s2a_0' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_48ac_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00s2a_0' (50#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_48ac_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00a2s_0' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_48ac_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00a2s_0' (52#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_48ac_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_1C3JDRS' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1203]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00mmu_0' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_48ac_s00mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00mmu_0' (56#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_48ac_s00mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00sic_0' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_48ac_s00sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00sic_0' (61#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_48ac_s00sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00tr_0' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_48ac_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00tr_0' (64#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_48ac_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_1C3JDRS' (65#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1203]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_1FAO4F6' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1857]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_sarn_0' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_48ac_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4992 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 156 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 156 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 156 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 156 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 156 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 156 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 156 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 156 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 156 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 156 - type: integer 
	Parameter rstb_loop_iter bound to: 156 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (70#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (71#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_sarn_0' (80#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_48ac_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_sawn_0' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_48ac_sawn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_sawn_0' (81#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_48ac_sawn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_sbn_0' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_48ac_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 736 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 23 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 23 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 23 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 24 - type: integer 
	Parameter rstb_loop_iter bound to: 24 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (81#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (81#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_sbn_0' (82#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_48ac_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_srn_0' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_48ac_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2208 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 69 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 69 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 69 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 69 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 69 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 69 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 69 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 69 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 69 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 69 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 69 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 69 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 72 - type: integer 
	Parameter rstb_loop_iter bound to: 72 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 69 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (82#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (82#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_srn_0' (83#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_48ac_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_swn_0' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_48ac_swn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized2' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2240 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 70 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 70 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 70 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 70 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 70 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 70 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 70 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 70 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 70 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 70 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 70 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 70 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 72 - type: integer 
	Parameter rstb_loop_iter bound to: 72 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 70 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (83#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (83#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_swn_0' (84#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_48ac_swn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_1FAO4F6' (85#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1857]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac' (86#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:10]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'design_1_smartconnect_0_0' (87#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/synth/design_1_smartconnect_0_0.v:57]
WARNING: [Synth 8-7023] instance 'smartconnect_0' of module 'design_1_smartconnect_0_0' has 73 connections declared, but only 71 given [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.v:297]
INFO: [Synth 8-6157] synthesizing module 'design_1_top_mlp_0_0' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_top_mlp_0_0/synth/design_1_top_mlp_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'top_mlp' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/top_mlp.v:3]
	Parameter IN_IMG_NUM bound to: 10 - type: integer 
	Parameter FP_BW bound to: 32 - type: integer 
	Parameter INT_BW bound to: 8 - type: integer 
	Parameter X_BUF_DATA_WIDTH bound to: 80 - type: integer 
	Parameter X_BUF_DEPTH bound to: 7840 - type: integer 
	Parameter W_BUF_DATA_WIDTH bound to: 80 - type: integer 
	Parameter W_BUF_DEPTH bound to: 7840 - type: integer 
	Parameter Y_BUF_DATA_WIDTH bound to: 32 - type: integer 
	Parameter Y_BUF_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter Y_BUF_DEPTH bound to: 400 - type: integer 
	Parameter RBAW bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/top.v:2]
	Parameter IN_IMG_NUM bound to: 10 - type: integer 
	Parameter Y_BUF_DATA_WIDTH bound to: 32 - type: integer 
	Parameter Y_BUF_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter Y_BUF_DEPTH bound to: 400 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'layer1' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer1.v:3]
INFO: [Synth 8-6157] synthesizing module 'local_ctrl_layer1' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v:2]
	Parameter IDLE bound to: 3'b000 
	Parameter RUN bound to: 3'b001 
	Parameter SAVE bound to: 3'b011 
	Parameter RE bound to: 3'b100 
	Parameter DONE bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'local_ctrl_layer1' (88#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v:2]
INFO: [Synth 8-6157] synthesizing module 'pu' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:9]
	Parameter COEFF bound to: 17'b00000000000100110 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter MAC_NUM bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:2]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:18]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:19]
INFO: [Synth 8-6155] done synthesizing module 'mac' (89#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:2]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [Synth 8-689] width (24) of port connection 'dsp_output_o' does not match port width (32) of module 'mac' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
INFO: [Common 17-14] Message 'Synth 8-689' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'pu' (90#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:9]
INFO: [Synth 8-6157] synthesizing module 'temp_bram' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:1]
	Parameter MAC_CNT bound to: 128 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'temp_bram' (91#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:1]
INFO: [Synth 8-6157] synthesizing module 'single_port_bram' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:18]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 7840 - type: integer 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter INIT_FILE bound to: C:/try2/INT8_input_image_hex.txt - type: string 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:32]
INFO: [Synth 8-3876] $readmem data file 'C:/try2/INT8_input_image_hex.txt' is read successfully [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:36]
INFO: [Synth 8-6155] done synthesizing module 'single_port_bram' (92#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:18]
INFO: [Synth 8-6157] synthesizing module 'single_port_bram__parameterized0' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:18]
	Parameter WIDTH bound to: 1024 - type: integer 
	Parameter DEPTH bound to: 784 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter INIT_FILE bound to: C:/try2/int8_layer1_hex_re.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'C:/try2/int8_layer1_hex_re.txt' is read successfully [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:36]
INFO: [Synth 8-6155] done synthesizing module 'single_port_bram__parameterized0' (92#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:18]
INFO: [Synth 8-6155] done synthesizing module 'layer1' (93#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer1.v:3]
WARNING: [Synth 8-7023] instance 'layer1_inst' of module 'layer1' has 10 connections declared, but only 9 given [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/top.v:54]
INFO: [Synth 8-6157] synthesizing module 'layer2' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer2.v:1]
INFO: [Synth 8-6157] synthesizing module 'local_ctrl_layer2' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v:2]
	Parameter IDLE bound to: 3'b000 
	Parameter RUN bound to: 3'b001 
	Parameter SAVE bound to: 3'b010 
	Parameter RUN_1 bound to: 3'b011 
	Parameter SAVE_1 bound to: 3'b100 
	Parameter RE bound to: 3'b101 
	Parameter DONE bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'local_ctrl_layer2' (94#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v:2]
INFO: [Synth 8-6157] synthesizing module 'pu__parameterized0' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:9]
	Parameter COEFF bound to: 17'b00000000011011100 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter MAC_NUM bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pu__parameterized0' (94#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:9]
INFO: [Synth 8-6157] synthesizing module 'temp_bram__parameterized0' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:1]
	Parameter MAC_CNT bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'temp_bram__parameterized0' (94#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:1]
INFO: [Synth 8-6157] synthesizing module 'single_port_bram__parameterized1' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:18]
	Parameter WIDTH bound to: 256 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter INIT_FILE bound to: C:/try2/w2_buffer.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'C:/try2/w2_buffer.txt' is read successfully [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:36]
INFO: [Synth 8-6155] done synthesizing module 'single_port_bram__parameterized1' (94#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:18]
INFO: [Synth 8-6155] done synthesizing module 'layer2' (95#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer2.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer3' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer3.v:1]
INFO: [Synth 8-6157] synthesizing module 'local_ctrl_layer3' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v:2]
	Parameter IDLE bound to: 3'b000 
	Parameter RUN bound to: 3'b001 
	Parameter SAVE bound to: 3'b010 
	Parameter RUN_1 bound to: 3'b011 
	Parameter SAVE_1 bound to: 3'b100 
	Parameter RE bound to: 3'b101 
	Parameter DONE bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'local_ctrl_layer3' (96#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v:2]
INFO: [Synth 8-6157] synthesizing module 'pu__parameterized1' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:9]
	Parameter COEFF bound to: 17'b00000000110100001 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter MAC_NUM bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pu__parameterized1' (96#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:9]
WARNING: [Synth 8-7023] instance 'PU_3' of module 'pu' has 9 connections declared, but only 8 given [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer3.v:59]
INFO: [Synth 8-6157] synthesizing module 'single_port_bram__parameterized2' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:18]
	Parameter WIDTH bound to: 256 - type: integer 
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter INIT_FILE bound to: C:/try2/w3_buffer.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'C:/try2/w3_buffer.txt' is read successfully [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:36]
INFO: [Synth 8-6155] done synthesizing module 'single_port_bram__parameterized2' (96#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:18]
INFO: [Synth 8-6155] done synthesizing module 'layer3' (97#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer3.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer4' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer4.v:1]
INFO: [Synth 8-6157] synthesizing module 'local_ctrl_layer4' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v:2]
	Parameter IDLE bound to: 3'b000 
	Parameter RUN bound to: 3'b001 
	Parameter SAVE bound to: 3'b010 
	Parameter RUN_1 bound to: 3'b011 
	Parameter SAVE_1 bound to: 3'b100 
	Parameter RE bound to: 3'b101 
	Parameter DONE bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'local_ctrl_layer4' (98#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v:2]
INFO: [Synth 8-6157] synthesizing module 'pu__parameterized2' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:9]
	Parameter COEFF bound to: 17'b00000000101011111 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter MAC_NUM bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pu__parameterized2' (98#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:9]
WARNING: [Synth 8-7023] instance 'PU_4' of module 'pu' has 9 connections declared, but only 8 given [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer4.v:60]
INFO: [Synth 8-6157] synthesizing module 'temp_bram__parameterized1' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:1]
	Parameter MAC_CNT bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'temp_bram__parameterized1' (98#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:1]
INFO: [Synth 8-6157] synthesizing module 'single_port_bram__parameterized3' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:18]
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter INIT_FILE bound to: C:/try2/w4_buffer.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'C:/try2/w4_buffer.txt' is read successfully [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:36]
INFO: [Synth 8-6155] done synthesizing module 'single_port_bram__parameterized3' (98#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:18]
INFO: [Synth 8-6155] done synthesizing module 'layer4' (99#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer4.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer5' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer5.v:3]
INFO: [Synth 8-6157] synthesizing module 'local_ctrl_layer5' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v:2]
	Parameter IDLE bound to: 3'b000 
	Parameter RUN bound to: 3'b001 
	Parameter SAVE bound to: 3'b011 
	Parameter RE bound to: 3'b100 
	Parameter DONE bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'local_ctrl_layer5' (100#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v:2]
INFO: [Synth 8-6157] synthesizing module 'pu_3' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu_3.v:3]
WARNING: [Synth 8-7023] instance 'MAC_layer5' of module 'mac' has 8 connections declared, but only 7 given [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu_3.v:24]
WARNING: [Synth 8-7023] instance 'MAC_layer5' of module 'mac' has 8 connections declared, but only 7 given [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu_3.v:24]
WARNING: [Synth 8-7023] instance 'MAC_layer5' of module 'mac' has 8 connections declared, but only 7 given [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu_3.v:24]
WARNING: [Synth 8-7023] instance 'MAC_layer5' of module 'mac' has 8 connections declared, but only 7 given [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu_3.v:24]
WARNING: [Synth 8-7023] instance 'MAC_layer5' of module 'mac' has 8 connections declared, but only 7 given [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu_3.v:24]
WARNING: [Synth 8-7023] instance 'MAC_layer5' of module 'mac' has 8 connections declared, but only 7 given [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu_3.v:24]
WARNING: [Synth 8-7023] instance 'MAC_layer5' of module 'mac' has 8 connections declared, but only 7 given [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu_3.v:24]
WARNING: [Synth 8-7023] instance 'MAC_layer5' of module 'mac' has 8 connections declared, but only 7 given [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu_3.v:24]
WARNING: [Synth 8-7023] instance 'MAC_layer5' of module 'mac' has 8 connections declared, but only 7 given [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu_3.v:24]
WARNING: [Synth 8-7023] instance 'MAC_layer5' of module 'mac' has 8 connections declared, but only 7 given [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu_3.v:24]
INFO: [Synth 8-6155] done synthesizing module 'pu_3' (101#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu_3.v:3]
WARNING: [Synth 8-7023] instance 'PU_5' of module 'pu_3' has 9 connections declared, but only 8 given [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer5.v:44]
INFO: [Synth 8-6157] synthesizing module 'single_port_bram__parameterized4' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:18]
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter INIT_FILE bound to: C:/try2/w5_buffer.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'C:/try2/w5_buffer.txt' is read successfully [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:36]
INFO: [Synth 8-6155] done synthesizing module 'single_port_bram__parameterized4' (101#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:18]
WARNING: [Synth 8-3848] Net done_o in module/entity layer5 does not have driver. [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer5.v:15]
INFO: [Synth 8-6155] done synthesizing module 'layer5' (102#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer5.v:3]
INFO: [Synth 8-6157] synthesizing module 'temp_buf' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_buf.v:2]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'temp_buf' (103#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_buf.v:2]
INFO: [Synth 8-6157] synthesizing module 'glbl_ctrl' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v:2]
	Parameter IN_IMG_NUM bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'glbl_ctrl' (104#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v:2]
INFO: [Synth 8-6155] done synthesizing module 'top' (105#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/top.v:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/top_mlp.v:49]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/ip/ila_0/synth/ila_0.v:84]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1516]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (113#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1516]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1479]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (114#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1479]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77850]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (124#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77850]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77789]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (127#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77789]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_9_ila' has 1033 connections declared, but only 1027 given [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/ip/ila_0/synth/ila_0.v:3219]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila_0 does not have driver. [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/ip/ila_0/synth/ila_0.v:108]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (141#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/ip/ila_0/synth/ila_0.v:84]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'your_instance_name'. This will prevent further optimization [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/top_mlp.v:49]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'mlp_top'. This will prevent further optimization [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/top_mlp.v:36]
INFO: [Synth 8-6155] done synthesizing module 'top_mlp' (142#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/top_mlp.v:3]
INFO: [Synth 8-6155] done synthesizing module 'design_1_top_mlp_0_0' (143#1) [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_top_mlp_0_0/synth/design_1_top_mlp_0_0.v:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'design_1' (144#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (145#1) [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_generic_cstr__parameterized0 has unconnected port RSTA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_generic_cstr__parameterized0 has unconnected port WEA[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_generic_cstr__parameterized0 has unconnected port WEA[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_generic_cstr__parameterized0 has unconnected port WEA[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_generic_cstr__parameterized0 has unconnected port WEA[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_generic_cstr__parameterized0 has unconnected port WEA[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_generic_cstr__parameterized0 has unconnected port WEA[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_generic_cstr__parameterized0 has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_generic_cstr__parameterized0 has unconnected port RSTB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_generic_cstr__parameterized0 has unconnected port WEB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_generic_cstr__parameterized0 has unconnected port WEB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_generic_cstr__parameterized0 has unconnected port WEB[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:28 ; elapsed = 00:01:37 . Memory (MB): peak = 1421.871 ; gain = 825.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:29 ; elapsed = 00:01:39 . Memory (MB): peak = 1421.871 ; gain = 825.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:29 ; elapsed = 00:01:39 . Memory (MB): peak = 1421.871 ; gain = 825.391
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 141 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/top_mlp_0/inst/your_instance_name/inst'
Finished Parsing XDC File [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/top_mlp_0/inst/your_instance_name/inst'
Parsing XDC File [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [C:/DSD_Streamline_try/dsd_mlp.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/DSD_Streamline_try/dsd_mlp.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/DSD_Streamline_try/dsd_mlp.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/DSD_Streamline_try/dsd_mlp.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/DSD_Streamline_try/dsd_mlp.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/DSD_Streamline_try/dsd_mlp.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1722.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 104 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 76 instances
  CFGLUT5 => SRLC32E: 10 instances
  FDR => FDRE: 13 instances
  MUXCY_L => MUXCY: 4 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.750 . Memory (MB): peak = 1722.500 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:59 ; elapsed = 00:02:11 . Memory (MB): peak = 1723.602 ; gain = 1127.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:59 ; elapsed = 00:02:11 . Memory (MB): peak = 1723.602 ; gain = 1127.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/top_mlp_0/inst/your_instance_name/inst. (constraint file  C:/DSD_Streamline_try/dsd_mlp.runs/synth_1/dont_touch.xdc, line 73).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  C:/DSD_Streamline_try/dsd_mlp.runs/synth_1/dont_touch.xdc, line 81).
Applied set_property DONT_TOUCH = true for design_1_i/top_mlp_0/inst/your_instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/smartconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/top_mlp_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:00 ; elapsed = 00:02:12 . Memory (MB): peak = 1723.602 ; gain = 1127.121
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' in module 'wr_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-5544] ROM "axi_rvalid_set_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'arb_sm_cs_reg' in module 'sng_port_arb'
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_7_decerr_slave'
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4471] merging register 'x_en_reg' into 'w_en_reg' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v:53]
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'local_ctrl_layer1'
INFO: [Synth 8-4471] merging register 'x_en_reg' into 'w_en_reg' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v:59]
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'local_ctrl_layer2'
WARNING: [Synth 8-3936] Found unconnected internal register 'cnt_reg[1]' and it is trimmed from '7' to '5' bits. [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:128]
INFO: [Synth 8-4471] merging register 'x_en_reg' into 'w_en_reg' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v:59]
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'local_ctrl_layer3'
WARNING: [Synth 8-3936] Found unconnected internal register 'cnt_reg[1]' and it is trimmed from '7' to '5' bits. [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:128]
INFO: [Synth 8-4471] merging register 'x_en_reg' into 'w_en_reg' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v:59]
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'local_ctrl_layer4'
WARNING: [Synth 8-3936] Found unconnected internal register 'cnt_reg[1]' and it is trimmed from '7' to '4' bits. [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:128]
INFO: [Synth 8-4471] merging register 'x_en_reg' into 'w_en_reg' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v:50]
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'local_ctrl_layer5'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
            brst_wr_data |                              010 |                               10
             sng_wr_data |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' using encoding 'one-hot' in module 'wr_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                sng_addr |                             0001 |                             0011
                sec_addr |                             0010 |                             0100
               full_pipe |                             0011 |                             0101
           full_throttle |                             0100 |                             0110
               last_addr |                             0101 |                             0111
           last_throttle |                             0110 |                             1000
               last_data |                             0111 |                             1001
       last_data_ar_pend |                             1000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              101
             w8_throttle |                              010 |                              010
        w8_2nd_last_data |                              011 |                              011
            w8_last_data |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 wr_data |                               01 |                               10
                 rd_data |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arb_sm_cs_reg' using encoding 'sequential' in module 'sng_port_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_7_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                     RUN |                            00010 |                              001
                    SAVE |                            00100 |                              011
                      RE |                            01000 |                              100
                    DONE |                            10000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'one-hot' in module 'local_ctrl_layer1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                          0000001 |                              000
                     RUN |                          0000010 |                              001
                    SAVE |                          0000100 |                              010
                   RUN_1 |                          0001000 |                              011
                  SAVE_1 |                          0010000 |                              100
                      RE |                          0100000 |                              101
                    DONE |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'one-hot' in module 'local_ctrl_layer2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                          0000001 |                              000
                     RUN |                          0000010 |                              001
                    SAVE |                          0000100 |                              010
                   RUN_1 |                          0001000 |                              011
                  SAVE_1 |                          0010000 |                              100
                      RE |                          0100000 |                              101
                    DONE |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'one-hot' in module 'local_ctrl_layer3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                          0000001 |                              000
                     RUN |                          0000010 |                              001
                    SAVE |                          0000100 |                              010
                   RUN_1 |                          0001000 |                              011
                  SAVE_1 |                          0010000 |                              100
                      RE |                          0100000 |                              101
                    DONE |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'one-hot' in module 'local_ctrl_layer4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                     RUN |                            00010 |                              001
                    SAVE |                            00100 |                              011
                      RE |                            01000 |                              100
                    DONE |                            10000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'one-hot' in module 'local_ctrl_layer5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:07 ; elapsed = 00:02:21 . Memory (MB): peak = 1723.602 ; gain = 1127.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall            |          14|      6610|
|2     |sc_exit_v1_0_8_top__GC0                 |           1|       529|
|3     |sc_mmu_v1_0_7_top__GC0                  |           1|      2211|
|4     |sc_si_converter_v1_0_8_wrap_narrow__GC0 |           1|      3495|
|5     |sc_si_converter_v1_0_8_top__GC0         |           1|       248|
|6     |bd_48ac_s00tr_0                         |           1|       292|
|7     |bd_48ac__GC0                            |           1|      2724|
|8     |top__GB0                                |           1|     31177|
|9     |top__GB1                                |           1|     14629|
|10    |top_mlp__GC0                            |           1|      9703|
|11    |design_1__GC0                           |           1|      1407|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 11    
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 15    
	   2 Input      7 Bit       Adders := 12    
	   3 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 37    
	   2 Input      5 Bit       Adders := 7     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 26    
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 3     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input     13 Bit         XORs := 22    
	   2 Input      1 Bit         XORs := 49    
+---Registers : 
	             2178 Bit    Registers := 28    
	             1024 Bit    Registers := 3     
	              256 Bit    Registers := 2     
	              156 Bit    Registers := 2     
	              128 Bit    Registers := 2     
	              104 Bit    Registers := 1     
	               80 Bit    Registers := 2     
	               70 Bit    Registers := 1     
	               69 Bit    Registers := 1     
	               68 Bit    Registers := 9     
	               64 Bit    Registers := 1     
	               47 Bit    Registers := 1     
	               41 Bit    Registers := 218   
	               39 Bit    Registers := 2     
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 17    
	               24 Bit    Registers := 208   
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 94    
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 19    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 530   
	                7 Bit    Registers := 10    
	                6 Bit    Registers := 25    
	                5 Bit    Registers := 15    
	                4 Bit    Registers := 42    
	                3 Bit    Registers := 18    
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 478   
+---RAMs : 
	             784K Bit         RAMs := 1     
	              64K Bit         RAMs := 1     
	              61K Bit         RAMs := 1     
	              32K Bit         RAMs := 1     
	              16K Bit         RAMs := 1     
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 14    
	   2 Input     68 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 218   
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 27    
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 18    
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 8     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   5 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 6     
	   5 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 15    
	   5 Input     10 Bit        Muxes := 3     
	   7 Input     10 Bit        Muxes := 3     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 56    
	   4 Input      8 Bit        Muxes := 4     
	   7 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 53    
	   7 Input      7 Bit        Muxes := 5     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 16    
	   3 Input      6 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 18    
	   5 Input      5 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 65    
	   3 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 8     
	   9 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 11    
	  11 Input      3 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 18    
	  10 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 55    
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 101   
	   4 Input      1 Bit        Muxes := 34    
	  10 Input      1 Bit        Muxes := 42    
	   7 Input      1 Bit        Muxes := 56    
	  12 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 805   
	   3 Input      1 Bit        Muxes := 335   
	   5 Input      1 Bit        Muxes := 20    
	   9 Input      1 Bit        Muxes := 20    
	   8 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sc_util_v1_0_4_axi_reg_stall 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_exit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sc_exit_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_mmu_v1_0_7_addr_decoder__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sc_mmu_v1_0_7_addr_decoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sc_mmu_v1_0_7_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 12    
Module sc_mmu_v1_0_7_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 4     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_offset_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              104 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_offset_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_si_converter_v1_0_8_wrap_narrow 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	               39 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 31    
	   2 Input      7 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 22    
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 64    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 8     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_transaction_regulator_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_util_v1_0_4_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              156 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__2 
Detailed RTL Component Info : 
+---Registers : 
	              156 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               70 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module local_ctrl_layer1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   5 Input     13 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 3     
	   5 Input     10 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 8     
Module mac__33 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__34 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__35 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__36 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__37 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__38 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__39 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__40 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__41 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__42 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__43 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__44 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__45 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__46 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__47 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__48 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__49 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__50 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__51 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__52 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__53 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__54 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__55 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__56 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__57 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__58 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__59 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__60 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__61 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__62 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__63 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__64 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__65 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__66 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__67 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__68 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__69 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__70 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__71 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__72 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__73 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__74 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__75 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__76 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__77 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__78 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__79 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__80 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__81 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__82 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__83 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__84 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__85 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__86 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__87 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__88 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__89 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__90 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__91 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__92 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__93 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__94 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__95 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__96 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__97 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__98 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__99 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__100 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__101 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__102 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__103 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__104 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__105 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__106 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__107 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__108 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__109 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__110 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__111 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__112 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__113 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__114 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__115 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__116 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__117 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__118 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__119 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__120 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__121 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__122 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__123 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__124 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__125 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__126 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__127 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__128 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__129 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__130 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__131 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__132 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__133 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__134 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__135 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__136 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__137 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__138 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__139 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__140 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__141 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__142 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__143 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__144 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__145 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__146 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__147 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__148 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__149 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__150 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__151 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__152 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__153 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__154 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__155 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__156 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__157 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__158 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__159 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__160 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module pu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 128   
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module temp_bram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 129   
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 128   
Module single_port_bram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              61K Bit         RAMs := 1     
Module single_port_bram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 1     
+---RAMs : 
	             784K Bit         RAMs := 1     
Module layer1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module local_ctrl_layer2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   7 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 9     
	   7 Input      7 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   7 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 4     
Module mac__1 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__2 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__3 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__4 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__5 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__6 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__7 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__8 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__9 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__10 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__11 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__12 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__13 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__14 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__15 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__16 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__17 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__18 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__19 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__20 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__21 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__22 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__23 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__24 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__25 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__26 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__27 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__28 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__29 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__30 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__31 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__32 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module pu__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 32    
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module temp_bram__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 65    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 64    
Module single_port_bram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module glbl_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module local_ctrl_layer4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   7 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 10    
	   7 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 4     
Module mac__203 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__204 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__205 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__206 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__207 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__208 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__209 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__210 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__211 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__212 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__213 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__214 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__215 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__216 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__217 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module pu__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 16    
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module temp_bram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 33    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 32    
Module single_port_bram__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module local_ctrl_layer5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 10    
Module mac__193 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__194 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__195 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__196 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__197 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__198 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__199 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__200 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__201 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__202 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module pu_3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module single_port_bram__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module temp_buf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 1     
Module local_ctrl_layer3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   7 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   7 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 4     
Module mac__161 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__162 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__163 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__164 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__165 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__166 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__167 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__168 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__169 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__170 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__171 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__172 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__173 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__174 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__175 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__176 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__177 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__178 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__179 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__180 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__181 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__182 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__183 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__184 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__185 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__186 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__187 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__188 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__189 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__190 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__191 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac__192 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module pu__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 32    
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module temp_bram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 65    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 64    
Module single_port_bram__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module xsdbs_v1_0_2_xsdbs 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_ctl__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_9_ila_register 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ltlib_v1_0_0_match 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_9_ila_trigger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_async_edge_xfer__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ltlib_v1_0_0_rising_edge_detection 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_9_ila_reset_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_cfglut6__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_9_ila_cap_sample_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_9_ila_cap_window_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_9_ila_cap_addrgen 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module ltlib_v1_0_0_cfglut6__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_9_ila_cap_ctrl_legacy 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               80 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module ila_v6_2_9_ila_core 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 1     
Module ila_v6_2_9_ila 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module wrap_brst 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input     11 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module wr_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 7     
Module wrap_brst__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input     11 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module rd_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 58    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 25    
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 2     
Module sng_port_arb 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 8     
Module full_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_v8_4_3_blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_3_blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP qdq_result_reg, operation Mode is: (A*(B:0x26))'.
DSP Report: register qdq_result_reg is absorbed into DSP qdq_result_reg.
DSP Report: operator qdq_result0 is absorbed into DSP qdq_result_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP qdq_result_reg, operation Mode is: (A*(B:0xdc))'.
DSP Report: register qdq_result_reg is absorbed into DSP qdq_result_reg.
DSP Report: operator qdq_result0 is absorbed into DSP qdq_result_reg.
INFO: [Synth 8-4471] merging register 'mac_gen[1].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[2].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[3].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[4].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[5].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[6].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[7].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[8].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[9].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[10].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[11].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[12].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[13].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[14].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[15].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
DSP Report: Generating DSP mac_gen[0].MAC_layer1/acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[0].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op1_reg is absorbed into DSP mac_gen[0].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/acc_reg is absorbed into DSP mac_gen[0].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/mul_reg is absorbed into DSP mac_gen[0].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[0].MAC_layer1/acc0 is absorbed into DSP mac_gen[0].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[0].MAC_layer1/mul0 is absorbed into DSP mac_gen[0].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[1].MAC_layer1/acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[1].MAC_layer1/acc_reg.
DSP Report: register mac_gen[1].MAC_layer1/op1_reg is absorbed into DSP mac_gen[1].MAC_layer1/acc_reg.
DSP Report: register mac_gen[1].MAC_layer1/acc_reg is absorbed into DSP mac_gen[1].MAC_layer1/acc_reg.
DSP Report: register mac_gen[1].MAC_layer1/mul_reg is absorbed into DSP mac_gen[1].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[1].MAC_layer1/acc0 is absorbed into DSP mac_gen[1].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[1].MAC_layer1/mul0 is absorbed into DSP mac_gen[1].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[2].MAC_layer1/acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[2].MAC_layer1/op1_reg is absorbed into DSP mac_gen[2].MAC_layer1/acc_reg.
DSP Report: register mac_gen[2].MAC_layer1/acc_reg is absorbed into DSP mac_gen[2].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[2].MAC_layer1/acc_reg.
DSP Report: register mac_gen[2].MAC_layer1/mul_reg is absorbed into DSP mac_gen[2].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[2].MAC_layer1/acc0 is absorbed into DSP mac_gen[2].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[2].MAC_layer1/mul0 is absorbed into DSP mac_gen[2].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[3].MAC_layer1/acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[3].MAC_layer1/op1_reg is absorbed into DSP mac_gen[3].MAC_layer1/acc_reg.
DSP Report: register mac_gen[3].MAC_layer1/acc_reg is absorbed into DSP mac_gen[3].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[3].MAC_layer1/acc_reg.
DSP Report: register mac_gen[3].MAC_layer1/mul_reg is absorbed into DSP mac_gen[3].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[3].MAC_layer1/acc0 is absorbed into DSP mac_gen[3].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[3].MAC_layer1/mul0 is absorbed into DSP mac_gen[3].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[4].MAC_layer1/acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[4].MAC_layer1/op1_reg is absorbed into DSP mac_gen[4].MAC_layer1/acc_reg.
DSP Report: register mac_gen[4].MAC_layer1/acc_reg is absorbed into DSP mac_gen[4].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[4].MAC_layer1/acc_reg.
DSP Report: register mac_gen[4].MAC_layer1/mul_reg is absorbed into DSP mac_gen[4].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[4].MAC_layer1/acc0 is absorbed into DSP mac_gen[4].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[4].MAC_layer1/mul0 is absorbed into DSP mac_gen[4].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[5].MAC_layer1/acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[5].MAC_layer1/op1_reg is absorbed into DSP mac_gen[5].MAC_layer1/acc_reg.
DSP Report: register mac_gen[5].MAC_layer1/acc_reg is absorbed into DSP mac_gen[5].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[5].MAC_layer1/acc_reg.
DSP Report: register mac_gen[5].MAC_layer1/mul_reg is absorbed into DSP mac_gen[5].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[5].MAC_layer1/acc0 is absorbed into DSP mac_gen[5].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[5].MAC_layer1/mul0 is absorbed into DSP mac_gen[5].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[6].MAC_layer1/acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[6].MAC_layer1/op1_reg is absorbed into DSP mac_gen[6].MAC_layer1/acc_reg.
DSP Report: register mac_gen[6].MAC_layer1/acc_reg is absorbed into DSP mac_gen[6].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[6].MAC_layer1/acc_reg.
DSP Report: register mac_gen[6].MAC_layer1/mul_reg is absorbed into DSP mac_gen[6].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[6].MAC_layer1/acc0 is absorbed into DSP mac_gen[6].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[6].MAC_layer1/mul0 is absorbed into DSP mac_gen[6].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[7].MAC_layer1/acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[7].MAC_layer1/op1_reg is absorbed into DSP mac_gen[7].MAC_layer1/acc_reg.
DSP Report: register mac_gen[7].MAC_layer1/acc_reg is absorbed into DSP mac_gen[7].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[7].MAC_layer1/acc_reg.
DSP Report: register mac_gen[7].MAC_layer1/mul_reg is absorbed into DSP mac_gen[7].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[7].MAC_layer1/acc0 is absorbed into DSP mac_gen[7].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[7].MAC_layer1/mul0 is absorbed into DSP mac_gen[7].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[8].MAC_layer1/acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[8].MAC_layer1/op1_reg is absorbed into DSP mac_gen[8].MAC_layer1/acc_reg.
DSP Report: register mac_gen[8].MAC_layer1/acc_reg is absorbed into DSP mac_gen[8].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[8].MAC_layer1/acc_reg.
DSP Report: register mac_gen[8].MAC_layer1/mul_reg is absorbed into DSP mac_gen[8].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[8].MAC_layer1/acc0 is absorbed into DSP mac_gen[8].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[8].MAC_layer1/mul0 is absorbed into DSP mac_gen[8].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[9].MAC_layer1/acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[9].MAC_layer1/op1_reg is absorbed into DSP mac_gen[9].MAC_layer1/acc_reg.
DSP Report: register mac_gen[9].MAC_layer1/acc_reg is absorbed into DSP mac_gen[9].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[9].MAC_layer1/acc_reg.
DSP Report: register mac_gen[9].MAC_layer1/mul_reg is absorbed into DSP mac_gen[9].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[9].MAC_layer1/acc0 is absorbed into DSP mac_gen[9].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[9].MAC_layer1/mul0 is absorbed into DSP mac_gen[9].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[10].MAC_layer1/acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[10].MAC_layer1/op1_reg is absorbed into DSP mac_gen[10].MAC_layer1/acc_reg.
DSP Report: register mac_gen[10].MAC_layer1/acc_reg is absorbed into DSP mac_gen[10].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[10].MAC_layer1/acc_reg.
DSP Report: register mac_gen[10].MAC_layer1/mul_reg is absorbed into DSP mac_gen[10].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[10].MAC_layer1/acc0 is absorbed into DSP mac_gen[10].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[10].MAC_layer1/mul0 is absorbed into DSP mac_gen[10].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[11].MAC_layer1/acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[11].MAC_layer1/op1_reg is absorbed into DSP mac_gen[11].MAC_layer1/acc_reg.
DSP Report: register mac_gen[11].MAC_layer1/acc_reg is absorbed into DSP mac_gen[11].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[11].MAC_layer1/acc_reg.
DSP Report: register mac_gen[11].MAC_layer1/mul_reg is absorbed into DSP mac_gen[11].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[11].MAC_layer1/acc0 is absorbed into DSP mac_gen[11].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[11].MAC_layer1/mul0 is absorbed into DSP mac_gen[11].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[12].MAC_layer1/acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[12].MAC_layer1/op1_reg is absorbed into DSP mac_gen[12].MAC_layer1/acc_reg.
DSP Report: register mac_gen[12].MAC_layer1/acc_reg is absorbed into DSP mac_gen[12].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[12].MAC_layer1/acc_reg.
DSP Report: register mac_gen[12].MAC_layer1/mul_reg is absorbed into DSP mac_gen[12].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[12].MAC_layer1/acc0 is absorbed into DSP mac_gen[12].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[12].MAC_layer1/mul0 is absorbed into DSP mac_gen[12].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[13].MAC_layer1/acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[13].MAC_layer1/op1_reg is absorbed into DSP mac_gen[13].MAC_layer1/acc_reg.
DSP Report: register mac_gen[13].MAC_layer1/acc_reg is absorbed into DSP mac_gen[13].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[13].MAC_layer1/acc_reg.
DSP Report: register mac_gen[13].MAC_layer1/mul_reg is absorbed into DSP mac_gen[13].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[13].MAC_layer1/acc0 is absorbed into DSP mac_gen[13].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[13].MAC_layer1/mul0 is absorbed into DSP mac_gen[13].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[14].MAC_layer1/acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[14].MAC_layer1/op1_reg is absorbed into DSP mac_gen[14].MAC_layer1/acc_reg.
DSP Report: register mac_gen[14].MAC_layer1/acc_reg is absorbed into DSP mac_gen[14].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[14].MAC_layer1/acc_reg.
DSP Report: register mac_gen[14].MAC_layer1/mul_reg is absorbed into DSP mac_gen[14].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[14].MAC_layer1/acc0 is absorbed into DSP mac_gen[14].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[14].MAC_layer1/mul0 is absorbed into DSP mac_gen[14].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[15].MAC_layer1/acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[15].MAC_layer1/op1_reg is absorbed into DSP mac_gen[15].MAC_layer1/acc_reg.
DSP Report: register mac_gen[15].MAC_layer1/acc_reg is absorbed into DSP mac_gen[15].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[15].MAC_layer1/acc_reg.
DSP Report: register mac_gen[15].MAC_layer1/mul_reg is absorbed into DSP mac_gen[15].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[15].MAC_layer1/acc0 is absorbed into DSP mac_gen[15].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[15].MAC_layer1/mul0 is absorbed into DSP mac_gen[15].MAC_layer1/acc_reg.
DSP Report: Generating DSP qdq_result_reg, operation Mode is: (A*(B:0x15f))'.
DSP Report: register qdq_result_reg is absorbed into DSP qdq_result_reg.
DSP Report: operator qdq_result0 is absorbed into DSP qdq_result_reg.
INFO: [Synth 8-4471] merging register 'PU_5/mac_gen[1].MAC_layer5/op2_reg[7:0]' into 'PU_5/mac_gen[0].MAC_layer5/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'PU_5/mac_gen[2].MAC_layer5/op2_reg[7:0]' into 'PU_5/mac_gen[0].MAC_layer5/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'PU_5/mac_gen[3].MAC_layer5/op2_reg[7:0]' into 'PU_5/mac_gen[0].MAC_layer5/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'PU_5/mac_gen[4].MAC_layer5/op2_reg[7:0]' into 'PU_5/mac_gen[0].MAC_layer5/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'PU_5/mac_gen[5].MAC_layer5/op2_reg[7:0]' into 'PU_5/mac_gen[0].MAC_layer5/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'PU_5/mac_gen[6].MAC_layer5/op2_reg[7:0]' into 'PU_5/mac_gen[0].MAC_layer5/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'PU_5/mac_gen[7].MAC_layer5/op2_reg[7:0]' into 'PU_5/mac_gen[0].MAC_layer5/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'PU_5/mac_gen[8].MAC_layer5/op2_reg[7:0]' into 'PU_5/mac_gen[0].MAC_layer5/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'PU_5/mac_gen[9].MAC_layer5/op2_reg[7:0]' into 'PU_5/mac_gen[0].MAC_layer5/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
DSP Report: Generating DSP PU_5/mac_gen[0].MAC_layer5/acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register PU_5/mac_gen[0].MAC_layer5/op2_reg is absorbed into DSP PU_5/mac_gen[0].MAC_layer5/acc_reg.
DSP Report: register PU_5/mac_gen[0].MAC_layer5/op1_reg is absorbed into DSP PU_5/mac_gen[0].MAC_layer5/acc_reg.
DSP Report: register PU_5/mac_gen[0].MAC_layer5/acc_reg is absorbed into DSP PU_5/mac_gen[0].MAC_layer5/acc_reg.
DSP Report: register PU_5/mac_gen[0].MAC_layer5/mul_reg is absorbed into DSP PU_5/mac_gen[0].MAC_layer5/acc_reg.
DSP Report: operator PU_5/mac_gen[0].MAC_layer5/acc0 is absorbed into DSP PU_5/mac_gen[0].MAC_layer5/acc_reg.
DSP Report: operator PU_5/mac_gen[0].MAC_layer5/mul0 is absorbed into DSP PU_5/mac_gen[0].MAC_layer5/acc_reg.
DSP Report: Generating DSP PU_5/mac_gen[1].MAC_layer5/acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register PU_5/mac_gen[0].MAC_layer5/op2_reg is absorbed into DSP PU_5/mac_gen[1].MAC_layer5/acc_reg.
DSP Report: register PU_5/mac_gen[1].MAC_layer5/op1_reg is absorbed into DSP PU_5/mac_gen[1].MAC_layer5/acc_reg.
DSP Report: register PU_5/mac_gen[1].MAC_layer5/acc_reg is absorbed into DSP PU_5/mac_gen[1].MAC_layer5/acc_reg.
DSP Report: register PU_5/mac_gen[1].MAC_layer5/mul_reg is absorbed into DSP PU_5/mac_gen[1].MAC_layer5/acc_reg.
DSP Report: operator PU_5/mac_gen[1].MAC_layer5/acc0 is absorbed into DSP PU_5/mac_gen[1].MAC_layer5/acc_reg.
DSP Report: operator PU_5/mac_gen[1].MAC_layer5/mul0 is absorbed into DSP PU_5/mac_gen[1].MAC_layer5/acc_reg.
DSP Report: Generating DSP PU_5/mac_gen[2].MAC_layer5/acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register PU_5/mac_gen[2].MAC_layer5/op1_reg is absorbed into DSP PU_5/mac_gen[2].MAC_layer5/acc_reg.
DSP Report: register PU_5/mac_gen[2].MAC_layer5/acc_reg is absorbed into DSP PU_5/mac_gen[2].MAC_layer5/acc_reg.
DSP Report: register PU_5/mac_gen[0].MAC_layer5/op2_reg is absorbed into DSP PU_5/mac_gen[2].MAC_layer5/acc_reg.
DSP Report: register PU_5/mac_gen[2].MAC_layer5/mul_reg is absorbed into DSP PU_5/mac_gen[2].MAC_layer5/acc_reg.
DSP Report: operator PU_5/mac_gen[2].MAC_layer5/acc0 is absorbed into DSP PU_5/mac_gen[2].MAC_layer5/acc_reg.
DSP Report: operator PU_5/mac_gen[2].MAC_layer5/mul0 is absorbed into DSP PU_5/mac_gen[2].MAC_layer5/acc_reg.
DSP Report: Generating DSP PU_5/mac_gen[3].MAC_layer5/acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register PU_5/mac_gen[3].MAC_layer5/op1_reg is absorbed into DSP PU_5/mac_gen[3].MAC_layer5/acc_reg.
DSP Report: register PU_5/mac_gen[3].MAC_layer5/acc_reg is absorbed into DSP PU_5/mac_gen[3].MAC_layer5/acc_reg.
DSP Report: register PU_5/mac_gen[0].MAC_layer5/op2_reg is absorbed into DSP PU_5/mac_gen[3].MAC_layer5/acc_reg.
DSP Report: register PU_5/mac_gen[3].MAC_layer5/mul_reg is absorbed into DSP PU_5/mac_gen[3].MAC_layer5/acc_reg.
DSP Report: operator PU_5/mac_gen[3].MAC_layer5/acc0 is absorbed into DSP PU_5/mac_gen[3].MAC_layer5/acc_reg.
DSP Report: operator PU_5/mac_gen[3].MAC_layer5/mul0 is absorbed into DSP PU_5/mac_gen[3].MAC_layer5/acc_reg.
DSP Report: Generating DSP PU_5/mac_gen[4].MAC_layer5/acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register PU_5/mac_gen[4].MAC_layer5/op1_reg is absorbed into DSP PU_5/mac_gen[4].MAC_layer5/acc_reg.
DSP Report: register PU_5/mac_gen[4].MAC_layer5/acc_reg is absorbed into DSP PU_5/mac_gen[4].MAC_layer5/acc_reg.
DSP Report: register PU_5/mac_gen[0].MAC_layer5/op2_reg is absorbed into DSP PU_5/mac_gen[4].MAC_layer5/acc_reg.
DSP Report: register PU_5/mac_gen[4].MAC_layer5/mul_reg is absorbed into DSP PU_5/mac_gen[4].MAC_layer5/acc_reg.
DSP Report: operator PU_5/mac_gen[4].MAC_layer5/acc0 is absorbed into DSP PU_5/mac_gen[4].MAC_layer5/acc_reg.
DSP Report: operator PU_5/mac_gen[4].MAC_layer5/mul0 is absorbed into DSP PU_5/mac_gen[4].MAC_layer5/acc_reg.
DSP Report: Generating DSP PU_5/mac_gen[5].MAC_layer5/acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register PU_5/mac_gen[5].MAC_layer5/op1_reg is absorbed into DSP PU_5/mac_gen[5].MAC_layer5/acc_reg.
DSP Report: register PU_5/mac_gen[5].MAC_layer5/acc_reg is absorbed into DSP PU_5/mac_gen[5].MAC_layer5/acc_reg.
DSP Report: register PU_5/mac_gen[0].MAC_layer5/op2_reg is absorbed into DSP PU_5/mac_gen[5].MAC_layer5/acc_reg.
DSP Report: register PU_5/mac_gen[5].MAC_layer5/mul_reg is absorbed into DSP PU_5/mac_gen[5].MAC_layer5/acc_reg.
DSP Report: operator PU_5/mac_gen[5].MAC_layer5/acc0 is absorbed into DSP PU_5/mac_gen[5].MAC_layer5/acc_reg.
DSP Report: operator PU_5/mac_gen[5].MAC_layer5/mul0 is absorbed into DSP PU_5/mac_gen[5].MAC_layer5/acc_reg.
DSP Report: Generating DSP PU_5/mac_gen[6].MAC_layer5/acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register PU_5/mac_gen[6].MAC_layer5/op1_reg is absorbed into DSP PU_5/mac_gen[6].MAC_layer5/acc_reg.
DSP Report: register PU_5/mac_gen[6].MAC_layer5/acc_reg is absorbed into DSP PU_5/mac_gen[6].MAC_layer5/acc_reg.
DSP Report: register PU_5/mac_gen[0].MAC_layer5/op2_reg is absorbed into DSP PU_5/mac_gen[6].MAC_layer5/acc_reg.
DSP Report: register PU_5/mac_gen[6].MAC_layer5/mul_reg is absorbed into DSP PU_5/mac_gen[6].MAC_layer5/acc_reg.
DSP Report: operator PU_5/mac_gen[6].MAC_layer5/acc0 is absorbed into DSP PU_5/mac_gen[6].MAC_layer5/acc_reg.
DSP Report: operator PU_5/mac_gen[6].MAC_layer5/mul0 is absorbed into DSP PU_5/mac_gen[6].MAC_layer5/acc_reg.
DSP Report: Generating DSP PU_5/mac_gen[7].MAC_layer5/acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register PU_5/mac_gen[7].MAC_layer5/op1_reg is absorbed into DSP PU_5/mac_gen[7].MAC_layer5/acc_reg.
DSP Report: register PU_5/mac_gen[7].MAC_layer5/acc_reg is absorbed into DSP PU_5/mac_gen[7].MAC_layer5/acc_reg.
DSP Report: register PU_5/mac_gen[0].MAC_layer5/op2_reg is absorbed into DSP PU_5/mac_gen[7].MAC_layer5/acc_reg.
DSP Report: register PU_5/mac_gen[7].MAC_layer5/mul_reg is absorbed into DSP PU_5/mac_gen[7].MAC_layer5/acc_reg.
DSP Report: operator PU_5/mac_gen[7].MAC_layer5/acc0 is absorbed into DSP PU_5/mac_gen[7].MAC_layer5/acc_reg.
DSP Report: operator PU_5/mac_gen[7].MAC_layer5/mul0 is absorbed into DSP PU_5/mac_gen[7].MAC_layer5/acc_reg.
DSP Report: Generating DSP PU_5/mac_gen[8].MAC_layer5/acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register PU_5/mac_gen[8].MAC_layer5/op1_reg is absorbed into DSP PU_5/mac_gen[8].MAC_layer5/acc_reg.
DSP Report: register PU_5/mac_gen[8].MAC_layer5/acc_reg is absorbed into DSP PU_5/mac_gen[8].MAC_layer5/acc_reg.
DSP Report: register PU_5/mac_gen[0].MAC_layer5/op2_reg is absorbed into DSP PU_5/mac_gen[8].MAC_layer5/acc_reg.
DSP Report: register PU_5/mac_gen[8].MAC_layer5/mul_reg is absorbed into DSP PU_5/mac_gen[8].MAC_layer5/acc_reg.
DSP Report: operator PU_5/mac_gen[8].MAC_layer5/acc0 is absorbed into DSP PU_5/mac_gen[8].MAC_layer5/acc_reg.
DSP Report: operator PU_5/mac_gen[8].MAC_layer5/mul0 is absorbed into DSP PU_5/mac_gen[8].MAC_layer5/acc_reg.
DSP Report: Generating DSP PU_5/mac_gen[9].MAC_layer5/acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register PU_5/mac_gen[9].MAC_layer5/op1_reg is absorbed into DSP PU_5/mac_gen[9].MAC_layer5/acc_reg.
DSP Report: register PU_5/mac_gen[9].MAC_layer5/acc_reg is absorbed into DSP PU_5/mac_gen[9].MAC_layer5/acc_reg.
DSP Report: register PU_5/mac_gen[0].MAC_layer5/op2_reg is absorbed into DSP PU_5/mac_gen[9].MAC_layer5/acc_reg.
DSP Report: register PU_5/mac_gen[9].MAC_layer5/mul_reg is absorbed into DSP PU_5/mac_gen[9].MAC_layer5/acc_reg.
DSP Report: operator PU_5/mac_gen[9].MAC_layer5/acc0 is absorbed into DSP PU_5/mac_gen[9].MAC_layer5/acc_reg.
DSP Report: operator PU_5/mac_gen[9].MAC_layer5/mul0 is absorbed into DSP PU_5/mac_gen[9].MAC_layer5/acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP acc_reg, operation Mode is: (P or 0)+((A2*B2)' or 0).
DSP Report: register op2_reg is absorbed into DSP acc_reg.
DSP Report: register op1_reg is absorbed into DSP acc_reg.
DSP Report: register acc_reg is absorbed into DSP acc_reg.
DSP Report: register mul_reg is absorbed into DSP acc_reg.
DSP Report: operator acc0 is absorbed into DSP acc_reg.
DSP Report: operator mul0 is absorbed into DSP acc_reg.
DSP Report: Generating DSP qdq_result_reg, operation Mode is: (A*(B:0x1a1))'.
DSP Report: register qdq_result_reg is absorbed into DSP qdq_result_reg.
DSP Report: operator qdq_result0 is absorbed into DSP qdq_result_reg.
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[30]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[29]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[28]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[27]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[26]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[25]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[24]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[23]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[22]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[21]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[20]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[19]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[18]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[17]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[16]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[15]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[14]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[13]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[12]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[11]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[10]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[9]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[8]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[7]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[6]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[5]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[4]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[3]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/smartconnect_0/\inst/s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.w_state_reg[2] )
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[30]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[29]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[28]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[28]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[27]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[26]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[26]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[25]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[25]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[24]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[24]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[23]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[22]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[22]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[21]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[21]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[20]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[19]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[19]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[18]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[18]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[17]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[17]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[16]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[15]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[14]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[13]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[12]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[11]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[10]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[9]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[8]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[7]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[6]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[5]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[4]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[3]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/smartconnect_0/\inst/s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.r_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/smartconnect_0/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_fill_mask_reg[0] )
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][0]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][1]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][2]' (FDRE) to 'design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_1/w_accum_reg[user][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/smartconnect_0/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[user][3] )
INFO: [Synth 8-3886] merging instance 'design_1_i/smartconnect_0/insti_0/clk_map/psr_aclk/U0/SEQ/core_dec_reg[1]' (FD) to 'design_1_i/smartconnect_0/insti_0/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/smartconnect_0/insti_0/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/smartconnect_0/insti_0/\clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/smartconnect_0/insti_0/\clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_trig/CAP_QUAL_STRG_reg' (FD) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_trig/shift_cap_strg_qual_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[0]' (FDRE) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[2].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[1]' (FDRE) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[2].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/top_mlp_0/inst/i_0/your_instance_name/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.axi_b2b_brst_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RRESP.axi_rresp_int_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Data_Exists_DFF) is unused and will be removed from module design_1_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].FDRE_I) is unused and will be removed from module design_1_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I) is unused and will be removed from module design_1_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I) is unused and will be removed from module design_1_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I) is unused and will be removed from module design_1_axi_bram_ctrl_0_0.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/smartconnect_0/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[sc_route][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/smartconnect_0/\inst/s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_insti_1 /\w_accum_reg[sc_route][63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1133] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\m_vector_i_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\m_vector_i_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\m_vector_i_reg[1133] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall__4:/\skid_buffer_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:59 ; elapsed = 00:03:30 . Memory (MB): peak = 1723.602 ; gain = 1127.121
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 222, Available = 220. Use report_utilization command for details.
INFO: [Synth 8-4471] merging register 'mac_gen[1].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[2].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[3].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[4].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[5].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[6].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[7].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[8].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[9].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[10].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[11].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[12].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[13].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[14].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[15].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[16].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[17].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[18].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[19].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[20].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[21].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[22].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[23].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[24].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[25].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[26].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[27].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[28].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[29].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[30].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[31].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[32].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[33].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[34].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[35].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[36].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[37].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[38].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[39].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[40].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[41].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[42].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[43].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[44].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[45].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[46].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[47].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[48].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[49].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[50].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[51].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[52].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[53].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[54].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[55].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[56].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[57].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[58].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[59].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[60].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[61].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[62].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[63].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[64].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[65].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[66].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[67].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[68].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[69].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Synth 8-4471] merging register 'mac_gen[70].MAC_layer1/op2_reg[7:0]' into 'mac_gen[0].MAC_layer1/op2_reg[7:0]' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v:26]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_gen[0].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[0].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op1_reg is absorbed into DSP mac_gen[0].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/acc_reg is absorbed into DSP mac_gen[0].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/mul_reg is absorbed into DSP mac_gen[0].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[0].MAC_layer1/acc0 is absorbed into DSP mac_gen[0].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[0].MAC_layer1/mul0 is absorbed into DSP mac_gen[0].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[1].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[1].MAC_layer1/acc_reg.
DSP Report: register mac_gen[1].MAC_layer1/op1_reg is absorbed into DSP mac_gen[1].MAC_layer1/acc_reg.
DSP Report: register mac_gen[1].MAC_layer1/acc_reg is absorbed into DSP mac_gen[1].MAC_layer1/acc_reg.
DSP Report: register mac_gen[1].MAC_layer1/mul_reg is absorbed into DSP mac_gen[1].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[1].MAC_layer1/acc0 is absorbed into DSP mac_gen[1].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[1].MAC_layer1/mul0 is absorbed into DSP mac_gen[1].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[2].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[2].MAC_layer1/op1_reg is absorbed into DSP mac_gen[2].MAC_layer1/acc_reg.
DSP Report: register mac_gen[2].MAC_layer1/acc_reg is absorbed into DSP mac_gen[2].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[2].MAC_layer1/acc_reg.
DSP Report: register mac_gen[2].MAC_layer1/mul_reg is absorbed into DSP mac_gen[2].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[2].MAC_layer1/acc0 is absorbed into DSP mac_gen[2].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[2].MAC_layer1/mul0 is absorbed into DSP mac_gen[2].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[3].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[3].MAC_layer1/op1_reg is absorbed into DSP mac_gen[3].MAC_layer1/acc_reg.
DSP Report: register mac_gen[3].MAC_layer1/acc_reg is absorbed into DSP mac_gen[3].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[3].MAC_layer1/acc_reg.
DSP Report: register mac_gen[3].MAC_layer1/mul_reg is absorbed into DSP mac_gen[3].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[3].MAC_layer1/acc0 is absorbed into DSP mac_gen[3].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[3].MAC_layer1/mul0 is absorbed into DSP mac_gen[3].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[4].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[4].MAC_layer1/op1_reg is absorbed into DSP mac_gen[4].MAC_layer1/acc_reg.
DSP Report: register mac_gen[4].MAC_layer1/acc_reg is absorbed into DSP mac_gen[4].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[4].MAC_layer1/acc_reg.
DSP Report: register mac_gen[4].MAC_layer1/mul_reg is absorbed into DSP mac_gen[4].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[4].MAC_layer1/acc0 is absorbed into DSP mac_gen[4].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[4].MAC_layer1/mul0 is absorbed into DSP mac_gen[4].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[5].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[5].MAC_layer1/op1_reg is absorbed into DSP mac_gen[5].MAC_layer1/acc_reg.
DSP Report: register mac_gen[5].MAC_layer1/acc_reg is absorbed into DSP mac_gen[5].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[5].MAC_layer1/acc_reg.
DSP Report: register mac_gen[5].MAC_layer1/mul_reg is absorbed into DSP mac_gen[5].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[5].MAC_layer1/acc0 is absorbed into DSP mac_gen[5].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[5].MAC_layer1/mul0 is absorbed into DSP mac_gen[5].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[6].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[6].MAC_layer1/op1_reg is absorbed into DSP mac_gen[6].MAC_layer1/acc_reg.
DSP Report: register mac_gen[6].MAC_layer1/acc_reg is absorbed into DSP mac_gen[6].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[6].MAC_layer1/acc_reg.
DSP Report: register mac_gen[6].MAC_layer1/mul_reg is absorbed into DSP mac_gen[6].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[6].MAC_layer1/acc0 is absorbed into DSP mac_gen[6].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[6].MAC_layer1/mul0 is absorbed into DSP mac_gen[6].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[7].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[7].MAC_layer1/op1_reg is absorbed into DSP mac_gen[7].MAC_layer1/acc_reg.
DSP Report: register mac_gen[7].MAC_layer1/acc_reg is absorbed into DSP mac_gen[7].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[7].MAC_layer1/acc_reg.
DSP Report: register mac_gen[7].MAC_layer1/mul_reg is absorbed into DSP mac_gen[7].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[7].MAC_layer1/acc0 is absorbed into DSP mac_gen[7].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[7].MAC_layer1/mul0 is absorbed into DSP mac_gen[7].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[8].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[8].MAC_layer1/op1_reg is absorbed into DSP mac_gen[8].MAC_layer1/acc_reg.
DSP Report: register mac_gen[8].MAC_layer1/acc_reg is absorbed into DSP mac_gen[8].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[8].MAC_layer1/acc_reg.
DSP Report: register mac_gen[8].MAC_layer1/mul_reg is absorbed into DSP mac_gen[8].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[8].MAC_layer1/acc0 is absorbed into DSP mac_gen[8].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[8].MAC_layer1/mul0 is absorbed into DSP mac_gen[8].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[9].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[9].MAC_layer1/op1_reg is absorbed into DSP mac_gen[9].MAC_layer1/acc_reg.
DSP Report: register mac_gen[9].MAC_layer1/acc_reg is absorbed into DSP mac_gen[9].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[9].MAC_layer1/acc_reg.
DSP Report: register mac_gen[9].MAC_layer1/mul_reg is absorbed into DSP mac_gen[9].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[9].MAC_layer1/acc0 is absorbed into DSP mac_gen[9].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[9].MAC_layer1/mul0 is absorbed into DSP mac_gen[9].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[10].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[10].MAC_layer1/op1_reg is absorbed into DSP mac_gen[10].MAC_layer1/acc_reg.
DSP Report: register mac_gen[10].MAC_layer1/acc_reg is absorbed into DSP mac_gen[10].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[10].MAC_layer1/acc_reg.
DSP Report: register mac_gen[10].MAC_layer1/mul_reg is absorbed into DSP mac_gen[10].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[10].MAC_layer1/acc0 is absorbed into DSP mac_gen[10].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[10].MAC_layer1/mul0 is absorbed into DSP mac_gen[10].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[11].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[11].MAC_layer1/op1_reg is absorbed into DSP mac_gen[11].MAC_layer1/acc_reg.
DSP Report: register mac_gen[11].MAC_layer1/acc_reg is absorbed into DSP mac_gen[11].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[11].MAC_layer1/acc_reg.
DSP Report: register mac_gen[11].MAC_layer1/mul_reg is absorbed into DSP mac_gen[11].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[11].MAC_layer1/acc0 is absorbed into DSP mac_gen[11].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[11].MAC_layer1/mul0 is absorbed into DSP mac_gen[11].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[12].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[12].MAC_layer1/op1_reg is absorbed into DSP mac_gen[12].MAC_layer1/acc_reg.
DSP Report: register mac_gen[12].MAC_layer1/acc_reg is absorbed into DSP mac_gen[12].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[12].MAC_layer1/acc_reg.
DSP Report: register mac_gen[12].MAC_layer1/mul_reg is absorbed into DSP mac_gen[12].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[12].MAC_layer1/acc0 is absorbed into DSP mac_gen[12].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[12].MAC_layer1/mul0 is absorbed into DSP mac_gen[12].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[13].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[13].MAC_layer1/op1_reg is absorbed into DSP mac_gen[13].MAC_layer1/acc_reg.
DSP Report: register mac_gen[13].MAC_layer1/acc_reg is absorbed into DSP mac_gen[13].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[13].MAC_layer1/acc_reg.
DSP Report: register mac_gen[13].MAC_layer1/mul_reg is absorbed into DSP mac_gen[13].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[13].MAC_layer1/acc0 is absorbed into DSP mac_gen[13].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[13].MAC_layer1/mul0 is absorbed into DSP mac_gen[13].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[14].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[14].MAC_layer1/op1_reg is absorbed into DSP mac_gen[14].MAC_layer1/acc_reg.
DSP Report: register mac_gen[14].MAC_layer1/acc_reg is absorbed into DSP mac_gen[14].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[14].MAC_layer1/acc_reg.
DSP Report: register mac_gen[14].MAC_layer1/mul_reg is absorbed into DSP mac_gen[14].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[14].MAC_layer1/acc0 is absorbed into DSP mac_gen[14].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[14].MAC_layer1/mul0 is absorbed into DSP mac_gen[14].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[15].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[15].MAC_layer1/op1_reg is absorbed into DSP mac_gen[15].MAC_layer1/acc_reg.
DSP Report: register mac_gen[15].MAC_layer1/acc_reg is absorbed into DSP mac_gen[15].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[15].MAC_layer1/acc_reg.
DSP Report: register mac_gen[15].MAC_layer1/mul_reg is absorbed into DSP mac_gen[15].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[15].MAC_layer1/acc0 is absorbed into DSP mac_gen[15].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[15].MAC_layer1/mul0 is absorbed into DSP mac_gen[15].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[16].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[16].MAC_layer1/op1_reg is absorbed into DSP mac_gen[16].MAC_layer1/acc_reg.
DSP Report: register mac_gen[16].MAC_layer1/acc_reg is absorbed into DSP mac_gen[16].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[16].MAC_layer1/acc_reg.
DSP Report: register mac_gen[16].MAC_layer1/mul_reg is absorbed into DSP mac_gen[16].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[16].MAC_layer1/acc0 is absorbed into DSP mac_gen[16].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[16].MAC_layer1/mul0 is absorbed into DSP mac_gen[16].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[17].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[17].MAC_layer1/op1_reg is absorbed into DSP mac_gen[17].MAC_layer1/acc_reg.
DSP Report: register mac_gen[17].MAC_layer1/acc_reg is absorbed into DSP mac_gen[17].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[17].MAC_layer1/acc_reg.
DSP Report: register mac_gen[17].MAC_layer1/mul_reg is absorbed into DSP mac_gen[17].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[17].MAC_layer1/acc0 is absorbed into DSP mac_gen[17].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[17].MAC_layer1/mul0 is absorbed into DSP mac_gen[17].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[18].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[18].MAC_layer1/op1_reg is absorbed into DSP mac_gen[18].MAC_layer1/acc_reg.
DSP Report: register mac_gen[18].MAC_layer1/acc_reg is absorbed into DSP mac_gen[18].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[18].MAC_layer1/acc_reg.
DSP Report: register mac_gen[18].MAC_layer1/mul_reg is absorbed into DSP mac_gen[18].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[18].MAC_layer1/acc0 is absorbed into DSP mac_gen[18].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[18].MAC_layer1/mul0 is absorbed into DSP mac_gen[18].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[19].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[19].MAC_layer1/op1_reg is absorbed into DSP mac_gen[19].MAC_layer1/acc_reg.
DSP Report: register mac_gen[19].MAC_layer1/acc_reg is absorbed into DSP mac_gen[19].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[19].MAC_layer1/acc_reg.
DSP Report: register mac_gen[19].MAC_layer1/mul_reg is absorbed into DSP mac_gen[19].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[19].MAC_layer1/acc0 is absorbed into DSP mac_gen[19].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[19].MAC_layer1/mul0 is absorbed into DSP mac_gen[19].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[20].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[20].MAC_layer1/op1_reg is absorbed into DSP mac_gen[20].MAC_layer1/acc_reg.
DSP Report: register mac_gen[20].MAC_layer1/acc_reg is absorbed into DSP mac_gen[20].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[20].MAC_layer1/acc_reg.
DSP Report: register mac_gen[20].MAC_layer1/mul_reg is absorbed into DSP mac_gen[20].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[20].MAC_layer1/acc0 is absorbed into DSP mac_gen[20].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[20].MAC_layer1/mul0 is absorbed into DSP mac_gen[20].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[21].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[21].MAC_layer1/op1_reg is absorbed into DSP mac_gen[21].MAC_layer1/acc_reg.
DSP Report: register mac_gen[21].MAC_layer1/acc_reg is absorbed into DSP mac_gen[21].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[21].MAC_layer1/acc_reg.
DSP Report: register mac_gen[21].MAC_layer1/mul_reg is absorbed into DSP mac_gen[21].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[21].MAC_layer1/acc0 is absorbed into DSP mac_gen[21].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[21].MAC_layer1/mul0 is absorbed into DSP mac_gen[21].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[22].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[22].MAC_layer1/op1_reg is absorbed into DSP mac_gen[22].MAC_layer1/acc_reg.
DSP Report: register mac_gen[22].MAC_layer1/acc_reg is absorbed into DSP mac_gen[22].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[22].MAC_layer1/acc_reg.
DSP Report: register mac_gen[22].MAC_layer1/mul_reg is absorbed into DSP mac_gen[22].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[22].MAC_layer1/acc0 is absorbed into DSP mac_gen[22].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[22].MAC_layer1/mul0 is absorbed into DSP mac_gen[22].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[23].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[23].MAC_layer1/op1_reg is absorbed into DSP mac_gen[23].MAC_layer1/acc_reg.
DSP Report: register mac_gen[23].MAC_layer1/acc_reg is absorbed into DSP mac_gen[23].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[23].MAC_layer1/acc_reg.
DSP Report: register mac_gen[23].MAC_layer1/mul_reg is absorbed into DSP mac_gen[23].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[23].MAC_layer1/acc0 is absorbed into DSP mac_gen[23].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[23].MAC_layer1/mul0 is absorbed into DSP mac_gen[23].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[24].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[24].MAC_layer1/op1_reg is absorbed into DSP mac_gen[24].MAC_layer1/acc_reg.
DSP Report: register mac_gen[24].MAC_layer1/acc_reg is absorbed into DSP mac_gen[24].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[24].MAC_layer1/acc_reg.
DSP Report: register mac_gen[24].MAC_layer1/mul_reg is absorbed into DSP mac_gen[24].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[24].MAC_layer1/acc0 is absorbed into DSP mac_gen[24].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[24].MAC_layer1/mul0 is absorbed into DSP mac_gen[24].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[25].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[25].MAC_layer1/op1_reg is absorbed into DSP mac_gen[25].MAC_layer1/acc_reg.
DSP Report: register mac_gen[25].MAC_layer1/acc_reg is absorbed into DSP mac_gen[25].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[25].MAC_layer1/acc_reg.
DSP Report: register mac_gen[25].MAC_layer1/mul_reg is absorbed into DSP mac_gen[25].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[25].MAC_layer1/acc0 is absorbed into DSP mac_gen[25].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[25].MAC_layer1/mul0 is absorbed into DSP mac_gen[25].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[26].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[26].MAC_layer1/op1_reg is absorbed into DSP mac_gen[26].MAC_layer1/acc_reg.
DSP Report: register mac_gen[26].MAC_layer1/acc_reg is absorbed into DSP mac_gen[26].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[26].MAC_layer1/acc_reg.
DSP Report: register mac_gen[26].MAC_layer1/mul_reg is absorbed into DSP mac_gen[26].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[26].MAC_layer1/acc0 is absorbed into DSP mac_gen[26].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[26].MAC_layer1/mul0 is absorbed into DSP mac_gen[26].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[27].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[27].MAC_layer1/op1_reg is absorbed into DSP mac_gen[27].MAC_layer1/acc_reg.
DSP Report: register mac_gen[27].MAC_layer1/acc_reg is absorbed into DSP mac_gen[27].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[27].MAC_layer1/acc_reg.
DSP Report: register mac_gen[27].MAC_layer1/mul_reg is absorbed into DSP mac_gen[27].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[27].MAC_layer1/acc0 is absorbed into DSP mac_gen[27].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[27].MAC_layer1/mul0 is absorbed into DSP mac_gen[27].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[28].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[28].MAC_layer1/op1_reg is absorbed into DSP mac_gen[28].MAC_layer1/acc_reg.
DSP Report: register mac_gen[28].MAC_layer1/acc_reg is absorbed into DSP mac_gen[28].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[28].MAC_layer1/acc_reg.
DSP Report: register mac_gen[28].MAC_layer1/mul_reg is absorbed into DSP mac_gen[28].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[28].MAC_layer1/acc0 is absorbed into DSP mac_gen[28].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[28].MAC_layer1/mul0 is absorbed into DSP mac_gen[28].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[29].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[29].MAC_layer1/op1_reg is absorbed into DSP mac_gen[29].MAC_layer1/acc_reg.
DSP Report: register mac_gen[29].MAC_layer1/acc_reg is absorbed into DSP mac_gen[29].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[29].MAC_layer1/acc_reg.
DSP Report: register mac_gen[29].MAC_layer1/mul_reg is absorbed into DSP mac_gen[29].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[29].MAC_layer1/acc0 is absorbed into DSP mac_gen[29].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[29].MAC_layer1/mul0 is absorbed into DSP mac_gen[29].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[30].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[30].MAC_layer1/op1_reg is absorbed into DSP mac_gen[30].MAC_layer1/acc_reg.
DSP Report: register mac_gen[30].MAC_layer1/acc_reg is absorbed into DSP mac_gen[30].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[30].MAC_layer1/acc_reg.
DSP Report: register mac_gen[30].MAC_layer1/mul_reg is absorbed into DSP mac_gen[30].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[30].MAC_layer1/acc0 is absorbed into DSP mac_gen[30].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[30].MAC_layer1/mul0 is absorbed into DSP mac_gen[30].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[31].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[31].MAC_layer1/op1_reg is absorbed into DSP mac_gen[31].MAC_layer1/acc_reg.
DSP Report: register mac_gen[31].MAC_layer1/acc_reg is absorbed into DSP mac_gen[31].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[31].MAC_layer1/acc_reg.
DSP Report: register mac_gen[31].MAC_layer1/mul_reg is absorbed into DSP mac_gen[31].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[31].MAC_layer1/acc0 is absorbed into DSP mac_gen[31].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[31].MAC_layer1/mul0 is absorbed into DSP mac_gen[31].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[32].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[32].MAC_layer1/op1_reg is absorbed into DSP mac_gen[32].MAC_layer1/acc_reg.
DSP Report: register mac_gen[32].MAC_layer1/acc_reg is absorbed into DSP mac_gen[32].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[32].MAC_layer1/acc_reg.
DSP Report: register mac_gen[32].MAC_layer1/mul_reg is absorbed into DSP mac_gen[32].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[32].MAC_layer1/acc0 is absorbed into DSP mac_gen[32].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[32].MAC_layer1/mul0 is absorbed into DSP mac_gen[32].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[33].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[33].MAC_layer1/op1_reg is absorbed into DSP mac_gen[33].MAC_layer1/acc_reg.
DSP Report: register mac_gen[33].MAC_layer1/acc_reg is absorbed into DSP mac_gen[33].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[33].MAC_layer1/acc_reg.
DSP Report: register mac_gen[33].MAC_layer1/mul_reg is absorbed into DSP mac_gen[33].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[33].MAC_layer1/acc0 is absorbed into DSP mac_gen[33].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[33].MAC_layer1/mul0 is absorbed into DSP mac_gen[33].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[34].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[34].MAC_layer1/op1_reg is absorbed into DSP mac_gen[34].MAC_layer1/acc_reg.
DSP Report: register mac_gen[34].MAC_layer1/acc_reg is absorbed into DSP mac_gen[34].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[34].MAC_layer1/acc_reg.
DSP Report: register mac_gen[34].MAC_layer1/mul_reg is absorbed into DSP mac_gen[34].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[34].MAC_layer1/acc0 is absorbed into DSP mac_gen[34].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[34].MAC_layer1/mul0 is absorbed into DSP mac_gen[34].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[35].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[35].MAC_layer1/op1_reg is absorbed into DSP mac_gen[35].MAC_layer1/acc_reg.
DSP Report: register mac_gen[35].MAC_layer1/acc_reg is absorbed into DSP mac_gen[35].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[35].MAC_layer1/acc_reg.
DSP Report: register mac_gen[35].MAC_layer1/mul_reg is absorbed into DSP mac_gen[35].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[35].MAC_layer1/acc0 is absorbed into DSP mac_gen[35].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[35].MAC_layer1/mul0 is absorbed into DSP mac_gen[35].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[36].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[36].MAC_layer1/op1_reg is absorbed into DSP mac_gen[36].MAC_layer1/acc_reg.
DSP Report: register mac_gen[36].MAC_layer1/acc_reg is absorbed into DSP mac_gen[36].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[36].MAC_layer1/acc_reg.
DSP Report: register mac_gen[36].MAC_layer1/mul_reg is absorbed into DSP mac_gen[36].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[36].MAC_layer1/acc0 is absorbed into DSP mac_gen[36].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[36].MAC_layer1/mul0 is absorbed into DSP mac_gen[36].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[37].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[37].MAC_layer1/op1_reg is absorbed into DSP mac_gen[37].MAC_layer1/acc_reg.
DSP Report: register mac_gen[37].MAC_layer1/acc_reg is absorbed into DSP mac_gen[37].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[37].MAC_layer1/acc_reg.
DSP Report: register mac_gen[37].MAC_layer1/mul_reg is absorbed into DSP mac_gen[37].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[37].MAC_layer1/acc0 is absorbed into DSP mac_gen[37].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[37].MAC_layer1/mul0 is absorbed into DSP mac_gen[37].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[38].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[38].MAC_layer1/op1_reg is absorbed into DSP mac_gen[38].MAC_layer1/acc_reg.
DSP Report: register mac_gen[38].MAC_layer1/acc_reg is absorbed into DSP mac_gen[38].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[38].MAC_layer1/acc_reg.
DSP Report: register mac_gen[38].MAC_layer1/mul_reg is absorbed into DSP mac_gen[38].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[38].MAC_layer1/acc0 is absorbed into DSP mac_gen[38].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[38].MAC_layer1/mul0 is absorbed into DSP mac_gen[38].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[39].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[39].MAC_layer1/op1_reg is absorbed into DSP mac_gen[39].MAC_layer1/acc_reg.
DSP Report: register mac_gen[39].MAC_layer1/acc_reg is absorbed into DSP mac_gen[39].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[39].MAC_layer1/acc_reg.
DSP Report: register mac_gen[39].MAC_layer1/mul_reg is absorbed into DSP mac_gen[39].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[39].MAC_layer1/acc0 is absorbed into DSP mac_gen[39].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[39].MAC_layer1/mul0 is absorbed into DSP mac_gen[39].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[40].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[40].MAC_layer1/op1_reg is absorbed into DSP mac_gen[40].MAC_layer1/acc_reg.
DSP Report: register mac_gen[40].MAC_layer1/acc_reg is absorbed into DSP mac_gen[40].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[40].MAC_layer1/acc_reg.
DSP Report: register mac_gen[40].MAC_layer1/mul_reg is absorbed into DSP mac_gen[40].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[40].MAC_layer1/acc0 is absorbed into DSP mac_gen[40].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[40].MAC_layer1/mul0 is absorbed into DSP mac_gen[40].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[41].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[41].MAC_layer1/op1_reg is absorbed into DSP mac_gen[41].MAC_layer1/acc_reg.
DSP Report: register mac_gen[41].MAC_layer1/acc_reg is absorbed into DSP mac_gen[41].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[41].MAC_layer1/acc_reg.
DSP Report: register mac_gen[41].MAC_layer1/mul_reg is absorbed into DSP mac_gen[41].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[41].MAC_layer1/acc0 is absorbed into DSP mac_gen[41].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[41].MAC_layer1/mul0 is absorbed into DSP mac_gen[41].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[42].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[42].MAC_layer1/op1_reg is absorbed into DSP mac_gen[42].MAC_layer1/acc_reg.
DSP Report: register mac_gen[42].MAC_layer1/acc_reg is absorbed into DSP mac_gen[42].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[42].MAC_layer1/acc_reg.
DSP Report: register mac_gen[42].MAC_layer1/mul_reg is absorbed into DSP mac_gen[42].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[42].MAC_layer1/acc0 is absorbed into DSP mac_gen[42].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[42].MAC_layer1/mul0 is absorbed into DSP mac_gen[42].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[43].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[43].MAC_layer1/op1_reg is absorbed into DSP mac_gen[43].MAC_layer1/acc_reg.
DSP Report: register mac_gen[43].MAC_layer1/acc_reg is absorbed into DSP mac_gen[43].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[43].MAC_layer1/acc_reg.
DSP Report: register mac_gen[43].MAC_layer1/mul_reg is absorbed into DSP mac_gen[43].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[43].MAC_layer1/acc0 is absorbed into DSP mac_gen[43].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[43].MAC_layer1/mul0 is absorbed into DSP mac_gen[43].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[44].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[44].MAC_layer1/op1_reg is absorbed into DSP mac_gen[44].MAC_layer1/acc_reg.
DSP Report: register mac_gen[44].MAC_layer1/acc_reg is absorbed into DSP mac_gen[44].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[44].MAC_layer1/acc_reg.
DSP Report: register mac_gen[44].MAC_layer1/mul_reg is absorbed into DSP mac_gen[44].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[44].MAC_layer1/acc0 is absorbed into DSP mac_gen[44].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[44].MAC_layer1/mul0 is absorbed into DSP mac_gen[44].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[45].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[45].MAC_layer1/op1_reg is absorbed into DSP mac_gen[45].MAC_layer1/acc_reg.
DSP Report: register mac_gen[45].MAC_layer1/acc_reg is absorbed into DSP mac_gen[45].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[45].MAC_layer1/acc_reg.
DSP Report: register mac_gen[45].MAC_layer1/mul_reg is absorbed into DSP mac_gen[45].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[45].MAC_layer1/acc0 is absorbed into DSP mac_gen[45].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[45].MAC_layer1/mul0 is absorbed into DSP mac_gen[45].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[46].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[46].MAC_layer1/op1_reg is absorbed into DSP mac_gen[46].MAC_layer1/acc_reg.
DSP Report: register mac_gen[46].MAC_layer1/acc_reg is absorbed into DSP mac_gen[46].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[46].MAC_layer1/acc_reg.
DSP Report: register mac_gen[46].MAC_layer1/mul_reg is absorbed into DSP mac_gen[46].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[46].MAC_layer1/acc0 is absorbed into DSP mac_gen[46].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[46].MAC_layer1/mul0 is absorbed into DSP mac_gen[46].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[47].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[47].MAC_layer1/op1_reg is absorbed into DSP mac_gen[47].MAC_layer1/acc_reg.
DSP Report: register mac_gen[47].MAC_layer1/acc_reg is absorbed into DSP mac_gen[47].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[47].MAC_layer1/acc_reg.
DSP Report: register mac_gen[47].MAC_layer1/mul_reg is absorbed into DSP mac_gen[47].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[47].MAC_layer1/acc0 is absorbed into DSP mac_gen[47].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[47].MAC_layer1/mul0 is absorbed into DSP mac_gen[47].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[48].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[48].MAC_layer1/op1_reg is absorbed into DSP mac_gen[48].MAC_layer1/acc_reg.
DSP Report: register mac_gen[48].MAC_layer1/acc_reg is absorbed into DSP mac_gen[48].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[48].MAC_layer1/acc_reg.
DSP Report: register mac_gen[48].MAC_layer1/mul_reg is absorbed into DSP mac_gen[48].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[48].MAC_layer1/acc0 is absorbed into DSP mac_gen[48].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[48].MAC_layer1/mul0 is absorbed into DSP mac_gen[48].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[49].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[49].MAC_layer1/op1_reg is absorbed into DSP mac_gen[49].MAC_layer1/acc_reg.
DSP Report: register mac_gen[49].MAC_layer1/acc_reg is absorbed into DSP mac_gen[49].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[49].MAC_layer1/acc_reg.
DSP Report: register mac_gen[49].MAC_layer1/mul_reg is absorbed into DSP mac_gen[49].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[49].MAC_layer1/acc0 is absorbed into DSP mac_gen[49].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[49].MAC_layer1/mul0 is absorbed into DSP mac_gen[49].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[50].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[50].MAC_layer1/op1_reg is absorbed into DSP mac_gen[50].MAC_layer1/acc_reg.
DSP Report: register mac_gen[50].MAC_layer1/acc_reg is absorbed into DSP mac_gen[50].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[50].MAC_layer1/acc_reg.
DSP Report: register mac_gen[50].MAC_layer1/mul_reg is absorbed into DSP mac_gen[50].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[50].MAC_layer1/acc0 is absorbed into DSP mac_gen[50].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[50].MAC_layer1/mul0 is absorbed into DSP mac_gen[50].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[51].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[51].MAC_layer1/op1_reg is absorbed into DSP mac_gen[51].MAC_layer1/acc_reg.
DSP Report: register mac_gen[51].MAC_layer1/acc_reg is absorbed into DSP mac_gen[51].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[51].MAC_layer1/acc_reg.
DSP Report: register mac_gen[51].MAC_layer1/mul_reg is absorbed into DSP mac_gen[51].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[51].MAC_layer1/acc0 is absorbed into DSP mac_gen[51].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[51].MAC_layer1/mul0 is absorbed into DSP mac_gen[51].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[52].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[52].MAC_layer1/op1_reg is absorbed into DSP mac_gen[52].MAC_layer1/acc_reg.
DSP Report: register mac_gen[52].MAC_layer1/acc_reg is absorbed into DSP mac_gen[52].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[52].MAC_layer1/acc_reg.
DSP Report: register mac_gen[52].MAC_layer1/mul_reg is absorbed into DSP mac_gen[52].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[52].MAC_layer1/acc0 is absorbed into DSP mac_gen[52].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[52].MAC_layer1/mul0 is absorbed into DSP mac_gen[52].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[53].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[53].MAC_layer1/op1_reg is absorbed into DSP mac_gen[53].MAC_layer1/acc_reg.
DSP Report: register mac_gen[53].MAC_layer1/acc_reg is absorbed into DSP mac_gen[53].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[53].MAC_layer1/acc_reg.
DSP Report: register mac_gen[53].MAC_layer1/mul_reg is absorbed into DSP mac_gen[53].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[53].MAC_layer1/acc0 is absorbed into DSP mac_gen[53].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[53].MAC_layer1/mul0 is absorbed into DSP mac_gen[53].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[54].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[54].MAC_layer1/op1_reg is absorbed into DSP mac_gen[54].MAC_layer1/acc_reg.
DSP Report: register mac_gen[54].MAC_layer1/acc_reg is absorbed into DSP mac_gen[54].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[54].MAC_layer1/acc_reg.
DSP Report: register mac_gen[54].MAC_layer1/mul_reg is absorbed into DSP mac_gen[54].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[54].MAC_layer1/acc0 is absorbed into DSP mac_gen[54].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[54].MAC_layer1/mul0 is absorbed into DSP mac_gen[54].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[55].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[55].MAC_layer1/op1_reg is absorbed into DSP mac_gen[55].MAC_layer1/acc_reg.
DSP Report: register mac_gen[55].MAC_layer1/acc_reg is absorbed into DSP mac_gen[55].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[55].MAC_layer1/acc_reg.
DSP Report: register mac_gen[55].MAC_layer1/mul_reg is absorbed into DSP mac_gen[55].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[55].MAC_layer1/acc0 is absorbed into DSP mac_gen[55].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[55].MAC_layer1/mul0 is absorbed into DSP mac_gen[55].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[56].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[56].MAC_layer1/op1_reg is absorbed into DSP mac_gen[56].MAC_layer1/acc_reg.
DSP Report: register mac_gen[56].MAC_layer1/acc_reg is absorbed into DSP mac_gen[56].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[56].MAC_layer1/acc_reg.
DSP Report: register mac_gen[56].MAC_layer1/mul_reg is absorbed into DSP mac_gen[56].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[56].MAC_layer1/acc0 is absorbed into DSP mac_gen[56].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[56].MAC_layer1/mul0 is absorbed into DSP mac_gen[56].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[57].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[57].MAC_layer1/op1_reg is absorbed into DSP mac_gen[57].MAC_layer1/acc_reg.
DSP Report: register mac_gen[57].MAC_layer1/acc_reg is absorbed into DSP mac_gen[57].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[57].MAC_layer1/acc_reg.
DSP Report: register mac_gen[57].MAC_layer1/mul_reg is absorbed into DSP mac_gen[57].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[57].MAC_layer1/acc0 is absorbed into DSP mac_gen[57].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[57].MAC_layer1/mul0 is absorbed into DSP mac_gen[57].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[58].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[58].MAC_layer1/op1_reg is absorbed into DSP mac_gen[58].MAC_layer1/acc_reg.
DSP Report: register mac_gen[58].MAC_layer1/acc_reg is absorbed into DSP mac_gen[58].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[58].MAC_layer1/acc_reg.
DSP Report: register mac_gen[58].MAC_layer1/mul_reg is absorbed into DSP mac_gen[58].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[58].MAC_layer1/acc0 is absorbed into DSP mac_gen[58].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[58].MAC_layer1/mul0 is absorbed into DSP mac_gen[58].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[59].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[59].MAC_layer1/op1_reg is absorbed into DSP mac_gen[59].MAC_layer1/acc_reg.
DSP Report: register mac_gen[59].MAC_layer1/acc_reg is absorbed into DSP mac_gen[59].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[59].MAC_layer1/acc_reg.
DSP Report: register mac_gen[59].MAC_layer1/mul_reg is absorbed into DSP mac_gen[59].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[59].MAC_layer1/acc0 is absorbed into DSP mac_gen[59].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[59].MAC_layer1/mul0 is absorbed into DSP mac_gen[59].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[60].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[60].MAC_layer1/op1_reg is absorbed into DSP mac_gen[60].MAC_layer1/acc_reg.
DSP Report: register mac_gen[60].MAC_layer1/acc_reg is absorbed into DSP mac_gen[60].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[60].MAC_layer1/acc_reg.
DSP Report: register mac_gen[60].MAC_layer1/mul_reg is absorbed into DSP mac_gen[60].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[60].MAC_layer1/acc0 is absorbed into DSP mac_gen[60].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[60].MAC_layer1/mul0 is absorbed into DSP mac_gen[60].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[61].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[61].MAC_layer1/op1_reg is absorbed into DSP mac_gen[61].MAC_layer1/acc_reg.
DSP Report: register mac_gen[61].MAC_layer1/acc_reg is absorbed into DSP mac_gen[61].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[61].MAC_layer1/acc_reg.
DSP Report: register mac_gen[61].MAC_layer1/mul_reg is absorbed into DSP mac_gen[61].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[61].MAC_layer1/acc0 is absorbed into DSP mac_gen[61].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[61].MAC_layer1/mul0 is absorbed into DSP mac_gen[61].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[62].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[62].MAC_layer1/op1_reg is absorbed into DSP mac_gen[62].MAC_layer1/acc_reg.
DSP Report: register mac_gen[62].MAC_layer1/acc_reg is absorbed into DSP mac_gen[62].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[62].MAC_layer1/acc_reg.
DSP Report: register mac_gen[62].MAC_layer1/mul_reg is absorbed into DSP mac_gen[62].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[62].MAC_layer1/acc0 is absorbed into DSP mac_gen[62].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[62].MAC_layer1/mul0 is absorbed into DSP mac_gen[62].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[63].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[63].MAC_layer1/op1_reg is absorbed into DSP mac_gen[63].MAC_layer1/acc_reg.
DSP Report: register mac_gen[63].MAC_layer1/acc_reg is absorbed into DSP mac_gen[63].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[63].MAC_layer1/acc_reg.
DSP Report: register mac_gen[63].MAC_layer1/mul_reg is absorbed into DSP mac_gen[63].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[63].MAC_layer1/acc0 is absorbed into DSP mac_gen[63].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[63].MAC_layer1/mul0 is absorbed into DSP mac_gen[63].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[64].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[64].MAC_layer1/op1_reg is absorbed into DSP mac_gen[64].MAC_layer1/acc_reg.
DSP Report: register mac_gen[64].MAC_layer1/acc_reg is absorbed into DSP mac_gen[64].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[64].MAC_layer1/acc_reg.
DSP Report: register mac_gen[64].MAC_layer1/mul_reg is absorbed into DSP mac_gen[64].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[64].MAC_layer1/acc0 is absorbed into DSP mac_gen[64].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[64].MAC_layer1/mul0 is absorbed into DSP mac_gen[64].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[65].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[65].MAC_layer1/op1_reg is absorbed into DSP mac_gen[65].MAC_layer1/acc_reg.
DSP Report: register mac_gen[65].MAC_layer1/acc_reg is absorbed into DSP mac_gen[65].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[65].MAC_layer1/acc_reg.
DSP Report: register mac_gen[65].MAC_layer1/mul_reg is absorbed into DSP mac_gen[65].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[65].MAC_layer1/acc0 is absorbed into DSP mac_gen[65].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[65].MAC_layer1/mul0 is absorbed into DSP mac_gen[65].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[66].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[66].MAC_layer1/op1_reg is absorbed into DSP mac_gen[66].MAC_layer1/acc_reg.
DSP Report: register mac_gen[66].MAC_layer1/acc_reg is absorbed into DSP mac_gen[66].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[66].MAC_layer1/acc_reg.
DSP Report: register mac_gen[66].MAC_layer1/mul_reg is absorbed into DSP mac_gen[66].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[66].MAC_layer1/acc0 is absorbed into DSP mac_gen[66].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[66].MAC_layer1/mul0 is absorbed into DSP mac_gen[66].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[67].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[67].MAC_layer1/op1_reg is absorbed into DSP mac_gen[67].MAC_layer1/acc_reg.
DSP Report: register mac_gen[67].MAC_layer1/acc_reg is absorbed into DSP mac_gen[67].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[67].MAC_layer1/acc_reg.
DSP Report: register mac_gen[67].MAC_layer1/mul_reg is absorbed into DSP mac_gen[67].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[67].MAC_layer1/acc0 is absorbed into DSP mac_gen[67].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[67].MAC_layer1/mul0 is absorbed into DSP mac_gen[67].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[68].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[68].MAC_layer1/op1_reg is absorbed into DSP mac_gen[68].MAC_layer1/acc_reg.
DSP Report: register mac_gen[68].MAC_layer1/acc_reg is absorbed into DSP mac_gen[68].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[68].MAC_layer1/acc_reg.
DSP Report: register mac_gen[68].MAC_layer1/mul_reg is absorbed into DSP mac_gen[68].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[68].MAC_layer1/acc0 is absorbed into DSP mac_gen[68].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[68].MAC_layer1/mul0 is absorbed into DSP mac_gen[68].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[69].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[69].MAC_layer1/op1_reg is absorbed into DSP mac_gen[69].MAC_layer1/acc_reg.
DSP Report: register mac_gen[69].MAC_layer1/acc_reg is absorbed into DSP mac_gen[69].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[69].MAC_layer1/acc_reg.
DSP Report: register mac_gen[69].MAC_layer1/mul_reg is absorbed into DSP mac_gen[69].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[69].MAC_layer1/acc0 is absorbed into DSP mac_gen[69].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[69].MAC_layer1/mul0 is absorbed into DSP mac_gen[69].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[70].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[70].MAC_layer1/op1_reg is absorbed into DSP mac_gen[70].MAC_layer1/acc_reg.
DSP Report: register mac_gen[70].MAC_layer1/acc_reg is absorbed into DSP mac_gen[70].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[70].MAC_layer1/acc_reg.
DSP Report: register mac_gen[70].MAC_layer1/mul_reg is absorbed into DSP mac_gen[70].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[70].MAC_layer1/acc0 is absorbed into DSP mac_gen[70].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[70].MAC_layer1/mul0 is absorbed into DSP mac_gen[70].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[71].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[71].MAC_layer1/op1_reg is absorbed into DSP mac_gen[71].MAC_layer1/acc_reg.
DSP Report: register mac_gen[71].MAC_layer1/acc_reg is absorbed into DSP mac_gen[71].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[71].MAC_layer1/acc_reg.
DSP Report: register mac_gen[71].MAC_layer1/mul_reg is absorbed into DSP mac_gen[71].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[71].MAC_layer1/acc0 is absorbed into DSP mac_gen[71].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[71].MAC_layer1/mul0 is absorbed into DSP mac_gen[71].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[72].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[72].MAC_layer1/op1_reg is absorbed into DSP mac_gen[72].MAC_layer1/acc_reg.
DSP Report: register mac_gen[72].MAC_layer1/acc_reg is absorbed into DSP mac_gen[72].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[72].MAC_layer1/acc_reg.
DSP Report: register mac_gen[72].MAC_layer1/mul_reg is absorbed into DSP mac_gen[72].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[72].MAC_layer1/acc0 is absorbed into DSP mac_gen[72].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[72].MAC_layer1/mul0 is absorbed into DSP mac_gen[72].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[73].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[73].MAC_layer1/op1_reg is absorbed into DSP mac_gen[73].MAC_layer1/acc_reg.
DSP Report: register mac_gen[73].MAC_layer1/acc_reg is absorbed into DSP mac_gen[73].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[73].MAC_layer1/acc_reg.
DSP Report: register mac_gen[73].MAC_layer1/mul_reg is absorbed into DSP mac_gen[73].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[73].MAC_layer1/acc0 is absorbed into DSP mac_gen[73].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[73].MAC_layer1/mul0 is absorbed into DSP mac_gen[73].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[74].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[74].MAC_layer1/op1_reg is absorbed into DSP mac_gen[74].MAC_layer1/acc_reg.
DSP Report: register mac_gen[74].MAC_layer1/acc_reg is absorbed into DSP mac_gen[74].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[74].MAC_layer1/acc_reg.
DSP Report: register mac_gen[74].MAC_layer1/mul_reg is absorbed into DSP mac_gen[74].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[74].MAC_layer1/acc0 is absorbed into DSP mac_gen[74].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[74].MAC_layer1/mul0 is absorbed into DSP mac_gen[74].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[75].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[75].MAC_layer1/op1_reg is absorbed into DSP mac_gen[75].MAC_layer1/acc_reg.
DSP Report: register mac_gen[75].MAC_layer1/acc_reg is absorbed into DSP mac_gen[75].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[75].MAC_layer1/acc_reg.
DSP Report: register mac_gen[75].MAC_layer1/mul_reg is absorbed into DSP mac_gen[75].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[75].MAC_layer1/acc0 is absorbed into DSP mac_gen[75].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[75].MAC_layer1/mul0 is absorbed into DSP mac_gen[75].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[76].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[76].MAC_layer1/op1_reg is absorbed into DSP mac_gen[76].MAC_layer1/acc_reg.
DSP Report: register mac_gen[76].MAC_layer1/acc_reg is absorbed into DSP mac_gen[76].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[76].MAC_layer1/acc_reg.
DSP Report: register mac_gen[76].MAC_layer1/mul_reg is absorbed into DSP mac_gen[76].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[76].MAC_layer1/acc0 is absorbed into DSP mac_gen[76].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[76].MAC_layer1/mul0 is absorbed into DSP mac_gen[76].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[77].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[77].MAC_layer1/op1_reg is absorbed into DSP mac_gen[77].MAC_layer1/acc_reg.
DSP Report: register mac_gen[77].MAC_layer1/acc_reg is absorbed into DSP mac_gen[77].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[77].MAC_layer1/acc_reg.
DSP Report: register mac_gen[77].MAC_layer1/mul_reg is absorbed into DSP mac_gen[77].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[77].MAC_layer1/acc0 is absorbed into DSP mac_gen[77].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[77].MAC_layer1/mul0 is absorbed into DSP mac_gen[77].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[78].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[78].MAC_layer1/op1_reg is absorbed into DSP mac_gen[78].MAC_layer1/acc_reg.
DSP Report: register mac_gen[78].MAC_layer1/acc_reg is absorbed into DSP mac_gen[78].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[78].MAC_layer1/acc_reg.
DSP Report: register mac_gen[78].MAC_layer1/mul_reg is absorbed into DSP mac_gen[78].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[78].MAC_layer1/acc0 is absorbed into DSP mac_gen[78].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[78].MAC_layer1/mul0 is absorbed into DSP mac_gen[78].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[79].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[79].MAC_layer1/op1_reg is absorbed into DSP mac_gen[79].MAC_layer1/acc_reg.
DSP Report: register mac_gen[79].MAC_layer1/acc_reg is absorbed into DSP mac_gen[79].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[79].MAC_layer1/acc_reg.
DSP Report: register mac_gen[79].MAC_layer1/mul_reg is absorbed into DSP mac_gen[79].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[79].MAC_layer1/acc0 is absorbed into DSP mac_gen[79].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[79].MAC_layer1/mul0 is absorbed into DSP mac_gen[79].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[80].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[80].MAC_layer1/op1_reg is absorbed into DSP mac_gen[80].MAC_layer1/acc_reg.
DSP Report: register mac_gen[80].MAC_layer1/acc_reg is absorbed into DSP mac_gen[80].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[80].MAC_layer1/acc_reg.
DSP Report: register mac_gen[80].MAC_layer1/mul_reg is absorbed into DSP mac_gen[80].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[80].MAC_layer1/acc0 is absorbed into DSP mac_gen[80].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[80].MAC_layer1/mul0 is absorbed into DSP mac_gen[80].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[81].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[81].MAC_layer1/op1_reg is absorbed into DSP mac_gen[81].MAC_layer1/acc_reg.
DSP Report: register mac_gen[81].MAC_layer1/acc_reg is absorbed into DSP mac_gen[81].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[81].MAC_layer1/acc_reg.
DSP Report: register mac_gen[81].MAC_layer1/mul_reg is absorbed into DSP mac_gen[81].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[81].MAC_layer1/acc0 is absorbed into DSP mac_gen[81].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[81].MAC_layer1/mul0 is absorbed into DSP mac_gen[81].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[82].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[82].MAC_layer1/op1_reg is absorbed into DSP mac_gen[82].MAC_layer1/acc_reg.
DSP Report: register mac_gen[82].MAC_layer1/acc_reg is absorbed into DSP mac_gen[82].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[82].MAC_layer1/acc_reg.
DSP Report: register mac_gen[82].MAC_layer1/mul_reg is absorbed into DSP mac_gen[82].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[82].MAC_layer1/acc0 is absorbed into DSP mac_gen[82].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[82].MAC_layer1/mul0 is absorbed into DSP mac_gen[82].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[83].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[83].MAC_layer1/op1_reg is absorbed into DSP mac_gen[83].MAC_layer1/acc_reg.
DSP Report: register mac_gen[83].MAC_layer1/acc_reg is absorbed into DSP mac_gen[83].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[83].MAC_layer1/acc_reg.
DSP Report: register mac_gen[83].MAC_layer1/mul_reg is absorbed into DSP mac_gen[83].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[83].MAC_layer1/acc0 is absorbed into DSP mac_gen[83].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[83].MAC_layer1/mul0 is absorbed into DSP mac_gen[83].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[84].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[84].MAC_layer1/op1_reg is absorbed into DSP mac_gen[84].MAC_layer1/acc_reg.
DSP Report: register mac_gen[84].MAC_layer1/acc_reg is absorbed into DSP mac_gen[84].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[84].MAC_layer1/acc_reg.
DSP Report: register mac_gen[84].MAC_layer1/mul_reg is absorbed into DSP mac_gen[84].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[84].MAC_layer1/acc0 is absorbed into DSP mac_gen[84].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[84].MAC_layer1/mul0 is absorbed into DSP mac_gen[84].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[85].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[85].MAC_layer1/op1_reg is absorbed into DSP mac_gen[85].MAC_layer1/acc_reg.
DSP Report: register mac_gen[85].MAC_layer1/acc_reg is absorbed into DSP mac_gen[85].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[85].MAC_layer1/acc_reg.
DSP Report: register mac_gen[85].MAC_layer1/mul_reg is absorbed into DSP mac_gen[85].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[85].MAC_layer1/acc0 is absorbed into DSP mac_gen[85].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[85].MAC_layer1/mul0 is absorbed into DSP mac_gen[85].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[86].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[86].MAC_layer1/op1_reg is absorbed into DSP mac_gen[86].MAC_layer1/acc_reg.
DSP Report: register mac_gen[86].MAC_layer1/acc_reg is absorbed into DSP mac_gen[86].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[86].MAC_layer1/acc_reg.
DSP Report: register mac_gen[86].MAC_layer1/mul_reg is absorbed into DSP mac_gen[86].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[86].MAC_layer1/acc0 is absorbed into DSP mac_gen[86].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[86].MAC_layer1/mul0 is absorbed into DSP mac_gen[86].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[87].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[87].MAC_layer1/op1_reg is absorbed into DSP mac_gen[87].MAC_layer1/acc_reg.
DSP Report: register mac_gen[87].MAC_layer1/acc_reg is absorbed into DSP mac_gen[87].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[87].MAC_layer1/acc_reg.
DSP Report: register mac_gen[87].MAC_layer1/mul_reg is absorbed into DSP mac_gen[87].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[87].MAC_layer1/acc0 is absorbed into DSP mac_gen[87].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[87].MAC_layer1/mul0 is absorbed into DSP mac_gen[87].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[88].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[88].MAC_layer1/op1_reg is absorbed into DSP mac_gen[88].MAC_layer1/acc_reg.
DSP Report: register mac_gen[88].MAC_layer1/acc_reg is absorbed into DSP mac_gen[88].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[88].MAC_layer1/acc_reg.
DSP Report: register mac_gen[88].MAC_layer1/mul_reg is absorbed into DSP mac_gen[88].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[88].MAC_layer1/acc0 is absorbed into DSP mac_gen[88].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[88].MAC_layer1/mul0 is absorbed into DSP mac_gen[88].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[89].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[89].MAC_layer1/op1_reg is absorbed into DSP mac_gen[89].MAC_layer1/acc_reg.
DSP Report: register mac_gen[89].MAC_layer1/acc_reg is absorbed into DSP mac_gen[89].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[89].MAC_layer1/acc_reg.
DSP Report: register mac_gen[89].MAC_layer1/mul_reg is absorbed into DSP mac_gen[89].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[89].MAC_layer1/acc0 is absorbed into DSP mac_gen[89].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[89].MAC_layer1/mul0 is absorbed into DSP mac_gen[89].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[90].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[90].MAC_layer1/op1_reg is absorbed into DSP mac_gen[90].MAC_layer1/acc_reg.
DSP Report: register mac_gen[90].MAC_layer1/acc_reg is absorbed into DSP mac_gen[90].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[90].MAC_layer1/acc_reg.
DSP Report: register mac_gen[90].MAC_layer1/mul_reg is absorbed into DSP mac_gen[90].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[90].MAC_layer1/acc0 is absorbed into DSP mac_gen[90].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[90].MAC_layer1/mul0 is absorbed into DSP mac_gen[90].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[91].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[91].MAC_layer1/op1_reg is absorbed into DSP mac_gen[91].MAC_layer1/acc_reg.
DSP Report: register mac_gen[91].MAC_layer1/acc_reg is absorbed into DSP mac_gen[91].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[91].MAC_layer1/acc_reg.
DSP Report: register mac_gen[91].MAC_layer1/mul_reg is absorbed into DSP mac_gen[91].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[91].MAC_layer1/acc0 is absorbed into DSP mac_gen[91].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[91].MAC_layer1/mul0 is absorbed into DSP mac_gen[91].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[92].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[92].MAC_layer1/op1_reg is absorbed into DSP mac_gen[92].MAC_layer1/acc_reg.
DSP Report: register mac_gen[92].MAC_layer1/acc_reg is absorbed into DSP mac_gen[92].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[92].MAC_layer1/acc_reg.
DSP Report: register mac_gen[92].MAC_layer1/mul_reg is absorbed into DSP mac_gen[92].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[92].MAC_layer1/acc0 is absorbed into DSP mac_gen[92].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[92].MAC_layer1/mul0 is absorbed into DSP mac_gen[92].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[93].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[93].MAC_layer1/op1_reg is absorbed into DSP mac_gen[93].MAC_layer1/acc_reg.
DSP Report: register mac_gen[93].MAC_layer1/acc_reg is absorbed into DSP mac_gen[93].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[93].MAC_layer1/acc_reg.
DSP Report: register mac_gen[93].MAC_layer1/mul_reg is absorbed into DSP mac_gen[93].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[93].MAC_layer1/acc0 is absorbed into DSP mac_gen[93].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[93].MAC_layer1/mul0 is absorbed into DSP mac_gen[93].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[94].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[94].MAC_layer1/op1_reg is absorbed into DSP mac_gen[94].MAC_layer1/acc_reg.
DSP Report: register mac_gen[94].MAC_layer1/acc_reg is absorbed into DSP mac_gen[94].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[94].MAC_layer1/acc_reg.
DSP Report: register mac_gen[94].MAC_layer1/mul_reg is absorbed into DSP mac_gen[94].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[94].MAC_layer1/acc0 is absorbed into DSP mac_gen[94].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[94].MAC_layer1/mul0 is absorbed into DSP mac_gen[94].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[95].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[95].MAC_layer1/op1_reg is absorbed into DSP mac_gen[95].MAC_layer1/acc_reg.
DSP Report: register mac_gen[95].MAC_layer1/acc_reg is absorbed into DSP mac_gen[95].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[95].MAC_layer1/acc_reg.
DSP Report: register mac_gen[95].MAC_layer1/mul_reg is absorbed into DSP mac_gen[95].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[95].MAC_layer1/acc0 is absorbed into DSP mac_gen[95].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[95].MAC_layer1/mul0 is absorbed into DSP mac_gen[95].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[96].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[96].MAC_layer1/op1_reg is absorbed into DSP mac_gen[96].MAC_layer1/acc_reg.
DSP Report: register mac_gen[96].MAC_layer1/acc_reg is absorbed into DSP mac_gen[96].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[96].MAC_layer1/acc_reg.
DSP Report: register mac_gen[96].MAC_layer1/mul_reg is absorbed into DSP mac_gen[96].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[96].MAC_layer1/acc0 is absorbed into DSP mac_gen[96].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[96].MAC_layer1/mul0 is absorbed into DSP mac_gen[96].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[97].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[97].MAC_layer1/op1_reg is absorbed into DSP mac_gen[97].MAC_layer1/acc_reg.
DSP Report: register mac_gen[97].MAC_layer1/acc_reg is absorbed into DSP mac_gen[97].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[97].MAC_layer1/acc_reg.
DSP Report: register mac_gen[97].MAC_layer1/mul_reg is absorbed into DSP mac_gen[97].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[97].MAC_layer1/acc0 is absorbed into DSP mac_gen[97].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[97].MAC_layer1/mul0 is absorbed into DSP mac_gen[97].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[98].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[98].MAC_layer1/op1_reg is absorbed into DSP mac_gen[98].MAC_layer1/acc_reg.
DSP Report: register mac_gen[98].MAC_layer1/acc_reg is absorbed into DSP mac_gen[98].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[98].MAC_layer1/acc_reg.
DSP Report: register mac_gen[98].MAC_layer1/mul_reg is absorbed into DSP mac_gen[98].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[98].MAC_layer1/acc0 is absorbed into DSP mac_gen[98].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[98].MAC_layer1/mul0 is absorbed into DSP mac_gen[98].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[99].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[99].MAC_layer1/op1_reg is absorbed into DSP mac_gen[99].MAC_layer1/acc_reg.
DSP Report: register mac_gen[99].MAC_layer1/acc_reg is absorbed into DSP mac_gen[99].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[99].MAC_layer1/acc_reg.
DSP Report: register mac_gen[99].MAC_layer1/mul_reg is absorbed into DSP mac_gen[99].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[99].MAC_layer1/acc0 is absorbed into DSP mac_gen[99].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[99].MAC_layer1/mul0 is absorbed into DSP mac_gen[99].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[100].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[100].MAC_layer1/op1_reg is absorbed into DSP mac_gen[100].MAC_layer1/acc_reg.
DSP Report: register mac_gen[100].MAC_layer1/acc_reg is absorbed into DSP mac_gen[100].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[100].MAC_layer1/acc_reg.
DSP Report: register mac_gen[100].MAC_layer1/mul_reg is absorbed into DSP mac_gen[100].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[100].MAC_layer1/acc0 is absorbed into DSP mac_gen[100].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[100].MAC_layer1/mul0 is absorbed into DSP mac_gen[100].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[101].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[101].MAC_layer1/op1_reg is absorbed into DSP mac_gen[101].MAC_layer1/acc_reg.
DSP Report: register mac_gen[101].MAC_layer1/acc_reg is absorbed into DSP mac_gen[101].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[101].MAC_layer1/acc_reg.
DSP Report: register mac_gen[101].MAC_layer1/mul_reg is absorbed into DSP mac_gen[101].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[101].MAC_layer1/acc0 is absorbed into DSP mac_gen[101].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[101].MAC_layer1/mul0 is absorbed into DSP mac_gen[101].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[102].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[102].MAC_layer1/op1_reg is absorbed into DSP mac_gen[102].MAC_layer1/acc_reg.
DSP Report: register mac_gen[102].MAC_layer1/acc_reg is absorbed into DSP mac_gen[102].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[102].MAC_layer1/acc_reg.
DSP Report: register mac_gen[102].MAC_layer1/mul_reg is absorbed into DSP mac_gen[102].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[102].MAC_layer1/acc0 is absorbed into DSP mac_gen[102].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[102].MAC_layer1/mul0 is absorbed into DSP mac_gen[102].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[103].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[103].MAC_layer1/op1_reg is absorbed into DSP mac_gen[103].MAC_layer1/acc_reg.
DSP Report: register mac_gen[103].MAC_layer1/acc_reg is absorbed into DSP mac_gen[103].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[103].MAC_layer1/acc_reg.
DSP Report: register mac_gen[103].MAC_layer1/mul_reg is absorbed into DSP mac_gen[103].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[103].MAC_layer1/acc0 is absorbed into DSP mac_gen[103].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[103].MAC_layer1/mul0 is absorbed into DSP mac_gen[103].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[104].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[104].MAC_layer1/op1_reg is absorbed into DSP mac_gen[104].MAC_layer1/acc_reg.
DSP Report: register mac_gen[104].MAC_layer1/acc_reg is absorbed into DSP mac_gen[104].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[104].MAC_layer1/acc_reg.
DSP Report: register mac_gen[104].MAC_layer1/mul_reg is absorbed into DSP mac_gen[104].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[104].MAC_layer1/acc0 is absorbed into DSP mac_gen[104].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[104].MAC_layer1/mul0 is absorbed into DSP mac_gen[104].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[105].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[105].MAC_layer1/op1_reg is absorbed into DSP mac_gen[105].MAC_layer1/acc_reg.
DSP Report: register mac_gen[105].MAC_layer1/acc_reg is absorbed into DSP mac_gen[105].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[105].MAC_layer1/acc_reg.
DSP Report: register mac_gen[105].MAC_layer1/mul_reg is absorbed into DSP mac_gen[105].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[105].MAC_layer1/acc0 is absorbed into DSP mac_gen[105].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[105].MAC_layer1/mul0 is absorbed into DSP mac_gen[105].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[106].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[106].MAC_layer1/op1_reg is absorbed into DSP mac_gen[106].MAC_layer1/acc_reg.
DSP Report: register mac_gen[106].MAC_layer1/acc_reg is absorbed into DSP mac_gen[106].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[106].MAC_layer1/acc_reg.
DSP Report: register mac_gen[106].MAC_layer1/mul_reg is absorbed into DSP mac_gen[106].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[106].MAC_layer1/acc0 is absorbed into DSP mac_gen[106].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[106].MAC_layer1/mul0 is absorbed into DSP mac_gen[106].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[107].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[107].MAC_layer1/op1_reg is absorbed into DSP mac_gen[107].MAC_layer1/acc_reg.
DSP Report: register mac_gen[107].MAC_layer1/acc_reg is absorbed into DSP mac_gen[107].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[107].MAC_layer1/acc_reg.
DSP Report: register mac_gen[107].MAC_layer1/mul_reg is absorbed into DSP mac_gen[107].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[107].MAC_layer1/acc0 is absorbed into DSP mac_gen[107].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[107].MAC_layer1/mul0 is absorbed into DSP mac_gen[107].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[108].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[108].MAC_layer1/op1_reg is absorbed into DSP mac_gen[108].MAC_layer1/acc_reg.
DSP Report: register mac_gen[108].MAC_layer1/acc_reg is absorbed into DSP mac_gen[108].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[108].MAC_layer1/acc_reg.
DSP Report: register mac_gen[108].MAC_layer1/mul_reg is absorbed into DSP mac_gen[108].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[108].MAC_layer1/acc0 is absorbed into DSP mac_gen[108].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[108].MAC_layer1/mul0 is absorbed into DSP mac_gen[108].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[109].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[109].MAC_layer1/op1_reg is absorbed into DSP mac_gen[109].MAC_layer1/acc_reg.
DSP Report: register mac_gen[109].MAC_layer1/acc_reg is absorbed into DSP mac_gen[109].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[109].MAC_layer1/acc_reg.
DSP Report: register mac_gen[109].MAC_layer1/mul_reg is absorbed into DSP mac_gen[109].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[109].MAC_layer1/acc0 is absorbed into DSP mac_gen[109].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[109].MAC_layer1/mul0 is absorbed into DSP mac_gen[109].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[110].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[110].MAC_layer1/op1_reg is absorbed into DSP mac_gen[110].MAC_layer1/acc_reg.
DSP Report: register mac_gen[110].MAC_layer1/acc_reg is absorbed into DSP mac_gen[110].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[110].MAC_layer1/acc_reg.
DSP Report: register mac_gen[110].MAC_layer1/mul_reg is absorbed into DSP mac_gen[110].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[110].MAC_layer1/acc0 is absorbed into DSP mac_gen[110].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[110].MAC_layer1/mul0 is absorbed into DSP mac_gen[110].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[111].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[111].MAC_layer1/op1_reg is absorbed into DSP mac_gen[111].MAC_layer1/acc_reg.
DSP Report: register mac_gen[111].MAC_layer1/acc_reg is absorbed into DSP mac_gen[111].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[111].MAC_layer1/acc_reg.
DSP Report: register mac_gen[111].MAC_layer1/mul_reg is absorbed into DSP mac_gen[111].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[111].MAC_layer1/acc0 is absorbed into DSP mac_gen[111].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[111].MAC_layer1/mul0 is absorbed into DSP mac_gen[111].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[112].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[112].MAC_layer1/op1_reg is absorbed into DSP mac_gen[112].MAC_layer1/acc_reg.
DSP Report: register mac_gen[112].MAC_layer1/acc_reg is absorbed into DSP mac_gen[112].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[112].MAC_layer1/acc_reg.
DSP Report: register mac_gen[112].MAC_layer1/mul_reg is absorbed into DSP mac_gen[112].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[112].MAC_layer1/acc0 is absorbed into DSP mac_gen[112].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[112].MAC_layer1/mul0 is absorbed into DSP mac_gen[112].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[113].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[113].MAC_layer1/op1_reg is absorbed into DSP mac_gen[113].MAC_layer1/acc_reg.
DSP Report: register mac_gen[113].MAC_layer1/acc_reg is absorbed into DSP mac_gen[113].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[113].MAC_layer1/acc_reg.
DSP Report: register mac_gen[113].MAC_layer1/mul_reg is absorbed into DSP mac_gen[113].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[113].MAC_layer1/acc0 is absorbed into DSP mac_gen[113].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[113].MAC_layer1/mul0 is absorbed into DSP mac_gen[113].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[114].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[114].MAC_layer1/op1_reg is absorbed into DSP mac_gen[114].MAC_layer1/acc_reg.
DSP Report: register mac_gen[114].MAC_layer1/acc_reg is absorbed into DSP mac_gen[114].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[114].MAC_layer1/acc_reg.
DSP Report: register mac_gen[114].MAC_layer1/mul_reg is absorbed into DSP mac_gen[114].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[114].MAC_layer1/acc0 is absorbed into DSP mac_gen[114].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[114].MAC_layer1/mul0 is absorbed into DSP mac_gen[114].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[115].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[115].MAC_layer1/op1_reg is absorbed into DSP mac_gen[115].MAC_layer1/acc_reg.
DSP Report: register mac_gen[115].MAC_layer1/acc_reg is absorbed into DSP mac_gen[115].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[115].MAC_layer1/acc_reg.
DSP Report: register mac_gen[115].MAC_layer1/mul_reg is absorbed into DSP mac_gen[115].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[115].MAC_layer1/acc0 is absorbed into DSP mac_gen[115].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[115].MAC_layer1/mul0 is absorbed into DSP mac_gen[115].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[116].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[116].MAC_layer1/op1_reg is absorbed into DSP mac_gen[116].MAC_layer1/acc_reg.
DSP Report: register mac_gen[116].MAC_layer1/acc_reg is absorbed into DSP mac_gen[116].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[116].MAC_layer1/acc_reg.
DSP Report: register mac_gen[116].MAC_layer1/mul_reg is absorbed into DSP mac_gen[116].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[116].MAC_layer1/acc0 is absorbed into DSP mac_gen[116].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[116].MAC_layer1/mul0 is absorbed into DSP mac_gen[116].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[117].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[117].MAC_layer1/op1_reg is absorbed into DSP mac_gen[117].MAC_layer1/acc_reg.
DSP Report: register mac_gen[117].MAC_layer1/acc_reg is absorbed into DSP mac_gen[117].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[117].MAC_layer1/acc_reg.
DSP Report: register mac_gen[117].MAC_layer1/mul_reg is absorbed into DSP mac_gen[117].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[117].MAC_layer1/acc0 is absorbed into DSP mac_gen[117].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[117].MAC_layer1/mul0 is absorbed into DSP mac_gen[117].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[118].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[118].MAC_layer1/op1_reg is absorbed into DSP mac_gen[118].MAC_layer1/acc_reg.
DSP Report: register mac_gen[118].MAC_layer1/acc_reg is absorbed into DSP mac_gen[118].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[118].MAC_layer1/acc_reg.
DSP Report: register mac_gen[118].MAC_layer1/mul_reg is absorbed into DSP mac_gen[118].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[118].MAC_layer1/acc0 is absorbed into DSP mac_gen[118].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[118].MAC_layer1/mul0 is absorbed into DSP mac_gen[118].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[119].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[119].MAC_layer1/op1_reg is absorbed into DSP mac_gen[119].MAC_layer1/acc_reg.
DSP Report: register mac_gen[119].MAC_layer1/acc_reg is absorbed into DSP mac_gen[119].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[119].MAC_layer1/acc_reg.
DSP Report: register mac_gen[119].MAC_layer1/mul_reg is absorbed into DSP mac_gen[119].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[119].MAC_layer1/acc0 is absorbed into DSP mac_gen[119].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[119].MAC_layer1/mul0 is absorbed into DSP mac_gen[119].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[120].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[120].MAC_layer1/op1_reg is absorbed into DSP mac_gen[120].MAC_layer1/acc_reg.
DSP Report: register mac_gen[120].MAC_layer1/acc_reg is absorbed into DSP mac_gen[120].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[120].MAC_layer1/acc_reg.
DSP Report: register mac_gen[120].MAC_layer1/mul_reg is absorbed into DSP mac_gen[120].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[120].MAC_layer1/acc0 is absorbed into DSP mac_gen[120].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[120].MAC_layer1/mul0 is absorbed into DSP mac_gen[120].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[121].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[121].MAC_layer1/op1_reg is absorbed into DSP mac_gen[121].MAC_layer1/acc_reg.
DSP Report: register mac_gen[121].MAC_layer1/acc_reg is absorbed into DSP mac_gen[121].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[121].MAC_layer1/acc_reg.
DSP Report: register mac_gen[121].MAC_layer1/mul_reg is absorbed into DSP mac_gen[121].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[121].MAC_layer1/acc0 is absorbed into DSP mac_gen[121].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[121].MAC_layer1/mul0 is absorbed into DSP mac_gen[121].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[122].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[122].MAC_layer1/op1_reg is absorbed into DSP mac_gen[122].MAC_layer1/acc_reg.
DSP Report: register mac_gen[122].MAC_layer1/acc_reg is absorbed into DSP mac_gen[122].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[122].MAC_layer1/acc_reg.
DSP Report: register mac_gen[122].MAC_layer1/mul_reg is absorbed into DSP mac_gen[122].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[122].MAC_layer1/acc0 is absorbed into DSP mac_gen[122].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[122].MAC_layer1/mul0 is absorbed into DSP mac_gen[122].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[123].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[123].MAC_layer1/op1_reg is absorbed into DSP mac_gen[123].MAC_layer1/acc_reg.
DSP Report: register mac_gen[123].MAC_layer1/acc_reg is absorbed into DSP mac_gen[123].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[123].MAC_layer1/acc_reg.
DSP Report: register mac_gen[123].MAC_layer1/mul_reg is absorbed into DSP mac_gen[123].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[123].MAC_layer1/acc0 is absorbed into DSP mac_gen[123].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[123].MAC_layer1/mul0 is absorbed into DSP mac_gen[123].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[124].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[124].MAC_layer1/op1_reg is absorbed into DSP mac_gen[124].MAC_layer1/acc_reg.
DSP Report: register mac_gen[124].MAC_layer1/acc_reg is absorbed into DSP mac_gen[124].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[124].MAC_layer1/acc_reg.
DSP Report: register mac_gen[124].MAC_layer1/mul_reg is absorbed into DSP mac_gen[124].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[124].MAC_layer1/acc0 is absorbed into DSP mac_gen[124].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[124].MAC_layer1/mul0 is absorbed into DSP mac_gen[124].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[125].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[125].MAC_layer1/op1_reg is absorbed into DSP mac_gen[125].MAC_layer1/acc_reg.
DSP Report: register mac_gen[125].MAC_layer1/acc_reg is absorbed into DSP mac_gen[125].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[125].MAC_layer1/acc_reg.
DSP Report: register mac_gen[125].MAC_layer1/mul_reg is absorbed into DSP mac_gen[125].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[125].MAC_layer1/acc0 is absorbed into DSP mac_gen[125].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[125].MAC_layer1/mul0 is absorbed into DSP mac_gen[125].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[126].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[126].MAC_layer1/op1_reg is absorbed into DSP mac_gen[126].MAC_layer1/acc_reg.
DSP Report: register mac_gen[126].MAC_layer1/acc_reg is absorbed into DSP mac_gen[126].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[126].MAC_layer1/acc_reg.
DSP Report: register mac_gen[126].MAC_layer1/mul_reg is absorbed into DSP mac_gen[126].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[126].MAC_layer1/acc0 is absorbed into DSP mac_gen[126].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[126].MAC_layer1/mul0 is absorbed into DSP mac_gen[126].MAC_layer1/acc_reg.
DSP Report: Generating DSP mac_gen[127].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register mac_gen[127].MAC_layer1/op1_reg is absorbed into DSP mac_gen[127].MAC_layer1/acc_reg.
DSP Report: register mac_gen[127].MAC_layer1/acc_reg is absorbed into DSP mac_gen[127].MAC_layer1/acc_reg.
DSP Report: register mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP mac_gen[127].MAC_layer1/acc_reg.
DSP Report: register mac_gen[127].MAC_layer1/mul_reg is absorbed into DSP mac_gen[127].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[127].MAC_layer1/acc0 is absorbed into DSP mac_gen[127].MAC_layer1/acc_reg.
DSP Report: operator mac_gen[127].MAC_layer1/mul0 is absorbed into DSP mac_gen[127].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer2_inst/PU_2/mac_gen[0].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer2_inst/PU_2/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[0].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[0].MAC_layer1/op1_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[0].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[0].MAC_layer1/acc_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[0].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[0].MAC_layer1/mul_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[0].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[0].MAC_layer1/acc0 is absorbed into DSP layer2_inst/PU_2/mac_gen[0].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[0].MAC_layer1/mul0 is absorbed into DSP layer2_inst/PU_2/mac_gen[0].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer2_inst/PU_2/mac_gen[1].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer2_inst/PU_2/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[1].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[1].MAC_layer1/op1_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[1].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[1].MAC_layer1/acc_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[1].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[1].MAC_layer1/mul_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[1].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[1].MAC_layer1/acc0 is absorbed into DSP layer2_inst/PU_2/mac_gen[1].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[1].MAC_layer1/mul0 is absorbed into DSP layer2_inst/PU_2/mac_gen[1].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer2_inst/PU_2/mac_gen[2].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer2_inst/PU_2/mac_gen[2].MAC_layer1/op1_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[2].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[2].MAC_layer1/acc_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[2].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[2].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[2].MAC_layer1/mul_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[2].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[2].MAC_layer1/acc0 is absorbed into DSP layer2_inst/PU_2/mac_gen[2].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[2].MAC_layer1/mul0 is absorbed into DSP layer2_inst/PU_2/mac_gen[2].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer2_inst/PU_2/mac_gen[3].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer2_inst/PU_2/mac_gen[3].MAC_layer1/op1_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[3].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[3].MAC_layer1/acc_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[3].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[3].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[3].MAC_layer1/mul_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[3].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[3].MAC_layer1/acc0 is absorbed into DSP layer2_inst/PU_2/mac_gen[3].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[3].MAC_layer1/mul0 is absorbed into DSP layer2_inst/PU_2/mac_gen[3].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer2_inst/PU_2/mac_gen[4].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer2_inst/PU_2/mac_gen[4].MAC_layer1/op1_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[4].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[4].MAC_layer1/acc_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[4].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[4].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[4].MAC_layer1/mul_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[4].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[4].MAC_layer1/acc0 is absorbed into DSP layer2_inst/PU_2/mac_gen[4].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[4].MAC_layer1/mul0 is absorbed into DSP layer2_inst/PU_2/mac_gen[4].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer2_inst/PU_2/mac_gen[5].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer2_inst/PU_2/mac_gen[5].MAC_layer1/op1_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[5].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[5].MAC_layer1/acc_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[5].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[5].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[5].MAC_layer1/mul_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[5].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[5].MAC_layer1/acc0 is absorbed into DSP layer2_inst/PU_2/mac_gen[5].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[5].MAC_layer1/mul0 is absorbed into DSP layer2_inst/PU_2/mac_gen[5].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer2_inst/PU_2/mac_gen[6].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer2_inst/PU_2/mac_gen[6].MAC_layer1/op1_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[6].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[6].MAC_layer1/acc_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[6].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[6].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[6].MAC_layer1/mul_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[6].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[6].MAC_layer1/acc0 is absorbed into DSP layer2_inst/PU_2/mac_gen[6].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[6].MAC_layer1/mul0 is absorbed into DSP layer2_inst/PU_2/mac_gen[6].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer2_inst/PU_2/mac_gen[7].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer2_inst/PU_2/mac_gen[7].MAC_layer1/op1_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[7].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[7].MAC_layer1/acc_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[7].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[7].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[7].MAC_layer1/mul_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[7].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[7].MAC_layer1/acc0 is absorbed into DSP layer2_inst/PU_2/mac_gen[7].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[7].MAC_layer1/mul0 is absorbed into DSP layer2_inst/PU_2/mac_gen[7].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer2_inst/PU_2/mac_gen[8].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer2_inst/PU_2/mac_gen[8].MAC_layer1/op1_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[8].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[8].MAC_layer1/acc_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[8].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[8].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[8].MAC_layer1/mul_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[8].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[8].MAC_layer1/acc0 is absorbed into DSP layer2_inst/PU_2/mac_gen[8].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[8].MAC_layer1/mul0 is absorbed into DSP layer2_inst/PU_2/mac_gen[8].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer2_inst/PU_2/mac_gen[9].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer2_inst/PU_2/mac_gen[9].MAC_layer1/op1_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[9].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[9].MAC_layer1/acc_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[9].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[9].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[9].MAC_layer1/mul_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[9].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[9].MAC_layer1/acc0 is absorbed into DSP layer2_inst/PU_2/mac_gen[9].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[9].MAC_layer1/mul0 is absorbed into DSP layer2_inst/PU_2/mac_gen[9].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer2_inst/PU_2/mac_gen[10].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer2_inst/PU_2/mac_gen[10].MAC_layer1/op1_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[10].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[10].MAC_layer1/acc_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[10].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[10].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[10].MAC_layer1/mul_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[10].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[10].MAC_layer1/acc0 is absorbed into DSP layer2_inst/PU_2/mac_gen[10].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[10].MAC_layer1/mul0 is absorbed into DSP layer2_inst/PU_2/mac_gen[10].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer2_inst/PU_2/mac_gen[11].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer2_inst/PU_2/mac_gen[11].MAC_layer1/op1_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[11].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[11].MAC_layer1/acc_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[11].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[11].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[11].MAC_layer1/mul_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[11].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[11].MAC_layer1/acc0 is absorbed into DSP layer2_inst/PU_2/mac_gen[11].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[11].MAC_layer1/mul0 is absorbed into DSP layer2_inst/PU_2/mac_gen[11].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer2_inst/PU_2/mac_gen[12].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer2_inst/PU_2/mac_gen[12].MAC_layer1/op1_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[12].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[12].MAC_layer1/acc_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[12].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[12].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[12].MAC_layer1/mul_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[12].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[12].MAC_layer1/acc0 is absorbed into DSP layer2_inst/PU_2/mac_gen[12].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[12].MAC_layer1/mul0 is absorbed into DSP layer2_inst/PU_2/mac_gen[12].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer2_inst/PU_2/mac_gen[13].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer2_inst/PU_2/mac_gen[13].MAC_layer1/op1_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[13].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[13].MAC_layer1/acc_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[13].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[13].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[13].MAC_layer1/mul_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[13].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[13].MAC_layer1/acc0 is absorbed into DSP layer2_inst/PU_2/mac_gen[13].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[13].MAC_layer1/mul0 is absorbed into DSP layer2_inst/PU_2/mac_gen[13].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer2_inst/PU_2/mac_gen[14].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer2_inst/PU_2/mac_gen[14].MAC_layer1/op1_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[14].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[14].MAC_layer1/acc_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[14].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[14].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[14].MAC_layer1/mul_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[14].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[14].MAC_layer1/acc0 is absorbed into DSP layer2_inst/PU_2/mac_gen[14].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[14].MAC_layer1/mul0 is absorbed into DSP layer2_inst/PU_2/mac_gen[14].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer2_inst/PU_2/mac_gen[15].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer2_inst/PU_2/mac_gen[15].MAC_layer1/op1_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[15].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[15].MAC_layer1/acc_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[15].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[15].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[15].MAC_layer1/mul_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[15].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[15].MAC_layer1/acc0 is absorbed into DSP layer2_inst/PU_2/mac_gen[15].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[15].MAC_layer1/mul0 is absorbed into DSP layer2_inst/PU_2/mac_gen[15].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer2_inst/PU_2/mac_gen[16].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer2_inst/PU_2/mac_gen[16].MAC_layer1/op1_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[16].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[16].MAC_layer1/acc_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[16].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[16].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[16].MAC_layer1/mul_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[16].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[16].MAC_layer1/acc0 is absorbed into DSP layer2_inst/PU_2/mac_gen[16].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[16].MAC_layer1/mul0 is absorbed into DSP layer2_inst/PU_2/mac_gen[16].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer2_inst/PU_2/mac_gen[17].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer2_inst/PU_2/mac_gen[17].MAC_layer1/op1_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[17].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[17].MAC_layer1/acc_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[17].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[17].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[17].MAC_layer1/mul_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[17].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[17].MAC_layer1/acc0 is absorbed into DSP layer2_inst/PU_2/mac_gen[17].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[17].MAC_layer1/mul0 is absorbed into DSP layer2_inst/PU_2/mac_gen[17].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer2_inst/PU_2/mac_gen[18].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer2_inst/PU_2/mac_gen[18].MAC_layer1/op1_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[18].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[18].MAC_layer1/acc_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[18].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[18].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[18].MAC_layer1/mul_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[18].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[18].MAC_layer1/acc0 is absorbed into DSP layer2_inst/PU_2/mac_gen[18].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[18].MAC_layer1/mul0 is absorbed into DSP layer2_inst/PU_2/mac_gen[18].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer2_inst/PU_2/mac_gen[19].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer2_inst/PU_2/mac_gen[19].MAC_layer1/op1_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[19].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[19].MAC_layer1/acc_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[19].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[19].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[19].MAC_layer1/mul_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[19].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[19].MAC_layer1/acc0 is absorbed into DSP layer2_inst/PU_2/mac_gen[19].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[19].MAC_layer1/mul0 is absorbed into DSP layer2_inst/PU_2/mac_gen[19].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer2_inst/PU_2/mac_gen[20].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer2_inst/PU_2/mac_gen[20].MAC_layer1/op1_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[20].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[20].MAC_layer1/acc_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[20].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[20].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[20].MAC_layer1/mul_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[20].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[20].MAC_layer1/acc0 is absorbed into DSP layer2_inst/PU_2/mac_gen[20].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[20].MAC_layer1/mul0 is absorbed into DSP layer2_inst/PU_2/mac_gen[20].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer2_inst/PU_2/mac_gen[21].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer2_inst/PU_2/mac_gen[21].MAC_layer1/op1_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[21].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[21].MAC_layer1/acc_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[21].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[21].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[21].MAC_layer1/mul_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[21].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[21].MAC_layer1/acc0 is absorbed into DSP layer2_inst/PU_2/mac_gen[21].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[21].MAC_layer1/mul0 is absorbed into DSP layer2_inst/PU_2/mac_gen[21].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer2_inst/PU_2/mac_gen[22].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer2_inst/PU_2/mac_gen[22].MAC_layer1/op1_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[22].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[22].MAC_layer1/acc_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[22].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[22].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[22].MAC_layer1/mul_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[22].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[22].MAC_layer1/acc0 is absorbed into DSP layer2_inst/PU_2/mac_gen[22].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[22].MAC_layer1/mul0 is absorbed into DSP layer2_inst/PU_2/mac_gen[22].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer2_inst/PU_2/mac_gen[23].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer2_inst/PU_2/mac_gen[23].MAC_layer1/op1_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[23].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[23].MAC_layer1/acc_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[23].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[23].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[23].MAC_layer1/mul_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[23].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[23].MAC_layer1/acc0 is absorbed into DSP layer2_inst/PU_2/mac_gen[23].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[23].MAC_layer1/mul0 is absorbed into DSP layer2_inst/PU_2/mac_gen[23].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer2_inst/PU_2/mac_gen[24].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer2_inst/PU_2/mac_gen[24].MAC_layer1/op1_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[24].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[24].MAC_layer1/acc_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[24].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[24].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[24].MAC_layer1/mul_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[24].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[24].MAC_layer1/acc0 is absorbed into DSP layer2_inst/PU_2/mac_gen[24].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[24].MAC_layer1/mul0 is absorbed into DSP layer2_inst/PU_2/mac_gen[24].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer2_inst/PU_2/mac_gen[25].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer2_inst/PU_2/mac_gen[25].MAC_layer1/op1_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[25].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[25].MAC_layer1/acc_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[25].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[25].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[25].MAC_layer1/mul_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[25].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[25].MAC_layer1/acc0 is absorbed into DSP layer2_inst/PU_2/mac_gen[25].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[25].MAC_layer1/mul0 is absorbed into DSP layer2_inst/PU_2/mac_gen[25].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer2_inst/PU_2/mac_gen[26].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer2_inst/PU_2/mac_gen[26].MAC_layer1/op1_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[26].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[26].MAC_layer1/acc_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[26].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[26].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[26].MAC_layer1/mul_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[26].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[26].MAC_layer1/acc0 is absorbed into DSP layer2_inst/PU_2/mac_gen[26].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[26].MAC_layer1/mul0 is absorbed into DSP layer2_inst/PU_2/mac_gen[26].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer2_inst/PU_2/mac_gen[27].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer2_inst/PU_2/mac_gen[27].MAC_layer1/op1_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[27].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[27].MAC_layer1/acc_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[27].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[27].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[27].MAC_layer1/mul_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[27].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[27].MAC_layer1/acc0 is absorbed into DSP layer2_inst/PU_2/mac_gen[27].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[27].MAC_layer1/mul0 is absorbed into DSP layer2_inst/PU_2/mac_gen[27].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer2_inst/PU_2/mac_gen[28].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer2_inst/PU_2/mac_gen[28].MAC_layer1/op1_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[28].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[28].MAC_layer1/acc_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[28].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[28].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[28].MAC_layer1/mul_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[28].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[28].MAC_layer1/acc0 is absorbed into DSP layer2_inst/PU_2/mac_gen[28].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[28].MAC_layer1/mul0 is absorbed into DSP layer2_inst/PU_2/mac_gen[28].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer2_inst/PU_2/mac_gen[29].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer2_inst/PU_2/mac_gen[29].MAC_layer1/op1_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[29].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[29].MAC_layer1/acc_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[29].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[29].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[29].MAC_layer1/mul_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[29].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[29].MAC_layer1/acc0 is absorbed into DSP layer2_inst/PU_2/mac_gen[29].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[29].MAC_layer1/mul0 is absorbed into DSP layer2_inst/PU_2/mac_gen[29].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer2_inst/PU_2/mac_gen[30].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer2_inst/PU_2/mac_gen[30].MAC_layer1/op1_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[30].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[30].MAC_layer1/acc_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[30].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[30].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[30].MAC_layer1/mul_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[30].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[30].MAC_layer1/acc0 is absorbed into DSP layer2_inst/PU_2/mac_gen[30].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[30].MAC_layer1/mul0 is absorbed into DSP layer2_inst/PU_2/mac_gen[30].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer2_inst/PU_2/mac_gen[31].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer2_inst/PU_2/mac_gen[31].MAC_layer1/op1_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[31].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[31].MAC_layer1/acc_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[31].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[31].MAC_layer1/acc_reg.
DSP Report: register layer2_inst/PU_2/mac_gen[31].MAC_layer1/mul_reg is absorbed into DSP layer2_inst/PU_2/mac_gen[31].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[31].MAC_layer1/acc0 is absorbed into DSP layer2_inst/PU_2/mac_gen[31].MAC_layer1/acc_reg.
DSP Report: operator layer2_inst/PU_2/mac_gen[31].MAC_layer1/mul0 is absorbed into DSP layer2_inst/PU_2/mac_gen[31].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer2_inst/PU_2/qdq_result_reg, operation Mode is (post resource management): (A*(B:0xdc))'.
DSP Report: register layer2_inst/PU_2/qdq_result_reg is absorbed into DSP layer2_inst/PU_2/qdq_result_reg.
DSP Report: operator layer2_inst/PU_2/qdq_result0 is absorbed into DSP layer2_inst/PU_2/qdq_result_reg.
DSP Report: Generating DSP layer4_inst/PU_4/mac_gen[0].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer4_inst/PU_4/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[0].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[0].MAC_layer1/op1_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[0].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[0].MAC_layer1/acc_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[0].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[0].MAC_layer1/mul_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[0].MAC_layer1/acc_reg.
DSP Report: operator layer4_inst/PU_4/mac_gen[0].MAC_layer1/acc0 is absorbed into DSP layer4_inst/PU_4/mac_gen[0].MAC_layer1/acc_reg.
DSP Report: operator layer4_inst/PU_4/mac_gen[0].MAC_layer1/mul0 is absorbed into DSP layer4_inst/PU_4/mac_gen[0].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer4_inst/PU_4/mac_gen[1].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer4_inst/PU_4/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[1].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[1].MAC_layer1/op1_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[1].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[1].MAC_layer1/acc_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[1].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[1].MAC_layer1/mul_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[1].MAC_layer1/acc_reg.
DSP Report: operator layer4_inst/PU_4/mac_gen[1].MAC_layer1/acc0 is absorbed into DSP layer4_inst/PU_4/mac_gen[1].MAC_layer1/acc_reg.
DSP Report: operator layer4_inst/PU_4/mac_gen[1].MAC_layer1/mul0 is absorbed into DSP layer4_inst/PU_4/mac_gen[1].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer4_inst/PU_4/mac_gen[2].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer4_inst/PU_4/mac_gen[2].MAC_layer1/op1_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[2].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[2].MAC_layer1/acc_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[2].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[2].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[2].MAC_layer1/mul_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[2].MAC_layer1/acc_reg.
DSP Report: operator layer4_inst/PU_4/mac_gen[2].MAC_layer1/acc0 is absorbed into DSP layer4_inst/PU_4/mac_gen[2].MAC_layer1/acc_reg.
DSP Report: operator layer4_inst/PU_4/mac_gen[2].MAC_layer1/mul0 is absorbed into DSP layer4_inst/PU_4/mac_gen[2].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer4_inst/PU_4/mac_gen[3].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer4_inst/PU_4/mac_gen[3].MAC_layer1/op1_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[3].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[3].MAC_layer1/acc_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[3].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[3].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[3].MAC_layer1/mul_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[3].MAC_layer1/acc_reg.
DSP Report: operator layer4_inst/PU_4/mac_gen[3].MAC_layer1/acc0 is absorbed into DSP layer4_inst/PU_4/mac_gen[3].MAC_layer1/acc_reg.
DSP Report: operator layer4_inst/PU_4/mac_gen[3].MAC_layer1/mul0 is absorbed into DSP layer4_inst/PU_4/mac_gen[3].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer4_inst/PU_4/mac_gen[4].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer4_inst/PU_4/mac_gen[4].MAC_layer1/op1_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[4].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[4].MAC_layer1/acc_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[4].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[4].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[4].MAC_layer1/mul_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[4].MAC_layer1/acc_reg.
DSP Report: operator layer4_inst/PU_4/mac_gen[4].MAC_layer1/acc0 is absorbed into DSP layer4_inst/PU_4/mac_gen[4].MAC_layer1/acc_reg.
DSP Report: operator layer4_inst/PU_4/mac_gen[4].MAC_layer1/mul0 is absorbed into DSP layer4_inst/PU_4/mac_gen[4].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer4_inst/PU_4/mac_gen[5].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer4_inst/PU_4/mac_gen[5].MAC_layer1/op1_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[5].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[5].MAC_layer1/acc_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[5].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[5].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[5].MAC_layer1/mul_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[5].MAC_layer1/acc_reg.
DSP Report: operator layer4_inst/PU_4/mac_gen[5].MAC_layer1/acc0 is absorbed into DSP layer4_inst/PU_4/mac_gen[5].MAC_layer1/acc_reg.
DSP Report: operator layer4_inst/PU_4/mac_gen[5].MAC_layer1/mul0 is absorbed into DSP layer4_inst/PU_4/mac_gen[5].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer4_inst/PU_4/mac_gen[6].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer4_inst/PU_4/mac_gen[6].MAC_layer1/op1_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[6].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[6].MAC_layer1/acc_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[6].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[6].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[6].MAC_layer1/mul_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[6].MAC_layer1/acc_reg.
DSP Report: operator layer4_inst/PU_4/mac_gen[6].MAC_layer1/acc0 is absorbed into DSP layer4_inst/PU_4/mac_gen[6].MAC_layer1/acc_reg.
DSP Report: operator layer4_inst/PU_4/mac_gen[6].MAC_layer1/mul0 is absorbed into DSP layer4_inst/PU_4/mac_gen[6].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer4_inst/PU_4/mac_gen[7].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer4_inst/PU_4/mac_gen[7].MAC_layer1/op1_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[7].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[7].MAC_layer1/acc_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[7].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[7].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[7].MAC_layer1/mul_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[7].MAC_layer1/acc_reg.
DSP Report: operator layer4_inst/PU_4/mac_gen[7].MAC_layer1/acc0 is absorbed into DSP layer4_inst/PU_4/mac_gen[7].MAC_layer1/acc_reg.
DSP Report: operator layer4_inst/PU_4/mac_gen[7].MAC_layer1/mul0 is absorbed into DSP layer4_inst/PU_4/mac_gen[7].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer4_inst/PU_4/mac_gen[8].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer4_inst/PU_4/mac_gen[8].MAC_layer1/op1_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[8].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[8].MAC_layer1/acc_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[8].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[8].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[8].MAC_layer1/mul_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[8].MAC_layer1/acc_reg.
DSP Report: operator layer4_inst/PU_4/mac_gen[8].MAC_layer1/acc0 is absorbed into DSP layer4_inst/PU_4/mac_gen[8].MAC_layer1/acc_reg.
DSP Report: operator layer4_inst/PU_4/mac_gen[8].MAC_layer1/mul0 is absorbed into DSP layer4_inst/PU_4/mac_gen[8].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer4_inst/PU_4/mac_gen[9].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer4_inst/PU_4/mac_gen[9].MAC_layer1/op1_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[9].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[9].MAC_layer1/acc_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[9].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[9].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[9].MAC_layer1/mul_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[9].MAC_layer1/acc_reg.
DSP Report: operator layer4_inst/PU_4/mac_gen[9].MAC_layer1/acc0 is absorbed into DSP layer4_inst/PU_4/mac_gen[9].MAC_layer1/acc_reg.
DSP Report: operator layer4_inst/PU_4/mac_gen[9].MAC_layer1/mul0 is absorbed into DSP layer4_inst/PU_4/mac_gen[9].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer4_inst/PU_4/mac_gen[10].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer4_inst/PU_4/mac_gen[10].MAC_layer1/op1_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[10].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[10].MAC_layer1/acc_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[10].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[10].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[10].MAC_layer1/mul_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[10].MAC_layer1/acc_reg.
DSP Report: operator layer4_inst/PU_4/mac_gen[10].MAC_layer1/acc0 is absorbed into DSP layer4_inst/PU_4/mac_gen[10].MAC_layer1/acc_reg.
DSP Report: operator layer4_inst/PU_4/mac_gen[10].MAC_layer1/mul0 is absorbed into DSP layer4_inst/PU_4/mac_gen[10].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer4_inst/PU_4/mac_gen[11].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer4_inst/PU_4/mac_gen[11].MAC_layer1/op1_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[11].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[11].MAC_layer1/acc_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[11].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[11].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[11].MAC_layer1/mul_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[11].MAC_layer1/acc_reg.
DSP Report: operator layer4_inst/PU_4/mac_gen[11].MAC_layer1/acc0 is absorbed into DSP layer4_inst/PU_4/mac_gen[11].MAC_layer1/acc_reg.
DSP Report: operator layer4_inst/PU_4/mac_gen[11].MAC_layer1/mul0 is absorbed into DSP layer4_inst/PU_4/mac_gen[11].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer4_inst/PU_4/mac_gen[12].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer4_inst/PU_4/mac_gen[12].MAC_layer1/op1_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[12].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[12].MAC_layer1/acc_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[12].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[12].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[12].MAC_layer1/mul_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[12].MAC_layer1/acc_reg.
DSP Report: operator layer4_inst/PU_4/mac_gen[12].MAC_layer1/acc0 is absorbed into DSP layer4_inst/PU_4/mac_gen[12].MAC_layer1/acc_reg.
DSP Report: operator layer4_inst/PU_4/mac_gen[12].MAC_layer1/mul0 is absorbed into DSP layer4_inst/PU_4/mac_gen[12].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer4_inst/PU_4/mac_gen[13].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer4_inst/PU_4/mac_gen[13].MAC_layer1/op1_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[13].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[13].MAC_layer1/acc_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[13].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[13].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[13].MAC_layer1/mul_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[13].MAC_layer1/acc_reg.
DSP Report: operator layer4_inst/PU_4/mac_gen[13].MAC_layer1/acc0 is absorbed into DSP layer4_inst/PU_4/mac_gen[13].MAC_layer1/acc_reg.
DSP Report: operator layer4_inst/PU_4/mac_gen[13].MAC_layer1/mul0 is absorbed into DSP layer4_inst/PU_4/mac_gen[13].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer4_inst/PU_4/mac_gen[14].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer4_inst/PU_4/mac_gen[14].MAC_layer1/op1_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[14].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[14].MAC_layer1/acc_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[14].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[14].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[14].MAC_layer1/mul_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[14].MAC_layer1/acc_reg.
DSP Report: operator layer4_inst/PU_4/mac_gen[14].MAC_layer1/acc0 is absorbed into DSP layer4_inst/PU_4/mac_gen[14].MAC_layer1/acc_reg.
DSP Report: operator layer4_inst/PU_4/mac_gen[14].MAC_layer1/mul0 is absorbed into DSP layer4_inst/PU_4/mac_gen[14].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer4_inst/PU_4/mac_gen[15].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer4_inst/PU_4/mac_gen[15].MAC_layer1/op1_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[15].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[15].MAC_layer1/acc_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[15].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[15].MAC_layer1/acc_reg.
DSP Report: register layer4_inst/PU_4/mac_gen[15].MAC_layer1/mul_reg is absorbed into DSP layer4_inst/PU_4/mac_gen[15].MAC_layer1/acc_reg.
DSP Report: operator layer4_inst/PU_4/mac_gen[15].MAC_layer1/acc0 is absorbed into DSP layer4_inst/PU_4/mac_gen[15].MAC_layer1/acc_reg.
DSP Report: operator layer4_inst/PU_4/mac_gen[15].MAC_layer1/mul0 is absorbed into DSP layer4_inst/PU_4/mac_gen[15].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer4_inst/PU_4/qdq_result_reg, operation Mode is (post resource management): (A*(B:0x15f))'.
DSP Report: register layer4_inst/PU_4/qdq_result_reg is absorbed into DSP layer4_inst/PU_4/qdq_result_reg.
DSP Report: operator layer4_inst/PU_4/qdq_result0 is absorbed into DSP layer4_inst/PU_4/qdq_result_reg.
DSP Report: Generating DSP layer5_inst/PU_5/mac_gen[0].MAC_layer5/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer5_inst/PU_5/mac_gen[0].MAC_layer5/op2_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[0].MAC_layer5/acc_reg.
DSP Report: register layer5_inst/PU_5/mac_gen[0].MAC_layer5/op1_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[0].MAC_layer5/acc_reg.
DSP Report: register layer5_inst/PU_5/mac_gen[0].MAC_layer5/acc_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[0].MAC_layer5/acc_reg.
DSP Report: register layer5_inst/PU_5/mac_gen[0].MAC_layer5/mul_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[0].MAC_layer5/acc_reg.
DSP Report: operator layer5_inst/PU_5/mac_gen[0].MAC_layer5/acc0 is absorbed into DSP layer5_inst/PU_5/mac_gen[0].MAC_layer5/acc_reg.
DSP Report: operator layer5_inst/PU_5/mac_gen[0].MAC_layer5/mul0 is absorbed into DSP layer5_inst/PU_5/mac_gen[0].MAC_layer5/acc_reg.
DSP Report: Generating DSP layer5_inst/PU_5/mac_gen[1].MAC_layer5/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer5_inst/PU_5/mac_gen[0].MAC_layer5/op2_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[1].MAC_layer5/acc_reg.
DSP Report: register layer5_inst/PU_5/mac_gen[1].MAC_layer5/op1_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[1].MAC_layer5/acc_reg.
DSP Report: register layer5_inst/PU_5/mac_gen[1].MAC_layer5/acc_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[1].MAC_layer5/acc_reg.
DSP Report: register layer5_inst/PU_5/mac_gen[1].MAC_layer5/mul_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[1].MAC_layer5/acc_reg.
DSP Report: operator layer5_inst/PU_5/mac_gen[1].MAC_layer5/acc0 is absorbed into DSP layer5_inst/PU_5/mac_gen[1].MAC_layer5/acc_reg.
DSP Report: operator layer5_inst/PU_5/mac_gen[1].MAC_layer5/mul0 is absorbed into DSP layer5_inst/PU_5/mac_gen[1].MAC_layer5/acc_reg.
DSP Report: Generating DSP layer5_inst/PU_5/mac_gen[2].MAC_layer5/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer5_inst/PU_5/mac_gen[2].MAC_layer5/op1_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[2].MAC_layer5/acc_reg.
DSP Report: register layer5_inst/PU_5/mac_gen[2].MAC_layer5/acc_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[2].MAC_layer5/acc_reg.
DSP Report: register layer5_inst/PU_5/mac_gen[0].MAC_layer5/op2_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[2].MAC_layer5/acc_reg.
DSP Report: register layer5_inst/PU_5/mac_gen[2].MAC_layer5/mul_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[2].MAC_layer5/acc_reg.
DSP Report: operator layer5_inst/PU_5/mac_gen[2].MAC_layer5/acc0 is absorbed into DSP layer5_inst/PU_5/mac_gen[2].MAC_layer5/acc_reg.
DSP Report: operator layer5_inst/PU_5/mac_gen[2].MAC_layer5/mul0 is absorbed into DSP layer5_inst/PU_5/mac_gen[2].MAC_layer5/acc_reg.
DSP Report: Generating DSP layer5_inst/PU_5/mac_gen[3].MAC_layer5/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer5_inst/PU_5/mac_gen[3].MAC_layer5/op1_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[3].MAC_layer5/acc_reg.
DSP Report: register layer5_inst/PU_5/mac_gen[3].MAC_layer5/acc_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[3].MAC_layer5/acc_reg.
DSP Report: register layer5_inst/PU_5/mac_gen[0].MAC_layer5/op2_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[3].MAC_layer5/acc_reg.
DSP Report: register layer5_inst/PU_5/mac_gen[3].MAC_layer5/mul_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[3].MAC_layer5/acc_reg.
DSP Report: operator layer5_inst/PU_5/mac_gen[3].MAC_layer5/acc0 is absorbed into DSP layer5_inst/PU_5/mac_gen[3].MAC_layer5/acc_reg.
DSP Report: operator layer5_inst/PU_5/mac_gen[3].MAC_layer5/mul0 is absorbed into DSP layer5_inst/PU_5/mac_gen[3].MAC_layer5/acc_reg.
DSP Report: Generating DSP layer5_inst/PU_5/mac_gen[4].MAC_layer5/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer5_inst/PU_5/mac_gen[4].MAC_layer5/op1_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[4].MAC_layer5/acc_reg.
DSP Report: register layer5_inst/PU_5/mac_gen[4].MAC_layer5/acc_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[4].MAC_layer5/acc_reg.
DSP Report: register layer5_inst/PU_5/mac_gen[0].MAC_layer5/op2_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[4].MAC_layer5/acc_reg.
DSP Report: register layer5_inst/PU_5/mac_gen[4].MAC_layer5/mul_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[4].MAC_layer5/acc_reg.
DSP Report: operator layer5_inst/PU_5/mac_gen[4].MAC_layer5/acc0 is absorbed into DSP layer5_inst/PU_5/mac_gen[4].MAC_layer5/acc_reg.
DSP Report: operator layer5_inst/PU_5/mac_gen[4].MAC_layer5/mul0 is absorbed into DSP layer5_inst/PU_5/mac_gen[4].MAC_layer5/acc_reg.
DSP Report: Generating DSP layer5_inst/PU_5/mac_gen[5].MAC_layer5/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer5_inst/PU_5/mac_gen[5].MAC_layer5/op1_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[5].MAC_layer5/acc_reg.
DSP Report: register layer5_inst/PU_5/mac_gen[5].MAC_layer5/acc_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[5].MAC_layer5/acc_reg.
DSP Report: register layer5_inst/PU_5/mac_gen[0].MAC_layer5/op2_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[5].MAC_layer5/acc_reg.
DSP Report: register layer5_inst/PU_5/mac_gen[5].MAC_layer5/mul_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[5].MAC_layer5/acc_reg.
DSP Report: operator layer5_inst/PU_5/mac_gen[5].MAC_layer5/acc0 is absorbed into DSP layer5_inst/PU_5/mac_gen[5].MAC_layer5/acc_reg.
DSP Report: operator layer5_inst/PU_5/mac_gen[5].MAC_layer5/mul0 is absorbed into DSP layer5_inst/PU_5/mac_gen[5].MAC_layer5/acc_reg.
DSP Report: Generating DSP layer5_inst/PU_5/mac_gen[6].MAC_layer5/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer5_inst/PU_5/mac_gen[6].MAC_layer5/op1_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[6].MAC_layer5/acc_reg.
DSP Report: register layer5_inst/PU_5/mac_gen[6].MAC_layer5/acc_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[6].MAC_layer5/acc_reg.
DSP Report: register layer5_inst/PU_5/mac_gen[0].MAC_layer5/op2_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[6].MAC_layer5/acc_reg.
DSP Report: register layer5_inst/PU_5/mac_gen[6].MAC_layer5/mul_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[6].MAC_layer5/acc_reg.
DSP Report: operator layer5_inst/PU_5/mac_gen[6].MAC_layer5/acc0 is absorbed into DSP layer5_inst/PU_5/mac_gen[6].MAC_layer5/acc_reg.
DSP Report: operator layer5_inst/PU_5/mac_gen[6].MAC_layer5/mul0 is absorbed into DSP layer5_inst/PU_5/mac_gen[6].MAC_layer5/acc_reg.
DSP Report: Generating DSP layer5_inst/PU_5/mac_gen[7].MAC_layer5/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer5_inst/PU_5/mac_gen[7].MAC_layer5/op1_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[7].MAC_layer5/acc_reg.
DSP Report: register layer5_inst/PU_5/mac_gen[7].MAC_layer5/acc_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[7].MAC_layer5/acc_reg.
DSP Report: register layer5_inst/PU_5/mac_gen[0].MAC_layer5/op2_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[7].MAC_layer5/acc_reg.
DSP Report: register layer5_inst/PU_5/mac_gen[7].MAC_layer5/mul_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[7].MAC_layer5/acc_reg.
DSP Report: operator layer5_inst/PU_5/mac_gen[7].MAC_layer5/acc0 is absorbed into DSP layer5_inst/PU_5/mac_gen[7].MAC_layer5/acc_reg.
DSP Report: operator layer5_inst/PU_5/mac_gen[7].MAC_layer5/mul0 is absorbed into DSP layer5_inst/PU_5/mac_gen[7].MAC_layer5/acc_reg.
DSP Report: Generating DSP layer5_inst/PU_5/mac_gen[8].MAC_layer5/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer5_inst/PU_5/mac_gen[8].MAC_layer5/op1_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[8].MAC_layer5/acc_reg.
DSP Report: register layer5_inst/PU_5/mac_gen[8].MAC_layer5/acc_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[8].MAC_layer5/acc_reg.
DSP Report: register layer5_inst/PU_5/mac_gen[0].MAC_layer5/op2_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[8].MAC_layer5/acc_reg.
DSP Report: register layer5_inst/PU_5/mac_gen[8].MAC_layer5/mul_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[8].MAC_layer5/acc_reg.
DSP Report: operator layer5_inst/PU_5/mac_gen[8].MAC_layer5/acc0 is absorbed into DSP layer5_inst/PU_5/mac_gen[8].MAC_layer5/acc_reg.
DSP Report: operator layer5_inst/PU_5/mac_gen[8].MAC_layer5/mul0 is absorbed into DSP layer5_inst/PU_5/mac_gen[8].MAC_layer5/acc_reg.
DSP Report: Generating DSP layer5_inst/PU_5/mac_gen[9].MAC_layer5/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer5_inst/PU_5/mac_gen[9].MAC_layer5/op1_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[9].MAC_layer5/acc_reg.
DSP Report: register layer5_inst/PU_5/mac_gen[9].MAC_layer5/acc_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[9].MAC_layer5/acc_reg.
DSP Report: register layer5_inst/PU_5/mac_gen[0].MAC_layer5/op2_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[9].MAC_layer5/acc_reg.
DSP Report: register layer5_inst/PU_5/mac_gen[9].MAC_layer5/mul_reg is absorbed into DSP layer5_inst/PU_5/mac_gen[9].MAC_layer5/acc_reg.
DSP Report: operator layer5_inst/PU_5/mac_gen[9].MAC_layer5/acc0 is absorbed into DSP layer5_inst/PU_5/mac_gen[9].MAC_layer5/acc_reg.
DSP Report: operator layer5_inst/PU_5/mac_gen[9].MAC_layer5/mul0 is absorbed into DSP layer5_inst/PU_5/mac_gen[9].MAC_layer5/acc_reg.
DSP Report: Generating DSP layer3_inst/PU_3/mac_gen[0].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer3_inst/PU_3/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[0].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[0].MAC_layer1/op1_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[0].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[0].MAC_layer1/acc_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[0].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[0].MAC_layer1/mul_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[0].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[0].MAC_layer1/acc0 is absorbed into DSP layer3_inst/PU_3/mac_gen[0].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[0].MAC_layer1/mul0 is absorbed into DSP layer3_inst/PU_3/mac_gen[0].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer3_inst/PU_3/mac_gen[1].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer3_inst/PU_3/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[1].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[1].MAC_layer1/op1_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[1].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[1].MAC_layer1/acc_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[1].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[1].MAC_layer1/mul_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[1].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[1].MAC_layer1/acc0 is absorbed into DSP layer3_inst/PU_3/mac_gen[1].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[1].MAC_layer1/mul0 is absorbed into DSP layer3_inst/PU_3/mac_gen[1].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer3_inst/PU_3/mac_gen[2].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer3_inst/PU_3/mac_gen[2].MAC_layer1/op1_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[2].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[2].MAC_layer1/acc_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[2].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[2].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[2].MAC_layer1/mul_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[2].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[2].MAC_layer1/acc0 is absorbed into DSP layer3_inst/PU_3/mac_gen[2].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[2].MAC_layer1/mul0 is absorbed into DSP layer3_inst/PU_3/mac_gen[2].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer3_inst/PU_3/mac_gen[3].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer3_inst/PU_3/mac_gen[3].MAC_layer1/op1_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[3].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[3].MAC_layer1/acc_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[3].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[3].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[3].MAC_layer1/mul_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[3].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[3].MAC_layer1/acc0 is absorbed into DSP layer3_inst/PU_3/mac_gen[3].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[3].MAC_layer1/mul0 is absorbed into DSP layer3_inst/PU_3/mac_gen[3].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer3_inst/PU_3/mac_gen[4].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer3_inst/PU_3/mac_gen[4].MAC_layer1/op1_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[4].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[4].MAC_layer1/acc_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[4].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[4].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[4].MAC_layer1/mul_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[4].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[4].MAC_layer1/acc0 is absorbed into DSP layer3_inst/PU_3/mac_gen[4].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[4].MAC_layer1/mul0 is absorbed into DSP layer3_inst/PU_3/mac_gen[4].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer3_inst/PU_3/mac_gen[5].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer3_inst/PU_3/mac_gen[5].MAC_layer1/op1_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[5].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[5].MAC_layer1/acc_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[5].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[5].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[5].MAC_layer1/mul_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[5].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[5].MAC_layer1/acc0 is absorbed into DSP layer3_inst/PU_3/mac_gen[5].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[5].MAC_layer1/mul0 is absorbed into DSP layer3_inst/PU_3/mac_gen[5].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer3_inst/PU_3/mac_gen[6].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer3_inst/PU_3/mac_gen[6].MAC_layer1/op1_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[6].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[6].MAC_layer1/acc_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[6].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[6].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[6].MAC_layer1/mul_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[6].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[6].MAC_layer1/acc0 is absorbed into DSP layer3_inst/PU_3/mac_gen[6].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[6].MAC_layer1/mul0 is absorbed into DSP layer3_inst/PU_3/mac_gen[6].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer3_inst/PU_3/mac_gen[7].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer3_inst/PU_3/mac_gen[7].MAC_layer1/op1_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[7].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[7].MAC_layer1/acc_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[7].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[7].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[7].MAC_layer1/mul_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[7].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[7].MAC_layer1/acc0 is absorbed into DSP layer3_inst/PU_3/mac_gen[7].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[7].MAC_layer1/mul0 is absorbed into DSP layer3_inst/PU_3/mac_gen[7].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer3_inst/PU_3/mac_gen[8].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer3_inst/PU_3/mac_gen[8].MAC_layer1/op1_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[8].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[8].MAC_layer1/acc_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[8].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[8].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[8].MAC_layer1/mul_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[8].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[8].MAC_layer1/acc0 is absorbed into DSP layer3_inst/PU_3/mac_gen[8].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[8].MAC_layer1/mul0 is absorbed into DSP layer3_inst/PU_3/mac_gen[8].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer3_inst/PU_3/mac_gen[9].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer3_inst/PU_3/mac_gen[9].MAC_layer1/op1_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[9].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[9].MAC_layer1/acc_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[9].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[9].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[9].MAC_layer1/mul_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[9].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[9].MAC_layer1/acc0 is absorbed into DSP layer3_inst/PU_3/mac_gen[9].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[9].MAC_layer1/mul0 is absorbed into DSP layer3_inst/PU_3/mac_gen[9].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer3_inst/PU_3/mac_gen[10].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer3_inst/PU_3/mac_gen[10].MAC_layer1/op1_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[10].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[10].MAC_layer1/acc_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[10].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[10].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[10].MAC_layer1/mul_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[10].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[10].MAC_layer1/acc0 is absorbed into DSP layer3_inst/PU_3/mac_gen[10].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[10].MAC_layer1/mul0 is absorbed into DSP layer3_inst/PU_3/mac_gen[10].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer3_inst/PU_3/mac_gen[11].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer3_inst/PU_3/mac_gen[11].MAC_layer1/op1_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[11].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[11].MAC_layer1/acc_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[11].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[11].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[11].MAC_layer1/mul_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[11].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[11].MAC_layer1/acc0 is absorbed into DSP layer3_inst/PU_3/mac_gen[11].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[11].MAC_layer1/mul0 is absorbed into DSP layer3_inst/PU_3/mac_gen[11].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer3_inst/PU_3/mac_gen[12].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer3_inst/PU_3/mac_gen[12].MAC_layer1/op1_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[12].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[12].MAC_layer1/acc_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[12].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[12].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[12].MAC_layer1/mul_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[12].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[12].MAC_layer1/acc0 is absorbed into DSP layer3_inst/PU_3/mac_gen[12].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[12].MAC_layer1/mul0 is absorbed into DSP layer3_inst/PU_3/mac_gen[12].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer3_inst/PU_3/mac_gen[13].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer3_inst/PU_3/mac_gen[13].MAC_layer1/op1_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[13].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[13].MAC_layer1/acc_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[13].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[13].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[13].MAC_layer1/mul_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[13].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[13].MAC_layer1/acc0 is absorbed into DSP layer3_inst/PU_3/mac_gen[13].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[13].MAC_layer1/mul0 is absorbed into DSP layer3_inst/PU_3/mac_gen[13].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer3_inst/PU_3/mac_gen[14].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer3_inst/PU_3/mac_gen[14].MAC_layer1/op1_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[14].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[14].MAC_layer1/acc_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[14].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[14].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[14].MAC_layer1/mul_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[14].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[14].MAC_layer1/acc0 is absorbed into DSP layer3_inst/PU_3/mac_gen[14].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[14].MAC_layer1/mul0 is absorbed into DSP layer3_inst/PU_3/mac_gen[14].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer3_inst/PU_3/mac_gen[15].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer3_inst/PU_3/mac_gen[15].MAC_layer1/op1_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[15].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[15].MAC_layer1/acc_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[15].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[15].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[15].MAC_layer1/mul_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[15].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[15].MAC_layer1/acc0 is absorbed into DSP layer3_inst/PU_3/mac_gen[15].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[15].MAC_layer1/mul0 is absorbed into DSP layer3_inst/PU_3/mac_gen[15].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer3_inst/PU_3/mac_gen[16].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer3_inst/PU_3/mac_gen[16].MAC_layer1/op1_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[16].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[16].MAC_layer1/acc_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[16].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[16].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[16].MAC_layer1/mul_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[16].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[16].MAC_layer1/acc0 is absorbed into DSP layer3_inst/PU_3/mac_gen[16].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[16].MAC_layer1/mul0 is absorbed into DSP layer3_inst/PU_3/mac_gen[16].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer3_inst/PU_3/mac_gen[17].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer3_inst/PU_3/mac_gen[17].MAC_layer1/op1_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[17].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[17].MAC_layer1/acc_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[17].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[17].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[17].MAC_layer1/mul_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[17].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[17].MAC_layer1/acc0 is absorbed into DSP layer3_inst/PU_3/mac_gen[17].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[17].MAC_layer1/mul0 is absorbed into DSP layer3_inst/PU_3/mac_gen[17].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer3_inst/PU_3/mac_gen[18].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer3_inst/PU_3/mac_gen[18].MAC_layer1/op1_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[18].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[18].MAC_layer1/acc_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[18].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[18].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[18].MAC_layer1/mul_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[18].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[18].MAC_layer1/acc0 is absorbed into DSP layer3_inst/PU_3/mac_gen[18].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[18].MAC_layer1/mul0 is absorbed into DSP layer3_inst/PU_3/mac_gen[18].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer3_inst/PU_3/mac_gen[19].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer3_inst/PU_3/mac_gen[19].MAC_layer1/op1_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[19].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[19].MAC_layer1/acc_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[19].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[19].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[19].MAC_layer1/mul_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[19].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[19].MAC_layer1/acc0 is absorbed into DSP layer3_inst/PU_3/mac_gen[19].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[19].MAC_layer1/mul0 is absorbed into DSP layer3_inst/PU_3/mac_gen[19].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer3_inst/PU_3/mac_gen[20].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer3_inst/PU_3/mac_gen[20].MAC_layer1/op1_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[20].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[20].MAC_layer1/acc_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[20].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[20].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[20].MAC_layer1/mul_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[20].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[20].MAC_layer1/acc0 is absorbed into DSP layer3_inst/PU_3/mac_gen[20].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[20].MAC_layer1/mul0 is absorbed into DSP layer3_inst/PU_3/mac_gen[20].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer3_inst/PU_3/mac_gen[21].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer3_inst/PU_3/mac_gen[21].MAC_layer1/op1_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[21].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[21].MAC_layer1/acc_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[21].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[21].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[21].MAC_layer1/mul_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[21].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[21].MAC_layer1/acc0 is absorbed into DSP layer3_inst/PU_3/mac_gen[21].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[21].MAC_layer1/mul0 is absorbed into DSP layer3_inst/PU_3/mac_gen[21].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer3_inst/PU_3/mac_gen[22].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer3_inst/PU_3/mac_gen[22].MAC_layer1/op1_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[22].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[22].MAC_layer1/acc_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[22].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[22].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[22].MAC_layer1/mul_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[22].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[22].MAC_layer1/acc0 is absorbed into DSP layer3_inst/PU_3/mac_gen[22].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[22].MAC_layer1/mul0 is absorbed into DSP layer3_inst/PU_3/mac_gen[22].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer3_inst/PU_3/mac_gen[23].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer3_inst/PU_3/mac_gen[23].MAC_layer1/op1_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[23].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[23].MAC_layer1/acc_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[23].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[23].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[23].MAC_layer1/mul_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[23].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[23].MAC_layer1/acc0 is absorbed into DSP layer3_inst/PU_3/mac_gen[23].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[23].MAC_layer1/mul0 is absorbed into DSP layer3_inst/PU_3/mac_gen[23].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer3_inst/PU_3/mac_gen[24].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer3_inst/PU_3/mac_gen[24].MAC_layer1/op1_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[24].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[24].MAC_layer1/acc_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[24].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[24].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[24].MAC_layer1/mul_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[24].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[24].MAC_layer1/acc0 is absorbed into DSP layer3_inst/PU_3/mac_gen[24].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[24].MAC_layer1/mul0 is absorbed into DSP layer3_inst/PU_3/mac_gen[24].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer3_inst/PU_3/mac_gen[25].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer3_inst/PU_3/mac_gen[25].MAC_layer1/op1_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[25].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[25].MAC_layer1/acc_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[25].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[25].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[25].MAC_layer1/mul_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[25].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[25].MAC_layer1/acc0 is absorbed into DSP layer3_inst/PU_3/mac_gen[25].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[25].MAC_layer1/mul0 is absorbed into DSP layer3_inst/PU_3/mac_gen[25].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer3_inst/PU_3/mac_gen[26].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer3_inst/PU_3/mac_gen[26].MAC_layer1/op1_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[26].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[26].MAC_layer1/acc_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[26].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[26].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[26].MAC_layer1/mul_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[26].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[26].MAC_layer1/acc0 is absorbed into DSP layer3_inst/PU_3/mac_gen[26].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[26].MAC_layer1/mul0 is absorbed into DSP layer3_inst/PU_3/mac_gen[26].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer3_inst/PU_3/mac_gen[27].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer3_inst/PU_3/mac_gen[27].MAC_layer1/op1_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[27].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[27].MAC_layer1/acc_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[27].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[27].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[27].MAC_layer1/mul_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[27].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[27].MAC_layer1/acc0 is absorbed into DSP layer3_inst/PU_3/mac_gen[27].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[27].MAC_layer1/mul0 is absorbed into DSP layer3_inst/PU_3/mac_gen[27].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer3_inst/PU_3/mac_gen[28].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer3_inst/PU_3/mac_gen[28].MAC_layer1/op1_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[28].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[28].MAC_layer1/acc_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[28].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[28].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[28].MAC_layer1/mul_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[28].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[28].MAC_layer1/acc0 is absorbed into DSP layer3_inst/PU_3/mac_gen[28].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[28].MAC_layer1/mul0 is absorbed into DSP layer3_inst/PU_3/mac_gen[28].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer3_inst/PU_3/mac_gen[29].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer3_inst/PU_3/mac_gen[29].MAC_layer1/op1_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[29].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[29].MAC_layer1/acc_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[29].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[29].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[29].MAC_layer1/mul_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[29].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[29].MAC_layer1/acc0 is absorbed into DSP layer3_inst/PU_3/mac_gen[29].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[29].MAC_layer1/mul0 is absorbed into DSP layer3_inst/PU_3/mac_gen[29].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer3_inst/PU_3/mac_gen[30].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer3_inst/PU_3/mac_gen[30].MAC_layer1/op1_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[30].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[30].MAC_layer1/acc_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[30].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[30].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[30].MAC_layer1/mul_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[30].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[30].MAC_layer1/acc0 is absorbed into DSP layer3_inst/PU_3/mac_gen[30].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[30].MAC_layer1/mul0 is absorbed into DSP layer3_inst/PU_3/mac_gen[30].MAC_layer1/acc_reg.
DSP Report: Generating DSP layer3_inst/PU_3/mac_gen[31].MAC_layer1/acc_reg, operation Mode is (post resource management): (P or 0)+((A2*B2)' or 0).
DSP Report: register layer3_inst/PU_3/mac_gen[31].MAC_layer1/op1_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[31].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[31].MAC_layer1/acc_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[31].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[0].MAC_layer1/op2_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[31].MAC_layer1/acc_reg.
DSP Report: register layer3_inst/PU_3/mac_gen[31].MAC_layer1/mul_reg is absorbed into DSP layer3_inst/PU_3/mac_gen[31].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[31].MAC_layer1/acc0 is absorbed into DSP layer3_inst/PU_3/mac_gen[31].MAC_layer1/acc_reg.
DSP Report: operator layer3_inst/PU_3/mac_gen[31].MAC_layer1/mul0 is absorbed into DSP layer3_inst/PU_3/mac_gen[31].MAC_layer1/acc_reg.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                       | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|single_port_bram:                 | mem_reg    | 8 K x 8(NO_CHANGE)     | W | R |                        |   |   | Port A           | 0      | 2      | 
|single_port_bram__parameterized0: | mem_reg    | 1 K x 1024(NO_CHANGE)  | W | R |                        |   |   | Port A           | 1      | 28     | 
|single_port_bram__parameterized1: | mem_reg    | 256 x 256(NO_CHANGE)   | W | R |                        |   |   | Port A           | 8      | 0      | 
|single_port_bram__parameterized3: | mem_reg    | 128 x 128(NO_CHANGE)   | W | R |                        |   |   | Port A           | 4      | 0      | 
|single_port_bram__parameterized4: | mem_reg    | 32 x 80(NO_CHANGE)     | W | R |                        |   |   | Port A           | 3      | 0      | 
|single_port_bram__parameterized2: | mem_reg    | 128 x 256(NO_CHANGE)   | W | R |                        |   |   | Port A           | 8      | 0      | 
+----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                                                                             | RTL Object                       | Inference      | Size (Depth x Width) | Primitives    | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|design_1_i/smartconnect_0/insti_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26   | 
|design_1_i/smartconnect_0/insti_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26   | 
|design_1_i/smartconnect_0/insti_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 23              | RAM32M x 4    | 
|design_1_i/smartconnect_0/insti_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 69              | RAM32M x 12   | 
|design_1_i/smartconnect_0/insti_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 70              | RAM32M x 12   | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|pu          | (A*(B:0x26))'            | 24     | 6      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|pu          | (A*(B:0xdc))'            | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|pu          | (A*(B:0x15f))'           | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac         | (P or 0)+((A2*B2)' or 0) | 8      | 8      | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|pu          | (A*(B:0x1a1))'           | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer1_inst/i_1/x_buf/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer1_inst/i_1/x_buf/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer1_inst/i_2/w1_buf/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer1_inst/i_2/w1_buf/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer1_inst/i_2/w1_buf/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer1_inst/i_2/w1_buf/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer1_inst/i_2/w1_buf/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer1_inst/i_2/w1_buf/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer1_inst/i_2/w1_buf/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer1_inst/i_2/w1_buf/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer1_inst/i_2/w1_buf/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer1_inst/i_2/w1_buf/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer1_inst/i_2/w1_buf/mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer1_inst/i_2/w1_buf/mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer1_inst/i_2/w1_buf/mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer1_inst/i_2/w1_buf/mem_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer1_inst/i_2/w1_buf/mem_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer1_inst/i_2/w1_buf/mem_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer1_inst/i_2/w1_buf/mem_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer1_inst/i_2/w1_buf/mem_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer1_inst/i_2/w1_buf/mem_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer1_inst/i_2/w1_buf/mem_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer1_inst/i_2/w1_buf/mem_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer1_inst/i_2/w1_buf/mem_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer1_inst/i_2/w1_buf/mem_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer1_inst/i_2/w1_buf/mem_reg_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer1_inst/i_2/w1_buf/mem_reg_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer1_inst/i_2/w1_buf/mem_reg_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer1_inst/i_2/w1_buf/mem_reg_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer1_inst/i_2/w1_buf/mem_reg_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer1_inst/i_2/w1_buf/mem_reg_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer2_insti_40/layer2_inst/w2_buf/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer2_insti_40/layer2_inst/w2_buf/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer2_insti_40/layer2_inst/w2_buf/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer2_insti_40/layer2_inst/w2_buf/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer2_insti_40/layer2_inst/w2_buf/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer2_insti_40/layer2_inst/w2_buf/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer2_insti_40/layer2_inst/w2_buf/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer2_insti_40/layer2_inst/w2_buf/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer2_insti_40/layer2_inst/w2_buf/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer2_insti_40/layer2_inst/w2_buf/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer2_insti_40/layer2_inst/w2_buf/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer2_insti_40/layer2_inst/w2_buf/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer2_insti_40/layer2_inst/w2_buf/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer2_insti_40/layer2_inst/w2_buf/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_0/layer2_insti_40/layer2_inst/w2_buf/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_1/i_69/layer4_inst/w4_buf/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_1/i_69/layer4_inst/w4_buf/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_1/i_69/layer4_inst/w4_buf/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_1/i_69/layer4_inst/w4_buf/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_1/i_69/layer4_inst/w4_buf/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_1/i_69/layer4_inst/w4_buf/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_1/i_69/layer4_inst/w4_buf/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_1/i_69/layer4_inst/w4_buf/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_1/i_70/layer5_inst/w5_buf/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_1/i_70/layer5_inst/w5_buf/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_1/i_70/layer5_inst/w5_buf/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_1/i_70/layer5_inst/w5_buf/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_1/i_70/layer5_inst/w5_buf/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_1/i_132/layer3_inst/w3_buf/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_1/i_132/layer3_inst/w3_buf/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_1/i_132/layer3_inst/w3_buf/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_1/i_132/layer3_inst/w3_buf/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_1/i_132/layer3_inst/w3_buf/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_1/i_132/layer3_inst/w3_buf/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_1/i_132/layer3_inst/w3_buf/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_1/i_132/layer3_inst/w3_buf/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_1/i_132/layer3_inst/w3_buf/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_1/i_132/layer3_inst/w3_buf/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_1/i_132/layer3_inst/w3_buf/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_1/i_132/layer3_inst/w3_buf/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_1/i_132/layer3_inst/w3_buf/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_1/i_132/layer3_inst/w3_buf/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/i_1/i_132/layer3_inst/w3_buf/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall            |           2|       222|
|2     |sc_exit_v1_0_8_top__GC0                 |           1|       271|
|3     |sc_mmu_v1_0_7_top__GC0                  |           1|       445|
|4     |sc_si_converter_v1_0_8_wrap_narrow__GC0 |           1|      2047|
|5     |sc_si_converter_v1_0_8_top__GC0         |           1|       145|
|6     |bd_48ac_s00tr_0                         |           1|       235|
|7     |bd_48ac__GC0                            |           1|      2203|
|8     |top__GB0                                |           1|     13426|
|9     |top__GB1                                |           1|      6351|
|10    |top_mlp__GC0                            |           1|      5478|
|11    |design_1__GC0                           |           1|      1135|
|12    |sc_util_v1_0_4_axi_reg_stall__1         |           1|       232|
|13    |sc_util_v1_0_4_axi_reg_stall__2         |           1|       222|
|14    |sc_util_v1_0_4_axi_reg_stall__3         |           1|        57|
|15    |sc_util_v1_0_4_axi_reg_stall__4         |           2|       384|
|16    |sc_util_v1_0_4_axi_reg_stall__5         |           2|       372|
|17    |sc_util_v1_0_4_axi_reg_stall__6         |           1|       232|
|18    |sc_util_v1_0_4_axi_reg_stall__7         |           1|       282|
|19    |sc_util_v1_0_4_axi_reg_stall__8         |           1|       117|
|20    |sc_util_v1_0_4_axi_reg_stall__9         |           1|       362|
|21    |sc_util_v1_0_4_axi_reg_stall__10        |           1|       372|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:19 ; elapsed = 00:03:51 . Memory (MB): peak = 1723.602 ; gain = 1127.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:26 ; elapsed = 00:03:59 . Memory (MB): peak = 1723.602 ; gain = 1127.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                       | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|single_port_bram:                 | mem_reg    | 8 K x 8(NO_CHANGE)     | W | R |                        |   |   | Port A           | 0      | 2      | 
|single_port_bram__parameterized0: | mem_reg    | 1 K x 1024(NO_CHANGE)  | W | R |                        |   |   | Port A           | 1      | 28     | 
|single_port_bram__parameterized1: | mem_reg    | 256 x 256(NO_CHANGE)   | W | R |                        |   |   | Port A           | 8      | 0      | 
|single_port_bram__parameterized3: | mem_reg    | 128 x 128(NO_CHANGE)   | W | R |                        |   |   | Port A           | 4      | 0      | 
|single_port_bram__parameterized4: | mem_reg    | 32 x 80(NO_CHANGE)     | W | R |                        |   |   | Port A           | 3      | 0      | 
|single_port_bram__parameterized2: | mem_reg    | 128 x 256(NO_CHANGE)   | W | R |                        |   |   | Port A           | 8      | 0      | 
+----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                                                                             | RTL Object                       | Inference      | Size (Depth x Width) | Primitives    | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|design_1_i/smartconnect_0/insti_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26   | 
|design_1_i/smartconnect_0/insti_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26   | 
|design_1_i/smartconnect_0/insti_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 23              | RAM32M x 4    | 
|design_1_i/smartconnect_0/insti_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 69              | RAM32M x 12   | 
|design_1_i/smartconnect_0/insti_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 70              | RAM32M x 12   | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall            |           2|       217|
|2     |sc_exit_v1_0_8_top__GC0                 |           1|       271|
|3     |sc_mmu_v1_0_7_top__GC0                  |           1|       445|
|4     |sc_si_converter_v1_0_8_wrap_narrow__GC0 |           1|      2047|
|5     |sc_si_converter_v1_0_8_top__GC0         |           1|       145|
|6     |bd_48ac_s00tr_0                         |           1|       235|
|7     |bd_48ac__GC0                            |           1|      2203|
|8     |top__GB0                                |           1|     13426|
|9     |top__GB1                                |           1|      6351|
|10    |top_mlp__GC0                            |           1|      5478|
|11    |design_1__GC0                           |           1|      1135|
|12    |sc_util_v1_0_4_axi_reg_stall__1         |           1|       232|
|13    |sc_util_v1_0_4_axi_reg_stall__2         |           1|       222|
|14    |sc_util_v1_0_4_axi_reg_stall__3         |           1|        57|
|15    |sc_util_v1_0_4_axi_reg_stall__4         |           2|       384|
|16    |sc_util_v1_0_4_axi_reg_stall__5         |           2|       372|
|17    |sc_util_v1_0_4_axi_reg_stall__6         |           1|       232|
|18    |sc_util_v1_0_4_axi_reg_stall__7         |           1|       282|
|19    |sc_util_v1_0_4_axi_reg_stall__8         |           1|       117|
|20    |sc_util_v1_0_4_axi_reg_stall__9         |           1|       362|
|21    |sc_util_v1_0_4_axi_reg_stall__10        |           1|       362|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v:27]
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/layer1_inst/x_buf/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/layer1_inst/x_buf/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/layer1_inst/w1_buf/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/layer1_inst/w1_buf/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/layer1_inst/w1_buf/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/layer1_inst/w1_buf/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/layer1_inst/w1_buf/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/layer1_inst/w1_buf/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/layer1_inst/w1_buf/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/layer1_inst/w1_buf/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/layer1_inst/w1_buf/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/layer1_inst/w1_buf/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/layer1_inst/w1_buf/mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/layer1_inst/w1_buf/mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/layer1_inst/w1_buf/mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/layer1_inst/w1_buf/mem_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/layer1_inst/w1_buf/mem_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/layer1_inst/w1_buf/mem_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/layer1_inst/w1_buf/mem_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/layer1_inst/w1_buf/mem_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/layer1_inst/w1_buf/mem_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/layer1_inst/w1_buf/mem_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/layer1_inst/w1_buf/mem_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/layer1_inst/w1_buf/mem_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/layer1_inst/w1_buf/mem_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/top_mlp_0/inst/mlp_top/layer1_inst/w1_buf/mem_reg_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:38 ; elapsed = 00:04:12 . Memory (MB): peak = 1723.602 ; gain = 1127.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-6064] Net \layer2_inst/layer2_temp_bram/data_out_reg[7]_rep__1_n_0  is driving 88 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net \layer2_inst/layer2_temp_bram/data_out_reg[7]_rep__0_n_0  is driving 88 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net \layer2_inst/layer2_temp_bram/data_out_reg[7]_rep_n_0  is driving 88 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net layer2_data[7] is driving 88 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net layer4_data[7] is driving 110 big block pins (URAM, BRAM and DSP loads). Created 11 replicas of its driver. 
INFO: [Synth 8-6064] Net layer3_data[7] is driving 176 big block pins (URAM, BRAM and DSP loads). Created 18 replicas of its driver. 
INFO: [Synth 8-6064] Net layer1_data[7] is driving 88 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net \layer1_inst/layer1_temp_bram/data_out_reg[7]_rep_n_0  is driving 88 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net \layer1_inst/layer1_temp_bram/data_out_reg[7]_rep__0_n_0  is driving 88 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net \layer1_inst/layer1_temp_bram/data_out_reg[7]_rep__1_n_0  is driving 88 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:41 ; elapsed = 00:04:15 . Memory (MB): peak = 1723.602 ; gain = 1127.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:41 ; elapsed = 00:04:15 . Memory (MB): peak = 1723.602 ; gain = 1127.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:45 ; elapsed = 00:04:19 . Memory (MB): peak = 1723.602 ; gain = 1127.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:45 ; elapsed = 00:04:19 . Memory (MB): peak = 1723.602 ; gain = 1127.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:45 ; elapsed = 00:04:20 . Memory (MB): peak = 1723.602 ; gain = 1127.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:45 ; elapsed = 00:04:20 . Memory (MB): peak = 1723.602 ; gain = 1127.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top                | layer1_inst/PU_1/done_delay_reg[2]                                                                                                     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_9_ila     | ila_core_inst/u_ila_regs/adv_rb_drdy4_reg                                                                                              | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_9_ila     | ila_core_inst/shifted_data_in_reg[8][67]                                                                                               | 9      | 68    | NO           | NO                 | YES               | 68     | 0       | 
|ila_v6_2_9_ila     | ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]                                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_9_ila     | ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]                                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|blk_mem_gen_v8_4_3 | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | shift_reg_reg | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__1     | shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BIBUF       |   130|
|2     |BUFG        |     2|
|3     |CARRY4      |    81|
|4     |CFGLUT5     |    86|
|5     |DSP48E1     |   218|
|6     |DSP48E1_2   |     2|
|7     |LUT1        |   248|
|8     |LUT2        |   384|
|9     |LUT3        |  1591|
|10    |LUT4        |   729|
|11    |LUT5        |   555|
|12    |LUT6        |  3431|
|13    |MUXF7       |   896|
|14    |MUXF8       |   310|
|15    |PS7         |     1|
|16    |RAM32M      |    80|
|17    |RAMB18E1    |     1|
|18    |RAMB18E1_1  |     1|
|19    |RAMB18E1_10 |     1|
|20    |RAMB18E1_11 |     1|
|21    |RAMB18E1_12 |     1|
|22    |RAMB18E1_13 |     1|
|23    |RAMB18E1_14 |     1|
|24    |RAMB18E1_15 |     1|
|25    |RAMB18E1_16 |     1|
|26    |RAMB18E1_17 |     1|
|27    |RAMB18E1_18 |     1|
|28    |RAMB18E1_19 |     1|
|29    |RAMB18E1_2  |     1|
|30    |RAMB18E1_20 |     1|
|31    |RAMB18E1_21 |     1|
|32    |RAMB18E1_22 |     1|
|33    |RAMB18E1_23 |     1|
|34    |RAMB18E1_3  |     1|
|35    |RAMB18E1_4  |     1|
|36    |RAMB18E1_5  |     1|
|37    |RAMB18E1_6  |     1|
|38    |RAMB18E1_7  |     1|
|39    |RAMB18E1_8  |     1|
|40    |RAMB18E1_9  |     1|
|41    |RAMB36E1    |     1|
|42    |RAMB36E1_1  |     1|
|43    |RAMB36E1_10 |     1|
|44    |RAMB36E1_11 |     1|
|45    |RAMB36E1_12 |     1|
|46    |RAMB36E1_13 |     1|
|47    |RAMB36E1_14 |     1|
|48    |RAMB36E1_15 |     1|
|49    |RAMB36E1_16 |     1|
|50    |RAMB36E1_17 |     1|
|51    |RAMB36E1_18 |     1|
|52    |RAMB36E1_19 |     1|
|53    |RAMB36E1_2  |     1|
|54    |RAMB36E1_20 |     1|
|55    |RAMB36E1_21 |     1|
|56    |RAMB36E1_22 |     1|
|57    |RAMB36E1_23 |     1|
|58    |RAMB36E1_24 |     1|
|59    |RAMB36E1_25 |     1|
|60    |RAMB36E1_26 |     1|
|61    |RAMB36E1_27 |     1|
|62    |RAMB36E1_28 |     1|
|63    |RAMB36E1_29 |     1|
|64    |RAMB36E1_3  |     1|
|65    |RAMB36E1_30 |     2|
|66    |RAMB36E1_31 |     2|
|67    |RAMB36E1_4  |     1|
|68    |RAMB36E1_5  |     1|
|69    |RAMB36E1_6  |     1|
|70    |RAMB36E1_7  |     1|
|71    |RAMB36E1_8  |     1|
|72    |RAMB36E1_9  |     1|
|73    |SRL16       |     1|
|74    |SRL16E      |   170|
|75    |SRLC16E     |     2|
|76    |SRLC32E     |    87|
|77    |FDCE        |  2507|
|78    |FDR         |     4|
|79    |FDRE        |  9752|
|80    |FDSE        |    81|
|81    |IBUF        |     3|
|82    |OBUF        |     1|
+------+------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------+
|      |Instance                                                                                            |Module                                                      |Cells |
+------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------+
|1     |top                                                                                                 |                                                            | 21410|
|2     |  design_1_i                                                                                        |design_1                                                    | 21405|
|3     |    smartconnect_0                                                                                  |design_1_smartconnect_0_0                                   |  4659|
|4     |      inst                                                                                          |bd_48ac                                                     |  4659|
|5     |        clk_map                                                                                     |clk_map_imp_1NMB928                                         |    41|
|6     |          psr_aclk                                                                                  |bd_48ac_psr_aclk_0                                          |    41|
|7     |            U0                                                                                      |proc_sys_reset                                              |    41|
|8     |              EXT_LPF                                                                               |lpf                                                         |     9|
|9     |                \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync                                                    |     5|
|10    |              SEQ                                                                                   |sequence_psr                                                |    31|
|11    |                SEQ_COUNTER                                                                         |upcnt_n                                                     |    13|
|12    |        m00_exit_pipeline                                                                           |m00_exit_pipeline_imp_CVVFJV                                |   620|
|13    |          m00_exit                                                                                  |bd_48ac_m00e_0                                              |   620|
|14    |            inst                                                                                    |sc_exit_v1_0_8_top                                          |   620|
|15    |              ar_reg                                                                                |sc_util_v1_0_4_axi_reg_stall_455                            |   124|
|16    |              aw_reg                                                                                |sc_util_v1_0_4_axi_reg_stall_456                            |   123|
|17    |              b_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_457                            |    19|
|18    |              exit_inst                                                                             |sc_exit_v1_0_8_exit                                         |   112|
|19    |                \gen_r_cmd_fifo.r_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo                            |    83|
|20    |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_461                                  |     2|
|21    |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_462                                  |     2|
|22    |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_463                                  |     2|
|23    |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_464                                  |     2|
|24    |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_465                                  |     2|
|25    |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_466                                  |     3|
|26    |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_467                                  |     2|
|27    |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_468                                  |     2|
|28    |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_469                                  |     2|
|29    |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_470                                  |     2|
|30    |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_471                                  |     2|
|31    |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_472                                  |     2|
|32    |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_473                                  |     2|
|33    |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_474                                  |     2|
|34    |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_475                                  |     2|
|35    |                \gen_w_cmd_fifo.w_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0            |    28|
|36    |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_460                                  |     3|
|37    |              r_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_458                            |   118|
|38    |              w_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_459                            |   121|
|39    |        s00_entry_pipeline                                                                          |s00_entry_pipeline_imp_1C3JDRS                              |  3050|
|40    |          s00_mmu                                                                                   |bd_48ac_s00mmu_0                                            |  1383|
|41    |            inst                                                                                    |sc_mmu_v1_0_7_top                                           |  1383|
|42    |              ar_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall_448                            |   219|
|43    |              ar_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_449                            |   220|
|44    |              aw_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall_450                            |   215|
|45    |              aw_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_451                            |   227|
|46    |              b_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_452                            |    58|
|47    |              \gen_endpoint.decerr_slave_inst                                                       |sc_mmu_v1_0_7_decerr_slave                                  |    99|
|48    |              r_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_453                            |   186|
|49    |              w_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_454                            |   126|
|50    |          s00_si_converter                                                                          |bd_48ac_s00sic_0                                            |  1533|
|51    |            inst                                                                                    |sc_si_converter_v1_0_8_top                                  |  1533|
|52    |              \converter.wrap_narrow_inst                                                           |sc_si_converter_v1_0_8_wrap_narrow                          |  1445|
|53    |                ar_reg_slice                                                                        |sc_util_v1_0_4_axi_reg_stall                                |   246|
|54    |                aw_reg_slice                                                                        |sc_util_v1_0_4_axi_reg_stall_335                            |   238|
|55    |                \gen_thread_loop[0].r_cmd_fifo                                                      |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1            |    94|
|56    |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_435                                  |     5|
|57    |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_436                                  |     2|
|58    |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_437                                  |     2|
|59    |                  \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_438                                  |     2|
|60    |                  \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_439                                  |     3|
|61    |                  \gen_srls[18].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_440                                  |     3|
|62    |                  \gen_srls[19].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_441                                  |     3|
|63    |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_442                                  |     5|
|64    |                  \gen_srls[20].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_443                                  |     4|
|65    |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_444                                  |     3|
|66    |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_445                                  |     3|
|67    |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_446                                  |     2|
|68    |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_447                                  |     2|
|69    |                \gen_thread_loop[0].r_payld_fifo                                                    |sc_si_converter_v1_0_8_offset_fifo                          |   263|
|70    |                  cmd_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2_392        |    78|
|71    |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_427                                  |     2|
|72    |                    \gen_srls[10].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_428                                  |     3|
|73    |                    \gen_srls[11].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_429                                  |     4|
|74    |                    \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_430                                  |     2|
|75    |                    \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_431                                  |     2|
|76    |                    \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_432                                  |     2|
|77    |                    \gen_srls[8].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_433                                  |     3|
|78    |                    \gen_srls[9].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_434                                  |     3|
|79    |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_393                  |     1|
|80    |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_394                  |     1|
|81    |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_395                  |     1|
|82    |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_396                  |     1|
|83    |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_397                  |     1|
|84    |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_398                  |     1|
|85    |                  \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_399                  |     1|
|86    |                  \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_400                  |     1|
|87    |                  \gen_srls[18].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_401                  |     1|
|88    |                  \gen_srls[19].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_402                  |     1|
|89    |                  \gen_srls[20].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_403                  |     1|
|90    |                  \gen_srls[21].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_404                  |     1|
|91    |                  \gen_srls[22].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_405                  |     1|
|92    |                  \gen_srls[23].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_406                  |     1|
|93    |                  \gen_srls[24].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_407                  |     1|
|94    |                  \gen_srls[25].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_408                  |     1|
|95    |                  \gen_srls[26].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_409                  |     1|
|96    |                  \gen_srls[27].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_410                  |     1|
|97    |                  \gen_srls[28].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_411                  |     1|
|98    |                  \gen_srls[29].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_412                  |     1|
|99    |                  \gen_srls[30].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_413                  |     1|
|100   |                  \gen_srls[31].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_414                  |     1|
|101   |                  \gen_srls[32].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_415                  |     1|
|102   |                  \gen_srls[33].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_416                  |     1|
|103   |                  \gen_srls[34].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_417                  |     1|
|104   |                  \gen_srls[35].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_418                  |     1|
|105   |                  \gen_srls[37].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_419                  |     1|
|106   |                  \gen_srls[38].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_420                  |     7|
|107   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_421                  |     2|
|108   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_422                  |     1|
|109   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_423                  |     1|
|110   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_424                  |     1|
|111   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_425                  |     1|
|112   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl__parameterized0_426                  |     1|
|113   |                w_cmd_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3            |   126|
|114   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_380                                  |     2|
|115   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_381                                  |     2|
|116   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_382                                  |     2|
|117   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_383                                  |     3|
|118   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_384                                  |     3|
|119   |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_385                                  |     3|
|120   |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_386                                  |     4|
|121   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_387                                  |     2|
|122   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_388                                  |     2|
|123   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_389                                  |     2|
|124   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_390                                  |     2|
|125   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_391                                  |     2|
|126   |                w_payld_fifo                                                                        |sc_si_converter_v1_0_8_offset_fifo__parameterized0          |   267|
|127   |                  cmd_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2_336        |   108|
|128   |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_372                                  |     5|
|129   |                    \gen_srls[10].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_373                                  |     3|
|130   |                    \gen_srls[11].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_374                                  |    19|
|131   |                    \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_375                                  |     3|
|132   |                    \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_376                                  |     6|
|133   |                    \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_377                                  |     3|
|134   |                    \gen_srls[8].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_378                                  |     3|
|135   |                    \gen_srls[9].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_379                                  |     5|
|136   |                  \gen_srls[100].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0                      |     1|
|137   |                  \gen_srls[101].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_337                  |     1|
|138   |                  \gen_srls[102].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_338                  |     1|
|139   |                  \gen_srls[103].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_339                  |     7|
|140   |                  \gen_srls[68].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_340                  |     2|
|141   |                  \gen_srls[69].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_341                  |     1|
|142   |                  \gen_srls[70].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_342                  |     1|
|143   |                  \gen_srls[71].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_343                  |     1|
|144   |                  \gen_srls[72].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_344                  |     1|
|145   |                  \gen_srls[73].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_345                  |     1|
|146   |                  \gen_srls[74].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_346                  |     1|
|147   |                  \gen_srls[75].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_347                  |     1|
|148   |                  \gen_srls[76].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_348                  |     1|
|149   |                  \gen_srls[77].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_349                  |     1|
|150   |                  \gen_srls[78].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_350                  |     1|
|151   |                  \gen_srls[79].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_351                  |     1|
|152   |                  \gen_srls[80].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_352                  |     1|
|153   |                  \gen_srls[81].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_353                  |     1|
|154   |                  \gen_srls[82].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_354                  |     1|
|155   |                  \gen_srls[83].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_355                  |     1|
|156   |                  \gen_srls[84].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_356                  |     1|
|157   |                  \gen_srls[85].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_357                  |     1|
|158   |                  \gen_srls[86].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_358                  |     1|
|159   |                  \gen_srls[87].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_359                  |     1|
|160   |                  \gen_srls[88].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_360                  |     1|
|161   |                  \gen_srls[89].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_361                  |     1|
|162   |                  \gen_srls[90].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_362                  |     1|
|163   |                  \gen_srls[91].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_363                  |     1|
|164   |                  \gen_srls[92].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_364                  |     1|
|165   |                  \gen_srls[93].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_365                  |     1|
|166   |                  \gen_srls[94].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_366                  |     1|
|167   |                  \gen_srls[95].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_367                  |     1|
|168   |                  \gen_srls[96].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_368                  |     1|
|169   |                  \gen_srls[97].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_369                  |     1|
|170   |                  \gen_srls[98].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_370                  |     1|
|171   |                  \gen_srls[99].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_371                  |     1|
|172   |              splitter_inst                                                                         |sc_si_converter_v1_0_8_splitter                             |    86|
|173   |                \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo  |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4            |    85|
|174   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_321                                  |     2|
|175   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_322                                  |     2|
|176   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_323                                  |     2|
|177   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_324                                  |     2|
|178   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_325                                  |     3|
|179   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_326                                  |     2|
|180   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_327                                  |     2|
|181   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_328                                  |     2|
|182   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_329                                  |     2|
|183   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_330                                  |     2|
|184   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_331                                  |     2|
|185   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_332                                  |     2|
|186   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_333                                  |     2|
|187   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_334                                  |     2|
|188   |          s00_transaction_regulator                                                                 |bd_48ac_s00tr_0                                             |   134|
|189   |            inst                                                                                    |sc_transaction_regulator_v1_0_8_top                         |   134|
|190   |              \gen_endpoint.gen_r_singleorder.r_singleorder                                         |sc_transaction_regulator_v1_0_8_singleorder                 |    66|
|191   |                \gen_id_fifo.singleorder_fifo                                                       |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2_308        |    66|
|192   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_309                                  |     2|
|193   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_310                                  |     2|
|194   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_311                                  |     3|
|195   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_312                                  |     2|
|196   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_313                                  |     2|
|197   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_314                                  |     2|
|198   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_315                                  |     2|
|199   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_316                                  |     2|
|200   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_317                                  |     2|
|201   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_318                                  |     2|
|202   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_319                                  |     2|
|203   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_320                                  |     2|
|204   |              \gen_endpoint.gen_w_singleorder.w_singleorder                                         |sc_transaction_regulator_v1_0_8_singleorder_296             |    66|
|205   |                \gen_id_fifo.singleorder_fifo                                                       |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2            |    66|
|206   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl                                      |     2|
|207   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_297                                  |     2|
|208   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_298                                  |     3|
|209   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_299                                  |     2|
|210   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_300                                  |     2|
|211   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_301                                  |     2|
|212   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_302                                  |     2|
|213   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_303                                  |     2|
|214   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_304                                  |     2|
|215   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_305                                  |     2|
|216   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_306                                  |     2|
|217   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_307                                  |     2|
|218   |        s00_nodes                                                                                   |s00_nodes_imp_1FAO4F6                                       |   948|
|219   |          s00_ar_node                                                                               |bd_48ac_sarn_0                                              |   260|
|220   |            inst                                                                                    |sc_node_v1_0_10_top                                         |   260|
|221   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler                                  |   253|
|222   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__xdcDup__1                             |   251|
|223   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1                   |   251|
|224   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram                                           |   183|
|225   |                      xpm_memory_base_inst                                                          |xpm_memory_base                                             |   183|
|226   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_293                                  |    14|
|227   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_294                                  |    13|
|228   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_295                  |    31|
|229   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler                                  |     3|
|230   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_292                                 |     3|
|231   |          s00_aw_node                                                                               |bd_48ac_sawn_0                                              |   260|
|232   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized0                         |   260|
|233   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized0                  |   253|
|234   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo                                        |   251|
|235   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo                              |   251|
|236   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__2                                        |   183|
|237   |                      xpm_memory_base_inst                                                          |xpm_memory_base__2                                          |   183|
|238   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_289                                  |    14|
|239   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_290                                  |    13|
|240   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_291                  |    31|
|241   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized0                  |     3|
|242   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_288                                 |     3|
|243   |          s00_b_node                                                                                |bd_48ac_sbn_0                                               |   106|
|244   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized1                         |   106|
|245   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized1                  |    98|
|246   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized0                        |    96|
|247   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized0              |    96|
|248   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0                           |    28|
|249   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized0                             |    28|
|250   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_285                                  |    14|
|251   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_286                                  |    13|
|252   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_287                  |    31|
|253   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized1                  |     4|
|254   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_284                                 |     4|
|255   |          s00_r_node                                                                                |bd_48ac_srn_0                                               |   161|
|256   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized2                         |   161|
|257   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized2                  |   153|
|258   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized1                        |   151|
|259   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized1              |   151|
|260   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized1                           |    82|
|261   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized1                             |    82|
|262   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_281                                  |    14|
|263   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_282                                  |    13|
|264   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_283                  |    31|
|265   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized2                  |     4|
|266   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_280                                 |     4|
|267   |          s00_w_node                                                                                |bd_48ac_swn_0                                               |   161|
|268   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized3                         |   161|
|269   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized3                  |   154|
|270   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized2                        |   152|
|271   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized2              |   152|
|272   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized2                           |    83|
|273   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized2                             |    83|
|274   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter                                      |    14|
|275   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_279                                  |    13|
|276   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0                      |    31|
|277   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized3                  |     3|
|278   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline                                     |     3|
|279   |    top_mlp_0                                                                                       |design_1_top_mlp_0_0                                        | 16051|
|280   |      inst                                                                                          |top_mlp                                                     | 16051|
|281   |        mlp_top                                                                                     |top                                                         | 13395|
|282   |          global_ctrl                                                                               |glbl_ctrl                                                   |    13|
|283   |          layer1_inst                                                                               |layer1                                                      |  6751|
|284   |            PU_1                                                                                    |pu                                                          |  4744|
|285   |              \mac_gen[0].MAC_layer1                                                                |mac_151                                                     |     2|
|286   |              \mac_gen[100].MAC_layer1                                                              |mac_152                                                     |     2|
|287   |              \mac_gen[101].MAC_layer1                                                              |mac_153                                                     |     2|
|288   |              \mac_gen[102].MAC_layer1                                                              |mac_154                                                     |     2|
|289   |              \mac_gen[103].MAC_layer1                                                              |mac_155                                                     |     2|
|290   |              \mac_gen[104].MAC_layer1                                                              |mac_156                                                     |     2|
|291   |              \mac_gen[105].MAC_layer1                                                              |mac_157                                                     |     2|
|292   |              \mac_gen[106].MAC_layer1                                                              |mac_158                                                     |     2|
|293   |              \mac_gen[107].MAC_layer1                                                              |mac_159                                                     |     2|
|294   |              \mac_gen[108].MAC_layer1                                                              |mac_160                                                     |     2|
|295   |              \mac_gen[109].MAC_layer1                                                              |mac_161                                                     |     2|
|296   |              \mac_gen[10].MAC_layer1                                                               |mac_162                                                     |     2|
|297   |              \mac_gen[110].MAC_layer1                                                              |mac_163                                                     |     2|
|298   |              \mac_gen[111].MAC_layer1                                                              |mac_164                                                     |     2|
|299   |              \mac_gen[112].MAC_layer1                                                              |mac_165                                                     |     2|
|300   |              \mac_gen[113].MAC_layer1                                                              |mac_166                                                     |     2|
|301   |              \mac_gen[114].MAC_layer1                                                              |mac_167                                                     |     2|
|302   |              \mac_gen[115].MAC_layer1                                                              |mac_168                                                     |     3|
|303   |              \mac_gen[116].MAC_layer1                                                              |mac_169                                                     |     2|
|304   |              \mac_gen[117].MAC_layer1                                                              |mac_170                                                     |     2|
|305   |              \mac_gen[118].MAC_layer1                                                              |mac_171                                                     |     2|
|306   |              \mac_gen[119].MAC_layer1                                                              |mac_172                                                     |     2|
|307   |              \mac_gen[11].MAC_layer1                                                               |mac_173                                                     |     2|
|308   |              \mac_gen[120].MAC_layer1                                                              |mac_174                                                     |     2|
|309   |              \mac_gen[121].MAC_layer1                                                              |mac_175                                                     |     2|
|310   |              \mac_gen[122].MAC_layer1                                                              |mac_176                                                     |     2|
|311   |              \mac_gen[123].MAC_layer1                                                              |mac_177                                                     |     2|
|312   |              \mac_gen[124].MAC_layer1                                                              |mac_178                                                     |     2|
|313   |              \mac_gen[125].MAC_layer1                                                              |mac_179                                                     |     2|
|314   |              \mac_gen[126].MAC_layer1                                                              |mac_180                                                     |     2|
|315   |              \mac_gen[127].MAC_layer1                                                              |mac_181                                                     |     2|
|316   |              \mac_gen[12].MAC_layer1                                                               |mac_182                                                     |     2|
|317   |              \mac_gen[13].MAC_layer1                                                               |mac_183                                                     |     2|
|318   |              \mac_gen[14].MAC_layer1                                                               |mac_184                                                     |     2|
|319   |              \mac_gen[15].MAC_layer1                                                               |mac_185                                                     |     3|
|320   |              \mac_gen[16].MAC_layer1                                                               |mac_186                                                     |     2|
|321   |              \mac_gen[17].MAC_layer1                                                               |mac_187                                                     |     2|
|322   |              \mac_gen[18].MAC_layer1                                                               |mac_188                                                     |     2|
|323   |              \mac_gen[19].MAC_layer1                                                               |mac_189                                                     |     3|
|324   |              \mac_gen[1].MAC_layer1                                                                |mac_190                                                     |     2|
|325   |              \mac_gen[20].MAC_layer1                                                               |mac_191                                                     |     2|
|326   |              \mac_gen[21].MAC_layer1                                                               |mac_192                                                     |     2|
|327   |              \mac_gen[22].MAC_layer1                                                               |mac_193                                                     |     2|
|328   |              \mac_gen[23].MAC_layer1                                                               |mac_194                                                     |     2|
|329   |              \mac_gen[24].MAC_layer1                                                               |mac_195                                                     |     2|
|330   |              \mac_gen[25].MAC_layer1                                                               |mac_196                                                     |     2|
|331   |              \mac_gen[26].MAC_layer1                                                               |mac_197                                                     |     2|
|332   |              \mac_gen[27].MAC_layer1                                                               |mac_198                                                     |     2|
|333   |              \mac_gen[28].MAC_layer1                                                               |mac_199                                                     |     2|
|334   |              \mac_gen[29].MAC_layer1                                                               |mac_200                                                     |     2|
|335   |              \mac_gen[2].MAC_layer1                                                                |mac_201                                                     |     2|
|336   |              \mac_gen[30].MAC_layer1                                                               |mac_202                                                     |     2|
|337   |              \mac_gen[31].MAC_layer1                                                               |mac_203                                                     |     2|
|338   |              \mac_gen[32].MAC_layer1                                                               |mac_204                                                     |     2|
|339   |              \mac_gen[33].MAC_layer1                                                               |mac_205                                                     |     2|
|340   |              \mac_gen[34].MAC_layer1                                                               |mac_206                                                     |     2|
|341   |              \mac_gen[35].MAC_layer1                                                               |mac_207                                                     |     3|
|342   |              \mac_gen[36].MAC_layer1                                                               |mac_208                                                     |     2|
|343   |              \mac_gen[37].MAC_layer1                                                               |mac_209                                                     |     2|
|344   |              \mac_gen[38].MAC_layer1                                                               |mac_210                                                     |     2|
|345   |              \mac_gen[39].MAC_layer1                                                               |mac_211                                                     |     2|
|346   |              \mac_gen[3].MAC_layer1                                                                |mac_212                                                     |     2|
|347   |              \mac_gen[40].MAC_layer1                                                               |mac_213                                                     |     2|
|348   |              \mac_gen[41].MAC_layer1                                                               |mac_214                                                     |     2|
|349   |              \mac_gen[42].MAC_layer1                                                               |mac_215                                                     |     2|
|350   |              \mac_gen[43].MAC_layer1                                                               |mac_216                                                     |     2|
|351   |              \mac_gen[44].MAC_layer1                                                               |mac_217                                                     |     2|
|352   |              \mac_gen[45].MAC_layer1                                                               |mac_218                                                     |     2|
|353   |              \mac_gen[46].MAC_layer1                                                               |mac_219                                                     |     2|
|354   |              \mac_gen[47].MAC_layer1                                                               |mac_220                                                     |     2|
|355   |              \mac_gen[48].MAC_layer1                                                               |mac_221                                                     |     2|
|356   |              \mac_gen[49].MAC_layer1                                                               |mac_222                                                     |     2|
|357   |              \mac_gen[4].MAC_layer1                                                                |mac_223                                                     |     2|
|358   |              \mac_gen[50].MAC_layer1                                                               |mac_224                                                     |     2|
|359   |              \mac_gen[51].MAC_layer1                                                               |mac_225                                                     |     3|
|360   |              \mac_gen[52].MAC_layer1                                                               |mac_226                                                     |     2|
|361   |              \mac_gen[53].MAC_layer1                                                               |mac_227                                                     |     2|
|362   |              \mac_gen[54].MAC_layer1                                                               |mac_228                                                     |     2|
|363   |              \mac_gen[55].MAC_layer1                                                               |mac_229                                                     |     2|
|364   |              \mac_gen[56].MAC_layer1                                                               |mac_230                                                     |     2|
|365   |              \mac_gen[57].MAC_layer1                                                               |mac_231                                                     |     2|
|366   |              \mac_gen[58].MAC_layer1                                                               |mac_232                                                     |     2|
|367   |              \mac_gen[59].MAC_layer1                                                               |mac_233                                                     |     2|
|368   |              \mac_gen[5].MAC_layer1                                                                |mac_234                                                     |     2|
|369   |              \mac_gen[60].MAC_layer1                                                               |mac_235                                                     |     2|
|370   |              \mac_gen[61].MAC_layer1                                                               |mac_236                                                     |     2|
|371   |              \mac_gen[62].MAC_layer1                                                               |mac_237                                                     |     2|
|372   |              \mac_gen[63].MAC_layer1                                                               |mac_238                                                     |     2|
|373   |              \mac_gen[64].MAC_layer1                                                               |mac_239                                                     |     2|
|374   |              \mac_gen[65].MAC_layer1                                                               |mac_240                                                     |     2|
|375   |              \mac_gen[66].MAC_layer1                                                               |mac_241                                                     |     2|
|376   |              \mac_gen[67].MAC_layer1                                                               |mac_242                                                     |     3|
|377   |              \mac_gen[68].MAC_layer1                                                               |mac_243                                                     |     2|
|378   |              \mac_gen[69].MAC_layer1                                                               |mac_244                                                     |     2|
|379   |              \mac_gen[6].MAC_layer1                                                                |mac_245                                                     |     2|
|380   |              \mac_gen[70].MAC_layer1                                                               |mac_246                                                     |     2|
|381   |              \mac_gen[71].MAC_layer1                                                               |mac_247                                                     |     2|
|382   |              \mac_gen[72].MAC_layer1                                                               |mac_248                                                     |     2|
|383   |              \mac_gen[73].MAC_layer1                                                               |mac_249                                                     |     2|
|384   |              \mac_gen[74].MAC_layer1                                                               |mac_250                                                     |     2|
|385   |              \mac_gen[75].MAC_layer1                                                               |mac_251                                                     |     2|
|386   |              \mac_gen[76].MAC_layer1                                                               |mac_252                                                     |     2|
|387   |              \mac_gen[77].MAC_layer1                                                               |mac_253                                                     |     2|
|388   |              \mac_gen[78].MAC_layer1                                                               |mac_254                                                     |     2|
|389   |              \mac_gen[79].MAC_layer1                                                               |mac_255                                                     |     2|
|390   |              \mac_gen[7].MAC_layer1                                                                |mac_256                                                     |     2|
|391   |              \mac_gen[80].MAC_layer1                                                               |mac_257                                                     |     2|
|392   |              \mac_gen[81].MAC_layer1                                                               |mac_258                                                     |     2|
|393   |              \mac_gen[82].MAC_layer1                                                               |mac_259                                                     |     2|
|394   |              \mac_gen[83].MAC_layer1                                                               |mac_260                                                     |     3|
|395   |              \mac_gen[84].MAC_layer1                                                               |mac_261                                                     |     2|
|396   |              \mac_gen[85].MAC_layer1                                                               |mac_262                                                     |     2|
|397   |              \mac_gen[86].MAC_layer1                                                               |mac_263                                                     |     2|
|398   |              \mac_gen[87].MAC_layer1                                                               |mac_264                                                     |     2|
|399   |              \mac_gen[88].MAC_layer1                                                               |mac_265                                                     |     2|
|400   |              \mac_gen[89].MAC_layer1                                                               |mac_266                                                     |     2|
|401   |              \mac_gen[8].MAC_layer1                                                                |mac_267                                                     |     2|
|402   |              \mac_gen[90].MAC_layer1                                                               |mac_268                                                     |     2|
|403   |              \mac_gen[91].MAC_layer1                                                               |mac_269                                                     |     2|
|404   |              \mac_gen[92].MAC_layer1                                                               |mac_270                                                     |     2|
|405   |              \mac_gen[93].MAC_layer1                                                               |mac_271                                                     |     2|
|406   |              \mac_gen[94].MAC_layer1                                                               |mac_272                                                     |     2|
|407   |              \mac_gen[95].MAC_layer1                                                               |mac_273                                                     |     2|
|408   |              \mac_gen[96].MAC_layer1                                                               |mac_274                                                     |     2|
|409   |              \mac_gen[97].MAC_layer1                                                               |mac_275                                                     |     2|
|410   |              \mac_gen[98].MAC_layer1                                                               |mac_276                                                     |     2|
|411   |              \mac_gen[99].MAC_layer1                                                               |mac_277                                                     |     3|
|412   |              \mac_gen[9].MAC_layer1                                                                |mac_278                                                     |     2|
|413   |            layer1_ctrl                                                                             |local_ctrl_layer1                                           |   387|
|414   |            layer1_temp_bram                                                                        |temp_bram                                                   |  1532|
|415   |            w1_buf                                                                                  |single_port_bram__parameterized0                            |    29|
|416   |            x_buf                                                                                   |single_port_bram                                            |    59|
|417   |          layer2_inst                                                                               |layer2                                                      |  2310|
|418   |            PU_2                                                                                    |pu__parameterized0                                          |  1222|
|419   |              \mac_gen[0].MAC_layer1                                                                |mac_119                                                     |     2|
|420   |              \mac_gen[10].MAC_layer1                                                               |mac_120                                                     |     2|
|421   |              \mac_gen[11].MAC_layer1                                                               |mac_121                                                     |     2|
|422   |              \mac_gen[12].MAC_layer1                                                               |mac_122                                                     |     2|
|423   |              \mac_gen[13].MAC_layer1                                                               |mac_123                                                     |     2|
|424   |              \mac_gen[14].MAC_layer1                                                               |mac_124                                                     |     2|
|425   |              \mac_gen[15].MAC_layer1                                                               |mac_125                                                     |     2|
|426   |              \mac_gen[16].MAC_layer1                                                               |mac_126                                                     |     2|
|427   |              \mac_gen[17].MAC_layer1                                                               |mac_127                                                     |     2|
|428   |              \mac_gen[18].MAC_layer1                                                               |mac_128                                                     |     2|
|429   |              \mac_gen[19].MAC_layer1                                                               |mac_129                                                     |     2|
|430   |              \mac_gen[1].MAC_layer1                                                                |mac_130                                                     |     2|
|431   |              \mac_gen[20].MAC_layer1                                                               |mac_131                                                     |     2|
|432   |              \mac_gen[21].MAC_layer1                                                               |mac_132                                                     |     2|
|433   |              \mac_gen[22].MAC_layer1                                                               |mac_133                                                     |     2|
|434   |              \mac_gen[23].MAC_layer1                                                               |mac_134                                                     |     2|
|435   |              \mac_gen[24].MAC_layer1                                                               |mac_135                                                     |     2|
|436   |              \mac_gen[25].MAC_layer1                                                               |mac_136                                                     |     2|
|437   |              \mac_gen[26].MAC_layer1                                                               |mac_137                                                     |     2|
|438   |              \mac_gen[27].MAC_layer1                                                               |mac_138                                                     |     2|
|439   |              \mac_gen[28].MAC_layer1                                                               |mac_139                                                     |     2|
|440   |              \mac_gen[29].MAC_layer1                                                               |mac_140                                                     |     2|
|441   |              \mac_gen[2].MAC_layer1                                                                |mac_141                                                     |     2|
|442   |              \mac_gen[30].MAC_layer1                                                               |mac_142                                                     |     2|
|443   |              \mac_gen[31].MAC_layer1                                                               |mac_143                                                     |     3|
|444   |              \mac_gen[3].MAC_layer1                                                                |mac_144                                                     |     2|
|445   |              \mac_gen[4].MAC_layer1                                                                |mac_145                                                     |     2|
|446   |              \mac_gen[5].MAC_layer1                                                                |mac_146                                                     |     2|
|447   |              \mac_gen[6].MAC_layer1                                                                |mac_147                                                     |     2|
|448   |              \mac_gen[7].MAC_layer1                                                                |mac_148                                                     |     2|
|449   |              \mac_gen[8].MAC_layer1                                                                |mac_149                                                     |     2|
|450   |              \mac_gen[9].MAC_layer1                                                                |mac_150                                                     |     2|
|451   |            layer2_ctrl                                                                             |local_ctrl_layer2                                           |   266|
|452   |            layer2_temp_bram                                                                        |temp_bram__parameterized0_118                               |   814|
|453   |            w2_buf                                                                                  |single_port_bram__parameterized1                            |     8|
|454   |          layer3_inst                                                                               |layer3                                                      |  2341|
|455   |            PU_3                                                                                    |pu__parameterized1                                          |  1350|
|456   |              \mac_gen[0].MAC_layer1                                                                |mac_86                                                      |     2|
|457   |              \mac_gen[10].MAC_layer1                                                               |mac_87                                                      |     2|
|458   |              \mac_gen[11].MAC_layer1                                                               |mac_88                                                      |     2|
|459   |              \mac_gen[12].MAC_layer1                                                               |mac_89                                                      |     2|
|460   |              \mac_gen[13].MAC_layer1                                                               |mac_90                                                      |     2|
|461   |              \mac_gen[14].MAC_layer1                                                               |mac_91                                                      |     2|
|462   |              \mac_gen[15].MAC_layer1                                                               |mac_92                                                      |     2|
|463   |              \mac_gen[16].MAC_layer1                                                               |mac_93                                                      |     2|
|464   |              \mac_gen[17].MAC_layer1                                                               |mac_94                                                      |     2|
|465   |              \mac_gen[18].MAC_layer1                                                               |mac_95                                                      |     2|
|466   |              \mac_gen[19].MAC_layer1                                                               |mac_96                                                      |     2|
|467   |              \mac_gen[1].MAC_layer1                                                                |mac_97                                                      |     2|
|468   |              \mac_gen[20].MAC_layer1                                                               |mac_98                                                      |     2|
|469   |              \mac_gen[21].MAC_layer1                                                               |mac_99                                                      |     2|
|470   |              \mac_gen[22].MAC_layer1                                                               |mac_100                                                     |     2|
|471   |              \mac_gen[23].MAC_layer1                                                               |mac_101                                                     |     2|
|472   |              \mac_gen[24].MAC_layer1                                                               |mac_102                                                     |     2|
|473   |              \mac_gen[25].MAC_layer1                                                               |mac_103                                                     |     2|
|474   |              \mac_gen[26].MAC_layer1                                                               |mac_104                                                     |     2|
|475   |              \mac_gen[27].MAC_layer1                                                               |mac_105                                                     |     2|
|476   |              \mac_gen[28].MAC_layer1                                                               |mac_106                                                     |     2|
|477   |              \mac_gen[29].MAC_layer1                                                               |mac_107                                                     |     2|
|478   |              \mac_gen[2].MAC_layer1                                                                |mac_108                                                     |     2|
|479   |              \mac_gen[30].MAC_layer1                                                               |mac_109                                                     |     2|
|480   |              \mac_gen[31].MAC_layer1                                                               |mac_110                                                     |     3|
|481   |              \mac_gen[3].MAC_layer1                                                                |mac_111                                                     |     2|
|482   |              \mac_gen[4].MAC_layer1                                                                |mac_112                                                     |     2|
|483   |              \mac_gen[5].MAC_layer1                                                                |mac_113                                                     |     2|
|484   |              \mac_gen[6].MAC_layer1                                                                |mac_114                                                     |     2|
|485   |              \mac_gen[7].MAC_layer1                                                                |mac_115                                                     |     2|
|486   |              \mac_gen[8].MAC_layer1                                                                |mac_116                                                     |     2|
|487   |              \mac_gen[9].MAC_layer1                                                                |mac_117                                                     |     2|
|488   |            layer3_ctrl                                                                             |local_ctrl_layer3                                           |   205|
|489   |            layer3_temp_bram                                                                        |temp_bram__parameterized0                                   |   778|
|490   |            w3_buf                                                                                  |single_port_bram__parameterized2                            |     8|
|491   |          layer4_inst                                                                               |layer4                                                      |  1193|
|492   |            PU_4                                                                                    |pu__parameterized2                                          |   660|
|493   |              \mac_gen[0].MAC_layer1                                                                |mac_70                                                      |     2|
|494   |              \mac_gen[10].MAC_layer1                                                               |mac_71                                                      |     2|
|495   |              \mac_gen[11].MAC_layer1                                                               |mac_72                                                      |     2|
|496   |              \mac_gen[12].MAC_layer1                                                               |mac_73                                                      |     2|
|497   |              \mac_gen[13].MAC_layer1                                                               |mac_74                                                      |     2|
|498   |              \mac_gen[14].MAC_layer1                                                               |mac_75                                                      |     2|
|499   |              \mac_gen[15].MAC_layer1                                                               |mac_76                                                      |     3|
|500   |              \mac_gen[1].MAC_layer1                                                                |mac_77                                                      |     2|
|501   |              \mac_gen[2].MAC_layer1                                                                |mac_78                                                      |     2|
|502   |              \mac_gen[3].MAC_layer1                                                                |mac_79                                                      |     2|
|503   |              \mac_gen[4].MAC_layer1                                                                |mac_80                                                      |     2|
|504   |              \mac_gen[5].MAC_layer1                                                                |mac_81                                                      |     2|
|505   |              \mac_gen[6].MAC_layer1                                                                |mac_82                                                      |     2|
|506   |              \mac_gen[7].MAC_layer1                                                                |mac_83                                                      |     2|
|507   |              \mac_gen[8].MAC_layer1                                                                |mac_84                                                      |     2|
|508   |              \mac_gen[9].MAC_layer1                                                                |mac_85                                                      |     2|
|509   |            layer4_ctrl                                                                             |local_ctrl_layer4                                           |   149|
|510   |            layer4_temp_bram                                                                        |temp_bram__parameterized1                                   |   380|
|511   |            w4_buf                                                                                  |single_port_bram__parameterized3                            |     4|
|512   |          layer5_inst                                                                               |layer5                                                      |   407|
|513   |            PU_5                                                                                    |pu_3                                                        |   301|
|514   |              \mac_gen[0].MAC_layer5                                                                |mac                                                         |     2|
|515   |              \mac_gen[1].MAC_layer5                                                                |mac_61                                                      |    33|
|516   |              \mac_gen[2].MAC_layer5                                                                |mac_62                                                      |    33|
|517   |              \mac_gen[3].MAC_layer5                                                                |mac_63                                                      |    33|
|518   |              \mac_gen[4].MAC_layer5                                                                |mac_64                                                      |    33|
|519   |              \mac_gen[5].MAC_layer5                                                                |mac_65                                                      |    33|
|520   |              \mac_gen[6].MAC_layer5                                                                |mac_66                                                      |    33|
|521   |              \mac_gen[7].MAC_layer5                                                                |mac_67                                                      |    33|
|522   |              \mac_gen[8].MAC_layer5                                                                |mac_68                                                      |    33|
|523   |              \mac_gen[9].MAC_layer5                                                                |mac_69                                                      |    33|
|524   |            layer5_ctrl                                                                             |local_ctrl_layer5                                           |   103|
|525   |            w5_buf                                                                                  |single_port_bram__parameterized4                            |     3|
|526   |          temp_buf                                                                                  |temp_buf                                                    |   380|
|527   |        your_instance_name                                                                          |ila_0                                                       |  2631|
|528   |          inst                                                                                      |ila_v6_2_9_ila                                              |  2631|
|529   |            ila_core_inst                                                                           |ila_v6_2_9_ila_core                                         |  2624|
|530   |              ila_trace_memory_inst                                                                 |ila_v6_2_9_ila_trace_memory                                 |     2|
|531   |                \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                           |blk_mem_gen_v8_4_3__parameterized0                          |     2|
|532   |                  inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_3_synth__parameterized0                    |     2|
|533   |                    \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_v8_4_3_blk_mem_gen_top__parameterized0          |     2|
|534   |                      \valid.cstr                                                                   |blk_mem_gen_v8_4_3_blk_mem_gen_generic_cstr__parameterized0 |     2|
|535   |                        \ramloop[0].ram.r                                                           |blk_mem_gen_v8_4_3_blk_mem_gen_prim_width__parameterized1   |     1|
|536   |                          \prim_noinit.ram                                                          |blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 |     1|
|537   |                        \ramloop[1].ram.r                                                           |blk_mem_gen_v8_4_3_blk_mem_gen_prim_width__parameterized2   |     1|
|538   |                          \prim_noinit.ram                                                          |blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized2 |     1|
|539   |              u_ila_cap_ctrl                                                                        |ila_v6_2_9_ila_cap_ctrl_legacy                              |   277|
|540   |                U_CDONE                                                                             |ltlib_v1_0_0_cfglut6__parameterized0                        |     5|
|541   |                U_NS0                                                                               |ltlib_v1_0_0_cfglut7                                        |     6|
|542   |                U_NS1                                                                               |ltlib_v1_0_0_cfglut7_46                                     |     6|
|543   |                u_cap_addrgen                                                                       |ila_v6_2_9_ila_cap_addrgen                                  |   255|
|544   |                  U_CMPRESET                                                                        |ltlib_v1_0_0_cfglut6                                        |     3|
|545   |                  u_cap_sample_counter                                                              |ila_v6_2_9_ila_cap_sample_counter                           |    61|
|546   |                    U_SCE                                                                           |ltlib_v1_0_0_cfglut4_53                                     |     1|
|547   |                    U_SCMPCE                                                                        |ltlib_v1_0_0_cfglut5_54                                     |     1|
|548   |                    U_SCRST                                                                         |ltlib_v1_0_0_cfglut6_55                                     |     5|
|549   |                    u_scnt_cmp                                                                      |ltlib_v1_0_0_match_nodelay_56                               |    22|
|550   |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |ltlib_v1_0_0_allx_typeA_nodelay_57                          |    22|
|551   |                        DUT                                                                         |ltlib_v1_0_0_all_typeA__parameterized1_58                   |    12|
|552   |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |ltlib_v1_0_0_all_typeA_slice__parameterized1_59             |     5|
|553   |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |ltlib_v1_0_0_all_typeA_slice__parameterized2_60             |     5|
|554   |                  u_cap_window_counter                                                              |ila_v6_2_9_ila_cap_window_counter                           |    60|
|555   |                    U_WCE                                                                           |ltlib_v1_0_0_cfglut4                                        |     1|
|556   |                    U_WHCMPCE                                                                       |ltlib_v1_0_0_cfglut5                                        |     1|
|557   |                    U_WLCMPCE                                                                       |ltlib_v1_0_0_cfglut5_47                                     |     1|
|558   |                    u_wcnt_hcmp                                                                     |ltlib_v1_0_0_match_nodelay                                  |    12|
|559   |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |ltlib_v1_0_0_allx_typeA_nodelay_49                          |    12|
|560   |                        DUT                                                                         |ltlib_v1_0_0_all_typeA__parameterized1_50                   |    12|
|561   |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |ltlib_v1_0_0_all_typeA_slice__parameterized1_51             |     5|
|562   |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |ltlib_v1_0_0_all_typeA_slice__parameterized2_52             |     5|
|563   |                    u_wcnt_lcmp                                                                     |ltlib_v1_0_0_match_nodelay_48                               |    22|
|564   |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |ltlib_v1_0_0_allx_typeA_nodelay                             |    22|
|565   |                        DUT                                                                         |ltlib_v1_0_0_all_typeA__parameterized1                      |    12|
|566   |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |ltlib_v1_0_0_all_typeA_slice__parameterized1                |     5|
|567   |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |ltlib_v1_0_0_all_typeA_slice__parameterized2                |     5|
|568   |              u_ila_regs                                                                            |ila_v6_2_9_ila_register                                     |  1700|
|569   |                U_XSDB_SLAVE                                                                        |xsdbs_v1_0_2_xsdbs                                          |   302|
|570   |                reg_890                                                                             |xsdbs_v1_0_2_reg__parameterized54                           |    16|
|571   |                  \I_EN_STAT_EQ1.U_STAT                                                             |xsdbs_v1_0_2_reg_stat_45                                    |    16|
|572   |                \MU_SRL[0].mu_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s                                        |    75|
|573   |                \MU_SRL[1].mu_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s__parameterized0                        |   105|
|574   |                \MU_SRL[2].mu_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s__parameterized1                        |    73|
|575   |                \MU_SRL[3].mu_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s__parameterized2                        |    73|
|576   |                \MU_SRL[4].mu_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s__parameterized3                        |    73|
|577   |                \MU_SRL[5].mu_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s__parameterized4                        |    73|
|578   |                \TC_SRL[0].tc_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s__parameterized5                        |    77|
|579   |                reg_15                                                                              |xsdbs_v1_0_2_reg__parameterized36                           |    17|
|580   |                  \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl_44                                     |    17|
|581   |                reg_16                                                                              |xsdbs_v1_0_2_reg__parameterized37                           |    19|
|582   |                  \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl_43                                     |    19|
|583   |                reg_17                                                                              |xsdbs_v1_0_2_reg__parameterized38                           |    31|
|584   |                  \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl_42                                     |    31|
|585   |                reg_18                                                                              |xsdbs_v1_0_2_reg__parameterized39                           |    18|
|586   |                  \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl_41                                     |    18|
|587   |                reg_19                                                                              |xsdbs_v1_0_2_reg__parameterized40                           |    34|
|588   |                  \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl_40                                     |    34|
|589   |                reg_1a                                                                              |xsdbs_v1_0_2_reg__parameterized41                           |    17|
|590   |                  \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl__parameterized1_39                     |    17|
|591   |                reg_6                                                                               |xsdbs_v1_0_2_reg__parameterized21                           |    35|
|592   |                  \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl_38                                     |    35|
|593   |                reg_7                                                                               |xsdbs_v1_0_2_reg__parameterized22                           |    29|
|594   |                  \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl__parameterized0                        |    29|
|595   |                reg_8                                                                               |xsdbs_v1_0_2_reg__parameterized23                           |     5|
|596   |                  \I_EN_STAT_EQ1.U_STAT                                                             |xsdbs_v1_0_2_reg_stat_37                                    |     5|
|597   |                reg_80                                                                              |xsdbs_v1_0_2_reg__parameterized42                           |    20|
|598   |                  \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl__parameterized1_36                     |    20|
|599   |                reg_81                                                                              |xsdbs_v1_0_2_reg__parameterized43                           |    61|
|600   |                  \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl_35                                     |    61|
|601   |                reg_82                                                                              |xsdbs_v1_0_2_reg__parameterized44                           |    17|
|602   |                  \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl__parameterized1                        |    17|
|603   |                reg_83                                                                              |xsdbs_v1_0_2_reg__parameterized45                           |    17|
|604   |                  \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl_34                                     |    17|
|605   |                reg_84                                                                              |xsdbs_v1_0_2_reg__parameterized46                           |    17|
|606   |                  \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl_33                                     |    17|
|607   |                reg_85                                                                              |xsdbs_v1_0_2_reg__parameterized47                           |    17|
|608   |                  \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl_32                                     |    17|
|609   |                reg_887                                                                             |xsdbs_v1_0_2_reg__parameterized49                           |     3|
|610   |                  \I_EN_STAT_EQ1.U_STAT                                                             |xsdbs_v1_0_2_reg_stat_31                                    |     3|
|611   |                reg_88d                                                                             |xsdbs_v1_0_2_reg__parameterized51                           |     6|
|612   |                  \I_EN_STAT_EQ1.U_STAT                                                             |xsdbs_v1_0_2_reg_stat_30                                    |     6|
|613   |                reg_9                                                                               |xsdbs_v1_0_2_reg__parameterized24                           |    17|
|614   |                  \I_EN_STAT_EQ1.U_STAT                                                             |xsdbs_v1_0_2_reg_stat_29                                    |    17|
|615   |                reg_srl_fff                                                                         |xsdbs_v1_0_2_reg_p2s__parameterized6                        |    96|
|616   |                reg_stream_ffd                                                                      |xsdbs_v1_0_2_reg_stream                                     |    27|
|617   |                  \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl                                        |    27|
|618   |                reg_stream_ffe                                                                      |xsdbs_v1_0_2_reg_stream__parameterized0                     |    20|
|619   |                  \I_EN_STAT_EQ1.U_STAT                                                             |xsdbs_v1_0_2_reg_stat                                       |    20|
|620   |              u_ila_reset_ctrl                                                                      |ila_v6_2_9_ila_reset_ctrl                                   |    46|
|621   |                arm_detection_inst                                                                  |ltlib_v1_0_0_rising_edge_detection                          |     5|
|622   |                \asyncrounous_transfer.arm_in_transfer_inst                                         |ltlib_v1_0_0_async_edge_xfer                                |     7|
|623   |                \asyncrounous_transfer.arm_out_transfer_inst                                        |ltlib_v1_0_0_async_edge_xfer_25                             |     6|
|624   |                \asyncrounous_transfer.halt_in_transfer_inst                                        |ltlib_v1_0_0_async_edge_xfer_26                             |     7|
|625   |                \asyncrounous_transfer.halt_out_transfer_inst                                       |ltlib_v1_0_0_async_edge_xfer_27                             |     6|
|626   |                halt_detection_inst                                                                 |ltlib_v1_0_0_rising_edge_detection_28                       |     6|
|627   |              u_trig                                                                                |ila_v6_2_9_ila_trigger                                      |   237|
|628   |                \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                     |ltlib_v1_0_0_match                                          |    16|
|629   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA                                     |    14|
|630   |                    DUT                                                                             |ltlib_v1_0_0_all_typeA_23                                   |     8|
|631   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_24                             |     6|
|632   |                U_TM                                                                                |ila_v6_2_9_ila_trig_match                                   |   220|
|633   |                  \N_DDR_MODE.G_NMU[0].U_M                                                          |ltlib_v1_0_0_match__parameterized0                          |    11|
|634   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized0_20                  |    10|
|635   |                      DUT                                                                           |ltlib_v1_0_0_all_typeA_21                                   |     8|
|636   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice_22                             |     6|
|637   |                  \N_DDR_MODE.G_NMU[1].U_M                                                          |ltlib_v1_0_0_match__parameterized0_1                        |    11|
|638   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized0_17                  |    10|
|639   |                      DUT                                                                           |ltlib_v1_0_0_all_typeA_18                                   |     8|
|640   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice_19                             |     6|
|641   |                  \N_DDR_MODE.G_NMU[2].U_M                                                          |ltlib_v1_0_0_match__parameterized1                          |    88|
|642   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized1_11                  |    87|
|643   |                      DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized0_12                   |    23|
|644   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_13             |     5|
|645   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_14             |     5|
|646   |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_15             |     5|
|647   |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice_16                             |     6|
|648   |                  \N_DDR_MODE.G_NMU[3].U_M                                                          |ltlib_v1_0_0_match__parameterized1_2                        |    88|
|649   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized1                     |    87|
|650   |                      DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized0                      |    23|
|651   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0                |     5|
|652   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_8              |     5|
|653   |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_9              |     5|
|654   |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice_10                             |     6|
|655   |                  \N_DDR_MODE.G_NMU[4].U_M                                                          |ltlib_v1_0_0_match__parameterized0_3                        |    11|
|656   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized0_5                   |    10|
|657   |                      DUT                                                                           |ltlib_v1_0_0_all_typeA_6                                    |     8|
|658   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice_7                              |     6|
|659   |                  \N_DDR_MODE.G_NMU[5].U_M                                                          |ltlib_v1_0_0_match__parameterized0_4                        |    11|
|660   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized0                     |    10|
|661   |                      DUT                                                                           |ltlib_v1_0_0_all_typeA                                      |     8|
|662   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice                                |     6|
|663   |              xsdb_memory_read_inst                                                                 |ltlib_v1_0_0_generic_memrd                                  |   167|
|664   |    axi_bram_ctrl_0                                                                                 |design_1_axi_bram_ctrl_0_0                                  |   427|
|665   |      U0                                                                                            |axi_bram_ctrl                                               |   427|
|666   |        \gext_inst.abcv4_0_ext_inst                                                                 |axi_bram_ctrl_top                                           |   427|
|667   |          \GEN_AXI4.I_FULL_AXI                                                                      |full_axi                                                    |   427|
|668   |            \GEN_ARB.I_SNG_PORT                                                                     |sng_port_arb                                                |    29|
|669   |            I_RD_CHNL                                                                               |rd_chnl                                                     |   273|
|670   |              \GEN_NO_RD_CMD_OPT.I_WRAP_BRST                                                        |wrap_brst_0                                                 |    51|
|671   |            I_WR_CHNL                                                                               |wr_chnl                                                     |   107|
|672   |              I_WRAP_BRST                                                                           |wrap_brst                                                   |    34|
|673   |    axi_bram_ctrl_0_bram                                                                            |design_1_axi_bram_ctrl_0_bram_2                             |    24|
|674   |      U0                                                                                            |blk_mem_gen_v8_4_3                                          |    24|
|675   |        inst_blk_mem_gen                                                                            |blk_mem_gen_v8_4_3_synth                                    |    24|
|676   |          \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                    |blk_mem_gen_v8_4_3_blk_mem_gen_top                          |    24|
|677   |            \valid.cstr                                                                             |blk_mem_gen_v8_4_3_blk_mem_gen_generic_cstr                 |    24|
|678   |              \ramloop[0].ram.r                                                                     |blk_mem_gen_v8_4_3_blk_mem_gen_prim_width                   |     1|
|679   |                \prim_noinit.ram                                                                    |blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper                 |     1|
|680   |              \ramloop[1].ram.r                                                                     |blk_mem_gen_v8_4_3_blk_mem_gen_prim_width__parameterized0   |    23|
|681   |                \prim_noinit.ram                                                                    |blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 |     5|
|682   |    processing_system7_0                                                                            |design_1_processing_system7_0_0                             |   244|
|683   |      inst                                                                                          |processing_system7_v5_5_processing_system7                  |   244|
+------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:45 ; elapsed = 00:04:20 . Memory (MB): peak = 1723.602 ; gain = 1127.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4678 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:49 ; elapsed = 00:03:51 . Memory (MB): peak = 1723.602 ; gain = 825.391
Synthesis Optimization Complete : Time (s): cpu = 00:03:45 ; elapsed = 00:04:20 . Memory (MB): peak = 1723.602 ; gain = 1127.121
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1736 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/top_mlp_0/inst/your_instance_name UUID: 65124be4-329a-578f-b223-12eddeecf95f 
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1723.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 171 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 76 instances
  CFGLUT5 => SRLC32E: 10 instances
  FDR => FDRE: 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 80 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
876 Infos, 285 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:55 ; elapsed = 00:04:33 . Memory (MB): peak = 1723.602 ; gain = 1421.387
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1723.602 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/DSD_Streamline_try/dsd_mlp.runs/synth_1/design_1_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1723.602 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 24 18:46:00 2024...
