/*
  Basic functions and interface of IFU module
  1. IFUçš„PCç”Ÿæˆå•å…ƒäº§ç”Ÿä¸‹ä¸€æ¡æŒ‡ä»¤çš„PCã€?
     The PC generator generates the Program Counter(PC) of next instruction
  2. è¯?PCä¼ è¾“åˆ°åœ°å?åˆ¤æ–­å’ŒICBç”Ÿæˆå•å…ƒï¼Œå°±æ˜?æ ¹æ®PCå€¼äº§ç”Ÿç›¸åº”è?»æŒ‡è¯·æ±‚ï¼Œå¯èƒ½çš„æŒ‡ä»¤ç›?çš„æ˜¯ITCMæˆ–è?…å?–éƒ¨å­˜å‚¨ï¼Œå?–éƒ¨å­˜å‚¨é€šè¿‡BIUè®¿é—®ã€?
     Such PC is then transmitted to address discriminator and ICB generator, loading instruction request is generated according to PC, possible destination are ITCM or external memory.
     external memory is read through BIU. 
  3. è¯?PCå€¼ä¹Ÿä¼šä¼ è¾“åˆ°å’ŒEXUå•å…ƒæ¥å£çš„PCå¯„å­˜å™¨ä¸­ã€?
     Such is PC is also transmitted to PC register interfaced with EXU unit. 
  4. å–å›çš„æŒ‡ä»¤ä¼šæ”¾ç½®åˆ°å’ŒEXUæ¥å£çš„IR(Instruction register)å¯„å­˜å™¨ä¸­ã€‚EXUå•å…ƒä¼šæ ¹æ?æŒ‡ä»¤å’Œå…¶å¯¹åº”çš„PCå€¼è¿›è¡Œåç»?çš„æ“ä½œã??
  5. å› ä¸ºæ¯ä¸ªå‘¨æœŸéƒ½è?äº§ç”Ÿä¸‹ä¸?æ¡æŒ‡ä»¤çš„PCï¼Œæ‰€ä»¥å–å›çš„æŒ‡ä»¤ä¹Ÿä¼šä¼ å…¥Mini-Decodeå•å…ƒï¼Œè¿›è¡Œç®€å•çš„è¯‘ç æ“ä½œï¼Œåˆ¤åˆ?å½“å‰æŒ‡ä»¤æ˜?æ™?é€šæŒ‡ä»¤è¿˜æ˜?åˆ†æ”¯è·³è½¬æŒ‡ä»¤ã€?
     å¦‚æœåˆ¤åˆ«ä¸ºåˆ†æ”?è·³è½¬æŒ‡ä»¤ï¼Œåˆ™åœ¨åŒä¸?å‘¨æœŸè¿›è?Œåˆ†æ”?é¢„æµ‹ã€?
     æœ?åï¼Œæ ¹æ®è¯‘ç çš„ä¿¡æ?å’Œåˆ†æ”?é¢„æµ‹çš„ä¿¡æ?ç”Ÿæˆä¸‹ä¸€æ¡æŒ‡ä»¤çš„PCã€?
  6. æ¥è‡ªcommitæ¨¡å—çš„å†²åˆ·ç?¡çº¿è¯·æ±‚ä¼šå?ä½PCå€¼ã??
*/


//=====================================================================
//
// Author : LI Jiarui 
//
// Description:
//  The instruction fetch unit(IFU) of SimpleCore.
//
// ====================================================================

`include "defines.v"

module ifu (
    output [`PC_SIZE-1:0] inspect_pc,
    input [`PC_SIZE-1:0] pc_rtvec,
   
  // The IR stage to EXU interface
  output [`INSTR_SIZE-1:0] ifu_o_ir,// The instruction register
  output [`PC_SIZE-1:0] ifu_o_pc,   // The PC register along with
  output [`RFIDX_WIDTH-1:0] ifu_o_rs1idx,
  output [`RFIDX_WIDTH-1:0] ifu_o_rs2idx,
  output ifu_o_prdt_taken,               // The Bxx is predicted as taken
  //output ifu_o_muldiv_b2b,               
  output ifu_o_valid, // Handshake signals with EXU stage
  input  ifu_o_ready,

  output  pipe_flush_ack,
  input   pipe_flush_req,
  input   [`PC_SIZE-1:0] pipe_flush_add_op1,  
  input   [`PC_SIZE-1:0] pipe_flush_add_op2,
  //ifu to itcm module
  output ifu2itcm_cmd_valid, // Handshake valid
  input  ifu2itcm_cmd_ready, // Handshake ready
  output [`ITCM_ADDR_WIDTH-1:0]   ifu2itcm_cmd_addr, // Bus transaction start addr 

  input  ifu2itcm_rsp_valid, // Response valid 
  output ifu2itcm_rsp_ready, // Response ready
  input  [`ITCM_RAM_DW-1:0] ifu2itcm_rsp_rdata, 

  input  oitf_empty,
  //Regfile to ifu interface
  input  [`XLEN-1:0] rf2ifu_x1,
  input  [`XLEN-1:0] rf2ifu_rs1,
  //from exu dec
  input  dec2ifu_rden,
  input  dec2ifu_rs1en,
  input  [`RFIDX_WIDTH-1:0] dec2ifu_rdidx,
  //input  dec2ifu_mulhsu,
  //input  dec2ifu_div   ,
  //input  dec2ifu_rem   ,
  //input  dec2ifu_divu  ,
  //input  dec2ifu_remu  ,
  input  clk,
  input  rst_n
);

  wire ifu_req_valid; 
  wire ifu_req_ready; 
  wire [`PC_SIZE-1:0]   ifu_req_pc; 
  wire ifu_rsp_valid; 
  wire ifu_rsp_ready; 
  wire ifu_rsp_err;   
  wire [`INSTR_SIZE-1:0] ifu_rsp_instr; 

  ifu_ifetch u_ifu_ifetch(
    .inspect_pc   (inspect_pc),
    .pc_rtvec      (pc_rtvec),  
    .ifu_req_valid (ifu_req_valid),
    .ifu_req_ready (ifu_req_ready),
    .ifu_req_pc    (ifu_req_pc   ),
    .ifu_req_seq     ( ),
    .ifu_req_last_pc ( ),
    .ifu_rsp_valid (ifu_rsp_valid),
    .ifu_rsp_ready (ifu_rsp_ready),
    .ifu_rsp_err   (ifu_rsp_err  ),
    .ifu_rsp_instr (ifu_rsp_instr),
    .ifu_o_ir      (ifu_o_ir     ),
    .ifu_o_pc      (ifu_o_pc     ),
    .ifu_o_pc_vld  ( ),
    .ifu_o_rs1idx  (ifu_o_rs1idx),
    .ifu_o_rs2idx  (ifu_o_rs2idx),
    .ifu_o_prdt_taken(ifu_o_prdt_taken),
    //.ifu_o_muldiv_b2b(ifu_o_muldiv_b2b),
    .ifu_o_valid   (ifu_o_valid  ),
    .ifu_o_ready   (ifu_o_ready  ),
    .pipe_flush_ack     (pipe_flush_ack    ), 
    .pipe_flush_req     (pipe_flush_req    ),
    .pipe_flush_add_op1 (pipe_flush_add_op1),     
    .pipe_flush_add_op2 (pipe_flush_add_op2), 

    .oitf_empty    (oitf_empty   ),
    .rf2ifu_x1     (rf2ifu_x1    ),
    .rf2ifu_rs1    (rf2ifu_rs1   ),
    .dec2ifu_rden  (dec2ifu_rden ),
    .dec2ifu_rs1en (dec2ifu_rs1en),
    .dec2ifu_rdidx (dec2ifu_rdidx),
    //.dec2ifu_mulhsu(dec2ifu_mulhsu),
    //.dec2ifu_div   (dec2ifu_div   ),
    //.dec2ifu_rem   (dec2ifu_rem   ),
    //.dec2ifu_divu  (dec2ifu_divu  ),
    //.dec2ifu_remu  (dec2ifu_remu  ),

    .clk           (clk),
    .rst_n         (rst_n) 
  );

  ifu_ifu2itcm u_ifu_ifu2itcm (
    .ifu_req_valid (ifu_req_valid),
    .ifu_req_ready (ifu_req_ready),
    .ifu_req_pc    (ifu_req_pc),
    .ifu_rsp_valid (ifu_rsp_valid),
    .ifu_rsp_ready (ifu_rsp_ready),
    .ifu_rsp_instr (ifu_rsp_instr),
    
    .ifu2itcm_cmd_valid(ifu2itcm_cmd_valid),
    .ifu2itcm_cmd_ready(ifu2itcm_cmd_ready),
    .ifu2itcm_cmd_addr(ifu2itcm_cmd_addr),
    .ifu2itcm_rsp_valid(ifu2itcm_rsp_valid),
    .ifu2itcm_rsp_ready(ifu2itcm_rsp_ready),
    .ifu2itcm_rsp_rdata(ifu2itcm_rsp_rdata)
  );
endmodule