{"cmdcount":14,"com":"/dev/ttyACM0","commands":[{"cmd":{"size":1,"type":7,"var":"ID"},"num":1},{"cmd":{"addr":"1:0","type":1,"var":"ID"},"num":2},{"cmd":{"size":1,"type":7,"var":"STATUS"},"num":3},{"cmd":{"addr":"1:0","type":2,"var":"STATUS"},"num":4},{"cmd":{"size":1,"type":7,"var":"sizeY"},"num":5},{"cmd":{"addr":"1:0","config":"CONFIG_REGISTER","data":"sizeY","offset":0,"size":1,"type":5},"num":6},{"cmd":{"size":5,"type":7,"var":"dataY"},"num":7},{"cmd":{"addr":"1:0","config":"MEMORY_Y","data":"dataY","offset":0,"size":5,"type":6},"num":8},{"cmd":{"addr":"1:0","type":4},"num":9},{"cmd":{"size":14,"type":7,"var":"dataZ"},"num":10},{"cmd":{"addr":"1:0","config":"MEMORY_Z","data":"dataZ","offset":0,"size":14,"type":3},"num":11},{"cmd":{"addr":"1:0","type":2,"var":"STATUS"},"num":12},{"cmd":{"addr":"1:0","idxInt":0,"type":10},"num":13},{"cmd":{"addr":"1:0","type":2,"var":"STATUS"},"num":14}],"csv":"/home/anette/intelFPGA_lite/22.1std/quartus/HDL/ID1000500B/ID1000500B_config.csv","ipid":0,"script":"/home/anette/intelFPGA_lite/22.1std/quartus/HDL/ID1000500B/IP_CONVOLUTION_PROCESOR_20240526-143636.ips","variables":[{"ID":""},{"STATUS":""},{"dataY":"00000001\n0000000B\n00000004\n000000FE\n000000FF"},{"dataZ":""},{"sizeY":"00000005"}]}