INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sudea/capstone_design_final/capstone_design_final.srcs/sim_1/imports/hdl/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
WARNING: [VRFC 10-3676] redeclaration of ansi port 'en' is not allowed [C:/Users/sudea/capstone_design_final/capstone_design_final.srcs/sim_1/imports/hdl/FSM.sv:21]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sudea/capstone_design_final/capstone_design_final.srcs/sim_1/imports/hdl/RF.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sudea/capstone_design_final/capstone_design_final.srcs/sim_1/imports/hdl/SystolicArray.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SystolicArray
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sudea/capstone_design_final/capstone_design_final.srcs/sim_1/imports/hdl/X_REG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X_REG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sudea/capstone_design_final/capstone_design_final.srcs/sim_1/imports/hdl/axi_dma_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sudea/capstone_design_final/capstone_design_final.srcs/sim_1/imports/hdl/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sudea/capstone_design_final/capstone_design_final.srcs/sim_1/imports/hdl/dma_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sudea/capstone_design_final/capstone_design_final.srcs/sim_1/imports/hdl/dma_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sudea/capstone_design_final/capstone_design_final.srcs/sim_1/imports/hdl/dpram_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sudea/capstone_design_final/capstone_design_final.srcs/sim_1/imports/hdl/hPE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hPE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sudea/capstone_design_final/capstone_design_final.srcs/sim_1/imports/hdl/sa_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sudea/capstone_design_final/capstone_design_final.srcs/sim_1/imports/hdl/sa_core_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_core_pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sudea/capstone_design_final/capstone_design_final.srcs/sim_1/imports/hdl/sa_engine_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_engine_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sudea/capstone_design_final/capstone_design_final.srcs/sim_1/imports/hdl/tile8x8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tile8x8
