{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# CGARMv8\n",
    "\n",
    "## Prototype Work Overview\n",
    "The main purpose of the prototype is to add enough of an ARMv8 backend to be able to test code generation for array element-wise multiplication.\n",
    "\n",
    "## General Changes\n",
    "This codegen file is derived from CGMips and implements a portion of the codegen procedures in proper ARMv8 assembly. The assembly is currently structured and validated by assembling with a GCC version compiled for AArch64 with the \n",
    ">aarch64-linux-gnu-gcc -static out.S -o out\n",
    "\n",
    "Unfortunately due to unforseen circumstances we have not validated the code through practice as our method of choice (Unicorn-Engine's CPU emulation) is currently raising a CPU exception on any SIMD instruction.\n",
    "\n",
    "## Missing Features and Future Work\n",
    "The codegen is missing calling conventions and thus will not handle any procedure calls properly at the moment. Similarly, the new codgen requires a new way to trigger syscalls to implement builtin methods such as: exit, read, and write. Finally, miscellaneous instructions and sequences are missing at the moment in an effort to add codegen for the new array element-wise operations. \n",
    "\n",
    "For the final submission, we would like to finish the codegen including: syscalls, procedure and calling conventions, minor optimizations, and more testing of content in P0test and new SIMD test cases. It would be exceptional to get the code emulated successfully under Unicorn to validate that the code that is being generated is correct. If somehow time permits at the end of the project it would be ideal to port any new codegen functions to be implemented in CGMips and CGast to ensure compatibility between backends to support the new additions to the frontend."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "\"\"\"\n",
    "Pascal0 Code Generator for ARMv8, Emil Sekerinski, Gabriel Dalimonte, Gavin Johnson, March 2017.\n",
    "Using delayed code generation for a one-pass compiler. The types of symbol\n",
    "table entries for expressions, Var, Ref, Const, are extended by two more\n",
    "types Reg for expression results in a register, and Cond, for short-circuited\n",
    "Boolean expressions with two branch targets.\n",
    "\"\"\"\n",
    "\n",
    "import SC  #  used for SC.error\n",
    "from SC import TIMES, DIV, MOD, AND, PLUS, MINUS, OR, EQ, NE, LT, GT, LE, \\\n",
    "     GE, NOT, mark\n",
    "from ST import Var, Ref, Const, Type, Proc, StdProc, Int, Bool\n",
    "\n",
    "# w31's value is context dependent based on the instruction\n",
    "ZR = 'wzr'; FP = 'w29'; SP = 'wsp'; LNK = 'w30'  # reserved registers\n",
    "\n",
    "class Reg:\n",
    "    \"\"\"\n",
    "    For integers or booleans stored in a register;\n",
    "    register can be $0 for constants '0' and 'false'\n",
    "    \"\"\"\n",
    "    def __init__(self, tp, reg):\n",
    "        self.tp, self.reg = tp, reg\n",
    "\n",
    "class Cond:\n",
    "    \"\"\"\n",
    "    For a boolean resulting from comparing left and right by cond:\n",
    "    left, right are either registers or constants, but one has to be a register;\n",
    "    cond is one of 'EQ', 'NE', 'LT', 'GT', 'LE', 'GE';\n",
    "    labA, labB are lists of branch targets for when the result is true or false\n",
    "    if right is $0, then cond 'EQ' and 'NE' can be used for branching depending\n",
    "    on register left.\n",
    "    \"\"\"\n",
    "    count = 0\n",
    "    def __init__(self, cond, left, right):\n",
    "        self.tp, self.cond, self.left, self.right = Bool, cond, left, right\n",
    "        self.labA = ['.C' + str(Cond.count)]; Cond.count += 1\n",
    "        self.labB = ['.C' + str(Cond.count)]; Cond.count += 1"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## DeferredBlocks\n",
    "\n",
    "Deferred blocks are a concept introduced to the compiler codegen to be able abstract the implementation of array element-wise operations. Codegen for SIMD blocks are deferred as a destination memory location from the Becomes statement. In addition to passing around a \"working register\" it is necessary to include an accumulator register for loop offset. The tp of the Deferred block is that of Array in which the operation's resulting type will be. And func is an array of functions to call in the order specified to accurately emit the deferred code."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "class DeferredBlock:\n",
    "    \"\"\"\n",
    "    Builds a deferred block which will allow for deferred cvode generation\n",
    "    of array operations to have a desitnation register.\n",
    "    The notion is the concept of a deferred block chain\n",
    "    For the current use of deferred blocks (for SIMD) bunching\n",
    "    the deferred assignment generates the loop prologue and epilogue\n",
    "    Then each func in function chain is called appending the actions\n",
    "    of the previous. The return from func is the output register\n",
    "    \"\"\"\n",
    "    def __init__(self, tp, func):\n",
    "        self.func = [func]\n",
    "        self.tp = tp\n",
    "\n",
    "# curlev is the current level of nesting of procedures\n",
    "# regs is the set of available registers for expression evaluation\n",
    "# asm is a list of triples; each triple consists of three strings\n",
    "# - a label\n",
    "# - an instruction, possibly with operands\n",
    "# - a target (for branch and jump instructions)\n",
    "# each of them can be the empty string\n",
    "\n",
    "def obtainReg():\n",
    "    if len(regs) == 0: mark('out of registers'); return ZR\n",
    "    else: return regs.pop()\n",
    "\n",
    "    "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### ObtainVectorReg\n",
    "Contains a list of unused SIMD registers which may be used. "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "def obtainVectorReg():\n",
    "    if len(vregs) == 0: mark('out of SIMD registers'); return ZR\n",
    "    else: return vregs.pop()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### ReleaseReg\n",
    "Releases a register (of any type) back to the appropriate list. Removes the need for separate release functions."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "def releaseReg(r):\n",
    "    if r not in (ZR, SP, FP, LNK): (regs if r[0] == 'w' or r[0] == 'x' else vregs).add(r)\n",
    "\n",
    "def putLab(lab, instr = ''):\n",
    "    \"\"\"Emit label lab with optional instruction; lab may be a single\n",
    "    label or a list of labels\"\"\"\n",
    "    if type(lab) == list:\n",
    "        for l in lab[:-1]: asm.append((l, '', ''))\n",
    "        asm.append((lab[-1], instr, ''))\n",
    "    else: asm.append((lab, instr, ''))\n",
    "\n",
    "def putInstr(instr, target = ''):\n",
    "    \"\"\"Emit an instruction\"\"\"\n",
    "    asm.append(('', instr, target))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### put*\n",
    "Outputting instructions of different number of operands. In the future, this would be merged into one put function with optional arguements to handle 2-4 operand opcodes."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "def put(op, a, b, c):\n",
    "    \"\"\"Emit instruction op with three operands, a, b, c\"\"\"\n",
    "    putInstr(op + ' ' + a + ', ' + str(b) + ', ' + str(c))\n",
    "\n",
    "def put2(op, a, b):\n",
    "    \"\"\"Emit instruction op with three operands, a, b, c\"\"\"\n",
    "    putInstr(op + ' ' + a + ', ' + str(b))\n",
    "\n",
    "def put4(op, a, b, c, d):\n",
    "    putInstr(op + ' ' + a + ', ' + b + ', ' + c + ', ' + d)\n",
    "\n",
    "\n",
    "def putB(op, a, b, c):\n",
    "    putInstr(op + ' ' + a + ', ' + str(b), str(c))\n",
    "\n",
    "def putM(op, a, b, c):\n",
    "    \"\"\"Emit load/store instruction at location or register b + offset c\"\"\"\n",
    "    # TODO: Hack, should calculate base register where this is called\n",
    "    # Hack, up cast this to 64-bit reg\n",
    "    if b == ZR: putInstr(op + ' ' + a + ', [' + c + ']')\n",
    "    else: putInstr(op + ' ' + a + ', [' + c + ', ' + b + ']')\n",
    "\n",
    "def testRange(x):  # TODO\n",
    "    \"\"\"Check if x is suitable for immediate addressing\"\"\"\n",
    "    if x.val >= 0x8000 or x.val < -0x8000: mark('value too large')\n",
    "    \n",
    "def loadItemReg(x, r):\n",
    "    \"\"\"Assuming item x is Var, Const, or Reg, loads x into register r\"\"\"\n",
    "    if type(x) == Var:\n",
    "        s = obtainReg()\n",
    "        s = 'x' + s[1:]\n",
    "        put2('adrp', s, x.adr)\n",
    "        put('add', s, s, ':lo12:' + x.adr)\n",
    "        putM('ldr', r, x.reg, s); s = 'w' + s[1:]; releaseReg(s); releaseReg(x.reg)\n",
    "    elif type(x) == Const:\n",
    "        testRange(x); put2('mov', r, '#' + str(x.val))\n",
    "    elif type(x) == Reg: # move to register r\n",
    "        put2('mov', r, x.reg)\n",
    "    else: assert False\n",
    "\n",
    "def loadItem(x):\n",
    "    \"\"\"Assuming item x is Var or Const, loads x into a new register and\n",
    "    returns a new Reg item\"\"\"\n",
    "    if type(x) == Const and x.val == 0: r = ZR # use ZR for \"0\"\n",
    "    else: r = obtainReg(); loadItemReg(x, r)\n",
    "    return Reg(x.tp, r)\n",
    "\n",
    "def loadBool(x):\n",
    "    \"\"\"Assuming x is Var or Const and x has type Bool, loads x into a\n",
    "    new register and returns a new Cond item\"\"\"\n",
    "    # improve by allowing c.left to be a constant\n",
    "    if type(x) == Const and x.val == 0: r = ZR # use ZR for \"false\"\n",
    "    else: r = obtainReg(); loadItemReg(x, r)\n",
    "    c = Cond(NE, r, ZR)\n",
    "    return c\n",
    "\n",
    "def putOp(cd, x, y):\n",
    "    \"\"\"For operation op with mnemonic cd, emit code for x op y, assuming\n",
    "    x, y are Var, Const, Reg\"\"\"\n",
    "    if type(x) != Reg: x = loadItem(x)\n",
    "    if x.reg == ZR: x.reg, r = obtainReg(), ZR\n",
    "    else: r = x.reg # r is source, x.reg is destination\n",
    "    if type(y) == Const:\n",
    "        testRange(y); put(cd, r, x.reg, y.val)\n",
    "    else:\n",
    "        if type(y) != Reg: y = loadItem(y)\n",
    "        put(cd, x.reg, r, y.reg); releaseReg(y.reg)\n",
    "    return x\n",
    "\n",
    "def assembly(l, i, t):\n",
    "    \"\"\"Convert label l, instruction i, target t to assembly format\"\"\"\n",
    "    return (l + ':\\t' if l else '\\t') + i + (', ' + t if t else '')\n",
    "\n",
    "# public functions\n",
    "\n",
    "def init():\n",
    "    \"\"\"initializes the code generator\"\"\"\n",
    "    global asm, curlev, regs, vregs\n",
    "    asm, curlev = [], 0\n",
    "    regs = {('w' + str(i)) for i in range(9,16)}\n",
    "    vregs = {('v' + str(i)) for i in range(31)}\n",
    "                                \n",
    "def genRec(r):\n",
    "    \"\"\"Assuming r is Record, determine fields offsets and the record size\"\"\"\n",
    "    s = 0\n",
    "    for f in r.fields:\n",
    "        f.offset, s = s, s + f.tp.size\n",
    "    r.size = s\n",
    "    return r\n",
    "\n",
    "def genArray(a):\n",
    "    \"\"\"Assuming r is Array, determine its size\"\"\"\n",
    "    # adds size\n",
    "    a.size = a.length * a.base.size\n",
    "    return a\n",
    "\n",
    "def genLocalVars(sc, start):\n",
    "    \"\"\"For list sc of local variables, starting at index start, determine the\n",
    "    $fp-relative addresses of variables\"\"\"\n",
    "    s = 0 # local block size\n",
    "    for i in range(start, len(sc)):\n",
    "        if type(sc[i]) == Var:\n",
    "            s = s + sc[i].tp.size\n",
    "            sc[i].adr = - s - 8\n",
    "    return s\n",
    "\n",
    "def genGlobalVars(sc, start):\n",
    "    \"\"\"For list sc of global variables, starting at index start, determine the\n",
    "    address of each variable, which is its name with a trailing _\"\"\"\n",
    "    for i in range(len(sc) - 1, start - 1, - 1):\n",
    "        if type(sc[i]) == Var:\n",
    "            sc[i].adr = sc[i].name + '_'\n",
    "            putLab(sc[i].adr, '.space ' + str(sc[i].tp.size))\n",
    "\n",
    "def progStart():\n",
    "    putInstr('.data')\n",
    "\n",
    "def progEntry(ident):\n",
    "    putInstr('.text')\n",
    "    putInstr('.global main')\n",
    "    #putInstr('.entry')\n",
    "    putLab('main')"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### progExit\n",
    "Major work to be done on this method. Syscalls not currently implemented. The final submission should have opcodes included."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "def progExit(x):\n",
    "    # TODO: Syscalls\n",
    "    putInstr(\"nop\")\n",
    "    #putInstr('li $v0, 10')\n",
    "    #putInstr('syscall')\n",
    "    #putInstr('.end main')\n",
    "    return '\\n'.join(assembly(l, i, t) for (l, i, t) in asm)\n",
    "        \n",
    "def procStart():\n",
    "    global curlev, parblocksize\n",
    "    curlev = curlev + 1\n",
    "    putInstr('.text')\n",
    "\n",
    "def genFormalParams(sc):\n",
    "    \"\"\"For list sc with formal procedure parameters, determine the $fp-relative\n",
    "    address of each parameters; each parameter must be type integer, boolean\n",
    "    or must be a reference parameter\"\"\"\n",
    "    s = 0 # parameter block size\n",
    "    for p in reversed(sc):\n",
    "        if p.tp == Int or p.tp == Bool or type(p) == Ref:\n",
    "            p.adr, s = s, s + 4\n",
    "        else: mark('no structured value parameters')\n",
    "    return s"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### genProc*\n",
    "These methods are currently broken and unimplemented. Procedure calls and AArch64 calling conventions are not known or implemented at the moment however, the calling conventions should be implemented by the final submission."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "def genProcEntry(ident, parsize, localsize):  # TODO\n",
    "    \"\"\"Declare procedure name, generate code for procedure entry\"\"\"\n",
    "    putInstr('.globl ' + ident)        # global declaration directive\n",
    "    putInstr('.ent ' + ident)          # entry point directive\n",
    "    putLab(ident)                      # procedure entry label\n",
    "    # TODO: AArch64 calling conventions\n",
    "    #putM('sw', FP, SP, - parsize - 4)  # push frame pointer\n",
    "    #putM('sw', LNK, SP, - parsize - 8) # push return address\n",
    "    put('sub', FP, SP, parsize)        # set frame pointer\n",
    "    put('sub', SP, FP, localsize + 8)  # set stack pointer\n",
    "\n",
    "def genProcExit(x, parsize, localsize): # generates return code  #TODO\n",
    "    global curlev\n",
    "    curlev = curlev - 1\n",
    "    # TODO: Need to see AArch64 calling conventions\n",
    "    put('add', SP, FP, parsize)\n",
    "    #putM('lw', LNK, FP, - 8)\n",
    "    #putM('lw', FP, FP, - 4)\n",
    "    #putInstr('jr $ra')\n",
    "    putInstr(\"ret w30\")\n",
    "\n",
    "def genSelect(x, f):\n",
    "    # x.f, assuming y is name in one of x.fields\n",
    "    x.tp, x.adr = f.tp, x.adr + f.offset if type(x.adr) == int else \\\n",
    "                        x.adr + '+' + str(f.offset)\n",
    "    return x\n",
    "\n",
    "def genIndex(x, y):\n",
    "    # x[y], assuming x is ST.Var or ST.Ref, x.tp is ST.Array, y.tp is ST.Int\n",
    "    # assuming y is Const and y.val is valid index, or Reg integer\n",
    "    if type(y) == Const:\n",
    "        offset = (y.val - x.tp.lower) * x.tp.base.size\n",
    "        x.adr = x.adr + (offset if type(x.adr) == int else '+' + str(offset))\n",
    "    else:\n",
    "        if type(y) != Reg: y = loadItem(y)\n",
    "        put('sub', y.reg, y.reg, x.tp.lower)\n",
    "        if x.reg != ZR:\n",
    "            put4('madd', y.reg, x.tp.base.size, y.reg, x.reg); releaseReg(x.reg)\n",
    "        else:\n",
    "            put('mul', y.reg, y.reg, x.tp.base.size)\n",
    "        x.reg = y.reg\n",
    "    x.tp = x.tp.base\n",
    "    return x\n",
    "\n",
    "\n",
    "def genVar(x):\n",
    "    # assuming x is ST.Var, ST.Ref, ST.Const\n",
    "    # for ST.Const: no code, x.val is constant\n",
    "    # for ST.Var: x.reg is FP for local, 0 for global vars,\n",
    "    #   x.adr is relative or absolute address\n",
    "    # for ST.Ref: address is loaded into register\n",
    "    # returns ST.Var, ST.Const\n",
    "    if type(x) == Const: y = x\n",
    "    else:\n",
    "        if x.lev == 0: s = ZR\n",
    "        elif x.lev == curlev: s = FP\n",
    "        else: mark('level!'); s = ZR\n",
    "        y = Var(x.tp); y.lev = x.lev\n",
    "        if type(x) == Ref: # reference is loaded into register\n",
    "            t = obtainReg()\n",
    "            t = 'x' + t[1:]\n",
    "            put2('adrp', t, x.adr)\n",
    "            put('add', t, t, ':lo12:' + x.adr)\n",
    "            r = obtainReg(); putM('ldr', r, s, t)\n",
    "            t = 'w' + t[1:]\n",
    "            releaseReg(t)\n",
    "            y.reg, y.adr = r, 0\n",
    "        elif type(x) == Var:\n",
    "            y.reg, y.adr = s, x.adr\n",
    "        else: y = x # error, pass dummy item\n",
    "    return y\n",
    "\n",
    "def genConst(x):\n",
    "    # assumes x is ST.Const\n",
    "    return x\n",
    "\n",
    "def genUnaryOp(op, x):\n",
    "    \"\"\"If op is MINUS, NOT, x must be an Int, Bool, and op x is returned.\n",
    "    If op is AND, OR, x is the first operand (in preparation for the second\n",
    "    operand\"\"\"\n",
    "    if op == MINUS: # subtract from 0\n",
    "        if type(x) == Var: x = loadItem(x)\n",
    "        put2('neg', x.reg, x.reg)\n",
    "    elif op == NOT: # switch condition and branch targets, no code\n",
    "        if type(x) != Cond: x = loadBool(x)\n",
    "        x.cond = negate(x.cond); x.labA, x.labB = x.labB, x.labA\n",
    "    elif op == AND: # load first operand into register and branch\n",
    "        if type(x) != Cond: x = loadBool(x)\n",
    "        putB(condOp(negate(x.cond)), x.left, x.right, x.labA[0])  # TODO\n",
    "        releaseReg(x.left); releaseReg(x.right); putLab(x.labB)\n",
    "    elif op == OR: # load first operand into register and branch\n",
    "        if type(x) != Cond: x = loadBool(x)\n",
    "        putB(condOp(x.cond), x.left, x.right, x.labB[0])  # TODO\n",
    "        releaseReg(x.left); releaseReg(x.right); putLab(x.labA)\n",
    "    else: assert False\n",
    "    return x"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### getBinaryOp\n",
    "This method is currently missing a valid 'mod' implementation. 'mod' is not an instruction on AArch64 and a manual implementation has not been written yet. In the case of a 'mod' being emitted, the resulting code will not compile. By the final submission, we would like to implement the 'mod' operation as a series of instructions."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "def genBinaryOp(op, x, y):\n",
    "    \"\"\"assumes x.tp == Int == y.tp and op is TIMES, DIV, MOD\n",
    "    or op is AND, OR\"\"\"\n",
    "    if op == PLUS: y = putOp('add', x, y)\n",
    "    elif op == MINUS: y = putOp('sub', x, y)\n",
    "    elif op == TIMES: y = putOp('mul', x, y)\n",
    "    elif op == DIV: y = putOp('sdiv', x, y)\n",
    "    elif op == MOD: y = putOp('mod', x, y)  # TODO\n",
    "    elif op == AND: # load second operand into register \n",
    "        if type(y) != Cond: y = loadBool(y)\n",
    "        y.labA += x.labA # update branch targets\n",
    "    elif op == OR: # load second operand into register\n",
    "        if type(y) != Cond: y = loadBool(y)\n",
    "        y.labB += x.labB # update branch targets\n",
    "    else: assert False\n",
    "    return y\n",
    "\n",
    "def negate(cd):\n",
    "    \"\"\"Assume cd in {EQ, NE, LT, LE, GT, GE}, return not cd\"\"\"\n",
    "    return NE if cd == EQ else \\\n",
    "           EQ if cd == NE else \\\n",
    "           GE if cd == LT else \\\n",
    "           GT if cd == LE else \\\n",
    "           LE if cd == GT else \\\n",
    "           LT\n",
    "\n",
    "def condOp(cd):  # TODO only allows checking for zero and not zero on branch ops. Comparisons will have to be done elsewhere\n",
    "    \"\"\"Assumes cd in {EQ, NE, LT, LE, GT, GE}, return instruction mnemonic\"\"\"\n",
    "    return 'beq' if cd == EQ else \\\n",
    "           'bne' if cd == NE else \\\n",
    "           'blt' if cd == LT else \\\n",
    "           'ble' if cd == LE else \\\n",
    "           'bgt' if cd == GT else \\\n",
    "           'bge'\n",
    "\n",
    "def genRelation(cd, x, y):\n",
    "    \"\"\"Assumes x, y are Int and cd is EQ, NE, LT, LE, GT, GE;\n",
    "    x and y cannot be both constants; return Cond for x cd y\"\"\"\n",
    "    if type(x) != Reg: x = loadItem(x)\n",
    "    if type(y) != Reg: y = loadItem(y)\n",
    "    return Cond(cd, x.reg, y.reg)\n",
    "\n",
    "assignCount = 0\n",
    "\n",
    "def genAssign(x, y):\n",
    "    \"\"\"Assume x is Var, generate x := y\"\"\"\n",
    "    global assignCount, regs\n",
    "    if type(y) == Cond:\n",
    "        putB(condOp(negate(y.cond)), y.left, y.right, y.labA[0])\n",
    "        releaseReg(y.left); releaseReg(y.right); r = obtainReg()\n",
    "        putLab(y.labB); put2('mov', r, '#1') # load true\n",
    "        lab = '.A' + str(assignCount); assignCount += 1\n",
    "        putInstr('B', lab)\n",
    "        putLab(y.labA); put2('mov', r, '#0') # load false \n",
    "        putLab(lab)\n",
    "    elif type(y) != Reg: y = loadItem(y); r = y.reg\n",
    "    else: r = y.reg\n",
    "    s = obtainReg()\n",
    "    s = 'x' + s[1:]\n",
    "    put2('adrp', s, x.adr)\n",
    "    put('add', s, s, ':lo12:' + x.adr)\n",
    "    putM('str', r, x.reg, s)\n",
    "    s = 'w' + s[1:]\n",
    "    releaseReg(s)\n",
    "    releaseReg(r)\n",
    "\n",
    "def genActualPara(ap, fp, n):  # TODO\n",
    "    \"\"\"Pass parameter, ap is actual parameter, fp is the formal parameter,\n",
    "    either Ref or Var, n is the parameter number\"\"\"\n",
    "    if type(fp) == Ref:  #  reference parameter, assume p is Var\n",
    "        if ap.adr != 0:  #  load address in register\n",
    "            r = obtainReg(); putM('la', r, ap.reg, ap.adr)  # TODO\n",
    "        else: r = ap.reg  #  address already in register\n",
    "        putM('str', r, SP, - 4 * (n + 1)); releaseReg(r)\n",
    "    else:  #  value parameter\n",
    "        if type(ap) != Cond:\n",
    "            if type(ap) != Reg: ap = loadItem(ap)\n",
    "            putM('str', ap.reg, SP, - 4 * (n + 1)); releaseReg(ap.reg)\n",
    "        else: mark('unsupported parameter type')\n",
    "\n",
    "def genCall(pr):  # TODO?\n",
    "    \"\"\"Assume pr is Proc\"\"\"\n",
    "    putInstr('bl', pr.name)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### gen*\n",
    "The next three gen functions are unimplemented because syscalls are not implemented."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "def genRead(x):  # TODO\n",
    "    \"\"\"Assume x is Var\"\"\"\n",
    "    putInstr(\"nop\")\n",
    "    #putInstr('li $v0, 5'); putInstr('syscall')\n",
    "    #putM('sw', '$v0', x.reg, x.adr)\n",
    "\n",
    "def genWrite(x):  # TODO\n",
    "    \"\"\"Assumes x is Ref, Var, Reg\"\"\"\n",
    "    putInstr(\"nop\")\n",
    "    #loadItemReg(x, '$a0'); putInstr('li $v0, 1'); putInstr('syscall')\n",
    "\n",
    "def genWriteln():  # TODO, Prologue needs to generate syscall table\n",
    "    putInstr(\"nop\")\n",
    "    #putInstr('li $v0, 11'); putInstr(\"li $a0, '\\\\n'\"); putInstr('syscall')\n",
    "\n",
    "def genSeq(x, y):\n",
    "    \"\"\"Assume x and y are statements, generate x ; y\"\"\"\n",
    "    pass\n",
    "\n",
    "def genCond(x):\n",
    "    \"\"\"Assume x is Bool, generate code for branching on x\"\"\"\n",
    "    if type(x) != Cond: x = loadBool(x)\n",
    "    putB(condOp(negate(x.cond)), x.left, x.right, x.labA[0])\n",
    "    releaseReg(x.left); releaseReg(x.right); putLab(x.labB)\n",
    "    return x\n",
    "\n",
    "def genIfThen(x, y):\n",
    "    \"\"\"Generate code for if-then: x is condition, y is then-statement\"\"\"\n",
    "    putLab(x.labA)\n",
    "\n",
    "ifCount = 0\n",
    "\n",
    "def genThen(x, y):  # TODO\n",
    "    \"\"\"Generate code for if-then-else: x is condition, y is then-statement\"\"\"\n",
    "    global ifCount\n",
    "    lab = '.I' + str(ifCount); ifCount += 1\n",
    "    putInstr('b', lab)\n",
    "    putLab(x.labA); \n",
    "    return lab\n",
    "\n",
    "def genIfElse(x, y, z):\n",
    "    \"\"\"Generate code of if-then-else: x is condition, y is then-statement,\n",
    "    z is else-statement\"\"\"\n",
    "    putLab(y)\n",
    "\n",
    "loopCount = 0\n",
    "\n",
    "def genTarget():\n",
    "    \"\"\"Return target for loops with backward branches\"\"\"\n",
    "    global loopCount\n",
    "    lab = '.L' + str(loopCount); loopCount += 1\n",
    "    putLab(lab)\n",
    "    return lab\n",
    "\n",
    "def genWhile(lab, x, y):\n",
    "    \"\"\"Generate code for while: lab is target, x is condition, y is body\"\"\"\n",
    "    putInstr('b', lab)\n",
    "    putLab(x.labA); "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### genArrayVectorOp\n",
    "Emits a deferred code block which implements a portion of the body of the loop to multiply two arrays together. Currently parts of this method could be refactored with the scalar variant, however that was omitted in the submission in an attempt to get Unicorn running so we would be able to test. Currently, only multiplication is implemented in terms of operations, however, this proof of concept shows it is easy to expand this method to account for other binary operations similar to genBinaryOp. \n",
    "\n",
    "The deferred_block implements a method which will be called later to emit the actual codegen. The body will take the previous block's destination register if operand x is a register otherwise each iteration will load the register.\n",
    "Finally, the method itself returns the DeferredBlock back to the parser. The body will be appended to a DeferredBlock is one has not been emitted and a DeferredBlock will be generated if operand x is an Array."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "def genArrayVectorOp(op, x, y):  # TODO\n",
    "    def deferred_block(op, iterate, x, y):\n",
    "        x_loc = obtainReg()\n",
    "        x_loc = 'x' + x_loc[1:]\n",
    "        r = obtainVectorReg()\n",
    "        t = obtainVectorReg()\n",
    "        put2('adrp', x_loc, y.adr)\n",
    "        put('add', x_loc, x_loc, iterate)\n",
    "        put('add', x_loc, x_loc, ':lo12:' + y.adr)\n",
    "        putM('ld1', '{' + r + '.4S}', ZR, x_loc)\n",
    "        opcode = 'nop'\n",
    "        if op == TIMES: opcode = 'mul'\n",
    "        else: assert False\n",
    "        if type(x) == Reg:\n",
    "            t = x.reg\n",
    "        else:\n",
    "            t = obtainVectorReg()\n",
    "            put2('adrp', x_loc, x.adr)\n",
    "            put('add', x_loc, x_loc, iterate)\n",
    "            put('add', x_loc, x_loc, ':lo12:' + x.adr)\n",
    "            putM('ld1', '{' + t + '.4S}', ZR, x_loc)\n",
    "        s = obtainVectorReg()\n",
    "        put(opcode, s + '.4S', t + '.4S', r + '.4S')\n",
    "        releaseReg(r)\n",
    "        releaseReg(t)\n",
    "        releaseReg(x_loc)\n",
    "        return Reg(x.tp, s)\n",
    "    if type(x) == DeferredBlock:\n",
    "        x.func.append(lambda iterate, z: deferred_block(op, iterate, z, y))\n",
    "        a = x\n",
    "    else:\n",
    "        a = DeferredBlock(x.tp, lambda iterate: deferred_block(op, iterate, x, y))\n",
    "    return a"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### genDeferredAssign\n",
    "This function emits DeferredBlocks in a loop to realize array element-wise operations. This method could be merged in with genAssign in the future, however at present it is seperate for debugging purposes and clarification. The body itself sets up the loop prologue before calling all funcs in a DeferredBlock in order to emit the code state as generated. Finally, the save to destination memory is generated before the loop prologue is emitted.\n",
    "\n",
    "#### Limitations\n",
    "At the moment, the genDeferredAssign and genArray* methods assume array lengths are multiples of 16 bytes. This limitation should be removed by the final submission to allow arrays (of similar size) to be affected element-wise. Additionally, both this and genArray ops do not validate that array lengths are similar and the frontend does not validate that both operands are Arrays of Integers (or the same type) before emitting genArray* instructions. These methods on both backend and the subsequent code which calls them on the frontend should be more strict in type validation in the final submission."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "def genDeferredAssign(x, y):  # TODO\n",
    "    inc = obtainReg()\n",
    "    inc = 'x' + inc[1:]\n",
    "    bc = obtainReg()\n",
    "    bc = 'x' + bc[1:]\n",
    "    put2(\"mov\", inc, 'xzr')\n",
    "    length = genArray(x.tp)\n",
    "    put2(\"mov\", bc, '#' + str(length.size))\n",
    "    tar = genTarget()\n",
    "    ret = None\n",
    "    for i in range(len(y.func)):\n",
    "        if i > 0:\n",
    "            ret = y.func[i](inc, ret)\n",
    "        else:\n",
    "            ret = y.func[i](inc)\n",
    "    x_loc = obtainReg()\n",
    "    x_loc = 'x' + x_loc[1:]\n",
    "    put2('adrp', x_loc, x.adr)\n",
    "    put('add', x_loc, x_loc, inc)\n",
    "    put('add', x_loc, x_loc, ':lo12:' + x.adr)\n",
    "    putM('st1', '{' + ret.reg + '.4S}', ZR, x_loc)\n",
    "    x_loc = 'w' + x_loc[1:]\n",
    "    releaseReg(x_loc)\n",
    "    put(\"add\", inc, inc, '#16')  # 4 bytes per value, 4 values\n",
    "    put2(\"cmp\", inc, bc)\n",
    "    putInstr('blt ' + tar)\n",
    "    inc = 'w' + inc[1:]\n",
    "    bc = 'w' + bc[1:]\n",
    "    releaseReg(inc)\n",
    "    releaseReg(bc)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### genArrayScalarOp\n",
    "Generates a deferred block similar to genArrayVectorOp except with vector load y with a register load to vector duplication."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "def genArrayScalarOp(op, x, y): # TODO optimize with chained operations\n",
    "    def deferred_block(op, iterate, x, y):\n",
    "        x_loc = obtainReg()\n",
    "        x_loc = 'x' + x_loc[1:]\n",
    "        scalar_op = obtainVectorReg()\n",
    "        y = loadItem(y)\n",
    "        put2('dup', scalar_op + '.4S', y.reg)\n",
    "        releaseReg(y.reg)\n",
    "        opcode = 'nop'\n",
    "        if op == TIMES: opcode = 'mul'\n",
    "        else: assert False\n",
    "        if type(x) == Reg:\n",
    "            t = x.reg\n",
    "        else:\n",
    "            t = obtainVectorReg()\n",
    "            put2('adrp', x_loc, x.adr)\n",
    "            put('add', x_loc, x_loc, iterate)\n",
    "            put('add', x_loc, x_loc, ':lo12:' + x.adr)\n",
    "            putM('ld1', '{' + t + '.4S}', ZR, x_loc)\n",
    "        s = obtainVectorReg()\n",
    "        put(opcode, s + '.4S', t + '.4S', scalar_op + '.4S')\n",
    "        releaseReg(scalar_op)\n",
    "        releaseReg(t)\n",
    "        releaseReg(x_loc)\n",
    "        return Reg(x.tp, s)\n",
    "    if type(x) == DeferredBlock:\n",
    "        x.func.append(lambda iterate, z: deferred_block(op, iterate, z, y))\n",
    "        a = x\n",
    "    else:\n",
    "        a = DeferredBlock(x.tp, lambda iterate: deferred_block(op, iterate, x, y))\n",
    "    return a"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.5.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
