
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -198.72

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -21.87

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -21.87

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.58   18.04   36.06   36.06 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.04    0.02   36.08 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.63    8.83    7.29   43.37 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.83    0.01   43.38 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.38   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.39    8.39   library hold time
                                  8.39   data required time
-----------------------------------------------------------------------------
                                  8.39   data required time
                                -43.38   data arrival time
-----------------------------------------------------------------------------
                                 34.99   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.50   28.19   41.89   41.89 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.20    0.09   41.99 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.80   77.63   68.71  110.69 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 77.63    0.03  110.73 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.50    9.97   35.30  146.03 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.97    0.01  146.04 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.63   14.26   29.47  175.51 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.26    0.13  175.63 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.71   11.40   21.11  196.74 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.41    0.16  196.90 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.58   16.36   20.40  217.30 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.36    0.02  217.33 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.12   11.13   24.20  241.52 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.13    0.01  241.54 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.90    9.38   28.32  269.86 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.38    0.01  269.87 ^ resp_msg[13] (out)
                                269.87   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -269.87   data arrival time
-----------------------------------------------------------------------------
                                -21.87   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.50   28.19   41.89   41.89 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.20    0.09   41.99 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.80   77.63   68.71  110.69 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 77.63    0.03  110.73 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.50    9.97   35.30  146.03 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.97    0.01  146.04 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.63   14.26   29.47  175.51 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.26    0.13  175.63 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.71   11.40   21.11  196.74 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.41    0.16  196.90 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.58   16.36   20.40  217.30 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.36    0.02  217.33 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.12   11.13   24.20  241.52 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.13    0.01  241.54 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.90    9.38   28.32  269.86 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.38    0.01  269.87 ^ resp_msg[13] (out)
                                269.87   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -269.87   data arrival time
-----------------------------------------------------------------------------
                                -21.87   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
229.3626708984375

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7168

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.55594253540039

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8054

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 25

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.48   42.48 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  67.93  110.41 v _568_/SN (HAxp5_ASAP7_75t_R)
  41.65  152.06 v _314_/Y (OR3x1_ASAP7_75t_R)
  30.26  182.33 v _317_/Y (OR3x1_ASAP7_75t_R)
  22.35  204.67 v _369_/Y (OA21x2_ASAP7_75t_R)
  15.77  220.44 v _370_/Y (AND3x1_ASAP7_75t_R)
  26.28  246.72 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  25.93  272.66 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  11.09  283.75 v _450_/Y (NOR2x1_ASAP7_75t_R)
  25.55  309.30 v _451_/Y (OA33x2_ASAP7_75t_R)
   0.01  309.31 v dpath.a_reg.out[2]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         309.31   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[2]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.79  299.21   library setup time
         299.21   data required time
---------------------------------------------------------
         299.21   data required time
        -309.31   data arrival time
---------------------------------------------------------
         -10.10   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.06   36.06 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.32   43.37 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.38 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.38   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.39    8.39   library hold time
           8.39   data required time
---------------------------------------------------------
           8.39   data required time
         -43.38   data arrival time
---------------------------------------------------------
          34.99   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
269.8688

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-21.8688

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-8.103493

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.35e-05   5.34e-09   2.35e-04  41.9%
Combinational          1.70e-04   1.55e-04   2.17e-08   3.25e-04  58.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.78e-04   2.70e-08   5.59e-04 100.0%
                          68.1%      31.9%       0.0%
