{
   "ActiveEmotionalView":"Reduced Jogs",
   "Default View_ScaleFactor":"1.32437",
   "Default View_TopLeft":"1285,-196",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/okAXI4LiteInterface_0_m_axi_aclk:false|/jesd204_0_rx_core_clk_out:false|/wireoutbreakout_0_rx_reset:false|/okAXI4LiteInterface_0_m_axi_aresetn:false|/util_ds_buf_0_IBUF_OUT:false|",
   "Interfaces View_ScaleFactor":"0.909232",
   "Interfaces View_TopLeft":"-201,-236",
   "No Loops_ScaleFactor":"0.71946",
   "No Loops_TopLeft":"-202,-234",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layers":"/okAXI4LiteInterface_0_m_axi_aclk:true|/jesd204_0_rx_core_clk_out:true|/wireoutbreakout_0_rx_reset:true|/okAXI4LiteInterface_0_m_axi_aresetn:true|/util_ds_buf_0_IBUF_OUT:true|",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port host_interface -pg 1 -lvl 0 -x -80 -y 340 -defaultsOSRD
preplace port FPGA_JESD_CLKP -pg 1 -lvl 0 -x -80 -y 720 -defaultsOSRD
preplace port FPGA_JESD_CLKM -pg 1 -lvl 0 -x -80 -y 700 -defaultsOSRD
preplace port FPGA_JESD_SYSREFP -pg 1 -lvl 0 -x -80 -y 860 -defaultsOSRD
preplace port FPGA_JESD_SYSREFM -pg 1 -lvl 0 -x -80 -y 880 -defaultsOSRD
preplace port JESD_SYNC -pg 1 -lvl 10 -x 5260 -y 1060 -defaultsOSRD
preplace portBus rxp -pg 1 -lvl 0 -x -80 -y 760 -defaultsOSRD
preplace portBus rxn -pg 1 -lvl 0 -x -80 -y 740 -defaultsOSRD
preplace portBus SYNCbABP -pg 1 -lvl 10 -x 5260 -y 980 -defaultsOSRD
preplace portBus SYNCbABM -pg 1 -lvl 10 -x 5260 -y 1000 -defaultsOSRD
preplace portBus SYNCbCDP -pg 1 -lvl 10 -x 5260 -y 1120 -defaultsOSRD
preplace portBus SYNCbCDM -pg 1 -lvl 10 -x 5260 -y 1140 -defaultsOSRD
preplace inst jesd204_0 -pg 1 -lvl 4 -x 1990 -y 280 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 26 21 32 28 27 22 25 35 29 36 31 30 34 33 24 23} -defaultsOSRD -pinY s_axi 100L -pinY m_axis_rx 0R -pinY refclk_p 220L -pinY refclk_n 120L -pinY rx_core_clk_out 100R -pinY s_axi_aclk 260L -pinY s_axi_aresetn 240L -pinY rx_reset 140L -pinBusY rxp 200L -pinBusY rxn 280L -pinY rx_aresetn 40R -pinBusY rx_start_of_frame 280R -pinBusY rx_end_of_frame 80R -pinBusY rx_start_of_multiframe 60R -pinBusY rx_end_of_multiframe 140R -pinBusY rx_frame_error 120R -pinY rx_sysref 160L -pinY rx_sync 20R
preplace inst util_ds_buf_0 -pg 1 -lvl 2 -x 920 -y 840 -defaultsOSRD -pinY CLK_IN_D 0L -pinY CLK_IN_D.IBUF_DS_P 20L -pinY CLK_IN_D.IBUF_DS_N 40L -pinBusY IBUF_OUT 0R
preplace inst util_ds_buf_1 -pg 1 -lvl 8 -x 4330 -y 1010 -swap {0 2 1} -defaultsOSRD -pinBusY OBUF_IN 0L -pinBusY OBUF_DS_P 20R -pinBusY OBUF_DS_N 0R
preplace inst util_ds_buf_2 -pg 1 -lvl 8 -x 4330 -y 1130 -defaultsOSRD -pinBusY OBUF_IN 0L -pinBusY OBUF_DS_P 0R -pinBusY OBUF_DS_N 20R
preplace inst fifo_generator_0 -pg 1 -lvl 7 -x 3610 -y 460 -swap {0 1 2 3 4 5 6 7 8 11 9 10 14 16 15 13 12} -defaultsOSRD -pinY FIFO_WRITE 0L -pinY FIFO_WRITE.full 20L -pinY FIFO_WRITE.din 40L -pinY FIFO_WRITE.wr_en 80L -pinY FIFO_READ 100L -pinY FIFO_READ.almost_empty 120L -pinY FIFO_READ.empty 140L -pinY FIFO_READ.dout 160L -pinY FIFO_READ.rd_en 180L -pinY rst 240L -pinY wr_clk 200L -pinY rd_clk 220L -pinY valid 40R -pinY prog_full 240R -pinY prog_empty 60R -pinY wr_rst_busy 20R -pinY rd_rst_busy 0R
preplace inst ila_0 -pg 1 -lvl 8 -x 4330 -y -10 -swap {5 10 4 20 2 15 0 1 18 11 19 14 6 9 7 16 17 8 13 3 12} -defaultsOSRD -pinY clk 100L -pinBusY probe0 460L -pinBusY probe1 80L -pinBusY probe2 680L -pinBusY probe3 40L -pinBusY probe4 580L -pinBusY probe5 0L -pinBusY probe6 20L -pinBusY probe7 640L -pinBusY probe8 480L -pinBusY probe9 660L -pinBusY probe10 560L -pinBusY probe11 120L -pinBusY probe12 440L -pinBusY probe13 400L -pinBusY probe14 600L -pinBusY probe15 620L -pinBusY probe16 420L -pinBusY probe17 540L -pinBusY probe18 60L -pinBusY probe19 520L
preplace inst okAXI4LiteInterface_0 -pg 1 -lvl 2 -x 920 -y 400 -swap {4 1 2 3 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 27 26 25} -defaultsOSRD -pinY btpipein_DATA 80L -pinY wireout_READDATA 0L -pinY m_axi 0R -pinY okClkIn 100L -pinY m_axi_aclk 90R -pinY m_axi_aresetn 60R -pinY activity_mon 40R
preplace inst wireoutbreakout_0 -pg 1 -lvl 2 -x 920 -y 300 -defaultsOSRD -pinY wirein_READDATA 0L -pinY rx_reset 0R
preplace inst jesd204_0_transport_0 -pg 1 -lvl 5 -x 2450 -y 60 -swap {0 1 2 4 3 6 7 10 9 5 8 11 12 13 14 15 16 17 18 19 20 21} -defaultsOSRD -pinY rx 280L -pinY clk 320L -pinY rst_n 300L -pinBusY signalA_sampl0 20R -pinBusY signalA_sampl1 40R -pinY signalA_cntrl0 100R -pinY signalA_cntrl1 80R -pinBusY signalB_sampl0 0R -pinBusY signalB_sampl1 60R -pinY signalB_cntrl0 120R -pinY signalB_cntrl1 140R -pinBusY signalC_sampl0 160R -pinBusY signalC_sampl1 180R -pinY signalC_cntrl0 200R -pinY signalC_cntrl1 220R -pinBusY signalD_sampl0 240R -pinBusY signalD_sampl1 260R -pinY signalD_cntrl0 280R -pinY signalD_cntrl1 300R -pinY ready_out 320R
preplace inst negate_0 -pg 1 -lvl 5 -x 2450 -y 880 -defaultsOSRD -pinY a 0L -pinY nota 0R
preplace inst frontpanel_1 -pg 1 -lvl 1 -x 220 -y 340 -defaultsOSRD -pinY host_interface 0L -pinY wirein00 0R -pinY wirein01 20R -pinY wirein01.wi01_ep_dataout 40R -pinY wirein02 60R -pinY wirein02.wi02_ep_dataout 80R -pinY wirein03 320R -pinY wirein03.wi03_ep_dataout 340R -pinY wirein04 380R -pinY wirein04.wi04_ep_dataout 400R -pinY wireout20 420R -pinY triggerin40 460R -pinY triggerin40.ti40_ep_trigger 480R -pinY triggerin40.ti40_ep_clk 500R -pinY btpipein80 520R -pinY btpipeouta0 620R -pinY btpipeouta0.btpoa0_ep_read 640R -pinY btpipeouta0.btpoa0_ep_blockstrobe 660R -pinY btpipeouta0.btpoa0_ep_ready 680R -pinY btpipeouta0.btpoa0_ep_datain 700R -pinY okClk 720R
preplace inst enabled_binary_count_0 -pg 1 -lvl 7 -x 3610 -y 260 -swap {1 0 2 4 3 5} -defaultsOSRD -pinY RST_N 20L -pinY CLK 0L -pinY EN 40L -pinY DIS 80L -pinY read_en_detect 60L -pinBusY count 0R
preplace inst enable_read_0 -pg 1 -lvl 5 -x 2450 -y 480 -swap {0 2 1 3} -defaultsOSRD -pinY read 100L -pinY empty 140L -pinY clk 120L -pinY read_en 100R
preplace inst TEST_Enable -pg 1 -lvl 5 -x 2450 -y 980 -swap {2 1 0} -defaultsOSRD -pinBusY READY 20L -pinY READY_LVL 20R -pinY RSTN 0L
preplace inst CNT_RST -pg 1 -lvl 6 -x 3000 -y 1060 -swap {2 1 0} -defaultsOSRD -pinBusY READY 20L -pinY READY_LVL 0R -pinY RSTN 0L
preplace inst AVG_Enable -pg 1 -lvl 5 -x 2450 -y 1110 -swap {2 1 0} -defaultsOSRD -pinBusY READY 20L -pinY READY_LVL 0R -pinY RSTN 0L
preplace inst DATA_TO_FIFO_0 -pg 1 -lvl 9 -x 4990 -y 70 -swap {2 1 0 5 4 3 6 7} -defaultsOSRD -pinY clk 40L -pinY rst_n 20L -pinY en 0L -pinY jesd_valid 100L -pinY fifo_ready 80L -pinBusY data_in 60L -pinY wr_en 0R -pinY data_out 20R
preplace inst DATA_PREP -pg 1 -lvl 8 -x 4330 -y -540 -swap {5 6 7 3 8 1 2 0 4 10 9 11 12 13} -defaultsOSRD -pinY RST_N 100L -pinY CLK 130L -pinY TEST_MODE 170L -pinY AVG 60L -pinBusY test_data 190L -pinBusY inA0 20L -pinBusY inA1 40L -pinBusY inB0 0L -pinBusY inB1 80L -pinBusY FIFO_DATA 20R -pinY data_count 0R -pinBusY pad_out 60R -pinBusY channelA_out 80R -pinBusY channelB_out 100R
preplace inst dpu_0 -pg 1 -lvl 9 -x 4990 -y -230 -swap {3 0 4 7 6 5 2 1 9 8 13 11 10 14 12} -defaultsOSRD -pinY clk 60L -pinY en 0L -pinBusY V_thresholdA 80L -pinBusY V_thresholdB 140L -pinBusY time_min 120L -pinBusY time_max 100L -pinY rst_n 40L -pinBusY data_in 20L -pinY event_A 20R -pinY event_B 0R -pinBusY data_out 100R -pinY stuck 60R -pinBusY event_state 40R -pinY event_detected 120R -pinBusY time_out 80R
preplace netloc frontpanel_0_okClk 1 1 7 540 580 NJ 580 1440 640 2240J 700 N 700 3240 90 NJ
preplace netloc okAXI4LiteInterface_0_m_axi_aresetn 1 2 2 1120 520 N
preplace netloc okAXI4LiteInterface_0_m_axi_aclk 1 2 2 1100 540 N
preplace netloc rxp_1 1 0 4 -20J 1140 660J 640 1140J 480 N
preplace netloc rxn_1 1 0 4 0J 1160 640J 620 NJ 620 1420
preplace netloc FPGA_JESD_CLKP_1 1 0 4 20J 1120 600J 560 1160J 500 N
preplace netloc FPGA_JESD_CLKM_1 1 0 4 20J 240 NJ 240 NJ 240 1440
preplace netloc util_ds_buf_0_IBUF_OUT 1 2 2 1180 440 N
preplace netloc FPGA_JESD_SYSREFP_1 1 0 2 -40J 1180 700J
preplace netloc FPGA_JESD_SYSREFM_1 1 0 2 -60J 1200 720J
preplace netloc jesd204_0_rx_sync 1 4 6 2180 -20 2720J -30 N -30 3900 810 4820J 810 5220
preplace netloc jesd204_0_rx_core_clk_out 1 4 5 2160 -60 2700 -50 3320 -130 3920J -130 4720
preplace netloc wireoutbreakout_0_rx_reset 1 2 2 1180 400 1380
preplace netloc util_ds_buf_1_OBUF_DS_P 1 8 2 4660J 990 5160
preplace netloc util_ds_buf_1_OBUF_DS_N 1 8 2 NJ 1010 5180
preplace netloc util_ds_buf_2_OBUF_DS_P 1 8 2 NJ 1130 5180
preplace netloc util_ds_buf_2_OBUF_DS_N 1 8 2 NJ 1150 5220
preplace netloc jesd204_0_rx_aresetn 1 4 5 2220 -40 2660 -10 3260 -170 3900J -170 4700
preplace netloc negate_0_nota 1 5 2 2860 740 3400
preplace netloc fifo_generator_0_valid 1 7 1 3940 500n
preplace netloc frontpanel_1_btpoa0_ep_read 1 1 7 580J 680 1200J 560 1380 620 2200 0 2620J 10 3280 -10 NJ
preplace netloc enabled_binary_count_0_OUT 1 7 2 4100 -190 4600
preplace netloc enable_write_0_wr_en 1 6 4 3380 160 3980 -110 4660 10 5160
preplace netloc frontpanel_1_btpoa0_ep_blockstrobe 1 1 7 440J 220 NJ 220 1440 -80 NJ -80 2720J -70 N -70 3960
preplace netloc fifo_generator_0_dout 1 1 7 680 740 N 740 1420 780 N 780 2840 680 3220 70 NJ
preplace netloc fifo_generator_0_empty 1 6 2 3400 200 3920J
preplace netloc fifo_generator_0_prog_empty 1 7 2 3820 790 4780
preplace netloc jesd204_0_transport_0_signalA_sampl0 1 5 3 2640J -150 3160 -370 3820
preplace netloc jesd204_0_transport_0_signalA_sampl1 1 5 3 2680J -130 3180 -350 3840
preplace netloc jesd204_0_transport_0_signalB_sampl0 1 5 3 2600J -170 3140 -390 3800
preplace netloc jesd204_0_transport_0_signalB_sampl1 1 5 3 2740 -90 3220 -310 3880
preplace netloc frontpanel_1_ti40_ep_trigger 1 1 5 480J 600 NJ 600 1400 660 2180 1190 2840
preplace netloc trigger_to_level_0_READY_LVL 1 5 3 2820 540 3180 110 3940
preplace netloc enabled_binary_count_0_count 1 7 1 4000 -350n
preplace netloc fifo_generator_0_prog_full 1 1 7 620J 720 NJ 720 1440 760 NJ 760 NJ 760 3180 830 3800
preplace netloc enable_read_0_read_en 1 5 3 N 580 3280 180 3940
preplace netloc fifo_generator_0_almost_empty 1 4 3 2260 680 2800J 660 3300
preplace netloc trigger_to_level_0_counter_reset 1 6 1 3340 340n
preplace netloc FIFO_FSM_0_pad_out 1 7 2 4140 750 4540
preplace netloc trigger_to_level_2_READY_LVL 1 5 3 2760 -110 3200J -330 3860J
preplace netloc FIFO_FSM_0_channelB_out 1 7 2 4120 -150 4500
preplace netloc FIFO_FSM_0_channelA_out 1 7 2 4160 730 4520
preplace netloc FIFO_FSM_0_data_count 1 8 1 4680 -540n
preplace netloc dpu_0_data_out 1 7 3 4140J -90 4560J -10 5180
preplace netloc frontpanel_1_wi01_ep_dataout 1 1 8 620 660 NJ 660 1380J 680 2200J 720 NJ 720 3260J 850 NJ 850 4760J
preplace netloc frontpanel_1_wi02_ep_dataout 1 1 8 520 780 NJ 780 1380J 820 NJ 820 NJ 820 3160J 810 3820J 830 4740J
preplace netloc dpu_0_event_A 1 7 3 4020 -270 4640J -310 5180
preplace netloc dpu_0_event_B 1 7 3 4060 -210 4580J -290 5160
preplace netloc frontpanel_1_wi03_ep_dataout 1 1 8 560 700 NJ 700 NJ 700 2160J 740 2780J 560 3260J 400 3840J 770 4620J
preplace netloc frontpanel_1_wi04_ep_dataout 1 1 8 500 760 NJ 760 1400J 800 NJ 800 NJ 800 3140J 870 NJ 870 4800J
preplace netloc DATA_TO_FIFO_0_data_out 1 6 4 3360 -290 NJ -290 4560J -370 5240
preplace netloc dpu_0_event_state 1 7 3 4040 -250 4620J -350 5220
preplace netloc dpu_0_event_detected 1 7 3 4160 -70 4600J -30 5160
preplace netloc dpu_0_time_out 1 7 3 4080 -230 4660J -330 5200
preplace netloc jesd204_0_m_axis_rx 1 4 1 2260 280n
preplace netloc frontpanel_1_wireout20 1 1 1 420 400n
preplace netloc okAXI4LiteInterface_0_m_axi 1 2 2 1100 380 N
preplace netloc host_interface_1 1 0 1 NJ 340
preplace netloc frontpanel_1_btpipein80 1 1 1 460 480n
preplace netloc frontpanel_1_wirein00 1 1 1 420 300n
levelinfo -pg 1 -80 220 920 1360 1990 2450 3000 3610 4330 4990 5260
pagesize -pg 1 -db -bbox -sgen -290 -600 5430 1210
",
   "Reduced Jogs_ScaleFactor":"1.1891",
   "Reduced Jogs_TopLeft":"4154,-432",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port host_interface -pg 1 -lvl 0 -x -20 -y 340 -defaultsOSRD
preplace port FPGA_JESD_CLKP -pg 1 -lvl 0 -x -20 -y 290 -defaultsOSRD
preplace port FPGA_JESD_CLKM -pg 1 -lvl 0 -x -20 -y 310 -defaultsOSRD
preplace port FPGA_JESD_SYSREFP -pg 1 -lvl 0 -x -20 -y 620 -defaultsOSRD
preplace port FPGA_JESD_SYSREFM -pg 1 -lvl 0 -x -20 -y 640 -defaultsOSRD
preplace port JESD_SYNC -pg 1 -lvl 6 -x 2080 -y 430 -defaultsOSRD
preplace port CLK_LAO_0P -pg 1 -lvl 0 -x -20 -y 1000 -defaultsOSRD
preplace port CLK_LAO_0M -pg 1 -lvl 0 -x -20 -y 1020 -defaultsOSRD
preplace portBus rxp -pg 1 -lvl 0 -x -20 -y 390 -defaultsOSRD
preplace portBus rxn -pg 1 -lvl 0 -x -20 -y 410 -defaultsOSRD
preplace portBus SYNCbABP -pg 1 -lvl 6 -x 2080 -y 780 -defaultsOSRD
preplace portBus SYNCbABM -pg 1 -lvl 6 -x 2080 -y 800 -defaultsOSRD
preplace portBus SYNCbCDP -pg 1 -lvl 6 -x 2080 -y 660 -defaultsOSRD
preplace portBus SYNCbCDM -pg 1 -lvl 6 -x 2080 -y 680 -defaultsOSRD
preplace inst frontpanel_0 -pg 1 -lvl 2 -x 550 -y 200 -swap {0 1 2 3 4 16 6 7 8 9 10 11 12 13 14 15 5 17 18 19 20 21} -defaultsOSRD
preplace inst jesd204_0 -pg 1 -lvl 4 -x 1510 -y 570 -swap {21 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 0 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 198 194 193 204 195 197 201 199 200 206 196 202 203 205 209 208 207 211 210 212 213} -defaultsOSRD
preplace inst okAXI4LiteInterface_0 -pg 1 -lvl 3 -x 1020 -y 340 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 26 27 25} -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -x 160 -y 620 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 5 -x 1920 -y 170 -swap {6 4 0 8 10 12 14 15 1 2 3 5 7 9 11 13} -defaultsOSRD
preplace inst wireoutbreakout_0 -pg 1 -lvl 2 -x 550 -y 540 -defaultsOSRD
preplace inst util_ds_buf_1 -pg 1 -lvl 5 -x 1920 -y 780 -defaultsOSRD
preplace inst util_ds_buf_2 -pg 1 -lvl 5 -x 1920 -y 660 -defaultsOSRD
preplace inst c_counter_binary_0 -pg 1 -lvl 4 -x 1510 -y 890 -defaultsOSRD
preplace inst util_ds_buf_3 -pg 1 -lvl 2 -x 550 -y 980 -defaultsOSRD
preplace inst c_counter_binary_1 -pg 1 -lvl 3 -x 1020 -y 880 -swap {2 0 1 3} -defaultsOSRD
preplace inst clock_control_0 -pg 1 -lvl 2 -x 550 -y 680 -defaultsOSRD
preplace inst jesd_4421_data_split_0 -pg 1 -lvl 4 -x 1510 -y 60 -defaultsOSRD
preplace netloc frontpanel_0_okClk 1 1 2 330 360 770
preplace netloc okAXI4LiteInterface_0_m_axi_aresetn 1 3 1 1270 370n
preplace netloc okAXI4LiteInterface_0_m_axi_aclk 1 3 1 1290 350n
preplace netloc rxp_1 1 0 4 10J 450 NJ 450 780J 500 1240
preplace netloc rxn_1 1 0 4 0J 460 NJ 460 760J 490 1250
preplace netloc FPGA_JESD_CLKP_1 1 0 4 10J 350 320J 480 NJ 480 1260
preplace netloc FPGA_JESD_CLKM_1 1 0 4 0J 360 310J 470 NJ 470 1280
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 3 310J 600 NJ 600 1210
preplace netloc FPGA_JESD_SYSREFP_1 1 0 1 N 620
preplace netloc FPGA_JESD_SYSREFM_1 1 0 1 N 640
preplace netloc jesd204_0_rx_sync 1 4 2 1770 430 N
preplace netloc jesd204_0_rx_core_clk_out 1 3 2 1260 810 1750
preplace netloc jesd204_0_rx_tvalid 1 3 2 1300 190 1720
preplace netloc wireoutbreakout_0_rx_reset 1 2 2 NJ 540 1230
preplace netloc jesd204_0_rx_tdata 1 3 2 1290 210 1680
preplace netloc jesd204_0_rx_aresetn 1 4 1 1740J 180n
preplace netloc util_ds_buf_1_OBUF_DS_P 1 5 1 2060J 770n
preplace netloc util_ds_buf_1_OBUF_DS_N 1 5 1 2060J 790n
preplace netloc util_ds_buf_2_OBUF_DS_P 1 5 1 2060J 650n
preplace netloc util_ds_buf_2_OBUF_DS_N 1 5 1 2060J 670n
preplace netloc jesd204_0_gt_rxdata 1 4 1 1780J 300n
preplace netloc jesd204_0_gt_rxcharisk 1 4 1 1760J 260n
preplace netloc util_ds_buf_3_IBUF_OUT 1 2 1 770 900n
preplace netloc CLK_LAO_0M_1 1 0 2 NJ 1020 330J
preplace netloc CLK_LAO_0P_1 1 0 2 10J 980 NJ
preplace netloc c_counter_binary_1_Q 1 2 2 NJ 160 1200
preplace netloc c_counter_binary_0_Q 1 2 3 NJ 200 NJ 200 1690
preplace netloc frontpanel_0_ti40_ep_trigger 1 1 2 340 370 760
preplace netloc clock_control_0_clock_reset 1 2 2 760 800 1210J
preplace netloc clock_control_0_CE 1 2 3 780 680 1220 320 NJ
preplace netloc jesd_4421_data_split_0_A0 1 4 1 1780 -10n
preplace netloc jesd_4421_data_split_0_A1 1 4 1 1770 10n
preplace netloc jesd_4421_data_split_0_B0 1 4 1 1760 30n
preplace netloc jesd_4421_data_split_0_B1 1 4 1 1750 50n
preplace netloc jesd_4421_data_split_0_C0 1 4 1 1740 70n
preplace netloc jesd_4421_data_split_0_C1 1 4 1 1730 90n
preplace netloc jesd_4421_data_split_0_D0 1 4 1 1710 110n
preplace netloc jesd_4421_data_split_0_D1 1 4 1 1700 130n
preplace netloc frontpanel_0_btpipein80 1 2 1 790 100n
preplace netloc host_interface_1 1 0 2 NJ 340 310
preplace netloc okAXI4LiteInterface_0_m_axi 1 3 1 1300 310n
preplace netloc frontpanel_0_wireout20 1 2 1 780 120n
preplace netloc frontpanel_0_wirein00 1 1 2 350J 440 750
levelinfo -pg 1 -20 160 550 1020 1510 1920 2080
pagesize -pg 1 -db -bbox -sgen -230 -70 2250 1060
"
}
{
   "da_axi4_cnt":"1",
   "da_axi4_s2mm_cnt":"1"
}
