{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 10:41:37 2023 " "Info: Processing started: Thu Nov 09 10:41:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cmp_9 -c cmp_9 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cmp_9 -c cmp_9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file compas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compas-behavior " "Info: Found design unit 1: compas-behavior" {  } { { "compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/compas.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 compas " "Info: Found entity 1: compas" {  } { { "compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/compas.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre.vhd " "Warning: Can't analyze file -- file D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compteur.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file compteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur-arc " "Info: Found design unit 1: compteur-arc" {  } { { "compteur.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/compteur.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 compteur " "Info: Found entity 1: compteur" {  } { { "compteur.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/compteur.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sig_cmpt.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sig_cmpt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sig_cmpt-bhv " "Info: Found design unit 1: sig_cmpt-bhv" {  } { { "sig_cmpt.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/sig_cmpt.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sig_cmpt " "Info: Found entity 1: sig_cmpt" {  } { { "sig_cmpt.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/sig_cmpt.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detc_front.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file detc_front.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detc_front-bhv " "Info: Found design unit 1: detc_front-bhv" {  } { { "detc_front.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/detc_front.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 detc_front " "Info: Found entity 1: detc_front" {  } { { "detc_front.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/detc_front.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp_9.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cmp_9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp_9 " "Info: Found entity 1: cmp_9" {  } { { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_1khz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file div_1khz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_1khz-bhv " "Info: Found design unit 1: div_1khz-bhv" {  } { { "div_1khz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_1khz.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 div_1khz " "Info: Found entity 1: div_1khz" {  } { { "div_1khz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_1khz.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_fre_1Hz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file div_fre_1Hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_fre_1Hz-Behavioral " "Info: Found design unit 1: div_fre_1Hz-Behavioral" {  } { { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 div_fre_1Hz " "Info: Found entity 1: div_fre_1Hz" {  } { { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cmp_9 " "Info: Elaborating entity \"cmp_9\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas compas:inst4 " "Info: Elaborating entity \"compas\" for hierarchy \"compas:inst4\"" {  } { { "cmp_9.bdf" "inst4" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 344 992 1200 472 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tmp compas.vhd(15) " "Warning (10541): VHDL Signal Declaration warning at compas.vhd(15): used implicit default value for signal \"tmp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/compas.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp1 compas.vhd(15) " "Warning (10036): Verilog HDL or VHDL warning at compas.vhd(15): object \"tmp1\" assigned a value but never read" {  } { { "compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/compas.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_fre_1Hz div_fre_1Hz:inst2 " "Info: Elaborating entity \"div_fre_1Hz\" for hierarchy \"div_fre_1Hz:inst2\"" {  } { { "cmp_9.bdf" "inst2" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 264 312 408 360 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detc_front detc_front:inst3 " "Info: Elaborating entity \"detc_front\" for hierarchy \"detc_front:inst3\"" {  } { { "cmp_9.bdf" "inst3" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 392 224 496 488 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sig_cmpt sig_cmpt:inst5 " "Info: Elaborating entity \"sig_cmpt\" for hierarchy \"sig_cmpt:inst5\"" {  } { { "cmp_9.bdf" "inst5" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 104 592 824 200 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_pwm_compas sig_cmpt.vhd(14) " "Warning (10492): VHDL Process Statement warning at sig_cmpt.vhd(14): signal \"in_pwm_compas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sig_cmpt.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/sig_cmpt.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_1khz div_1khz:inst " "Info: Elaborating entity \"div_1khz\" for hierarchy \"div_1khz:inst\"" {  } { { "cmp_9.bdf" "inst" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 120 320 504 216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count div_1khz.vhd(25) " "Warning (10492): VHDL Process Statement warning at div_1khz.vhd(25): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div_1khz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_1khz.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp div_1khz.vhd(26) " "Warning (10492): VHDL Process Statement warning at div_1khz.vhd(26): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div_1khz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_1khz.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp div_1khz.vhd(29) " "Warning (10492): VHDL Process Statement warning at div_1khz.vhd(29): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div_1khz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_1khz.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp div_1khz.vhd(17) " "Warning (10631): VHDL Process Statement warning at div_1khz.vhd(17): inferring latch(es) for signal or variable \"tmp\", which holds its previous value in one or more paths through the process" {  } { { "div_1khz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_1khz.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp div_1khz.vhd(17) " "Info (10041): Inferred latch for \"tmp\" at div_1khz.vhd(17)" {  } { { "div_1khz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_1khz.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "data_compas\[8\] GND " "Warning (13410): Pin \"data_compas\[8\]\" is stuck at GND" {  } { { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 384 1224 1411 400 "data_compas\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "data_compas\[7\] GND " "Warning (13410): Pin \"data_compas\[7\]\" is stuck at GND" {  } { { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 384 1224 1411 400 "data_compas\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "data_compas\[6\] GND " "Warning (13410): Pin \"data_compas\[6\]\" is stuck at GND" {  } { { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 384 1224 1411 400 "data_compas\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "data_compas\[5\] GND " "Warning (13410): Pin \"data_compas\[5\]\" is stuck at GND" {  } { { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 384 1224 1411 400 "data_compas\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "data_compas\[4\] GND " "Warning (13410): Pin \"data_compas\[4\]\" is stuck at GND" {  } { { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 384 1224 1411 400 "data_compas\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "data_compas\[3\] GND " "Warning (13410): Pin \"data_compas\[3\]\" is stuck at GND" {  } { { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 384 1224 1411 400 "data_compas\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "data_compas\[2\] GND " "Warning (13410): Pin \"data_compas\[2\]\" is stuck at GND" {  } { { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 384 1224 1411 400 "data_compas\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "data_compas\[1\] GND " "Warning (13410): Pin \"data_compas\[1\]\" is stuck at GND" {  } { { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 384 1224 1411 400 "data_compas\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "data_compas\[0\] GND " "Warning (13410): Pin \"data_compas\[0\]\" is stuck at GND" {  } { { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 384 1224 1411 400 "data_compas\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_pwm_compas " "Warning (15610): No output dependent on input pin \"in_pwm_compas\"" {  } { { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 80 0 168 96 "in_pwm_compas" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "raz_n " "Warning (15610): No output dependent on input pin \"raz_n\"" {  } { { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 176 0 168 192 "raz_n" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Info: Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Info: Implemented 48 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4459 " "Info: Peak virtual memory: 4459 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 09 10:41:38 2023 " "Info: Processing ended: Thu Nov 09 10:41:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 10:41:39 2023 " "Info: Processing started: Thu Nov 09 10:41:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cmp_9 -c cmp_9 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off cmp_9 -c cmp_9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 6 " "Info: Parallel compilation is enabled and will use 4 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "cmp_9 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"cmp_9\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50M (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk_50M (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div_fre_1Hz:inst2\|one_second_pulse " "Info: Destination node div_fre_1Hz:inst2\|one_second_pulse" {  } { { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 20 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { div_fre_1Hz:inst2|one_second_pulse } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { clk_50M } } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_50M" } } } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 144 0 168 160 "clk_50M" "" } } } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register div_fre_1Hz:inst2\|counter\[0\] register div_fre_1Hz:inst2\|counter\[25\] -2.936 ns " "Info: Slack time is -2.936 ns between source register \"div_fre_1Hz:inst2\|counter\[0\]\" and destination register \"div_fre_1Hz:inst2\|counter\[25\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.786 ns + Largest register register " "Info: + Largest register to register requirement is 0.786 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M destination 2.444 ns   Shortest register " "Info:   Shortest clock path from clock \"clk_50M\" to destination register is 2.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clk_50M 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk_50M'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 144 0 168 160 "clk_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.116 ns) + CELL(0.000 ns) 0.876 ns clk_50M~clkctrl 2 COMB Unassigned 26 " "Info: 2: + IC(0.116 ns) + CELL(0.000 ns) = 0.876 ns; Loc. = Unassigned; Fanout = 26; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.116 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 144 0 168 160 "clk_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.444 ns div_fre_1Hz:inst2\|counter\[25\] 3 REG Unassigned 2 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.444 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'div_fre_1Hz:inst2\|counter\[25\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.568 ns" { clk_50M~clkctrl div_fre_1Hz:inst2|counter[25] } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 53.07 % ) " "Info: Total cell delay = 1.297 ns ( 53.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 46.93 % ) " "Info: Total interconnect delay = 1.147 ns ( 46.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 144 0 168 160 "clk_50M" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M destination 2.444 ns   Longest register " "Info:   Longest clock path from clock \"clk_50M\" to destination register is 2.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clk_50M 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk_50M'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 144 0 168 160 "clk_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.116 ns) + CELL(0.000 ns) 0.876 ns clk_50M~clkctrl 2 COMB Unassigned 26 " "Info: 2: + IC(0.116 ns) + CELL(0.000 ns) = 0.876 ns; Loc. = Unassigned; Fanout = 26; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.116 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 144 0 168 160 "clk_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.444 ns div_fre_1Hz:inst2\|counter\[25\] 3 REG Unassigned 2 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.444 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'div_fre_1Hz:inst2\|counter\[25\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.568 ns" { clk_50M~clkctrl div_fre_1Hz:inst2|counter[25] } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 53.07 % ) " "Info: Total cell delay = 1.297 ns ( 53.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 46.93 % ) " "Info: Total interconnect delay = 1.147 ns ( 46.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 144 0 168 160 "clk_50M" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M source 2.444 ns   Shortest register " "Info:   Shortest clock path from clock \"clk_50M\" to source register is 2.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clk_50M 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk_50M'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 144 0 168 160 "clk_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.116 ns) + CELL(0.000 ns) 0.876 ns clk_50M~clkctrl 2 COMB Unassigned 26 " "Info: 2: + IC(0.116 ns) + CELL(0.000 ns) = 0.876 ns; Loc. = Unassigned; Fanout = 26; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.116 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 144 0 168 160 "clk_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.444 ns div_fre_1Hz:inst2\|counter\[0\] 3 REG Unassigned 3 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.444 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'div_fre_1Hz:inst2\|counter\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.568 ns" { clk_50M~clkctrl div_fre_1Hz:inst2|counter[0] } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 53.07 % ) " "Info: Total cell delay = 1.297 ns ( 53.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 46.93 % ) " "Info: Total interconnect delay = 1.147 ns ( 46.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 144 0 168 160 "clk_50M" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M source 2.444 ns   Longest register " "Info:   Longest clock path from clock \"clk_50M\" to source register is 2.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clk_50M 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk_50M'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 144 0 168 160 "clk_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.116 ns) + CELL(0.000 ns) 0.876 ns clk_50M~clkctrl 2 COMB Unassigned 26 " "Info: 2: + IC(0.116 ns) + CELL(0.000 ns) = 0.876 ns; Loc. = Unassigned; Fanout = 26; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.116 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 144 0 168 160 "clk_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.444 ns div_fre_1Hz:inst2\|counter\[0\] 3 REG Unassigned 3 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.444 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'div_fre_1Hz:inst2\|counter\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.568 ns" { clk_50M~clkctrl div_fre_1Hz:inst2|counter[0] } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 53.07 % ) " "Info: Total cell delay = 1.297 ns ( 53.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 46.93 % ) " "Info: Total interconnect delay = 1.147 ns ( 46.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 144 0 168 160 "clk_50M" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns   " "Info:   Micro clock to output delay of source is 0.250 ns" {  } { { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns   " "Info:   Micro setup delay of destination is -0.036 ns" {  } { { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.722 ns - Longest register register " "Info: - Longest register to register delay is 3.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns div_fre_1Hz:inst2\|counter\[0\] 1 REG Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'div_fre_1Hz:inst2\|counter\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { div_fre_1Hz:inst2|counter[0] } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 0.869 ns div_fre_1Hz:inst2\|Add0~1 2 COMB Unassigned 2 " "Info: 2: + IC(0.455 ns) + CELL(0.414 ns) = 0.869 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.869 ns" { div_fre_1Hz:inst2|counter[0] div_fre_1Hz:inst2|Add0~1 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.940 ns div_fre_1Hz:inst2\|Add0~3 3 COMB Unassigned 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.940 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~3'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~1 div_fre_1Hz:inst2|Add0~3 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.011 ns div_fre_1Hz:inst2\|Add0~5 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.011 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~5'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~3 div_fre_1Hz:inst2|Add0~5 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.082 ns div_fre_1Hz:inst2\|Add0~7 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.082 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~7'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~5 div_fre_1Hz:inst2|Add0~7 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.153 ns div_fre_1Hz:inst2\|Add0~9 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.153 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~9'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~7 div_fre_1Hz:inst2|Add0~9 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.224 ns div_fre_1Hz:inst2\|Add0~11 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.224 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~11'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~9 div_fre_1Hz:inst2|Add0~11 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.295 ns div_fre_1Hz:inst2\|Add0~13 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.295 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~13'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~11 div_fre_1Hz:inst2|Add0~13 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.366 ns div_fre_1Hz:inst2\|Add0~15 9 COMB Unassigned 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.366 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~15'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~13 div_fre_1Hz:inst2|Add0~15 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.437 ns div_fre_1Hz:inst2\|Add0~17 10 COMB Unassigned 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.437 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~17'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~15 div_fre_1Hz:inst2|Add0~17 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.508 ns div_fre_1Hz:inst2\|Add0~19 11 COMB Unassigned 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.508 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~19'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~17 div_fre_1Hz:inst2|Add0~19 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.579 ns div_fre_1Hz:inst2\|Add0~21 12 COMB Unassigned 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.579 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~21'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~19 div_fre_1Hz:inst2|Add0~21 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.650 ns div_fre_1Hz:inst2\|Add0~23 13 COMB Unassigned 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.650 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~23'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~21 div_fre_1Hz:inst2|Add0~23 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.721 ns div_fre_1Hz:inst2\|Add0~25 14 COMB Unassigned 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.721 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~25'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~23 div_fre_1Hz:inst2|Add0~25 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 1.882 ns div_fre_1Hz:inst2\|Add0~27 15 COMB Unassigned 2 " "Info: 15: + IC(0.090 ns) + CELL(0.071 ns) = 1.882 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~27'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.161 ns" { div_fre_1Hz:inst2|Add0~25 div_fre_1Hz:inst2|Add0~27 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.953 ns div_fre_1Hz:inst2\|Add0~29 16 COMB Unassigned 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.953 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~29'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~27 div_fre_1Hz:inst2|Add0~29 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.024 ns div_fre_1Hz:inst2\|Add0~31 17 COMB Unassigned 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.024 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~31'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~29 div_fre_1Hz:inst2|Add0~31 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.095 ns div_fre_1Hz:inst2\|Add0~33 18 COMB Unassigned 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.095 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~33'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~31 div_fre_1Hz:inst2|Add0~33 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.166 ns div_fre_1Hz:inst2\|Add0~35 19 COMB Unassigned 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.166 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~35'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~33 div_fre_1Hz:inst2|Add0~35 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.237 ns div_fre_1Hz:inst2\|Add0~37 20 COMB Unassigned 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.237 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~37'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~35 div_fre_1Hz:inst2|Add0~37 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.308 ns div_fre_1Hz:inst2\|Add0~39 21 COMB Unassigned 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.308 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~39'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~37 div_fre_1Hz:inst2|Add0~39 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.379 ns div_fre_1Hz:inst2\|Add0~41 22 COMB Unassigned 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.379 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~41'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~39 div_fre_1Hz:inst2|Add0~41 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.450 ns div_fre_1Hz:inst2\|Add0~43 23 COMB Unassigned 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.450 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~43'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~41 div_fre_1Hz:inst2|Add0~43 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.521 ns div_fre_1Hz:inst2\|Add0~45 24 COMB Unassigned 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.521 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~45'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~43 div_fre_1Hz:inst2|Add0~45 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.592 ns div_fre_1Hz:inst2\|Add0~47 25 COMB Unassigned 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 2.592 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~47'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~45 div_fre_1Hz:inst2|Add0~47 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.663 ns div_fre_1Hz:inst2\|Add0~49 26 COMB Unassigned 1 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.663 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'div_fre_1Hz:inst2\|Add0~49'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~47 div_fre_1Hz:inst2|Add0~49 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.073 ns div_fre_1Hz:inst2\|Add0~50 27 COMB Unassigned 1 " "Info: 27: + IC(0.000 ns) + CELL(0.410 ns) = 3.073 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'div_fre_1Hz:inst2\|Add0~50'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { div_fre_1Hz:inst2|Add0~49 div_fre_1Hz:inst2|Add0~50 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 3.638 ns div_fre_1Hz:inst2\|counter~37 28 COMB Unassigned 1 " "Info: 28: + IC(0.127 ns) + CELL(0.438 ns) = 3.638 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'div_fre_1Hz:inst2\|counter~37'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.565 ns" { div_fre_1Hz:inst2|Add0~50 div_fre_1Hz:inst2|counter~37 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.722 ns div_fre_1Hz:inst2\|counter\[25\] 29 REG Unassigned 2 " "Info: 29: + IC(0.000 ns) + CELL(0.084 ns) = 3.722 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'div_fre_1Hz:inst2\|counter\[25\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { div_fre_1Hz:inst2|counter~37 div_fre_1Hz:inst2|counter[25] } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.050 ns ( 81.95 % ) " "Info: Total cell delay = 3.050 ns ( 81.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.672 ns ( 18.05 % ) " "Info: Total interconnect delay = 0.672 ns ( 18.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.722 ns" { div_fre_1Hz:inst2|counter[0] div_fre_1Hz:inst2|Add0~1 div_fre_1Hz:inst2|Add0~3 div_fre_1Hz:inst2|Add0~5 div_fre_1Hz:inst2|Add0~7 div_fre_1Hz:inst2|Add0~9 div_fre_1Hz:inst2|Add0~11 div_fre_1Hz:inst2|Add0~13 div_fre_1Hz:inst2|Add0~15 div_fre_1Hz:inst2|Add0~17 div_fre_1Hz:inst2|Add0~19 div_fre_1Hz:inst2|Add0~21 div_fre_1Hz:inst2|Add0~23 div_fre_1Hz:inst2|Add0~25 div_fre_1Hz:inst2|Add0~27 div_fre_1Hz:inst2|Add0~29 div_fre_1Hz:inst2|Add0~31 div_fre_1Hz:inst2|Add0~33 div_fre_1Hz:inst2|Add0~35 div_fre_1Hz:inst2|Add0~37 div_fre_1Hz:inst2|Add0~39 div_fre_1Hz:inst2|Add0~41 div_fre_1Hz:inst2|Add0~43 div_fre_1Hz:inst2|Add0~45 div_fre_1Hz:inst2|Add0~47 div_fre_1Hz:inst2|Add0~49 div_fre_1Hz:inst2|Add0~50 div_fre_1Hz:inst2|counter~37 div_fre_1Hz:inst2|counter[25] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.722 ns" { div_fre_1Hz:inst2|counter[0] div_fre_1Hz:inst2|Add0~1 div_fre_1Hz:inst2|Add0~3 div_fre_1Hz:inst2|Add0~5 div_fre_1Hz:inst2|Add0~7 div_fre_1Hz:inst2|Add0~9 div_fre_1Hz:inst2|Add0~11 div_fre_1Hz:inst2|Add0~13 div_fre_1Hz:inst2|Add0~15 div_fre_1Hz:inst2|Add0~17 div_fre_1Hz:inst2|Add0~19 div_fre_1Hz:inst2|Add0~21 div_fre_1Hz:inst2|Add0~23 div_fre_1Hz:inst2|Add0~25 div_fre_1Hz:inst2|Add0~27 div_fre_1Hz:inst2|Add0~29 div_fre_1Hz:inst2|Add0~31 div_fre_1Hz:inst2|Add0~33 div_fre_1Hz:inst2|Add0~35 div_fre_1Hz:inst2|Add0~37 div_fre_1Hz:inst2|Add0~39 div_fre_1Hz:inst2|Add0~41 div_fre_1Hz:inst2|Add0~43 div_fre_1Hz:inst2|Add0~45 div_fre_1Hz:inst2|Add0~47 div_fre_1Hz:inst2|Add0~49 div_fre_1Hz:inst2|Add0~50 div_fre_1Hz:inst2|counter~37 div_fre_1Hz:inst2|counter[25] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.722 ns register register " "Info: Estimated most critical path is register to register delay of 3.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns div_fre_1Hz:inst2\|counter\[0\] 1 REG LAB_X58_Y16 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X58_Y16; Fanout = 3; REG Node = 'div_fre_1Hz:inst2\|counter\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { div_fre_1Hz:inst2|counter[0] } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 0.869 ns div_fre_1Hz:inst2\|Add0~1 2 COMB LAB_X58_Y16 2 " "Info: 2: + IC(0.455 ns) + CELL(0.414 ns) = 0.869 ns; Loc. = LAB_X58_Y16; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.869 ns" { div_fre_1Hz:inst2|counter[0] div_fre_1Hz:inst2|Add0~1 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.940 ns div_fre_1Hz:inst2\|Add0~3 3 COMB LAB_X58_Y16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.940 ns; Loc. = LAB_X58_Y16; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~3'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~1 div_fre_1Hz:inst2|Add0~3 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.011 ns div_fre_1Hz:inst2\|Add0~5 4 COMB LAB_X58_Y16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.011 ns; Loc. = LAB_X58_Y16; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~5'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~3 div_fre_1Hz:inst2|Add0~5 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.082 ns div_fre_1Hz:inst2\|Add0~7 5 COMB LAB_X58_Y16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.082 ns; Loc. = LAB_X58_Y16; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~7'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~5 div_fre_1Hz:inst2|Add0~7 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.153 ns div_fre_1Hz:inst2\|Add0~9 6 COMB LAB_X58_Y16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.153 ns; Loc. = LAB_X58_Y16; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~9'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~7 div_fre_1Hz:inst2|Add0~9 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.224 ns div_fre_1Hz:inst2\|Add0~11 7 COMB LAB_X58_Y16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.224 ns; Loc. = LAB_X58_Y16; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~11'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~9 div_fre_1Hz:inst2|Add0~11 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.295 ns div_fre_1Hz:inst2\|Add0~13 8 COMB LAB_X58_Y16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.295 ns; Loc. = LAB_X58_Y16; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~13'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~11 div_fre_1Hz:inst2|Add0~13 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.366 ns div_fre_1Hz:inst2\|Add0~15 9 COMB LAB_X58_Y16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.366 ns; Loc. = LAB_X58_Y16; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~15'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~13 div_fre_1Hz:inst2|Add0~15 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.437 ns div_fre_1Hz:inst2\|Add0~17 10 COMB LAB_X58_Y16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.437 ns; Loc. = LAB_X58_Y16; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~17'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~15 div_fre_1Hz:inst2|Add0~17 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.508 ns div_fre_1Hz:inst2\|Add0~19 11 COMB LAB_X58_Y16 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.508 ns; Loc. = LAB_X58_Y16; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~19'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~17 div_fre_1Hz:inst2|Add0~19 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.579 ns div_fre_1Hz:inst2\|Add0~21 12 COMB LAB_X58_Y16 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.579 ns; Loc. = LAB_X58_Y16; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~21'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~19 div_fre_1Hz:inst2|Add0~21 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.650 ns div_fre_1Hz:inst2\|Add0~23 13 COMB LAB_X58_Y16 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.650 ns; Loc. = LAB_X58_Y16; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~23'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~21 div_fre_1Hz:inst2|Add0~23 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.721 ns div_fre_1Hz:inst2\|Add0~25 14 COMB LAB_X58_Y16 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.721 ns; Loc. = LAB_X58_Y16; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~25'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~23 div_fre_1Hz:inst2|Add0~25 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 1.882 ns div_fre_1Hz:inst2\|Add0~27 15 COMB LAB_X58_Y15 2 " "Info: 15: + IC(0.090 ns) + CELL(0.071 ns) = 1.882 ns; Loc. = LAB_X58_Y15; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~27'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.161 ns" { div_fre_1Hz:inst2|Add0~25 div_fre_1Hz:inst2|Add0~27 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.953 ns div_fre_1Hz:inst2\|Add0~29 16 COMB LAB_X58_Y15 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.953 ns; Loc. = LAB_X58_Y15; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~29'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~27 div_fre_1Hz:inst2|Add0~29 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.024 ns div_fre_1Hz:inst2\|Add0~31 17 COMB LAB_X58_Y15 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.024 ns; Loc. = LAB_X58_Y15; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~31'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~29 div_fre_1Hz:inst2|Add0~31 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.095 ns div_fre_1Hz:inst2\|Add0~33 18 COMB LAB_X58_Y15 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.095 ns; Loc. = LAB_X58_Y15; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~33'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~31 div_fre_1Hz:inst2|Add0~33 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.166 ns div_fre_1Hz:inst2\|Add0~35 19 COMB LAB_X58_Y15 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.166 ns; Loc. = LAB_X58_Y15; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~35'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~33 div_fre_1Hz:inst2|Add0~35 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.237 ns div_fre_1Hz:inst2\|Add0~37 20 COMB LAB_X58_Y15 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.237 ns; Loc. = LAB_X58_Y15; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~37'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~35 div_fre_1Hz:inst2|Add0~37 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.308 ns div_fre_1Hz:inst2\|Add0~39 21 COMB LAB_X58_Y15 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.308 ns; Loc. = LAB_X58_Y15; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~39'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~37 div_fre_1Hz:inst2|Add0~39 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.379 ns div_fre_1Hz:inst2\|Add0~41 22 COMB LAB_X58_Y15 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.379 ns; Loc. = LAB_X58_Y15; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~41'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~39 div_fre_1Hz:inst2|Add0~41 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.450 ns div_fre_1Hz:inst2\|Add0~43 23 COMB LAB_X58_Y15 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.450 ns; Loc. = LAB_X58_Y15; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~43'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~41 div_fre_1Hz:inst2|Add0~43 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.521 ns div_fre_1Hz:inst2\|Add0~45 24 COMB LAB_X58_Y15 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.521 ns; Loc. = LAB_X58_Y15; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~45'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~43 div_fre_1Hz:inst2|Add0~45 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.592 ns div_fre_1Hz:inst2\|Add0~47 25 COMB LAB_X58_Y15 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 2.592 ns; Loc. = LAB_X58_Y15; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~47'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~45 div_fre_1Hz:inst2|Add0~47 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.663 ns div_fre_1Hz:inst2\|Add0~49 26 COMB LAB_X58_Y15 1 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.663 ns; Loc. = LAB_X58_Y15; Fanout = 1; COMB Node = 'div_fre_1Hz:inst2\|Add0~49'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~47 div_fre_1Hz:inst2|Add0~49 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.073 ns div_fre_1Hz:inst2\|Add0~50 27 COMB LAB_X58_Y15 1 " "Info: 27: + IC(0.000 ns) + CELL(0.410 ns) = 3.073 ns; Loc. = LAB_X58_Y15; Fanout = 1; COMB Node = 'div_fre_1Hz:inst2\|Add0~50'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { div_fre_1Hz:inst2|Add0~49 div_fre_1Hz:inst2|Add0~50 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 3.638 ns div_fre_1Hz:inst2\|counter~37 28 COMB LAB_X58_Y15 1 " "Info: 28: + IC(0.127 ns) + CELL(0.438 ns) = 3.638 ns; Loc. = LAB_X58_Y15; Fanout = 1; COMB Node = 'div_fre_1Hz:inst2\|counter~37'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.565 ns" { div_fre_1Hz:inst2|Add0~50 div_fre_1Hz:inst2|counter~37 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.722 ns div_fre_1Hz:inst2\|counter\[25\] 29 REG LAB_X58_Y15 2 " "Info: 29: + IC(0.000 ns) + CELL(0.084 ns) = 3.722 ns; Loc. = LAB_X58_Y15; Fanout = 2; REG Node = 'div_fre_1Hz:inst2\|counter\[25\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { div_fre_1Hz:inst2|counter~37 div_fre_1Hz:inst2|counter[25] } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.050 ns ( 81.95 % ) " "Info: Total cell delay = 3.050 ns ( 81.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.672 ns ( 18.05 % ) " "Info: Total interconnect delay = 0.672 ns ( 18.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.722 ns" { div_fre_1Hz:inst2|counter[0] div_fre_1Hz:inst2|Add0~1 div_fre_1Hz:inst2|Add0~3 div_fre_1Hz:inst2|Add0~5 div_fre_1Hz:inst2|Add0~7 div_fre_1Hz:inst2|Add0~9 div_fre_1Hz:inst2|Add0~11 div_fre_1Hz:inst2|Add0~13 div_fre_1Hz:inst2|Add0~15 div_fre_1Hz:inst2|Add0~17 div_fre_1Hz:inst2|Add0~19 div_fre_1Hz:inst2|Add0~21 div_fre_1Hz:inst2|Add0~23 div_fre_1Hz:inst2|Add0~25 div_fre_1Hz:inst2|Add0~27 div_fre_1Hz:inst2|Add0~29 div_fre_1Hz:inst2|Add0~31 div_fre_1Hz:inst2|Add0~33 div_fre_1Hz:inst2|Add0~35 div_fre_1Hz:inst2|Add0~37 div_fre_1Hz:inst2|Add0~39 div_fre_1Hz:inst2|Add0~41 div_fre_1Hz:inst2|Add0~43 div_fre_1Hz:inst2|Add0~45 div_fre_1Hz:inst2|Add0~47 div_fre_1Hz:inst2|Add0~49 div_fre_1Hz:inst2|Add0~50 div_fre_1Hz:inst2|counter~37 div_fre_1Hz:inst2|counter[25] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X55_Y12 X65_Y23 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "10 " "Warning: Found 10 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_valid 0 " "Info: Pin \"data_valid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_compas\[8\] 0 " "Info: Pin \"data_compas\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_compas\[7\] 0 " "Info: Pin \"data_compas\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_compas\[6\] 0 " "Info: Pin \"data_compas\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_compas\[5\] 0 " "Info: Pin \"data_compas\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_compas\[4\] 0 " "Info: Pin \"data_compas\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_compas\[3\] 0 " "Info: Pin \"data_compas\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_compas\[2\] 0 " "Info: Pin \"data_compas\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_compas\[1\] 0 " "Info: Pin \"data_compas\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_compas\[0\] 0 " "Info: Pin \"data_compas\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "9 " "Warning: Following 9 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_compas\[8\] GND " "Info: Pin data_compas\[8\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { data_compas[8] } } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_compas\[8\]" } } } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 384 1224 1411 400 "data_compas\[8..0\]" "" } } } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_compas[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_compas\[7\] GND " "Info: Pin data_compas\[7\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { data_compas[7] } } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_compas\[7\]" } } } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 384 1224 1411 400 "data_compas\[8..0\]" "" } } } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_compas[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_compas\[6\] GND " "Info: Pin data_compas\[6\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { data_compas[6] } } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_compas\[6\]" } } } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 384 1224 1411 400 "data_compas\[8..0\]" "" } } } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_compas[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_compas\[5\] GND " "Info: Pin data_compas\[5\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { data_compas[5] } } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_compas\[5\]" } } } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 384 1224 1411 400 "data_compas\[8..0\]" "" } } } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_compas[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_compas\[4\] GND " "Info: Pin data_compas\[4\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { data_compas[4] } } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_compas\[4\]" } } } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 384 1224 1411 400 "data_compas\[8..0\]" "" } } } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_compas[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_compas\[3\] GND " "Info: Pin data_compas\[3\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { data_compas[3] } } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_compas\[3\]" } } } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 384 1224 1411 400 "data_compas\[8..0\]" "" } } } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_compas[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_compas\[2\] GND " "Info: Pin data_compas\[2\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { data_compas[2] } } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_compas\[2\]" } } } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 384 1224 1411 400 "data_compas\[8..0\]" "" } } } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_compas[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_compas\[1\] GND " "Info: Pin data_compas\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { data_compas[1] } } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_compas\[1\]" } } } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 384 1224 1411 400 "data_compas\[8..0\]" "" } } } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_compas[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "data_compas\[0\] GND " "Info: Pin data_compas\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { data_compas[0] } } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_compas\[0\]" } } } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 384 1224 1411 400 "data_compas\[8..0\]" "" } } } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_compas[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.fit.smsg " "Info: Generated suppressed messages file D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4526 " "Info: Peak virtual memory: 4526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 09 10:41:42 2023 " "Info: Processing ended: Thu Nov 09 10:41:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 10:41:43 2023 " "Info: Processing started: Thu Nov 09 10:41:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cmp_9 -c cmp_9 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off cmp_9 -c cmp_9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCPT_ASSEMBLER_DISABLED_IN_EVAL_MODE" "" "Warning: Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" {  } {  } 0 0 "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4371 " "Info: Peak virtual memory: 4371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 09 10:41:43 2023 " "Info: Processing ended: Thu Nov 09 10:41:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 10:41:44 2023 " "Info: Processing started: Thu Nov 09 10:41:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cmp_9 -c cmp_9 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cmp_9 -c cmp_9 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 6 " "Info: Parallel compilation is enabled and will use 4 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_50M " "Info: Assuming node \"clk_50M\" is an undefined clock" {  } { { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 144 0 168 160 "clk_50M" "" } } } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_50M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "div_fre_1Hz:inst2\|one_second_pulse " "Info: Detected ripple clock \"div_fre_1Hz:inst2\|one_second_pulse\" as buffer" {  } { { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 20 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "div_fre_1Hz:inst2\|one_second_pulse" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_50M register div_fre_1Hz:inst2\|counter\[0\] register div_fre_1Hz:inst2\|counter\[25\] 253.36 MHz 3.947 ns Internal " "Info: Clock \"clk_50M\" has Internal fmax of 253.36 MHz between source register \"div_fre_1Hz:inst2\|counter\[0\]\" and destination register \"div_fre_1Hz:inst2\|counter\[25\]\" (period= 3.947 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.730 ns + Longest register register " "Info: + Longest register to register delay is 3.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns div_fre_1Hz:inst2\|counter\[0\] 1 REG LCFF_X58_Y16_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y16_N7; Fanout = 3; REG Node = 'div_fre_1Hz:inst2\|counter\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { div_fre_1Hz:inst2|counter[0] } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.414 ns) 0.754 ns div_fre_1Hz:inst2\|Add0~1 2 COMB LCCOMB_X58_Y16_N6 2 " "Info: 2: + IC(0.340 ns) + CELL(0.414 ns) = 0.754 ns; Loc. = LCCOMB_X58_Y16_N6; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.754 ns" { div_fre_1Hz:inst2|counter[0] div_fre_1Hz:inst2|Add0~1 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.825 ns div_fre_1Hz:inst2\|Add0~3 3 COMB LCCOMB_X58_Y16_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.825 ns; Loc. = LCCOMB_X58_Y16_N8; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~3'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~1 div_fre_1Hz:inst2|Add0~3 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.896 ns div_fre_1Hz:inst2\|Add0~5 4 COMB LCCOMB_X58_Y16_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.896 ns; Loc. = LCCOMB_X58_Y16_N10; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~5'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~3 div_fre_1Hz:inst2|Add0~5 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.967 ns div_fre_1Hz:inst2\|Add0~7 5 COMB LCCOMB_X58_Y16_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.967 ns; Loc. = LCCOMB_X58_Y16_N12; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~7'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~5 div_fre_1Hz:inst2|Add0~7 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.126 ns div_fre_1Hz:inst2\|Add0~9 6 COMB LCCOMB_X58_Y16_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 1.126 ns; Loc. = LCCOMB_X58_Y16_N14; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~9'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { div_fre_1Hz:inst2|Add0~7 div_fre_1Hz:inst2|Add0~9 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.197 ns div_fre_1Hz:inst2\|Add0~11 7 COMB LCCOMB_X58_Y16_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.197 ns; Loc. = LCCOMB_X58_Y16_N16; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~11'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~9 div_fre_1Hz:inst2|Add0~11 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.268 ns div_fre_1Hz:inst2\|Add0~13 8 COMB LCCOMB_X58_Y16_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.268 ns; Loc. = LCCOMB_X58_Y16_N18; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~13'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~11 div_fre_1Hz:inst2|Add0~13 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.339 ns div_fre_1Hz:inst2\|Add0~15 9 COMB LCCOMB_X58_Y16_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.339 ns; Loc. = LCCOMB_X58_Y16_N20; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~15'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~13 div_fre_1Hz:inst2|Add0~15 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.410 ns div_fre_1Hz:inst2\|Add0~17 10 COMB LCCOMB_X58_Y16_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.410 ns; Loc. = LCCOMB_X58_Y16_N22; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~17'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~15 div_fre_1Hz:inst2|Add0~17 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.481 ns div_fre_1Hz:inst2\|Add0~19 11 COMB LCCOMB_X58_Y16_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.481 ns; Loc. = LCCOMB_X58_Y16_N24; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~19'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~17 div_fre_1Hz:inst2|Add0~19 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.552 ns div_fre_1Hz:inst2\|Add0~21 12 COMB LCCOMB_X58_Y16_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.552 ns; Loc. = LCCOMB_X58_Y16_N26; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~21'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~19 div_fre_1Hz:inst2|Add0~21 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.623 ns div_fre_1Hz:inst2\|Add0~23 13 COMB LCCOMB_X58_Y16_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.623 ns; Loc. = LCCOMB_X58_Y16_N28; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~23'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~21 div_fre_1Hz:inst2|Add0~23 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.769 ns div_fre_1Hz:inst2\|Add0~25 14 COMB LCCOMB_X58_Y16_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.146 ns) = 1.769 ns; Loc. = LCCOMB_X58_Y16_N30; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~25'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.146 ns" { div_fre_1Hz:inst2|Add0~23 div_fre_1Hz:inst2|Add0~25 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.840 ns div_fre_1Hz:inst2\|Add0~27 15 COMB LCCOMB_X58_Y15_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.840 ns; Loc. = LCCOMB_X58_Y15_N0; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~27'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~25 div_fre_1Hz:inst2|Add0~27 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.911 ns div_fre_1Hz:inst2\|Add0~29 16 COMB LCCOMB_X58_Y15_N2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.911 ns; Loc. = LCCOMB_X58_Y15_N2; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~29'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~27 div_fre_1Hz:inst2|Add0~29 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.982 ns div_fre_1Hz:inst2\|Add0~31 17 COMB LCCOMB_X58_Y15_N4 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 1.982 ns; Loc. = LCCOMB_X58_Y15_N4; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~31'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~29 div_fre_1Hz:inst2|Add0~31 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.053 ns div_fre_1Hz:inst2\|Add0~33 18 COMB LCCOMB_X58_Y15_N6 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.053 ns; Loc. = LCCOMB_X58_Y15_N6; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~33'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~31 div_fre_1Hz:inst2|Add0~33 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.124 ns div_fre_1Hz:inst2\|Add0~35 19 COMB LCCOMB_X58_Y15_N8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.124 ns; Loc. = LCCOMB_X58_Y15_N8; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~35'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~33 div_fre_1Hz:inst2|Add0~35 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.195 ns div_fre_1Hz:inst2\|Add0~37 20 COMB LCCOMB_X58_Y15_N10 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.195 ns; Loc. = LCCOMB_X58_Y15_N10; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~37'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~35 div_fre_1Hz:inst2|Add0~37 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.266 ns div_fre_1Hz:inst2\|Add0~39 21 COMB LCCOMB_X58_Y15_N12 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.266 ns; Loc. = LCCOMB_X58_Y15_N12; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~39'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~37 div_fre_1Hz:inst2|Add0~39 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.425 ns div_fre_1Hz:inst2\|Add0~41 22 COMB LCCOMB_X58_Y15_N14 2 " "Info: 22: + IC(0.000 ns) + CELL(0.159 ns) = 2.425 ns; Loc. = LCCOMB_X58_Y15_N14; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~41'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { div_fre_1Hz:inst2|Add0~39 div_fre_1Hz:inst2|Add0~41 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.496 ns div_fre_1Hz:inst2\|Add0~43 23 COMB LCCOMB_X58_Y15_N16 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.496 ns; Loc. = LCCOMB_X58_Y15_N16; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~43'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~41 div_fre_1Hz:inst2|Add0~43 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.567 ns div_fre_1Hz:inst2\|Add0~45 24 COMB LCCOMB_X58_Y15_N18 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.567 ns; Loc. = LCCOMB_X58_Y15_N18; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~45'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~43 div_fre_1Hz:inst2|Add0~45 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.638 ns div_fre_1Hz:inst2\|Add0~47 25 COMB LCCOMB_X58_Y15_N20 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 2.638 ns; Loc. = LCCOMB_X58_Y15_N20; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~47'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~45 div_fre_1Hz:inst2|Add0~47 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.709 ns div_fre_1Hz:inst2\|Add0~49 26 COMB LCCOMB_X58_Y15_N22 1 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.709 ns; Loc. = LCCOMB_X58_Y15_N22; Fanout = 1; COMB Node = 'div_fre_1Hz:inst2\|Add0~49'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~47 div_fre_1Hz:inst2|Add0~49 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.119 ns div_fre_1Hz:inst2\|Add0~50 27 COMB LCCOMB_X58_Y15_N24 1 " "Info: 27: + IC(0.000 ns) + CELL(0.410 ns) = 3.119 ns; Loc. = LCCOMB_X58_Y15_N24; Fanout = 1; COMB Node = 'div_fre_1Hz:inst2\|Add0~50'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { div_fre_1Hz:inst2|Add0~49 div_fre_1Hz:inst2|Add0~50 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 3.646 ns div_fre_1Hz:inst2\|counter~37 28 COMB LCCOMB_X58_Y15_N30 1 " "Info: 28: + IC(0.252 ns) + CELL(0.275 ns) = 3.646 ns; Loc. = LCCOMB_X58_Y15_N30; Fanout = 1; COMB Node = 'div_fre_1Hz:inst2\|counter~37'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.527 ns" { div_fre_1Hz:inst2|Add0~50 div_fre_1Hz:inst2|counter~37 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.730 ns div_fre_1Hz:inst2\|counter\[25\] 29 REG LCFF_X58_Y15_N31 2 " "Info: 29: + IC(0.000 ns) + CELL(0.084 ns) = 3.730 ns; Loc. = LCFF_X58_Y15_N31; Fanout = 2; REG Node = 'div_fre_1Hz:inst2\|counter\[25\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { div_fre_1Hz:inst2|counter~37 div_fre_1Hz:inst2|counter[25] } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.138 ns ( 84.13 % ) " "Info: Total cell delay = 3.138 ns ( 84.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.592 ns ( 15.87 % ) " "Info: Total interconnect delay = 0.592 ns ( 15.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.730 ns" { div_fre_1Hz:inst2|counter[0] div_fre_1Hz:inst2|Add0~1 div_fre_1Hz:inst2|Add0~3 div_fre_1Hz:inst2|Add0~5 div_fre_1Hz:inst2|Add0~7 div_fre_1Hz:inst2|Add0~9 div_fre_1Hz:inst2|Add0~11 div_fre_1Hz:inst2|Add0~13 div_fre_1Hz:inst2|Add0~15 div_fre_1Hz:inst2|Add0~17 div_fre_1Hz:inst2|Add0~19 div_fre_1Hz:inst2|Add0~21 div_fre_1Hz:inst2|Add0~23 div_fre_1Hz:inst2|Add0~25 div_fre_1Hz:inst2|Add0~27 div_fre_1Hz:inst2|Add0~29 div_fre_1Hz:inst2|Add0~31 div_fre_1Hz:inst2|Add0~33 div_fre_1Hz:inst2|Add0~35 div_fre_1Hz:inst2|Add0~37 div_fre_1Hz:inst2|Add0~39 div_fre_1Hz:inst2|Add0~41 div_fre_1Hz:inst2|Add0~43 div_fre_1Hz:inst2|Add0~45 div_fre_1Hz:inst2|Add0~47 div_fre_1Hz:inst2|Add0~49 div_fre_1Hz:inst2|Add0~50 div_fre_1Hz:inst2|counter~37 div_fre_1Hz:inst2|counter[25] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.730 ns" { div_fre_1Hz:inst2|counter[0] {} div_fre_1Hz:inst2|Add0~1 {} div_fre_1Hz:inst2|Add0~3 {} div_fre_1Hz:inst2|Add0~5 {} div_fre_1Hz:inst2|Add0~7 {} div_fre_1Hz:inst2|Add0~9 {} div_fre_1Hz:inst2|Add0~11 {} div_fre_1Hz:inst2|Add0~13 {} div_fre_1Hz:inst2|Add0~15 {} div_fre_1Hz:inst2|Add0~17 {} div_fre_1Hz:inst2|Add0~19 {} div_fre_1Hz:inst2|Add0~21 {} div_fre_1Hz:inst2|Add0~23 {} div_fre_1Hz:inst2|Add0~25 {} div_fre_1Hz:inst2|Add0~27 {} div_fre_1Hz:inst2|Add0~29 {} div_fre_1Hz:inst2|Add0~31 {} div_fre_1Hz:inst2|Add0~33 {} div_fre_1Hz:inst2|Add0~35 {} div_fre_1Hz:inst2|Add0~37 {} div_fre_1Hz:inst2|Add0~39 {} div_fre_1Hz:inst2|Add0~41 {} div_fre_1Hz:inst2|Add0~43 {} div_fre_1Hz:inst2|Add0~45 {} div_fre_1Hz:inst2|Add0~47 {} div_fre_1Hz:inst2|Add0~49 {} div_fre_1Hz:inst2|Add0~50 {} div_fre_1Hz:inst2|counter~37 {} div_fre_1Hz:inst2|counter[25] {} } { 0.000ns 0.340ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.252ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M destination 2.681 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_50M\" to destination register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50M'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 144 0 168 160 "clk_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50M~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 144 0 168 160 "clk_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns div_fre_1Hz:inst2\|counter\[25\] 3 REG LCFF_X58_Y15_N31 2 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X58_Y15_N31; Fanout = 2; REG Node = 'div_fre_1Hz:inst2\|counter\[25\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.564 ns" { clk_50M~clkctrl div_fre_1Hz:inst2|counter[25] } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.681 ns" { clk_50M clk_50M~clkctrl div_fre_1Hz:inst2|counter[25] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.681 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} div_fre_1Hz:inst2|counter[25] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M source 2.684 ns - Longest register " "Info: - Longest clock path from clock \"clk_50M\" to source register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50M'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 144 0 168 160 "clk_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50M~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 144 0 168 160 "clk_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns div_fre_1Hz:inst2\|counter\[0\] 3 REG LCFF_X58_Y16_N7 3 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X58_Y16_N7; Fanout = 3; REG Node = 'div_fre_1Hz:inst2\|counter\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.567 ns" { clk_50M~clkctrl div_fre_1Hz:inst2|counter[0] } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.684 ns" { clk_50M clk_50M~clkctrl div_fre_1Hz:inst2|counter[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.684 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} div_fre_1Hz:inst2|counter[0] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.681 ns" { clk_50M clk_50M~clkctrl div_fre_1Hz:inst2|counter[25] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.681 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} div_fre_1Hz:inst2|counter[25] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.684 ns" { clk_50M clk_50M~clkctrl div_fre_1Hz:inst2|counter[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.684 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} div_fre_1Hz:inst2|counter[0] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.730 ns" { div_fre_1Hz:inst2|counter[0] div_fre_1Hz:inst2|Add0~1 div_fre_1Hz:inst2|Add0~3 div_fre_1Hz:inst2|Add0~5 div_fre_1Hz:inst2|Add0~7 div_fre_1Hz:inst2|Add0~9 div_fre_1Hz:inst2|Add0~11 div_fre_1Hz:inst2|Add0~13 div_fre_1Hz:inst2|Add0~15 div_fre_1Hz:inst2|Add0~17 div_fre_1Hz:inst2|Add0~19 div_fre_1Hz:inst2|Add0~21 div_fre_1Hz:inst2|Add0~23 div_fre_1Hz:inst2|Add0~25 div_fre_1Hz:inst2|Add0~27 div_fre_1Hz:inst2|Add0~29 div_fre_1Hz:inst2|Add0~31 div_fre_1Hz:inst2|Add0~33 div_fre_1Hz:inst2|Add0~35 div_fre_1Hz:inst2|Add0~37 div_fre_1Hz:inst2|Add0~39 div_fre_1Hz:inst2|Add0~41 div_fre_1Hz:inst2|Add0~43 div_fre_1Hz:inst2|Add0~45 div_fre_1Hz:inst2|Add0~47 div_fre_1Hz:inst2|Add0~49 div_fre_1Hz:inst2|Add0~50 div_fre_1Hz:inst2|counter~37 div_fre_1Hz:inst2|counter[25] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.730 ns" { div_fre_1Hz:inst2|counter[0] {} div_fre_1Hz:inst2|Add0~1 {} div_fre_1Hz:inst2|Add0~3 {} div_fre_1Hz:inst2|Add0~5 {} div_fre_1Hz:inst2|Add0~7 {} div_fre_1Hz:inst2|Add0~9 {} div_fre_1Hz:inst2|Add0~11 {} div_fre_1Hz:inst2|Add0~13 {} div_fre_1Hz:inst2|Add0~15 {} div_fre_1Hz:inst2|Add0~17 {} div_fre_1Hz:inst2|Add0~19 {} div_fre_1Hz:inst2|Add0~21 {} div_fre_1Hz:inst2|Add0~23 {} div_fre_1Hz:inst2|Add0~25 {} div_fre_1Hz:inst2|Add0~27 {} div_fre_1Hz:inst2|Add0~29 {} div_fre_1Hz:inst2|Add0~31 {} div_fre_1Hz:inst2|Add0~33 {} div_fre_1Hz:inst2|Add0~35 {} div_fre_1Hz:inst2|Add0~37 {} div_fre_1Hz:inst2|Add0~39 {} div_fre_1Hz:inst2|Add0~41 {} div_fre_1Hz:inst2|Add0~43 {} div_fre_1Hz:inst2|Add0~45 {} div_fre_1Hz:inst2|Add0~47 {} div_fre_1Hz:inst2|Add0~49 {} div_fre_1Hz:inst2|Add0~50 {} div_fre_1Hz:inst2|counter~37 {} div_fre_1Hz:inst2|counter[25] {} } { 0.000ns 0.340ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.252ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.681 ns" { clk_50M clk_50M~clkctrl div_fre_1Hz:inst2|counter[25] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.681 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} div_fre_1Hz:inst2|counter[25] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.684 ns" { clk_50M clk_50M~clkctrl div_fre_1Hz:inst2|counter[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.684 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} div_fre_1Hz:inst2|counter[0] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "compas:inst4\|data_valid_internal start_stop clk_50M -2.339 ns register " "Info: tsu for register \"compas:inst4\|data_valid_internal\" (data pin = \"start_stop\", clock pin = \"clk_50M\") is -2.339 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.446 ns + Longest pin register " "Info: + Longest pin to register delay is 2.446 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns start_stop 1 PIN PIN_P25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 1; PIN Node = 'start_stop'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { start_stop } "NODE_NAME" } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 400 648 816 416 "start_stop" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.438 ns) 2.362 ns compas:inst4\|data_valid_internal~1 2 COMB LCCOMB_X60_Y15_N8 1 " "Info: 2: + IC(0.925 ns) + CELL(0.438 ns) = 2.362 ns; Loc. = LCCOMB_X60_Y15_N8; Fanout = 1; COMB Node = 'compas:inst4\|data_valid_internal~1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.363 ns" { start_stop compas:inst4|data_valid_internal~1 } "NODE_NAME" } } { "compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/compas.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.446 ns compas:inst4\|data_valid_internal 3 REG LCFF_X60_Y15_N9 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.446 ns; Loc. = LCFF_X60_Y15_N9; Fanout = 1; REG Node = 'compas:inst4\|data_valid_internal'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { compas:inst4|data_valid_internal~1 compas:inst4|data_valid_internal } "NODE_NAME" } } { "compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/compas.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.521 ns ( 62.18 % ) " "Info: Total cell delay = 1.521 ns ( 62.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.925 ns ( 37.82 % ) " "Info: Total interconnect delay = 0.925 ns ( 37.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.446 ns" { start_stop compas:inst4|data_valid_internal~1 compas:inst4|data_valid_internal } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.446 ns" { start_stop {} start_stop~combout {} compas:inst4|data_valid_internal~1 {} compas:inst4|data_valid_internal {} } { 0.000ns 0.000ns 0.925ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/compas.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M destination 4.749 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_50M\" to destination register is 4.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50M'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 144 0 168 160 "clk_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.960 ns) + CELL(0.787 ns) 3.746 ns div_fre_1Hz:inst2\|one_second_pulse 2 REG LCFF_X59_Y15_N3 2 " "Info: 2: + IC(1.960 ns) + CELL(0.787 ns) = 3.746 ns; Loc. = LCFF_X59_Y15_N3; Fanout = 2; REG Node = 'div_fre_1Hz:inst2\|one_second_pulse'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.747 ns" { clk_50M div_fre_1Hz:inst2|one_second_pulse } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.537 ns) 4.749 ns compas:inst4\|data_valid_internal 3 REG LCFF_X60_Y15_N9 1 " "Info: 3: + IC(0.466 ns) + CELL(0.537 ns) = 4.749 ns; Loc. = LCFF_X60_Y15_N9; Fanout = 1; REG Node = 'compas:inst4\|data_valid_internal'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.003 ns" { div_fre_1Hz:inst2|one_second_pulse compas:inst4|data_valid_internal } "NODE_NAME" } } { "compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/compas.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 48.92 % ) " "Info: Total cell delay = 2.323 ns ( 48.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.426 ns ( 51.08 % ) " "Info: Total interconnect delay = 2.426 ns ( 51.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.749 ns" { clk_50M div_fre_1Hz:inst2|one_second_pulse compas:inst4|data_valid_internal } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.749 ns" { clk_50M {} clk_50M~combout {} div_fre_1Hz:inst2|one_second_pulse {} compas:inst4|data_valid_internal {} } { 0.000ns 0.000ns 1.960ns 0.466ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.446 ns" { start_stop compas:inst4|data_valid_internal~1 compas:inst4|data_valid_internal } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.446 ns" { start_stop {} start_stop~combout {} compas:inst4|data_valid_internal~1 {} compas:inst4|data_valid_internal {} } { 0.000ns 0.000ns 0.925ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.084ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.749 ns" { clk_50M div_fre_1Hz:inst2|one_second_pulse compas:inst4|data_valid_internal } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.749 ns" { clk_50M {} clk_50M~combout {} div_fre_1Hz:inst2|one_second_pulse {} compas:inst4|data_valid_internal {} } { 0.000ns 0.000ns 1.960ns 0.466ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50M data_valid compas:inst4\|data_valid_internal 9.386 ns register " "Info: tco from clock \"clk_50M\" to destination pin \"data_valid\" through register \"compas:inst4\|data_valid_internal\" is 9.386 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M source 4.749 ns + Longest register " "Info: + Longest clock path from clock \"clk_50M\" to source register is 4.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50M'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 144 0 168 160 "clk_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.960 ns) + CELL(0.787 ns) 3.746 ns div_fre_1Hz:inst2\|one_second_pulse 2 REG LCFF_X59_Y15_N3 2 " "Info: 2: + IC(1.960 ns) + CELL(0.787 ns) = 3.746 ns; Loc. = LCFF_X59_Y15_N3; Fanout = 2; REG Node = 'div_fre_1Hz:inst2\|one_second_pulse'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.747 ns" { clk_50M div_fre_1Hz:inst2|one_second_pulse } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.537 ns) 4.749 ns compas:inst4\|data_valid_internal 3 REG LCFF_X60_Y15_N9 1 " "Info: 3: + IC(0.466 ns) + CELL(0.537 ns) = 4.749 ns; Loc. = LCFF_X60_Y15_N9; Fanout = 1; REG Node = 'compas:inst4\|data_valid_internal'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.003 ns" { div_fre_1Hz:inst2|one_second_pulse compas:inst4|data_valid_internal } "NODE_NAME" } } { "compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/compas.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 48.92 % ) " "Info: Total cell delay = 2.323 ns ( 48.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.426 ns ( 51.08 % ) " "Info: Total interconnect delay = 2.426 ns ( 51.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.749 ns" { clk_50M div_fre_1Hz:inst2|one_second_pulse compas:inst4|data_valid_internal } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.749 ns" { clk_50M {} clk_50M~combout {} div_fre_1Hz:inst2|one_second_pulse {} compas:inst4|data_valid_internal {} } { 0.000ns 0.000ns 1.960ns 0.466ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/compas.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.387 ns + Longest register pin " "Info: + Longest register to pin delay is 4.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns compas:inst4\|data_valid_internal 1 REG LCFF_X60_Y15_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y15_N9; Fanout = 1; REG Node = 'compas:inst4\|data_valid_internal'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { compas:inst4|data_valid_internal } "NODE_NAME" } } { "compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/compas.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.579 ns) + CELL(2.808 ns) 4.387 ns data_valid 2 PIN PIN_AE22 0 " "Info: 2: + IC(1.579 ns) + CELL(2.808 ns) = 4.387 ns; Loc. = PIN_AE22; Fanout = 0; PIN Node = 'data_valid'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.387 ns" { compas:inst4|data_valid_internal data_valid } "NODE_NAME" } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 368 1224 1400 384 "data_valid" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 64.01 % ) " "Info: Total cell delay = 2.808 ns ( 64.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.579 ns ( 35.99 % ) " "Info: Total interconnect delay = 1.579 ns ( 35.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.387 ns" { compas:inst4|data_valid_internal data_valid } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.387 ns" { compas:inst4|data_valid_internal {} data_valid {} } { 0.000ns 1.579ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.749 ns" { clk_50M div_fre_1Hz:inst2|one_second_pulse compas:inst4|data_valid_internal } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.749 ns" { clk_50M {} clk_50M~combout {} div_fre_1Hz:inst2|one_second_pulse {} compas:inst4|data_valid_internal {} } { 0.000ns 0.000ns 1.960ns 0.466ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.387 ns" { compas:inst4|data_valid_internal data_valid } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.387 ns" { compas:inst4|data_valid_internal {} data_valid {} } { 0.000ns 1.579ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "compas:inst4\|data_valid_internal continu clk_50M 2.784 ns register " "Info: th for register \"compas:inst4\|data_valid_internal\" (data pin = \"continu\", clock pin = \"clk_50M\") is 2.784 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M destination 4.749 ns + Longest register " "Info: + Longest clock path from clock \"clk_50M\" to destination register is 4.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50M'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 144 0 168 160 "clk_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.960 ns) + CELL(0.787 ns) 3.746 ns div_fre_1Hz:inst2\|one_second_pulse 2 REG LCFF_X59_Y15_N3 2 " "Info: 2: + IC(1.960 ns) + CELL(0.787 ns) = 3.746 ns; Loc. = LCFF_X59_Y15_N3; Fanout = 2; REG Node = 'div_fre_1Hz:inst2\|one_second_pulse'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.747 ns" { clk_50M div_fre_1Hz:inst2|one_second_pulse } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.537 ns) 4.749 ns compas:inst4\|data_valid_internal 3 REG LCFF_X60_Y15_N9 1 " "Info: 3: + IC(0.466 ns) + CELL(0.537 ns) = 4.749 ns; Loc. = LCFF_X60_Y15_N9; Fanout = 1; REG Node = 'compas:inst4\|data_valid_internal'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.003 ns" { div_fre_1Hz:inst2|one_second_pulse compas:inst4|data_valid_internal } "NODE_NAME" } } { "compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/compas.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 48.92 % ) " "Info: Total cell delay = 2.323 ns ( 48.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.426 ns ( 51.08 % ) " "Info: Total interconnect delay = 2.426 ns ( 51.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.749 ns" { clk_50M div_fre_1Hz:inst2|one_second_pulse compas:inst4|data_valid_internal } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.749 ns" { clk_50M {} clk_50M~combout {} div_fre_1Hz:inst2|one_second_pulse {} compas:inst4|data_valid_internal {} } { 0.000ns 0.000ns 1.960ns 0.466ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/compas.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.231 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.231 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns continu 1 PIN PIN_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 1; PIN Node = 'continu'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { continu } "NODE_NAME" } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 384 648 816 400 "continu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.245 ns) 2.147 ns compas:inst4\|data_valid_internal~1 2 COMB LCCOMB_X60_Y15_N8 1 " "Info: 2: + IC(0.903 ns) + CELL(0.245 ns) = 2.147 ns; Loc. = LCCOMB_X60_Y15_N8; Fanout = 1; COMB Node = 'compas:inst4\|data_valid_internal~1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.148 ns" { continu compas:inst4|data_valid_internal~1 } "NODE_NAME" } } { "compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/compas.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.231 ns compas:inst4\|data_valid_internal 3 REG LCFF_X60_Y15_N9 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.231 ns; Loc. = LCFF_X60_Y15_N9; Fanout = 1; REG Node = 'compas:inst4\|data_valid_internal'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { compas:inst4|data_valid_internal~1 compas:inst4|data_valid_internal } "NODE_NAME" } } { "compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/compas.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.328 ns ( 59.52 % ) " "Info: Total cell delay = 1.328 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.903 ns ( 40.48 % ) " "Info: Total interconnect delay = 0.903 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.231 ns" { continu compas:inst4|data_valid_internal~1 compas:inst4|data_valid_internal } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.231 ns" { continu {} continu~combout {} compas:inst4|data_valid_internal~1 {} compas:inst4|data_valid_internal {} } { 0.000ns 0.000ns 0.903ns 0.000ns } { 0.000ns 0.999ns 0.245ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.749 ns" { clk_50M div_fre_1Hz:inst2|one_second_pulse compas:inst4|data_valid_internal } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.749 ns" { clk_50M {} clk_50M~combout {} div_fre_1Hz:inst2|one_second_pulse {} compas:inst4|data_valid_internal {} } { 0.000ns 0.000ns 1.960ns 0.466ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.231 ns" { continu compas:inst4|data_valid_internal~1 compas:inst4|data_valid_internal } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.231 ns" { continu {} continu~combout {} compas:inst4|data_valid_internal~1 {} compas:inst4|data_valid_internal {} } { 0.000ns 0.000ns 0.903ns 0.000ns } { 0.000ns 0.999ns 0.245ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4373 " "Info: Peak virtual memory: 4373 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 09 10:41:44 2023 " "Info: Processing ended: Thu Nov 09 10:41:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Info: Quartus II Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
