--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.515ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.056 - 0.069)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y11.YQ      Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X58Y11.G3      net (fanout=1)        0.320   ftop/clkN210/locked_d
    SLICE_X58Y11.CLK     Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.515ns (1.195ns logic, 0.320ns route)
                                                       (78.9% logic, 21.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.226ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y11.YQ      Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X58Y11.BX      net (fanout=2)        0.393   ftop/clkN210/unlock2
    SLICE_X58Y11.CLK     Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.226ns (0.833ns logic, 0.393ns route)
                                                       (67.9% logic, 32.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.893ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.893ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y11.YQ      Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X58Y11.BX      net (fanout=2)        0.314   ftop/clkN210/unlock2
    SLICE_X58Y11.CLK     Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.893ns (0.579ns logic, 0.314ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.125ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.069 - 0.056)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y11.YQ      Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X58Y11.G3      net (fanout=1)        0.256   ftop/clkN210/locked_d
    SLICE_X58Y11.CLK     Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.125ns (0.869ns logic, 0.256ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X58Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X58Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X58Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X58Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X58Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X58Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X59Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X59Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X59Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X79Y55.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X79Y55.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X79Y55.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 196627 paths analyzed, 5280 endpoints analyzed, 1499 failing endpoints
 1499 timing errors detected. (1489 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  11.890ns.
--------------------------------------------------------------------------------
Slack (setup path):     -3.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.716ns (Levels of Logic = 8)
  Clock Path Skew:      -0.174ns (0.626 - 0.800)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y164.YQ    Tcko                  0.524   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<34>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34
    SLICE_X100Y165.F2    net (fanout=6)        1.005   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<34>
    SLICE_X100Y165.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999853
    SLICE_X100Y168.G1    net (fanout=1)        0.576   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999853
    SLICE_X100Y168.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9998136
    SLICE_X100Y168.F4    net (fanout=6)        0.082   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999
    SLICE_X100Y168.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X101Y168.G1    net (fanout=1)        0.388   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X101Y168.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X101Y168.F3    net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32/O
    SLICE_X101Y168.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X102Y179.F4    net (fanout=15)       1.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y179.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X106Y190.G3    net (fanout=7)        0.644   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X106Y190.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X107Y183.G4    net (fanout=59)       1.115   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X107Y183.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N6
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<5>_SW0
    SLICE_X107Y182.SR    net (fanout=1)        1.174   ftop/gbe0/dcp_dcp_cpReqF/N8
    SLICE_X107Y182.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<5>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     11.716ns (5.676ns logic, 6.040ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.649ns (Levels of Logic = 7)
  Clock Path Skew:      -0.174ns (0.626 - 0.800)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y164.YQ    Tcko                  0.524   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<34>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34
    SLICE_X100Y165.F2    net (fanout=6)        1.005   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<34>
    SLICE_X100Y165.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999853
    SLICE_X100Y168.G1    net (fanout=1)        0.576   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999853
    SLICE_X100Y168.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9998136
    SLICE_X99Y168.F1     net (fanout=6)        0.405   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999
    SLICE_X99Y168.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request76
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request76
    SLICE_X101Y168.F1    net (fanout=1)        0.619   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request76
    SLICE_X101Y168.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X102Y179.F4    net (fanout=15)       1.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y179.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X106Y190.G3    net (fanout=7)        0.644   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X106Y190.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X107Y183.G4    net (fanout=59)       1.115   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X107Y183.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N6
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<5>_SW0
    SLICE_X107Y182.SR    net (fanout=1)        1.174   ftop/gbe0/dcp_dcp_cpReqF/N8
    SLICE_X107Y182.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<5>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     11.649ns (5.076ns logic, 6.573ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_37 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.683ns (Levels of Logic = 8)
  Clock Path Skew:      -0.115ns (0.354 - 0.469)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_37 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y171.YQ    Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<37>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_37
    SLICE_X105Y167.F2    net (fanout=6)        0.929   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<37>
    SLICE_X105Y167.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999893
    SLICE_X100Y168.G2    net (fanout=1)        0.586   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999893
    SLICE_X100Y168.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9998136
    SLICE_X100Y168.F4    net (fanout=6)        0.082   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999
    SLICE_X100Y168.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X101Y168.G1    net (fanout=1)        0.388   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X101Y168.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X101Y168.F3    net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32/O
    SLICE_X101Y168.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X102Y179.F4    net (fanout=15)       1.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y179.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X106Y190.G3    net (fanout=7)        0.644   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X106Y190.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X107Y183.G4    net (fanout=59)       1.115   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X107Y183.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N6
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<5>_SW0
    SLICE_X107Y182.SR    net (fanout=1)        1.174   ftop/gbe0/dcp_dcp_cpReqF/N8
    SLICE_X107Y182.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<5>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     11.683ns (5.709ns logic, 5.974ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.611ns (Levels of Logic = 8)
  Clock Path Skew:      -0.156ns (0.626 - 0.782)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y162.YQ    Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X100Y164.F4    net (fanout=4)        0.858   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X100Y164.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997853
    SLICE_X101Y167.F1    net (fanout=1)        0.392   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997853
    SLICE_X101Y167.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9978136
    SLICE_X100Y168.F2    net (fanout=3)        0.290   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997
    SLICE_X100Y168.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X101Y168.G1    net (fanout=1)        0.388   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X101Y168.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X101Y168.F3    net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32/O
    SLICE_X101Y168.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X102Y179.F4    net (fanout=15)       1.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y179.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X106Y190.G3    net (fanout=7)        0.644   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X106Y190.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X107Y183.G4    net (fanout=59)       1.115   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X107Y183.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N6
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<5>_SW0
    SLICE_X107Y182.SR    net (fanout=1)        1.174   ftop/gbe0/dcp_dcp_cpReqF/N8
    SLICE_X107Y182.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<5>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     11.611ns (5.694ns logic, 5.917ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_37 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.616ns (Levels of Logic = 7)
  Clock Path Skew:      -0.115ns (0.354 - 0.469)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_37 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y171.YQ    Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<37>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_37
    SLICE_X105Y167.F2    net (fanout=6)        0.929   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<37>
    SLICE_X105Y167.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999893
    SLICE_X100Y168.G2    net (fanout=1)        0.586   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999893
    SLICE_X100Y168.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9998136
    SLICE_X99Y168.F1     net (fanout=6)        0.405   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999
    SLICE_X99Y168.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request76
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request76
    SLICE_X101Y168.F1    net (fanout=1)        0.619   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request76
    SLICE_X101Y168.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X102Y179.F4    net (fanout=15)       1.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y179.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X106Y190.G3    net (fanout=7)        0.644   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X106Y190.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X107Y183.G4    net (fanout=59)       1.115   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X107Y183.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N6
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<5>_SW0
    SLICE_X107Y182.SR    net (fanout=1)        1.174   ftop/gbe0/dcp_dcp_cpReqF/N8
    SLICE_X107Y182.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<5>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     11.616ns (5.109ns logic, 6.507ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.558ns (Levels of Logic = 8)
  Clock Path Skew:      -0.123ns (0.626 - 0.749)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_4 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y166.YQ    Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_4
    SLICE_X105Y167.F1    net (fanout=2)        0.876   ftop/gbe0/dcp_dcp_lastTag<4>
    SLICE_X105Y167.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999893
    SLICE_X100Y168.G2    net (fanout=1)        0.586   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999893
    SLICE_X100Y168.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9998136
    SLICE_X100Y168.F4    net (fanout=6)        0.082   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999
    SLICE_X100Y168.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X101Y168.G1    net (fanout=1)        0.388   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X101Y168.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X101Y168.F3    net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32/O
    SLICE_X101Y168.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X102Y179.F4    net (fanout=15)       1.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y179.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X106Y190.G3    net (fanout=7)        0.644   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X106Y190.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X107Y183.G4    net (fanout=59)       1.115   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X107Y183.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N6
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<5>_SW0
    SLICE_X107Y182.SR    net (fanout=1)        1.174   ftop/gbe0/dcp_dcp_cpReqF/N8
    SLICE_X107Y182.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<5>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     11.558ns (5.637ns logic, 5.921ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.491ns (Levels of Logic = 7)
  Clock Path Skew:      -0.123ns (0.626 - 0.749)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_4 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y166.YQ    Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_4
    SLICE_X105Y167.F1    net (fanout=2)        0.876   ftop/gbe0/dcp_dcp_lastTag<4>
    SLICE_X105Y167.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999893
    SLICE_X100Y168.G2    net (fanout=1)        0.586   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999893
    SLICE_X100Y168.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9998136
    SLICE_X99Y168.F1     net (fanout=6)        0.405   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999
    SLICE_X99Y168.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request76
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request76
    SLICE_X101Y168.F1    net (fanout=1)        0.619   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request76
    SLICE_X101Y168.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X102Y179.F4    net (fanout=15)       1.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y179.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X106Y190.G3    net (fanout=7)        0.644   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X106Y190.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X107Y183.G4    net (fanout=59)       1.115   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X107Y183.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N6
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<5>_SW0
    SLICE_X107Y182.SR    net (fanout=1)        1.174   ftop/gbe0/dcp_dcp_cpReqF/N8
    SLICE_X107Y182.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<5>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     11.491ns (5.037ns logic, 6.454ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.380ns (Levels of Logic = 8)
  Clock Path Skew:      -0.207ns (0.593 - 0.800)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y164.YQ    Tcko                  0.524   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<34>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34
    SLICE_X100Y165.F2    net (fanout=6)        1.005   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<34>
    SLICE_X100Y165.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999853
    SLICE_X100Y168.G1    net (fanout=1)        0.576   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999853
    SLICE_X100Y168.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9998136
    SLICE_X100Y168.F4    net (fanout=6)        0.082   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999
    SLICE_X100Y168.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X101Y168.G1    net (fanout=1)        0.388   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X101Y168.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X101Y168.F3    net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32/O
    SLICE_X101Y168.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X102Y179.F4    net (fanout=15)       1.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y179.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X106Y190.G3    net (fanout=7)        0.644   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X106Y190.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X102Y185.G4    net (fanout=59)       0.968   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X102Y185.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N98
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<31>_SW0
    SLICE_X101Y187.SR    net (fanout=1)        0.930   ftop/gbe0/dcp_dcp_cpReqF/N68
    SLICE_X101Y187.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<31>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     11.380ns (5.731ns logic, 5.649ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.398ns (Levels of Logic = 8)
  Clock Path Skew:      -0.181ns (0.626 - 0.807)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y167.YQ    Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64
    SLICE_X101Y167.G4    net (fanout=4)        0.567   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
    SLICE_X101Y167.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997826
    SLICE_X101Y167.F3    net (fanout=1)        0.510   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997826/O
    SLICE_X101Y167.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9978136
    SLICE_X100Y168.F2    net (fanout=3)        0.290   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997
    SLICE_X100Y168.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X101Y168.G1    net (fanout=1)        0.388   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X101Y168.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X101Y168.F3    net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32/O
    SLICE_X101Y168.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X102Y179.F4    net (fanout=15)       1.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y179.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X106Y190.G3    net (fanout=7)        0.644   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X106Y190.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X107Y183.G4    net (fanout=59)       1.115   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X107Y183.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N6
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<5>_SW0
    SLICE_X107Y182.SR    net (fanout=1)        1.174   ftop/gbe0/dcp_dcp_cpReqF/N8
    SLICE_X107Y182.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<5>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     11.398ns (5.654ns logic, 5.744ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_32 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.389ns (Levels of Logic = 8)
  Clock Path Skew:      -0.162ns (0.354 - 0.516)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_32 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y171.YQ    Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<32>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_32
    SLICE_X98Y166.F3     net (fanout=6)        0.835   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<32>
    SLICE_X98Y166.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999826
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999826
    SLICE_X100Y168.G4    net (fanout=1)        0.347   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999826
    SLICE_X100Y168.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9998136
    SLICE_X100Y168.F4    net (fanout=6)        0.082   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999
    SLICE_X100Y168.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X101Y168.G1    net (fanout=1)        0.388   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X101Y168.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X101Y168.F3    net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32/O
    SLICE_X101Y168.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X102Y179.F4    net (fanout=15)       1.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y179.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X106Y190.G3    net (fanout=7)        0.644   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X106Y190.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X107Y183.G4    net (fanout=59)       1.115   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X107Y183.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N6
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<5>_SW0
    SLICE_X107Y182.SR    net (fanout=1)        1.174   ftop/gbe0/dcp_dcp_cpReqF/N8
    SLICE_X107Y182.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<5>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     11.389ns (5.748ns logic, 5.641ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.364ns (Levels of Logic = 8)
  Clock Path Skew:      -0.160ns (0.640 - 0.800)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y164.YQ    Tcko                  0.524   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<34>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34
    SLICE_X100Y165.F2    net (fanout=6)        1.005   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<34>
    SLICE_X100Y165.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999853
    SLICE_X100Y168.G1    net (fanout=1)        0.576   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999853
    SLICE_X100Y168.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9998136
    SLICE_X100Y168.F4    net (fanout=6)        0.082   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999
    SLICE_X100Y168.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X101Y168.G1    net (fanout=1)        0.388   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X101Y168.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X101Y168.F3    net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32/O
    SLICE_X101Y168.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X102Y179.F4    net (fanout=15)       1.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y179.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X106Y190.G3    net (fanout=7)        0.644   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X106Y190.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X106Y180.F4    net (fanout=59)       0.926   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X106Y180.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF/N78
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<27>_SW0
    SLICE_X106Y181.SR    net (fanout=1)        0.971   ftop/gbe0/dcp_dcp_cpReqF/N78
    SLICE_X106Y181.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<27>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_27
    -------------------------------------------------  ---------------------------
    Total                                     11.364ns (5.716ns logic, 5.648ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.348ns (Levels of Logic = 8)
  Clock Path Skew:      -0.174ns (0.626 - 0.800)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y164.YQ    Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    SLICE_X100Y166.F1    net (fanout=4)        0.965   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
    SLICE_X100Y166.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9978120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9978120
    SLICE_X101Y167.F4    net (fanout=1)        0.022   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9978120
    SLICE_X101Y167.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9978136
    SLICE_X100Y168.F2    net (fanout=3)        0.290   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997
    SLICE_X100Y168.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X101Y168.G1    net (fanout=1)        0.388   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X101Y168.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X101Y168.F3    net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32/O
    SLICE_X101Y168.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X102Y179.F4    net (fanout=15)       1.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y179.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X106Y190.G3    net (fanout=7)        0.644   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X106Y190.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X107Y183.G4    net (fanout=59)       1.115   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X107Y183.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N6
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<5>_SW0
    SLICE_X107Y182.SR    net (fanout=1)        1.174   ftop/gbe0/dcp_dcp_cpReqF/N8
    SLICE_X107Y182.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<5>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     11.348ns (5.694ns logic, 5.654ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.313ns (Levels of Logic = 7)
  Clock Path Skew:      -0.207ns (0.593 - 0.800)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y164.YQ    Tcko                  0.524   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<34>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34
    SLICE_X100Y165.F2    net (fanout=6)        1.005   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<34>
    SLICE_X100Y165.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999853
    SLICE_X100Y168.G1    net (fanout=1)        0.576   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999853
    SLICE_X100Y168.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9998136
    SLICE_X99Y168.F1     net (fanout=6)        0.405   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999
    SLICE_X99Y168.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request76
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request76
    SLICE_X101Y168.F1    net (fanout=1)        0.619   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request76
    SLICE_X101Y168.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X102Y179.F4    net (fanout=15)       1.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y179.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X106Y190.G3    net (fanout=7)        0.644   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X106Y190.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X102Y185.G4    net (fanout=59)       0.968   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X102Y185.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N98
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<31>_SW0
    SLICE_X101Y187.SR    net (fanout=1)        0.930   ftop/gbe0/dcp_dcp_cpReqF/N68
    SLICE_X101Y187.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<31>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     11.313ns (5.131ns logic, 6.182ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.352ns (Levels of Logic = 8)
  Clock Path Skew:      -0.164ns (0.626 - 0.790)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y164.YQ    Tcko                  0.524   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65
    SLICE_X101Y167.G3    net (fanout=4)        0.593   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
    SLICE_X101Y167.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997826
    SLICE_X101Y167.F3    net (fanout=1)        0.510   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997826/O
    SLICE_X101Y167.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9978136
    SLICE_X100Y168.F2    net (fanout=3)        0.290   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997
    SLICE_X100Y168.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X101Y168.G1    net (fanout=1)        0.388   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X101Y168.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X101Y168.F3    net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32/O
    SLICE_X101Y168.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X102Y179.F4    net (fanout=15)       1.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y179.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X106Y190.G3    net (fanout=7)        0.644   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X106Y190.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X107Y183.G4    net (fanout=59)       1.115   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X107Y183.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N6
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<5>_SW0
    SLICE_X107Y182.SR    net (fanout=1)        1.174   ftop/gbe0/dcp_dcp_cpReqF/N8
    SLICE_X107Y182.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<5>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     11.352ns (5.582ns logic, 5.770ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_37 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.347ns (Levels of Logic = 8)
  Clock Path Skew:      -0.148ns (0.321 - 0.469)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_37 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y171.YQ    Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<37>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_37
    SLICE_X105Y167.F2    net (fanout=6)        0.929   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<37>
    SLICE_X105Y167.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999893
    SLICE_X100Y168.G2    net (fanout=1)        0.586   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999893
    SLICE_X100Y168.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9998136
    SLICE_X100Y168.F4    net (fanout=6)        0.082   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999
    SLICE_X100Y168.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X101Y168.G1    net (fanout=1)        0.388   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X101Y168.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X101Y168.F3    net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32/O
    SLICE_X101Y168.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X102Y179.F4    net (fanout=15)       1.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y179.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X106Y190.G3    net (fanout=7)        0.644   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X106Y190.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X102Y185.G4    net (fanout=59)       0.968   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X102Y185.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N98
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<31>_SW0
    SLICE_X101Y187.SR    net (fanout=1)        0.930   ftop/gbe0/dcp_dcp_cpReqF/N68
    SLICE_X101Y187.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<31>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     11.347ns (5.764ns logic, 5.583ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.301ns (Levels of Logic = 8)
  Clock Path Skew:      -0.194ns (0.606 - 0.800)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y164.YQ    Tcko                  0.524   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<34>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34
    SLICE_X100Y165.F2    net (fanout=6)        1.005   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<34>
    SLICE_X100Y165.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999853
    SLICE_X100Y168.G1    net (fanout=1)        0.576   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999853
    SLICE_X100Y168.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9998136
    SLICE_X100Y168.F4    net (fanout=6)        0.082   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999
    SLICE_X100Y168.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X101Y168.G1    net (fanout=1)        0.388   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X101Y168.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X101Y168.F3    net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32/O
    SLICE_X101Y168.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X102Y179.F4    net (fanout=15)       1.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y179.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X106Y190.G3    net (fanout=7)        0.644   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X106Y190.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X102Y186.G3    net (fanout=59)       0.880   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X102Y186.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N80
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<33>_SW0
    SLICE_X102Y187.SR    net (fanout=1)        0.939   ftop/gbe0/dcp_dcp_cpReqF/N64
    SLICE_X102Y187.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<33>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     11.301ns (5.731ns logic, 5.570ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.307ns (Levels of Logic = 8)
  Clock Path Skew:      -0.181ns (0.619 - 0.800)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y164.YQ    Tcko                  0.524   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<34>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34
    SLICE_X100Y165.F2    net (fanout=6)        1.005   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<34>
    SLICE_X100Y165.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999853
    SLICE_X100Y168.G1    net (fanout=1)        0.576   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999853
    SLICE_X100Y168.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9998136
    SLICE_X100Y168.F4    net (fanout=6)        0.082   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999
    SLICE_X100Y168.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X101Y168.G1    net (fanout=1)        0.388   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X101Y168.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X101Y168.F3    net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32/O
    SLICE_X101Y168.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X102Y179.F4    net (fanout=15)       1.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y179.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X106Y190.G3    net (fanout=7)        0.644   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X106Y190.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X107Y186.G4    net (fanout=59)       1.164   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X107Y186.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N56
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<43>_SW0
    SLICE_X106Y184.SR    net (fanout=1)        0.716   ftop/gbe0/dcp_dcp_cpReqF/N42
    SLICE_X106Y184.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     11.307ns (5.676ns logic, 5.631ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_1 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.447ns (Levels of Logic = 8)
  Clock Path Skew:      -0.037ns (0.626 - 0.663)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_1 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y166.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_lastTag<1>
                                                       ftop/gbe0/dcp_dcp_lastTag_1
    SLICE_X101Y167.G1    net (fanout=2)        0.717   ftop/gbe0/dcp_dcp_lastTag<1>
    SLICE_X101Y167.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997826
    SLICE_X101Y167.F3    net (fanout=1)        0.510   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997826/O
    SLICE_X101Y167.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9978136
    SLICE_X100Y168.F2    net (fanout=3)        0.290   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997
    SLICE_X100Y168.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X101Y168.G1    net (fanout=1)        0.388   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X101Y168.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X101Y168.F3    net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32/O
    SLICE_X101Y168.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X102Y179.F4    net (fanout=15)       1.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y179.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X106Y190.G3    net (fanout=7)        0.644   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X106Y190.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X107Y183.G4    net (fanout=59)       1.115   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X107Y183.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N6
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<5>_SW0
    SLICE_X107Y182.SR    net (fanout=1)        1.174   ftop/gbe0/dcp_dcp_cpReqF/N8
    SLICE_X107Y182.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<5>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     11.447ns (5.553ns logic, 5.894ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_32 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.322ns (Levels of Logic = 7)
  Clock Path Skew:      -0.162ns (0.354 - 0.516)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_32 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y171.YQ    Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<32>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_32
    SLICE_X98Y166.F3     net (fanout=6)        0.835   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<32>
    SLICE_X98Y166.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999826
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999826
    SLICE_X100Y168.G4    net (fanout=1)        0.347   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999826
    SLICE_X100Y168.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d9998136
    SLICE_X99Y168.F1     net (fanout=6)        0.405   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d999
    SLICE_X99Y168.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request76
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request76
    SLICE_X101Y168.F1    net (fanout=1)        0.619   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request76
    SLICE_X101Y168.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X102Y179.F4    net (fanout=15)       1.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y179.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X106Y190.G3    net (fanout=7)        0.644   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X106Y190.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X107Y183.G4    net (fanout=59)       1.115   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X107Y183.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N6
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<5>_SW0
    SLICE_X107Y182.SR    net (fanout=1)        1.174   ftop/gbe0/dcp_dcp_cpReqF/N8
    SLICE_X107Y182.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<5>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     11.322ns (5.148ns logic, 6.174ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.304ns (Levels of Logic = 8)
  Clock Path Skew:      -0.164ns (0.626 - 0.790)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y165.YQ    Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X102Y166.F3    net (fanout=4)        0.592   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X102Y166.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997893
    SLICE_X101Y167.F2    net (fanout=1)        0.351   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997893
    SLICE_X101Y167.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9978136
    SLICE_X100Y168.F2    net (fanout=3)        0.290   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d997
    SLICE_X100Y168.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X101Y168.G1    net (fanout=1)        0.388   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X101Y168.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X101Y168.F3    net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32/O
    SLICE_X101Y168.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X102Y179.F4    net (fanout=15)       1.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y179.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X106Y190.G3    net (fanout=7)        0.644   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X106Y190.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X107Y183.G4    net (fanout=59)       1.115   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X107Y183.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N6
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<5>_SW0
    SLICE_X107Y182.SR    net (fanout=1)        1.174   ftop/gbe0/dcp_dcp_cpReqF/N8
    SLICE_X107Y182.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<5>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     11.304ns (5.694ns logic, 5.610ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -4.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.678ns (Levels of Logic = 0)
  Clock Path Skew:      6.165ns (6.965 - 0.800)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y179.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X105Y182.BX    net (fanout=1)        0.466   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X105Y182.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.678ns (1.212ns logic, 0.466ns route)
                                                       (72.2% logic, 27.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.346ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.798ns (Levels of Logic = 0)
  Clock Path Skew:      6.144ns (6.965 - 0.821)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y177.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X105Y182.BY    net (fanout=1)        0.526   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X105Y182.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      1.798ns (1.272ns logic, 0.526ns route)
                                                       (70.7% logic, 29.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.286ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.870ns (Levels of Logic = 0)
  Clock Path Skew:      6.156ns (6.978 - 0.822)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y176.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X105Y195.BX    net (fanout=1)        0.658   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X105Y195.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      1.870ns (1.212ns logic, 0.658ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.274ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.942ns (Levels of Logic = 0)
  Clock Path Skew:      6.216ns (6.978 - 0.762)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y183.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X104Y194.BX    net (fanout=1)        0.690   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X104Y194.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      1.942ns (1.252ns logic, 0.690ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.875ns (Levels of Logic = 0)
  Clock Path Skew:      6.148ns (6.965 - 0.817)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y177.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X104Y182.BX    net (fanout=1)        0.623   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X104Y182.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      1.875ns (1.252ns logic, 0.623ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.961ns (Levels of Logic = 0)
  Clock Path Skew:      6.127ns (6.965 - 0.838)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y174.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X104Y182.BY    net (fanout=1)        0.674   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X104Y182.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      1.961ns (1.287ns logic, 0.674ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.884ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.255ns (Levels of Logic = 0)
  Clock Path Skew:      6.139ns (6.978 - 0.839)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y175.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X104Y194.BY    net (fanout=1)        0.968   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X104Y194.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      2.255ns (1.287ns logic, 0.968ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.881ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.275ns (Levels of Logic = 0)
  Clock Path Skew:      6.156ns (6.978 - 0.822)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y177.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X105Y195.BY    net (fanout=1)        1.003   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X105Y195.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      2.275ns (1.272ns logic, 1.003ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.838ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.364ns (Levels of Logic = 0)
  Clock Path Skew:      6.202ns (6.948 - 0.746)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y182.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X103Y182.BY    net (fanout=1)        4.092   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X103Y182.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.364ns (1.272ns logic, 4.092ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.722ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.451ns (Levels of Logic = 0)
  Clock Path Skew:      6.173ns (6.948 - 0.775)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y178.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X103Y182.BX    net (fanout=1)        4.239   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X103Y182.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.451ns (1.212ns logic, 4.239ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.707ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txData_5 (FF)
  Destination:          ftop/gbe0/gmac/txRS_iobTxData_5/FF0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.802ns (Levels of Logic = 0)
  Clock Path Skew:      0.095ns (0.493 - 0.398)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txData_5 to ftop/gbe0/gmac/txRS_iobTxData_5/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y202.XQ    Tcko                  0.396   ftop/gbe0/gmac/txRS_txData<5>
                                                       ftop/gbe0/gmac/txRS_txData_5
    C25.O1               net (fanout=2)        0.445   ftop/gbe0/gmac/txRS_txData<5>
    C25.OTCLK1           Tiocko      (-Th)     0.039   gmii_txd<5>
                                                       ftop/gbe0/gmac/txRS_iobTxData_5/FF0
    -------------------------------------------------  ---------------------------
    Total                                      0.802ns (0.357ns logic, 0.445ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.709ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_3 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.500 - 0.395)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_3 to ftop/gbe0/rxDCPMesg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y145.XQ    Tcko                  0.396   ftop/gbe0/rxDCPMesg<3>
                                                       ftop/gbe0/rxDCPMesg_3
    SLICE_X106Y144.BX    net (fanout=3)        0.316   ftop/gbe0/rxDCPMesg<3>
    SLICE_X106Y144.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/rxDCPMesg<11>
                                                       ftop/gbe0/rxDCPMesg_11
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.498ns logic, 0.316ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.712ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxOperateS/sSyncReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.157ns (0.523 - 0.366)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxOperateD to ftop/gbe0/gmac/rxRS_rxOperateS/sSyncReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y141.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxOperateD
                                                       ftop/gbe0/gmac/rxRS_rxOperateD
    SLICE_X108Y141.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxOperateD
    SLICE_X108Y141.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxOperateS/sSyncReg
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/sSyncReg
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.723ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_29 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_37 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.790ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (0.446 - 0.379)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_29 to ftop/gbe0/rxDCPMesg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y148.XQ    Tcko                  0.396   ftop/gbe0/rxDCPMesg<29>
                                                       ftop/gbe0/rxDCPMesg_29
    SLICE_X107Y149.BX    net (fanout=3)        0.332   ftop/gbe0/rxDCPMesg<29>
    SLICE_X107Y149.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<37>
                                                       ftop/gbe0/rxDCPMesg_37
    -------------------------------------------------  ---------------------------
    Total                                      0.790ns (0.458ns logic, 0.332ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.729ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_1 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 0)
  Clock Path Skew:      0.106ns (0.520 - 0.414)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_1 to ftop/gbe0/rxDCPMesg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y143.XQ    Tcko                  0.417   ftop/gbe0/rxDCPMesg<1>
                                                       ftop/gbe0/rxDCPMesg_1
    SLICE_X106Y143.BX    net (fanout=2)        0.316   ftop/gbe0/rxDCPMesg<1>
    SLICE_X106Y143.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/rxDCPMesg<9>
                                                       ftop/gbe0/rxDCPMesg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.519ns logic, 0.316ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.735ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_21 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem22.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.772ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (0.384 - 0.347)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_21 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem22.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y191.YQ    Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<21>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_21
    SLICE_X100Y189.BY    net (fanout=2)        0.483   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<21>
    SLICE_X100Y189.CLK   Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<21>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem22.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.772ns (0.289ns logic, 0.483ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.736ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_21 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem22.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.773ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (0.384 - 0.347)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_21 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem22.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y191.YQ    Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<21>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_21
    SLICE_X100Y189.BY    net (fanout=2)        0.483   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<21>
    SLICE_X100Y189.CLK   Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<21>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem22.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.773ns (0.290ns logic, 0.483ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.753ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_2 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.858ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.500 - 0.395)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_2 to ftop/gbe0/rxDCPMesg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y145.YQ    Tcko                  0.419   ftop/gbe0/rxDCPMesg<3>
                                                       ftop/gbe0/rxDCPMesg_2
    SLICE_X106Y144.BY    net (fanout=3)        0.302   ftop/gbe0/rxDCPMesg<2>
    SLICE_X106Y144.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/rxDCPMesg<11>
                                                       ftop/gbe0/rxDCPMesg_10
    -------------------------------------------------  ---------------------------
    Total                                      0.858ns (0.556ns logic, 0.302ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.761ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.033 - 0.028)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y140.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_1
    SLICE_X99Y141.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/dSyncReg1<1>
    SLICE_X99Y141.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_25 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.737ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.065 - 0.092)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_25 to ftop/gbe0/Mshreg_rxDCPMesg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y142.XQ    Tcko                  0.417   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_25
    SLICE_X106Y147.BX    net (fanout=3)        0.472   ftop/gbe0/rxDCPMesg<25>
    SLICE_X106Y147.CLK   Tdh         (-Th)     0.152   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_41
    -------------------------------------------------  ---------------------------
    Total                                      0.737ns (0.265ns logic, 0.472ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr_1/SR
  Location pin: SLICE_X88Y178.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr_1/SR
  Location pin: SLICE_X88Y178.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr_0/SR
  Location pin: SLICE_X88Y178.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr_0/SR
  Location pin: SLICE_X88Y178.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr_1/SR
  Location pin: SLICE_X86Y32.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr_1/SR
  Location pin: SLICE_X86Y32.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr_0/SR
  Location pin: SLICE_X86Y32.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr_0/SR
  Location pin: SLICE_X86Y32.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dNotEmptyReg/SR
  Location pin: SLICE_X78Y136.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dNotEmptyReg/SR
  Location pin: SLICE_X78Y136.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1_1/SR
  Location pin: SLICE_X94Y53.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1_1/SR
  Location pin: SLICE_X94Y53.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1_0/SR
  Location pin: SLICE_X94Y53.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1_0/SR
  Location pin: SLICE_X94Y53.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rst/SR
  Logical resource: ftop/gbe0/phyRst/rst/SR
  Location pin: SLICE_X114Y172.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rst/SR
  Logical resource: ftop/gbe0/phyRst/rst/SR
  Location pin: SLICE_X114Y172.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr_1/SR
  Location pin: SLICE_X94Y52.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr_1/SR
  Location pin: SLICE_X94Y52.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr_0/SR
  Location pin: SLICE_X94Y52.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr_0/SR
  Location pin: SLICE_X94Y52.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2522 paths analyzed, 488 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.640ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.685ns (Levels of Logic = 5)
  Clock Path Skew:      0.045ns (0.336 - 0.291)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y148.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X96Y167.G4     net (fanout=20)       1.833   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X96Y167.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X97Y167.G2     net (fanout=1)        0.075   ftop/gbe0/gmac/N161
    SLICE_X97Y167.Y      Tilo                  0.561   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X101Y158.G4    net (fanout=4)        0.851   ftop/gbe0/gmac/N31
    SLICE_X101Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X103Y155.G3    net (fanout=9)        1.326   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X103Y155.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>1
    SLICE_X102Y146.BY    net (fanout=1)        0.780   ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>
    SLICE_X102Y146.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.685ns (2.820ns logic, 4.865ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.684ns (Levels of Logic = 5)
  Clock Path Skew:      0.045ns (0.336 - 0.291)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y148.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X96Y167.G4     net (fanout=20)       1.833   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X96Y167.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X97Y167.G2     net (fanout=1)        0.075   ftop/gbe0/gmac/N161
    SLICE_X97Y167.Y      Tilo                  0.561   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X101Y158.G4    net (fanout=4)        0.851   ftop/gbe0/gmac/N31
    SLICE_X101Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X103Y155.G3    net (fanout=9)        1.326   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X103Y155.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>1
    SLICE_X102Y146.BY    net (fanout=1)        0.780   ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>
    SLICE_X102Y146.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.684ns (2.819ns logic, 4.865ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.645ns (Levels of Logic = 5)
  Clock Path Skew:      0.045ns (0.336 - 0.291)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y148.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X96Y167.G4     net (fanout=20)       1.833   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X96Y167.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X97Y167.G2     net (fanout=1)        0.075   ftop/gbe0/gmac/N161
    SLICE_X97Y167.Y      Tilo                  0.561   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X101Y158.G4    net (fanout=4)        0.851   ftop/gbe0/gmac/N31
    SLICE_X101Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X103Y155.F3    net (fanout=9)        1.303   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X103Y155.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>1
    SLICE_X102Y147.BY    net (fanout=1)        0.762   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
    SLICE_X102Y147.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.645ns (2.821ns logic, 4.824ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.644ns (Levels of Logic = 5)
  Clock Path Skew:      0.045ns (0.336 - 0.291)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y148.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X96Y167.G4     net (fanout=20)       1.833   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X96Y167.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X97Y167.G2     net (fanout=1)        0.075   ftop/gbe0/gmac/N161
    SLICE_X97Y167.Y      Tilo                  0.561   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X101Y158.G4    net (fanout=4)        0.851   ftop/gbe0/gmac/N31
    SLICE_X101Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X103Y155.F3    net (fanout=9)        1.303   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X103Y155.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>1
    SLICE_X102Y147.BY    net (fanout=1)        0.762   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
    SLICE_X102Y147.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.644ns (2.820ns logic, 4.824ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.526ns (Levels of Logic = 3)
  Clock Path Skew:      0.060ns (0.351 - 0.291)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y148.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X96Y167.G4     net (fanout=20)       1.833   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X96Y167.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X97Y167.G2     net (fanout=1)        0.075   ftop/gbe0/gmac/N161
    SLICE_X97Y167.Y      Tilo                  0.561   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X101Y159.G4    net (fanout=4)        0.851   ftop/gbe0/gmac/N31
    SLICE_X101Y159.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X102Y141.SR    net (fanout=17)       2.141   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X102Y141.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.526ns (2.626ns logic, 4.900ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.526ns (Levels of Logic = 3)
  Clock Path Skew:      0.060ns (0.351 - 0.291)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y148.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X96Y167.G4     net (fanout=20)       1.833   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X96Y167.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X97Y167.G2     net (fanout=1)        0.075   ftop/gbe0/gmac/N161
    SLICE_X97Y167.Y      Tilo                  0.561   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X101Y159.G4    net (fanout=4)        0.851   ftop/gbe0/gmac/N31
    SLICE_X101Y159.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X102Y140.SR    net (fanout=17)       2.141   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X102Y140.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.526ns (2.626ns logic, 4.900ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.406ns (Levels of Logic = 5)
  Clock Path Skew:      0.057ns (0.348 - 0.291)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y148.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X96Y167.G4     net (fanout=20)       1.833   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X96Y167.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X97Y167.G2     net (fanout=1)        0.075   ftop/gbe0/gmac/N161
    SLICE_X97Y167.Y      Tilo                  0.561   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X101Y158.G4    net (fanout=4)        0.851   ftop/gbe0/gmac/N31
    SLICE_X101Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X103Y157.G2    net (fanout=9)        0.580   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X103Y157.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X102Y142.BY    net (fanout=1)        1.247   ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X102Y142.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.406ns (2.820ns logic, 4.586ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.405ns (Levels of Logic = 5)
  Clock Path Skew:      0.057ns (0.348 - 0.291)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y148.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X96Y167.G4     net (fanout=20)       1.833   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X96Y167.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X97Y167.G2     net (fanout=1)        0.075   ftop/gbe0/gmac/N161
    SLICE_X97Y167.Y      Tilo                  0.561   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X101Y158.G4    net (fanout=4)        0.851   ftop/gbe0/gmac/N31
    SLICE_X101Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X103Y157.G2    net (fanout=9)        0.580   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X103Y157.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X102Y142.BY    net (fanout=1)        1.247   ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X102Y142.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.405ns (2.819ns logic, 4.586ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.079ns (Levels of Logic = 5)
  Clock Path Skew:      -0.102ns (0.586 - 0.688)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y169.XQ     Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X97Y168.F2     net (fanout=3)        1.057   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X97Y168.X      Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y167.G1     net (fanout=1)        0.374   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y167.Y      Tilo                  0.561   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X101Y158.G4    net (fanout=4)        0.851   ftop/gbe0/gmac/N31
    SLICE_X101Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X103Y155.G3    net (fanout=9)        1.326   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X103Y155.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>1
    SLICE_X102Y146.BY    net (fanout=1)        0.780   ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>
    SLICE_X102Y146.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.079ns (2.691ns logic, 4.388ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.078ns (Levels of Logic = 5)
  Clock Path Skew:      -0.102ns (0.586 - 0.688)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y169.XQ     Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X97Y168.F2     net (fanout=3)        1.057   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X97Y168.X      Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y167.G1     net (fanout=1)        0.374   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y167.Y      Tilo                  0.561   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X101Y158.G4    net (fanout=4)        0.851   ftop/gbe0/gmac/N31
    SLICE_X101Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X103Y155.G3    net (fanout=9)        1.326   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X103Y155.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>1
    SLICE_X102Y146.BY    net (fanout=1)        0.780   ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>
    SLICE_X102Y146.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.078ns (2.690ns logic, 4.388ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.039ns (Levels of Logic = 5)
  Clock Path Skew:      -0.102ns (0.586 - 0.688)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y169.XQ     Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X97Y168.F2     net (fanout=3)        1.057   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X97Y168.X      Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y167.G1     net (fanout=1)        0.374   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y167.Y      Tilo                  0.561   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X101Y158.G4    net (fanout=4)        0.851   ftop/gbe0/gmac/N31
    SLICE_X101Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X103Y155.F3    net (fanout=9)        1.303   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X103Y155.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>1
    SLICE_X102Y147.BY    net (fanout=1)        0.762   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
    SLICE_X102Y147.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.039ns (2.692ns logic, 4.347ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.038ns (Levels of Logic = 5)
  Clock Path Skew:      -0.102ns (0.586 - 0.688)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y169.XQ     Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X97Y168.F2     net (fanout=3)        1.057   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X97Y168.X      Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y167.G1     net (fanout=1)        0.374   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y167.Y      Tilo                  0.561   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X101Y158.G4    net (fanout=4)        0.851   ftop/gbe0/gmac/N31
    SLICE_X101Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X103Y155.F3    net (fanout=9)        1.303   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X103Y155.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>1
    SLICE_X102Y147.BY    net (fanout=1)        0.762   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
    SLICE_X102Y147.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.038ns (2.691ns logic, 4.347ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.121ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.577 - 0.586)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y148.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X96Y167.G4     net (fanout=20)       1.833   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X96Y167.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X97Y167.G2     net (fanout=1)        0.075   ftop/gbe0/gmac/N161
    SLICE_X97Y167.Y      Tilo                  0.561   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X97Y167.F4     net (fanout=4)        0.042   ftop/gbe0/gmac/N31
    SLICE_X97Y167.X      Tilo                  0.562   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y167.F4     net (fanout=34)       0.038   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y167.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X98Y191.CE     net (fanout=17)       2.042   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X98Y191.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      7.121ns (3.091ns logic, 4.030ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.121ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.577 - 0.586)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y148.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X96Y167.G4     net (fanout=20)       1.833   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X96Y167.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X97Y167.G2     net (fanout=1)        0.075   ftop/gbe0/gmac/N161
    SLICE_X97Y167.Y      Tilo                  0.561   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X97Y167.F4     net (fanout=4)        0.042   ftop/gbe0/gmac/N31
    SLICE_X97Y167.X      Tilo                  0.562   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y167.F4     net (fanout=34)       0.038   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y167.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X98Y191.CE     net (fanout=17)       2.042   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X98Y191.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      7.121ns (3.091ns logic, 4.030ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.075ns (Levels of Logic = 3)
  Clock Path Skew:      0.017ns (0.308 - 0.291)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y148.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X96Y167.G4     net (fanout=20)       1.833   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X96Y167.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X97Y167.G2     net (fanout=1)        0.075   ftop/gbe0/gmac/N161
    SLICE_X97Y167.Y      Tilo                  0.561   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X101Y159.G4    net (fanout=4)        0.851   ftop/gbe0/gmac/N31
    SLICE_X101Y159.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X100Y142.SR    net (fanout=17)       1.690   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X100Y142.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.075ns (2.626ns logic, 4.449ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.073ns (Levels of Logic = 3)
  Clock Path Skew:      0.057ns (0.348 - 0.291)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y148.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X96Y167.G4     net (fanout=20)       1.833   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X96Y167.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X97Y167.G2     net (fanout=1)        0.075   ftop/gbe0/gmac/N161
    SLICE_X97Y167.Y      Tilo                  0.561   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X101Y159.G4    net (fanout=4)        0.851   ftop/gbe0/gmac/N31
    SLICE_X101Y159.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X102Y143.SR    net (fanout=17)       1.688   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X102Y143.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.073ns (2.626ns logic, 4.447ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.073ns (Levels of Logic = 3)
  Clock Path Skew:      0.057ns (0.348 - 0.291)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y148.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X96Y167.G4     net (fanout=20)       1.833   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X96Y167.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X97Y167.G2     net (fanout=1)        0.075   ftop/gbe0/gmac/N161
    SLICE_X97Y167.Y      Tilo                  0.561   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X101Y159.G4    net (fanout=4)        0.851   ftop/gbe0/gmac/N31
    SLICE_X101Y159.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X102Y142.SR    net (fanout=17)       1.688   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X102Y142.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.073ns (2.626ns logic, 4.447ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.920ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.601 - 0.688)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y169.XQ     Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X97Y168.F2     net (fanout=3)        1.057   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X97Y168.X      Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y167.G1     net (fanout=1)        0.374   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y167.Y      Tilo                  0.561   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X101Y159.G4    net (fanout=4)        0.851   ftop/gbe0/gmac/N31
    SLICE_X101Y159.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X102Y141.SR    net (fanout=17)       2.141   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X102Y141.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.920ns (2.497ns logic, 4.423ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.920ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.601 - 0.688)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y169.XQ     Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X97Y168.F2     net (fanout=3)        1.057   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X97Y168.X      Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y167.G1     net (fanout=1)        0.374   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y167.Y      Tilo                  0.561   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X101Y159.G4    net (fanout=4)        0.851   ftop/gbe0/gmac/N31
    SLICE_X101Y159.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X102Y140.SR    net (fanout=17)       2.141   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X102Y140.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.920ns (2.497ns logic, 4.423ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.036ns (Levels of Logic = 5)
  Clock Path Skew:      0.031ns (0.322 - 0.291)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y148.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X96Y167.G4     net (fanout=20)       1.833   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X96Y167.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X97Y167.G2     net (fanout=1)        0.075   ftop/gbe0/gmac/N161
    SLICE_X97Y167.Y      Tilo                  0.561   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X101Y158.G4    net (fanout=4)        0.851   ftop/gbe0/gmac/N31
    SLICE_X101Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X103Y154.F4    net (fanout=9)        0.903   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X103Y154.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X102Y150.BY    net (fanout=1)        0.553   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X102Y150.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.036ns (2.821ns logic, 4.215ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.727ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_37 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.820ns (Levels of Logic = 0)
  Clock Path Skew:      0.093ns (0.401 - 0.308)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_37 to ftop/gbe0/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y156.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_37
    SLICE_X102Y156.BX    net (fanout=2)        0.301   ftop/gbe0/gmac/rxRS_rxPipe<37>
    SLICE_X102Y156.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      0.820ns (0.519ns logic, 0.301ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.738ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.794ns (Levels of Logic = 0)
  Clock Path Skew:      0.056ns (0.420 - 0.364)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxData_7 to ftop/gbe0/gmac/rxRS_rxPipe_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y177.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    SLICE_X109Y177.BX    net (fanout=3)        0.315   ftop/gbe0/gmac/rxRS_rxData<7>
    SLICE_X109Y177.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_7
    -------------------------------------------------  ---------------------------
    Total                                      0.794ns (0.479ns logic, 0.315ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.761ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.031 - 0.026)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y162.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X97Y162.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X97Y162.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.771ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.018 - 0.015)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y189.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    SLICE_X99Y188.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<21>
    SLICE_X99Y188.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.788ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.823ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.331 - 0.296)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y187.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    SLICE_X96Y187.BX     net (fanout=2)        0.325   ftop/gbe0/gmac/rxRS_rxPipe<15>
    SLICE_X96Y187.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.823ns (0.498ns logic, 0.325ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.805ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.839ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.316 - 0.282)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y187.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    SLICE_X95Y186.BX     net (fanout=2)        0.360   ftop/gbe0/gmac/rxRS_rxPipe<23>
    SLICE_X95Y186.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (0.479ns logic, 0.360ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.812ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.860ns (Levels of Logic = 0)
  Clock Path Skew:      0.048ns (0.323 - 0.275)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y185.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    SLICE_X96Y183.BX     net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<19>
    SLICE_X96Y183.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (0.519ns logic, 0.341ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.826ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.826ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y159.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X107Y159.BX    net (fanout=6)        0.348   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X107Y159.CLK   Tckdi       (-Th)    -0.082   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.826ns (0.478ns logic, 0.348ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.833ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.881ns (Levels of Logic = 0)
  Clock Path Skew:      0.048ns (0.323 - 0.275)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y184.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    SLICE_X97Y182.BX     net (fanout=2)        0.402   ftop/gbe0/gmac/rxRS_rxPipe<17>
    SLICE_X97Y182.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.881ns (0.479ns logic, 0.402ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.847ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_36 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.940ns (Levels of Logic = 0)
  Clock Path Skew:      0.093ns (0.401 - 0.308)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_36 to ftop/gbe0/gmac/rxRS_rxPipe_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y156.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_36
    SLICE_X102Y156.BY    net (fanout=2)        0.326   ftop/gbe0/gmac/rxRS_rxPipe<36>
    SLICE_X102Y156.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_44
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.614ns logic, 0.326ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.849ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.882ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.322 - 0.289)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y183.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_11
    SLICE_X96Y185.BX     net (fanout=2)        0.363   ftop/gbe0/gmac/rxRS_rxPipe<11>
    SLICE_X96Y185.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.882ns (0.519ns logic, 0.363ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.862ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_14 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.897ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.331 - 0.296)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_14 to ftop/gbe0/gmac/rxRS_rxPipe_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y187.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_14
    SLICE_X96Y187.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<14>
    SLICE_X96Y187.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.556ns logic, 0.341ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.864ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.034 - 0.029)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y159.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X102Y159.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X102Y159.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.879ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.882ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.018 - 0.015)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_20 to ftop/gbe0/gmac/rxRS_rxPipe_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y189.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    SLICE_X99Y188.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<20>
    SLICE_X99Y188.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_28
    -------------------------------------------------  ---------------------------
    Total                                      0.882ns (0.541ns logic, 0.341ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.885ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.941ns (Levels of Logic = 0)
  Clock Path Skew:      0.056ns (0.420 - 0.364)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxData_6 to ftop/gbe0/gmac/rxRS_rxPipe_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y177.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    SLICE_X109Y177.BY    net (fanout=2)        0.342   ftop/gbe0/gmac/rxRS_rxData<6>
    SLICE_X109Y177.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_6
    -------------------------------------------------  ---------------------------
    Total                                      0.941ns (0.599ns logic, 0.342ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.907ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.031 - 0.026)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y162.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X97Y162.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X97Y162.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.599ns logic, 0.313ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.907ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 0)
  Clock Path Skew:      0.048ns (0.323 - 0.275)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_18 to ftop/gbe0/gmac/rxRS_rxPipe_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y185.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    SLICE_X96Y183.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<18>
    SLICE_X96Y183.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_26
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.614ns logic, 0.341ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.910ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.944ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.316 - 0.282)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_22 to ftop/gbe0/gmac/rxRS_rxPipe_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y187.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    SLICE_X95Y186.BY     net (fanout=2)        0.345   ftop/gbe0/gmac/rxRS_rxPipe<22>
    SLICE_X95Y186.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_30
    -------------------------------------------------  ---------------------------
    Total                                      0.944ns (0.599ns logic, 0.345ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.915ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.960ns (Levels of Logic = 0)
  Clock Path Skew:      0.045ns (0.355 - 0.310)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y188.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_13
    SLICE_X99Y189.BX     net (fanout=2)        0.502   ftop/gbe0/gmac/rxRS_rxPipe<13>
    SLICE_X99Y189.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.960ns (0.458ns logic, 0.502ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.929ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.973ns (Levels of Logic = 1)
  Clock Path Skew:      0.044ns (0.393 - 0.349)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y160.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X104Y155.G1    net (fanout=10)       0.497   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X104Y155.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.973ns (0.476ns logic, 0.497ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X96Y162.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X96Y162.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X96Y162.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X96Y162.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X98Y160.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X98Y160.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X92Y148.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X92Y148.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X96Y161.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X96Y161.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X102Y160.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X102Y160.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X102Y160.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X102Y160.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X98Y158.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X98Y158.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X102Y159.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X102Y159.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X97Y148.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X97Y148.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.870ns.
--------------------------------------------------------------------------------
Slack (setup path):     3.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.068ns (Levels of Logic = 0)
  Clock Path Skew:      -4.802ns (-1.424 - 3.378)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y55.YQ      Tcko                  0.524   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X78Y55.SR      net (fanout=3)        1.111   ftop/clkN210/rstInD
    SLICE_X78Y55.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      2.068ns (0.957ns logic, 1.111ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      4.965ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.598ns (Levels of Logic = 0)
  Clock Path Skew:      -3.367ns (-0.665 - 2.702)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y55.YQ      Tcko                  0.419   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X78Y55.SR      net (fanout=3)        0.889   ftop/clkN210/rstInD
    SLICE_X78Y55.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.598ns (0.709ns logic, 0.889ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X78Y55.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X78Y55.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X78Y55.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 101748326 paths analyzed, 45918 endpoints analyzed, 720 failing endpoints
 720 timing errors detected. (720 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.455ns.
--------------------------------------------------------------------------------
Slack (setup path):     -2.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_doMesgMH (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_161 (FF)
  Requirement:          20.000ns
  Data Path Delay:      22.557ns (Levels of Logic = 13)
  Clock Path Skew:      0.102ns (0.844 - 0.742)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_doMesgMH to ftop/edp0/edp_dgdpTx_vec_161
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y106.XQ     Tcko                  0.495   ftop/edp0/edp_doMesgMH
                                                       ftop/edp0/edp_doMesgMH
    SLICE_X18Y53.F1      net (fanout=4)        3.064   ftop/edp0/edp_doMesgMH
    SLICE_X18Y53.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X18Y47.G1      net (fanout=4)        1.586   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X18Y47.Y       Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X18Y47.F3      net (fanout=2)        0.042   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X18Y47.X       Tilo                  0.601   ftop/edp0/N2
                                                       ftop/edp0/x__h55201_and0010<1>11
    SLICE_X16Y43.F2      net (fanout=12)       0.799   ftop/edp0/N2
    SLICE_X16Y43.X       Tilo                  0.601   ftop/edp0/N2454
                                                       ftop/edp0/x__h55201_and0010<1>41_SW0_SW0
    SLICE_X16Y41.G4      net (fanout=1)        0.554   ftop/edp0/N2454
    SLICE_X16Y41.Y       Tilo                  0.616   ftop/edp0/x__h55201_and0010<3>7
                                                       ftop/edp0/x__h55201_and0010<1>41
    SLICE_X18Y38.G1      net (fanout=43)       1.072   ftop/edp0/N144
    SLICE_X18Y38.Y       Tilo                  0.616   ftop/edp0/x__h55201<41>
                                                       ftop/edp0/x__h55201_and0011<1>7
    SLICE_X18Y38.F1      net (fanout=1)        0.373   ftop/edp0/x__h55201_and0011<1>7/O
    SLICE_X18Y38.X       Tilo                  0.601   ftop/edp0/x__h55201<41>
                                                       ftop/edp0/x__h55201_and0011<1>20
    SLICE_X15Y46.F1      net (fanout=4)        1.104   ftop/edp0/x__h55201<41>
    SLICE_X15Y46.X       Tilo                  0.562   ftop/edp0/Sh4041
                                                       ftop/edp0/Sh4041
    SLICE_X12Y57.G2      net (fanout=4)        1.040   ftop/edp0/Sh4041
    SLICE_X12Y57.X       Tif5x                 0.853   ftop/edp0/Sh4849
                                                       ftop/edp0/Sh484932_F
                                                       ftop/edp0/Sh484932
    SLICE_X5Y62.F4       net (fanout=4)        1.015   ftop/edp0/Sh4849
    SLICE_X5Y62.X        Tif5x                 0.791   ftop/edp0/Sh5697
                                                       ftop/edp0/Sh569728_G
                                                       ftop/edp0/Sh569728
    SLICE_X2Y61.G4       net (fanout=11)       2.101   ftop/edp0/Sh5697
    SLICE_X2Y61.Y        Tilo                  0.616   ftop/edp0/N2716
                                                       ftop/edp0/Sh6561_SW1
    SLICE_X3Y61.G4       net (fanout=2)        0.321   ftop/edp0/N2715
    SLICE_X3Y61.X        Tif5x                 0.791   ftop/edp0/N857
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7813<1>_SW0_F
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7813<1>_SW0
    SLICE_X3Y46.F3       net (fanout=1)        0.524   ftop/edp0/N857
    SLICE_X3Y46.CLK      Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<161>
                                                       ftop/edp0/edp_dgdpTx_vec_161_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_161
    -------------------------------------------------  ---------------------------
    Total                                     22.557ns (8.962ns logic, 13.595ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_doMesgMH (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_161 (FF)
  Requirement:          20.000ns
  Data Path Delay:      22.556ns (Levels of Logic = 13)
  Clock Path Skew:      0.102ns (0.844 - 0.742)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_doMesgMH to ftop/edp0/edp_dgdpTx_vec_161
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y106.XQ     Tcko                  0.495   ftop/edp0/edp_doMesgMH
                                                       ftop/edp0/edp_doMesgMH
    SLICE_X18Y53.F1      net (fanout=4)        3.064   ftop/edp0/edp_doMesgMH
    SLICE_X18Y53.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X18Y47.G1      net (fanout=4)        1.586   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X18Y47.Y       Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X18Y47.F3      net (fanout=2)        0.042   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X18Y47.X       Tilo                  0.601   ftop/edp0/N2
                                                       ftop/edp0/x__h55201_and0010<1>11
    SLICE_X16Y43.F2      net (fanout=12)       0.799   ftop/edp0/N2
    SLICE_X16Y43.X       Tilo                  0.601   ftop/edp0/N2454
                                                       ftop/edp0/x__h55201_and0010<1>41_SW0_SW0
    SLICE_X16Y41.G4      net (fanout=1)        0.554   ftop/edp0/N2454
    SLICE_X16Y41.Y       Tilo                  0.616   ftop/edp0/x__h55201_and0010<3>7
                                                       ftop/edp0/x__h55201_and0010<1>41
    SLICE_X18Y38.G1      net (fanout=43)       1.072   ftop/edp0/N144
    SLICE_X18Y38.Y       Tilo                  0.616   ftop/edp0/x__h55201<41>
                                                       ftop/edp0/x__h55201_and0011<1>7
    SLICE_X18Y38.F1      net (fanout=1)        0.373   ftop/edp0/x__h55201_and0011<1>7/O
    SLICE_X18Y38.X       Tilo                  0.601   ftop/edp0/x__h55201<41>
                                                       ftop/edp0/x__h55201_and0011<1>20
    SLICE_X15Y46.F1      net (fanout=4)        1.104   ftop/edp0/x__h55201<41>
    SLICE_X15Y46.X       Tilo                  0.562   ftop/edp0/Sh4041
                                                       ftop/edp0/Sh4041
    SLICE_X12Y57.G2      net (fanout=4)        1.040   ftop/edp0/Sh4041
    SLICE_X12Y57.X       Tif5x                 0.853   ftop/edp0/Sh4849
                                                       ftop/edp0/Sh484932_F
                                                       ftop/edp0/Sh484932
    SLICE_X5Y62.F4       net (fanout=4)        1.015   ftop/edp0/Sh4849
    SLICE_X5Y62.X        Tif5x                 0.791   ftop/edp0/Sh5697
                                                       ftop/edp0/Sh569728_G
                                                       ftop/edp0/Sh569728
    SLICE_X2Y61.G4       net (fanout=11)       2.101   ftop/edp0/Sh5697
    SLICE_X2Y61.Y        Tilo                  0.616   ftop/edp0/N2716
                                                       ftop/edp0/Sh6561_SW1
    SLICE_X3Y61.F4       net (fanout=2)        0.320   ftop/edp0/N2715
    SLICE_X3Y61.X        Tif5x                 0.791   ftop/edp0/N857
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7813<1>_SW0_G
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7813<1>_SW0
    SLICE_X3Y46.F3       net (fanout=1)        0.524   ftop/edp0/N857
    SLICE_X3Y46.CLK      Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<161>
                                                       ftop/edp0/edp_dgdpTx_vec_161_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_161
    -------------------------------------------------  ---------------------------
    Total                                     22.556ns (8.962ns logic, 13.594ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_161 (FF)
  Requirement:          20.000ns
  Data Path Delay:      22.462ns (Levels of Logic = 16)
  Clock Path Skew:      0.114ns (0.451 - 0.337)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_3 to ftop/edp0/edp_dgdpTx_vec_161
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y65.XQ      Tcko                  0.495   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_3
    SLICE_X26Y64.F2      net (fanout=3)        0.386   ftop/edp0/dpControl<3>
    SLICE_X26Y64.X       Tilo                  0.601   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001_1
    SLICE_X27Y58.G2      net (fanout=1)        0.510   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001
    SLICE_X27Y58.Y       Tilo                  0.561   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X27Y58.F3      net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0/O
    SLICE_X27Y58.X       Tilo                  0.562   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X18Y49.G1      net (fanout=12)       1.113   ftop/edp0/N125
    SLICE_X18Y49.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X18Y49.F2      net (fanout=179)      0.511   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X18Y49.X       Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH1_1
    SLICE_X17Y47.G3      net (fanout=3)        0.552   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH1
    SLICE_X17Y47.Y       Tilo                  0.561   ftop/edp0/N2144
                                                       ftop/edp0/edp_dgdpTx_delta_enq_or00001
    SLICE_X16Y43.F4      net (fanout=21)       0.619   ftop/edp0/edp_dgdpTx_delta_enq_or0000
    SLICE_X16Y43.X       Tilo                  0.601   ftop/edp0/N2454
                                                       ftop/edp0/x__h55201_and0010<1>41_SW0_SW0
    SLICE_X16Y41.G4      net (fanout=1)        0.554   ftop/edp0/N2454
    SLICE_X16Y41.Y       Tilo                  0.616   ftop/edp0/x__h55201_and0010<3>7
                                                       ftop/edp0/x__h55201_and0010<1>41
    SLICE_X18Y38.G1      net (fanout=43)       1.072   ftop/edp0/N144
    SLICE_X18Y38.Y       Tilo                  0.616   ftop/edp0/x__h55201<41>
                                                       ftop/edp0/x__h55201_and0011<1>7
    SLICE_X18Y38.F1      net (fanout=1)        0.373   ftop/edp0/x__h55201_and0011<1>7/O
    SLICE_X18Y38.X       Tilo                  0.601   ftop/edp0/x__h55201<41>
                                                       ftop/edp0/x__h55201_and0011<1>20
    SLICE_X15Y46.F1      net (fanout=4)        1.104   ftop/edp0/x__h55201<41>
    SLICE_X15Y46.X       Tilo                  0.562   ftop/edp0/Sh4041
                                                       ftop/edp0/Sh4041
    SLICE_X12Y57.G2      net (fanout=4)        1.040   ftop/edp0/Sh4041
    SLICE_X12Y57.X       Tif5x                 0.853   ftop/edp0/Sh4849
                                                       ftop/edp0/Sh484932_F
                                                       ftop/edp0/Sh484932
    SLICE_X5Y62.F4       net (fanout=4)        1.015   ftop/edp0/Sh4849
    SLICE_X5Y62.X        Tif5x                 0.791   ftop/edp0/Sh5697
                                                       ftop/edp0/Sh569728_G
                                                       ftop/edp0/Sh569728
    SLICE_X2Y61.G4       net (fanout=11)       2.101   ftop/edp0/Sh5697
    SLICE_X2Y61.Y        Tilo                  0.616   ftop/edp0/N2716
                                                       ftop/edp0/Sh6561_SW1
    SLICE_X3Y61.G4       net (fanout=2)        0.321   ftop/edp0/N2715
    SLICE_X3Y61.X        Tif5x                 0.791   ftop/edp0/N857
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7813<1>_SW0_F
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7813<1>_SW0
    SLICE_X3Y46.F3       net (fanout=1)        0.524   ftop/edp0/N857
    SLICE_X3Y46.CLK      Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<161>
                                                       ftop/edp0/edp_dgdpTx_vec_161_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_161
    -------------------------------------------------  ---------------------------
    Total                                     22.462ns (10.646ns logic, 11.816ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_161 (FF)
  Requirement:          20.000ns
  Data Path Delay:      22.461ns (Levels of Logic = 16)
  Clock Path Skew:      0.114ns (0.451 - 0.337)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_3 to ftop/edp0/edp_dgdpTx_vec_161
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y65.XQ      Tcko                  0.495   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_3
    SLICE_X26Y64.F2      net (fanout=3)        0.386   ftop/edp0/dpControl<3>
    SLICE_X26Y64.X       Tilo                  0.601   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001_1
    SLICE_X27Y58.G2      net (fanout=1)        0.510   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001
    SLICE_X27Y58.Y       Tilo                  0.561   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X27Y58.F3      net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0/O
    SLICE_X27Y58.X       Tilo                  0.562   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X18Y49.G1      net (fanout=12)       1.113   ftop/edp0/N125
    SLICE_X18Y49.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X18Y49.F2      net (fanout=179)      0.511   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X18Y49.X       Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH1_1
    SLICE_X17Y47.G3      net (fanout=3)        0.552   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH1
    SLICE_X17Y47.Y       Tilo                  0.561   ftop/edp0/N2144
                                                       ftop/edp0/edp_dgdpTx_delta_enq_or00001
    SLICE_X16Y43.F4      net (fanout=21)       0.619   ftop/edp0/edp_dgdpTx_delta_enq_or0000
    SLICE_X16Y43.X       Tilo                  0.601   ftop/edp0/N2454
                                                       ftop/edp0/x__h55201_and0010<1>41_SW0_SW0
    SLICE_X16Y41.G4      net (fanout=1)        0.554   ftop/edp0/N2454
    SLICE_X16Y41.Y       Tilo                  0.616   ftop/edp0/x__h55201_and0010<3>7
                                                       ftop/edp0/x__h55201_and0010<1>41
    SLICE_X18Y38.G1      net (fanout=43)       1.072   ftop/edp0/N144
    SLICE_X18Y38.Y       Tilo                  0.616   ftop/edp0/x__h55201<41>
                                                       ftop/edp0/x__h55201_and0011<1>7
    SLICE_X18Y38.F1      net (fanout=1)        0.373   ftop/edp0/x__h55201_and0011<1>7/O
    SLICE_X18Y38.X       Tilo                  0.601   ftop/edp0/x__h55201<41>
                                                       ftop/edp0/x__h55201_and0011<1>20
    SLICE_X15Y46.F1      net (fanout=4)        1.104   ftop/edp0/x__h55201<41>
    SLICE_X15Y46.X       Tilo                  0.562   ftop/edp0/Sh4041
                                                       ftop/edp0/Sh4041
    SLICE_X12Y57.G2      net (fanout=4)        1.040   ftop/edp0/Sh4041
    SLICE_X12Y57.X       Tif5x                 0.853   ftop/edp0/Sh4849
                                                       ftop/edp0/Sh484932_F
                                                       ftop/edp0/Sh484932
    SLICE_X5Y62.F4       net (fanout=4)        1.015   ftop/edp0/Sh4849
    SLICE_X5Y62.X        Tif5x                 0.791   ftop/edp0/Sh5697
                                                       ftop/edp0/Sh569728_G
                                                       ftop/edp0/Sh569728
    SLICE_X2Y61.G4       net (fanout=11)       2.101   ftop/edp0/Sh5697
    SLICE_X2Y61.Y        Tilo                  0.616   ftop/edp0/N2716
                                                       ftop/edp0/Sh6561_SW1
    SLICE_X3Y61.F4       net (fanout=2)        0.320   ftop/edp0/N2715
    SLICE_X3Y61.X        Tif5x                 0.791   ftop/edp0/N857
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7813<1>_SW0_G
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7813<1>_SW0
    SLICE_X3Y46.F3       net (fanout=1)        0.524   ftop/edp0/N857
    SLICE_X3Y46.CLK      Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<161>
                                                       ftop/edp0/edp_dgdpTx_vec_161_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_161
    -------------------------------------------------  ---------------------------
    Total                                     22.461ns (10.646ns logic, 11.815ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_161 (FF)
  Requirement:          20.000ns
  Data Path Delay:      22.458ns (Levels of Logic = 16)
  Clock Path Skew:      0.114ns (0.451 - 0.337)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_2 to ftop/edp0/edp_dgdpTx_vec_161
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y65.YQ      Tcko                  0.524   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_2
    SLICE_X26Y64.F3      net (fanout=3)        0.353   ftop/edp0/dpControl<2>
    SLICE_X26Y64.X       Tilo                  0.601   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001_1
    SLICE_X27Y58.G2      net (fanout=1)        0.510   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001
    SLICE_X27Y58.Y       Tilo                  0.561   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X27Y58.F3      net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0/O
    SLICE_X27Y58.X       Tilo                  0.562   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X18Y49.G1      net (fanout=12)       1.113   ftop/edp0/N125
    SLICE_X18Y49.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X18Y49.F2      net (fanout=179)      0.511   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X18Y49.X       Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH1_1
    SLICE_X17Y47.G3      net (fanout=3)        0.552   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH1
    SLICE_X17Y47.Y       Tilo                  0.561   ftop/edp0/N2144
                                                       ftop/edp0/edp_dgdpTx_delta_enq_or00001
    SLICE_X16Y43.F4      net (fanout=21)       0.619   ftop/edp0/edp_dgdpTx_delta_enq_or0000
    SLICE_X16Y43.X       Tilo                  0.601   ftop/edp0/N2454
                                                       ftop/edp0/x__h55201_and0010<1>41_SW0_SW0
    SLICE_X16Y41.G4      net (fanout=1)        0.554   ftop/edp0/N2454
    SLICE_X16Y41.Y       Tilo                  0.616   ftop/edp0/x__h55201_and0010<3>7
                                                       ftop/edp0/x__h55201_and0010<1>41
    SLICE_X18Y38.G1      net (fanout=43)       1.072   ftop/edp0/N144
    SLICE_X18Y38.Y       Tilo                  0.616   ftop/edp0/x__h55201<41>
                                                       ftop/edp0/x__h55201_and0011<1>7
    SLICE_X18Y38.F1      net (fanout=1)        0.373   ftop/edp0/x__h55201_and0011<1>7/O
    SLICE_X18Y38.X       Tilo                  0.601   ftop/edp0/x__h55201<41>
                                                       ftop/edp0/x__h55201_and0011<1>20
    SLICE_X15Y46.F1      net (fanout=4)        1.104   ftop/edp0/x__h55201<41>
    SLICE_X15Y46.X       Tilo                  0.562   ftop/edp0/Sh4041
                                                       ftop/edp0/Sh4041
    SLICE_X12Y57.G2      net (fanout=4)        1.040   ftop/edp0/Sh4041
    SLICE_X12Y57.X       Tif5x                 0.853   ftop/edp0/Sh4849
                                                       ftop/edp0/Sh484932_F
                                                       ftop/edp0/Sh484932
    SLICE_X5Y62.F4       net (fanout=4)        1.015   ftop/edp0/Sh4849
    SLICE_X5Y62.X        Tif5x                 0.791   ftop/edp0/Sh5697
                                                       ftop/edp0/Sh569728_G
                                                       ftop/edp0/Sh569728
    SLICE_X2Y61.G4       net (fanout=11)       2.101   ftop/edp0/Sh5697
    SLICE_X2Y61.Y        Tilo                  0.616   ftop/edp0/N2716
                                                       ftop/edp0/Sh6561_SW1
    SLICE_X3Y61.G4       net (fanout=2)        0.321   ftop/edp0/N2715
    SLICE_X3Y61.X        Tif5x                 0.791   ftop/edp0/N857
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7813<1>_SW0_F
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7813<1>_SW0
    SLICE_X3Y46.F3       net (fanout=1)        0.524   ftop/edp0/N857
    SLICE_X3Y46.CLK      Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<161>
                                                       ftop/edp0/edp_dgdpTx_vec_161_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_161
    -------------------------------------------------  ---------------------------
    Total                                     22.458ns (10.675ns logic, 11.783ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_161 (FF)
  Requirement:          20.000ns
  Data Path Delay:      22.457ns (Levels of Logic = 16)
  Clock Path Skew:      0.114ns (0.451 - 0.337)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_2 to ftop/edp0/edp_dgdpTx_vec_161
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y65.YQ      Tcko                  0.524   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_2
    SLICE_X26Y64.F3      net (fanout=3)        0.353   ftop/edp0/dpControl<2>
    SLICE_X26Y64.X       Tilo                  0.601   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001_1
    SLICE_X27Y58.G2      net (fanout=1)        0.510   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001
    SLICE_X27Y58.Y       Tilo                  0.561   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X27Y58.F3      net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0/O
    SLICE_X27Y58.X       Tilo                  0.562   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X18Y49.G1      net (fanout=12)       1.113   ftop/edp0/N125
    SLICE_X18Y49.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X18Y49.F2      net (fanout=179)      0.511   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X18Y49.X       Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH1_1
    SLICE_X17Y47.G3      net (fanout=3)        0.552   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH1
    SLICE_X17Y47.Y       Tilo                  0.561   ftop/edp0/N2144
                                                       ftop/edp0/edp_dgdpTx_delta_enq_or00001
    SLICE_X16Y43.F4      net (fanout=21)       0.619   ftop/edp0/edp_dgdpTx_delta_enq_or0000
    SLICE_X16Y43.X       Tilo                  0.601   ftop/edp0/N2454
                                                       ftop/edp0/x__h55201_and0010<1>41_SW0_SW0
    SLICE_X16Y41.G4      net (fanout=1)        0.554   ftop/edp0/N2454
    SLICE_X16Y41.Y       Tilo                  0.616   ftop/edp0/x__h55201_and0010<3>7
                                                       ftop/edp0/x__h55201_and0010<1>41
    SLICE_X18Y38.G1      net (fanout=43)       1.072   ftop/edp0/N144
    SLICE_X18Y38.Y       Tilo                  0.616   ftop/edp0/x__h55201<41>
                                                       ftop/edp0/x__h55201_and0011<1>7
    SLICE_X18Y38.F1      net (fanout=1)        0.373   ftop/edp0/x__h55201_and0011<1>7/O
    SLICE_X18Y38.X       Tilo                  0.601   ftop/edp0/x__h55201<41>
                                                       ftop/edp0/x__h55201_and0011<1>20
    SLICE_X15Y46.F1      net (fanout=4)        1.104   ftop/edp0/x__h55201<41>
    SLICE_X15Y46.X       Tilo                  0.562   ftop/edp0/Sh4041
                                                       ftop/edp0/Sh4041
    SLICE_X12Y57.G2      net (fanout=4)        1.040   ftop/edp0/Sh4041
    SLICE_X12Y57.X       Tif5x                 0.853   ftop/edp0/Sh4849
                                                       ftop/edp0/Sh484932_F
                                                       ftop/edp0/Sh484932
    SLICE_X5Y62.F4       net (fanout=4)        1.015   ftop/edp0/Sh4849
    SLICE_X5Y62.X        Tif5x                 0.791   ftop/edp0/Sh5697
                                                       ftop/edp0/Sh569728_G
                                                       ftop/edp0/Sh569728
    SLICE_X2Y61.G4       net (fanout=11)       2.101   ftop/edp0/Sh5697
    SLICE_X2Y61.Y        Tilo                  0.616   ftop/edp0/N2716
                                                       ftop/edp0/Sh6561_SW1
    SLICE_X3Y61.F4       net (fanout=2)        0.320   ftop/edp0/N2715
    SLICE_X3Y61.X        Tif5x                 0.791   ftop/edp0/N857
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7813<1>_SW0_G
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7813<1>_SW0
    SLICE_X3Y46.F3       net (fanout=1)        0.524   ftop/edp0/N857
    SLICE_X3Y46.CLK      Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<161>
                                                       ftop/edp0/edp_dgdpTx_vec_161_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_161
    -------------------------------------------------  ---------------------------
    Total                                     22.457ns (10.675ns logic, 11.782ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_161 (FF)
  Requirement:          20.000ns
  Data Path Delay:      22.408ns (Levels of Logic = 16)
  Clock Path Skew:      0.114ns (0.451 - 0.337)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_3 to ftop/edp0/edp_dgdpTx_vec_161
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y65.XQ      Tcko                  0.495   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_3
    SLICE_X26Y64.F2      net (fanout=3)        0.386   ftop/edp0/dpControl<3>
    SLICE_X26Y64.X       Tilo                  0.601   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001_1
    SLICE_X27Y58.G2      net (fanout=1)        0.510   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001
    SLICE_X27Y58.Y       Tilo                  0.561   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X27Y58.F3      net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0/O
    SLICE_X27Y58.X       Tilo                  0.562   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X18Y49.G1      net (fanout=12)       1.113   ftop/edp0/N125
    SLICE_X18Y49.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X18Y49.F2      net (fanout=179)      0.511   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X18Y49.X       Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH1_1
    SLICE_X18Y47.F4      net (fanout=3)        0.278   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH1
    SLICE_X18Y47.X       Tilo                  0.601   ftop/edp0/N2
                                                       ftop/edp0/x__h55201_and0010<1>11
    SLICE_X16Y43.F2      net (fanout=12)       0.799   ftop/edp0/N2
    SLICE_X16Y43.X       Tilo                  0.601   ftop/edp0/N2454
                                                       ftop/edp0/x__h55201_and0010<1>41_SW0_SW0
    SLICE_X16Y41.G4      net (fanout=1)        0.554   ftop/edp0/N2454
    SLICE_X16Y41.Y       Tilo                  0.616   ftop/edp0/x__h55201_and0010<3>7
                                                       ftop/edp0/x__h55201_and0010<1>41
    SLICE_X18Y38.G1      net (fanout=43)       1.072   ftop/edp0/N144
    SLICE_X18Y38.Y       Tilo                  0.616   ftop/edp0/x__h55201<41>
                                                       ftop/edp0/x__h55201_and0011<1>7
    SLICE_X18Y38.F1      net (fanout=1)        0.373   ftop/edp0/x__h55201_and0011<1>7/O
    SLICE_X18Y38.X       Tilo                  0.601   ftop/edp0/x__h55201<41>
                                                       ftop/edp0/x__h55201_and0011<1>20
    SLICE_X15Y46.F1      net (fanout=4)        1.104   ftop/edp0/x__h55201<41>
    SLICE_X15Y46.X       Tilo                  0.562   ftop/edp0/Sh4041
                                                       ftop/edp0/Sh4041
    SLICE_X12Y57.G2      net (fanout=4)        1.040   ftop/edp0/Sh4041
    SLICE_X12Y57.X       Tif5x                 0.853   ftop/edp0/Sh4849
                                                       ftop/edp0/Sh484932_F
                                                       ftop/edp0/Sh484932
    SLICE_X5Y62.F4       net (fanout=4)        1.015   ftop/edp0/Sh4849
    SLICE_X5Y62.X        Tif5x                 0.791   ftop/edp0/Sh5697
                                                       ftop/edp0/Sh569728_G
                                                       ftop/edp0/Sh569728
    SLICE_X2Y61.G4       net (fanout=11)       2.101   ftop/edp0/Sh5697
    SLICE_X2Y61.Y        Tilo                  0.616   ftop/edp0/N2716
                                                       ftop/edp0/Sh6561_SW1
    SLICE_X3Y61.G4       net (fanout=2)        0.321   ftop/edp0/N2715
    SLICE_X3Y61.X        Tif5x                 0.791   ftop/edp0/N857
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7813<1>_SW0_F
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7813<1>_SW0
    SLICE_X3Y46.F3       net (fanout=1)        0.524   ftop/edp0/N857
    SLICE_X3Y46.CLK      Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<161>
                                                       ftop/edp0/edp_dgdpTx_vec_161_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_161
    -------------------------------------------------  ---------------------------
    Total                                     22.408ns (10.686ns logic, 11.722ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_161 (FF)
  Requirement:          20.000ns
  Data Path Delay:      22.407ns (Levels of Logic = 16)
  Clock Path Skew:      0.114ns (0.451 - 0.337)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_3 to ftop/edp0/edp_dgdpTx_vec_161
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y65.XQ      Tcko                  0.495   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_3
    SLICE_X26Y64.F2      net (fanout=3)        0.386   ftop/edp0/dpControl<3>
    SLICE_X26Y64.X       Tilo                  0.601   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001_1
    SLICE_X27Y58.G2      net (fanout=1)        0.510   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001
    SLICE_X27Y58.Y       Tilo                  0.561   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X27Y58.F3      net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0/O
    SLICE_X27Y58.X       Tilo                  0.562   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X18Y49.G1      net (fanout=12)       1.113   ftop/edp0/N125
    SLICE_X18Y49.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X18Y49.F2      net (fanout=179)      0.511   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X18Y49.X       Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH1_1
    SLICE_X18Y47.F4      net (fanout=3)        0.278   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH1
    SLICE_X18Y47.X       Tilo                  0.601   ftop/edp0/N2
                                                       ftop/edp0/x__h55201_and0010<1>11
    SLICE_X16Y43.F2      net (fanout=12)       0.799   ftop/edp0/N2
    SLICE_X16Y43.X       Tilo                  0.601   ftop/edp0/N2454
                                                       ftop/edp0/x__h55201_and0010<1>41_SW0_SW0
    SLICE_X16Y41.G4      net (fanout=1)        0.554   ftop/edp0/N2454
    SLICE_X16Y41.Y       Tilo                  0.616   ftop/edp0/x__h55201_and0010<3>7
                                                       ftop/edp0/x__h55201_and0010<1>41
    SLICE_X18Y38.G1      net (fanout=43)       1.072   ftop/edp0/N144
    SLICE_X18Y38.Y       Tilo                  0.616   ftop/edp0/x__h55201<41>
                                                       ftop/edp0/x__h55201_and0011<1>7
    SLICE_X18Y38.F1      net (fanout=1)        0.373   ftop/edp0/x__h55201_and0011<1>7/O
    SLICE_X18Y38.X       Tilo                  0.601   ftop/edp0/x__h55201<41>
                                                       ftop/edp0/x__h55201_and0011<1>20
    SLICE_X15Y46.F1      net (fanout=4)        1.104   ftop/edp0/x__h55201<41>
    SLICE_X15Y46.X       Tilo                  0.562   ftop/edp0/Sh4041
                                                       ftop/edp0/Sh4041
    SLICE_X12Y57.G2      net (fanout=4)        1.040   ftop/edp0/Sh4041
    SLICE_X12Y57.X       Tif5x                 0.853   ftop/edp0/Sh4849
                                                       ftop/edp0/Sh484932_F
                                                       ftop/edp0/Sh484932
    SLICE_X5Y62.F4       net (fanout=4)        1.015   ftop/edp0/Sh4849
    SLICE_X5Y62.X        Tif5x                 0.791   ftop/edp0/Sh5697
                                                       ftop/edp0/Sh569728_G
                                                       ftop/edp0/Sh569728
    SLICE_X2Y61.G4       net (fanout=11)       2.101   ftop/edp0/Sh5697
    SLICE_X2Y61.Y        Tilo                  0.616   ftop/edp0/N2716
                                                       ftop/edp0/Sh6561_SW1
    SLICE_X3Y61.F4       net (fanout=2)        0.320   ftop/edp0/N2715
    SLICE_X3Y61.X        Tif5x                 0.791   ftop/edp0/N857
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7813<1>_SW0_G
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7813<1>_SW0
    SLICE_X3Y46.F3       net (fanout=1)        0.524   ftop/edp0/N857
    SLICE_X3Y46.CLK      Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<161>
                                                       ftop/edp0/edp_dgdpTx_vec_161_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_161
    -------------------------------------------------  ---------------------------
    Total                                     22.407ns (10.686ns logic, 11.721ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_161 (FF)
  Requirement:          20.000ns
  Data Path Delay:      22.404ns (Levels of Logic = 16)
  Clock Path Skew:      0.114ns (0.451 - 0.337)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_2 to ftop/edp0/edp_dgdpTx_vec_161
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y65.YQ      Tcko                  0.524   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_2
    SLICE_X26Y64.F3      net (fanout=3)        0.353   ftop/edp0/dpControl<2>
    SLICE_X26Y64.X       Tilo                  0.601   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001_1
    SLICE_X27Y58.G2      net (fanout=1)        0.510   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001
    SLICE_X27Y58.Y       Tilo                  0.561   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X27Y58.F3      net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0/O
    SLICE_X27Y58.X       Tilo                  0.562   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X18Y49.G1      net (fanout=12)       1.113   ftop/edp0/N125
    SLICE_X18Y49.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X18Y49.F2      net (fanout=179)      0.511   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X18Y49.X       Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH1_1
    SLICE_X18Y47.F4      net (fanout=3)        0.278   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH1
    SLICE_X18Y47.X       Tilo                  0.601   ftop/edp0/N2
                                                       ftop/edp0/x__h55201_and0010<1>11
    SLICE_X16Y43.F2      net (fanout=12)       0.799   ftop/edp0/N2
    SLICE_X16Y43.X       Tilo                  0.601   ftop/edp0/N2454
                                                       ftop/edp0/x__h55201_and0010<1>41_SW0_SW0
    SLICE_X16Y41.G4      net (fanout=1)        0.554   ftop/edp0/N2454
    SLICE_X16Y41.Y       Tilo                  0.616   ftop/edp0/x__h55201_and0010<3>7
                                                       ftop/edp0/x__h55201_and0010<1>41
    SLICE_X18Y38.G1      net (fanout=43)       1.072   ftop/edp0/N144
    SLICE_X18Y38.Y       Tilo                  0.616   ftop/edp0/x__h55201<41>
                                                       ftop/edp0/x__h55201_and0011<1>7
    SLICE_X18Y38.F1      net (fanout=1)        0.373   ftop/edp0/x__h55201_and0011<1>7/O
    SLICE_X18Y38.X       Tilo                  0.601   ftop/edp0/x__h55201<41>
                                                       ftop/edp0/x__h55201_and0011<1>20
    SLICE_X15Y46.F1      net (fanout=4)        1.104   ftop/edp0/x__h55201<41>
    SLICE_X15Y46.X       Tilo                  0.562   ftop/edp0/Sh4041
                                                       ftop/edp0/Sh4041
    SLICE_X12Y57.G2      net (fanout=4)        1.040   ftop/edp0/Sh4041
    SLICE_X12Y57.X       Tif5x                 0.853   ftop/edp0/Sh4849
                                                       ftop/edp0/Sh484932_F
                                                       ftop/edp0/Sh484932
    SLICE_X5Y62.F4       net (fanout=4)        1.015   ftop/edp0/Sh4849
    SLICE_X5Y62.X        Tif5x                 0.791   ftop/edp0/Sh5697
                                                       ftop/edp0/Sh569728_G
                                                       ftop/edp0/Sh569728
    SLICE_X2Y61.G4       net (fanout=11)       2.101   ftop/edp0/Sh5697
    SLICE_X2Y61.Y        Tilo                  0.616   ftop/edp0/N2716
                                                       ftop/edp0/Sh6561_SW1
    SLICE_X3Y61.G4       net (fanout=2)        0.321   ftop/edp0/N2715
    SLICE_X3Y61.X        Tif5x                 0.791   ftop/edp0/N857
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7813<1>_SW0_F
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7813<1>_SW0
    SLICE_X3Y46.F3       net (fanout=1)        0.524   ftop/edp0/N857
    SLICE_X3Y46.CLK      Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<161>
                                                       ftop/edp0/edp_dgdpTx_vec_161_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_161
    -------------------------------------------------  ---------------------------
    Total                                     22.404ns (10.715ns logic, 11.689ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_161 (FF)
  Requirement:          20.000ns
  Data Path Delay:      22.403ns (Levels of Logic = 16)
  Clock Path Skew:      0.114ns (0.451 - 0.337)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_2 to ftop/edp0/edp_dgdpTx_vec_161
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y65.YQ      Tcko                  0.524   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_2
    SLICE_X26Y64.F3      net (fanout=3)        0.353   ftop/edp0/dpControl<2>
    SLICE_X26Y64.X       Tilo                  0.601   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001_1
    SLICE_X27Y58.G2      net (fanout=1)        0.510   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001
    SLICE_X27Y58.Y       Tilo                  0.561   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X27Y58.F3      net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0/O
    SLICE_X27Y58.X       Tilo                  0.562   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X18Y49.G1      net (fanout=12)       1.113   ftop/edp0/N125
    SLICE_X18Y49.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X18Y49.F2      net (fanout=179)      0.511   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X18Y49.X       Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH1_1
    SLICE_X18Y47.F4      net (fanout=3)        0.278   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH1
    SLICE_X18Y47.X       Tilo                  0.601   ftop/edp0/N2
                                                       ftop/edp0/x__h55201_and0010<1>11
    SLICE_X16Y43.F2      net (fanout=12)       0.799   ftop/edp0/N2
    SLICE_X16Y43.X       Tilo                  0.601   ftop/edp0/N2454
                                                       ftop/edp0/x__h55201_and0010<1>41_SW0_SW0
    SLICE_X16Y41.G4      net (fanout=1)        0.554   ftop/edp0/N2454
    SLICE_X16Y41.Y       Tilo                  0.616   ftop/edp0/x__h55201_and0010<3>7
                                                       ftop/edp0/x__h55201_and0010<1>41
    SLICE_X18Y38.G1      net (fanout=43)       1.072   ftop/edp0/N144
    SLICE_X18Y38.Y       Tilo                  0.616   ftop/edp0/x__h55201<41>
                                                       ftop/edp0/x__h55201_and0011<1>7
    SLICE_X18Y38.F1      net (fanout=1)        0.373   ftop/edp0/x__h55201_and0011<1>7/O
    SLICE_X18Y38.X       Tilo                  0.601   ftop/edp0/x__h55201<41>
                                                       ftop/edp0/x__h55201_and0011<1>20
    SLICE_X15Y46.F1      net (fanout=4)        1.104   ftop/edp0/x__h55201<41>
    SLICE_X15Y46.X       Tilo                  0.562   ftop/edp0/Sh4041
                                                       ftop/edp0/Sh4041
    SLICE_X12Y57.G2      net (fanout=4)        1.040   ftop/edp0/Sh4041
    SLICE_X12Y57.X       Tif5x                 0.853   ftop/edp0/Sh4849
                                                       ftop/edp0/Sh484932_F
                                                       ftop/edp0/Sh484932
    SLICE_X5Y62.F4       net (fanout=4)        1.015   ftop/edp0/Sh4849
    SLICE_X5Y62.X        Tif5x                 0.791   ftop/edp0/Sh5697
                                                       ftop/edp0/Sh569728_G
                                                       ftop/edp0/Sh569728
    SLICE_X2Y61.G4       net (fanout=11)       2.101   ftop/edp0/Sh5697
    SLICE_X2Y61.Y        Tilo                  0.616   ftop/edp0/N2716
                                                       ftop/edp0/Sh6561_SW1
    SLICE_X3Y61.F4       net (fanout=2)        0.320   ftop/edp0/N2715
    SLICE_X3Y61.X        Tif5x                 0.791   ftop/edp0/N857
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7813<1>_SW0_G
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7813<1>_SW0
    SLICE_X3Y46.F3       net (fanout=1)        0.524   ftop/edp0/N857
    SLICE_X3Y46.CLK      Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<161>
                                                       ftop/edp0/edp_dgdpTx_vec_161_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_161
    -------------------------------------------------  ---------------------------
    Total                                     22.403ns (10.715ns logic, 11.688ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_doMesgMH (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_398 (FF)
  Requirement:          20.000ns
  Data Path Delay:      22.216ns (Levels of Logic = 12)
  Clock Path Skew:      -0.051ns (0.691 - 0.742)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_doMesgMH to ftop/edp0/edp_dgdpTx_vec_398
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y106.XQ     Tcko                  0.495   ftop/edp0/edp_doMesgMH
                                                       ftop/edp0/edp_doMesgMH
    SLICE_X18Y53.F1      net (fanout=4)        3.064   ftop/edp0/edp_doMesgMH
    SLICE_X18Y53.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X18Y47.G1      net (fanout=4)        1.586   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X18Y47.Y       Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X18Y47.F3      net (fanout=2)        0.042   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X18Y47.X       Tilo                  0.601   ftop/edp0/N2
                                                       ftop/edp0/x__h55201_and0010<1>11
    SLICE_X12Y40.G4      net (fanout=12)       1.117   ftop/edp0/N2
    SLICE_X12Y40.Y       Tilo                  0.616   ftop/edp0/N2134
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1
    SLICE_X11Y37.G1      net (fanout=32)       1.330   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>
    SLICE_X11Y37.Y       Tilo                  0.561   ftop/edp0/x__h55201<84>
                                                       ftop/edp0/x__h55201_and0006<0>11
    SLICE_X9Y36.G2       net (fanout=19)       0.546   ftop/edp0/N150
    SLICE_X9Y36.Y        Tilo                  0.561   ftop/edp0/x__h55201<82>
                                                       ftop/edp0/x__h55201_and0006<2>1
    SLICE_X10Y31.F1      net (fanout=4)        1.311   ftop/edp0/x__h55201<92>
    SLICE_X10Y31.X       Tif5x                 0.853   ftop/edp0/Sh4094
                                                       ftop/edp0/Sh4094_G
                                                       ftop/edp0/Sh4094
    SLICE_X24Y28.G2      net (fanout=4)        1.260   ftop/edp0/Sh4094
    SLICE_X24Y28.X       Tif5x                 0.853   ftop/edp0/Sh4894
                                                       ftop/edp0/Sh489428_F
                                                       ftop/edp0/Sh489428
    SLICE_X24Y25.F4      net (fanout=4)        0.525   ftop/edp0/Sh4894
    SLICE_X24Y25.X       Tif5x                 0.853   ftop/edp0/Sh5742
                                                       ftop/edp0/Sh574228_G
                                                       ftop/edp0/Sh574228
    SLICE_X30Y18.G2      net (fanout=4)        2.153   ftop/edp0/Sh5742
    SLICE_X30Y18.Y       Tilo                  0.616   ftop/edp0/Sh6542
                                                       ftop/edp0/Sh6542_SW0
    SLICE_X31Y19.F2      net (fanout=2)        0.372   ftop/edp0/N1651
    SLICE_X31Y19.X       Tif5x                 0.791   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7790<8>19
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7790<8>19_G
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7790<8>19
    SLICE_X29Y18.G4      net (fanout=1)        0.292   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7790<8>19
    SLICE_X29Y18.CLK     Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<398>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7790<8>391
                                                       ftop/edp0/edp_dgdpTx_vec_398
    -------------------------------------------------  ---------------------------
    Total                                     22.216ns (8.618ns logic, 13.598ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_161 (FF)
  Requirement:          20.000ns
  Data Path Delay:      22.361ns (Levels of Logic = 16)
  Clock Path Skew:      0.114ns (0.451 - 0.337)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_3 to ftop/edp0/edp_dgdpTx_vec_161
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y65.XQ      Tcko                  0.495   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_3
    SLICE_X26Y64.F2      net (fanout=3)        0.386   ftop/edp0/dpControl<3>
    SLICE_X26Y64.X       Tilo                  0.601   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001_1
    SLICE_X27Y58.G2      net (fanout=1)        0.510   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001
    SLICE_X27Y58.Y       Tilo                  0.561   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X27Y58.F3      net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0/O
    SLICE_X27Y58.X       Tilo                  0.562   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X18Y49.G1      net (fanout=12)       1.113   ftop/edp0/N125
    SLICE_X18Y49.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X18Y47.G3      net (fanout=179)      0.685   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X18Y47.Y       Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X18Y47.F3      net (fanout=2)        0.042   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X18Y47.X       Tilo                  0.601   ftop/edp0/N2
                                                       ftop/edp0/x__h55201_and0010<1>11
    SLICE_X16Y43.F2      net (fanout=12)       0.799   ftop/edp0/N2
    SLICE_X16Y43.X       Tilo                  0.601   ftop/edp0/N2454
                                                       ftop/edp0/x__h55201_and0010<1>41_SW0_SW0
    SLICE_X16Y41.G4      net (fanout=1)        0.554   ftop/edp0/N2454
    SLICE_X16Y41.Y       Tilo                  0.616   ftop/edp0/x__h55201_and0010<3>7
                                                       ftop/edp0/x__h55201_and0010<1>41
    SLICE_X18Y38.G1      net (fanout=43)       1.072   ftop/edp0/N144
    SLICE_X18Y38.Y       Tilo                  0.616   ftop/edp0/x__h55201<41>
                                                       ftop/edp0/x__h55201_and0011<1>7
    SLICE_X18Y38.F1      net (fanout=1)        0.373   ftop/edp0/x__h55201_and0011<1>7/O
    SLICE_X18Y38.X       Tilo                  0.601   ftop/edp0/x__h55201<41>
                                                       ftop/edp0/x__h55201_and0011<1>20
    SLICE_X15Y46.F1      net (fanout=4)        1.104   ftop/edp0/x__h55201<41>
    SLICE_X15Y46.X       Tilo                  0.562   ftop/edp0/Sh4041
                                                       ftop/edp0/Sh4041
    SLICE_X12Y57.G2      net (fanout=4)        1.040   ftop/edp0/Sh4041
    SLICE_X12Y57.X       Tif5x                 0.853   ftop/edp0/Sh4849
                                                       ftop/edp0/Sh484932_F
                                                       ftop/edp0/Sh484932
    SLICE_X5Y62.F4       net (fanout=4)        1.015   ftop/edp0/Sh4849
    SLICE_X5Y62.X        Tif5x                 0.791   ftop/edp0/Sh5697
                                                       ftop/edp0/Sh569728_G
                                                       ftop/edp0/Sh569728
    SLICE_X2Y61.G4       net (fanout=11)       2.101   ftop/edp0/Sh5697
    SLICE_X2Y61.Y        Tilo                  0.616   ftop/edp0/N2716
                                                       ftop/edp0/Sh6561_SW1
    SLICE_X3Y61.G4       net (fanout=2)        0.321   ftop/edp0/N2715
    SLICE_X3Y61.X        Tif5x                 0.791   ftop/edp0/N857
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7813<1>_SW0_F
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7813<1>_SW0
    SLICE_X3Y46.F3       net (fanout=1)        0.524   ftop/edp0/N857
    SLICE_X3Y46.CLK      Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<161>
                                                       ftop/edp0/edp_dgdpTx_vec_161_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_161
    -------------------------------------------------  ---------------------------
    Total                                     22.361ns (10.701ns logic, 11.660ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_161 (FF)
  Requirement:          20.000ns
  Data Path Delay:      22.360ns (Levels of Logic = 16)
  Clock Path Skew:      0.114ns (0.451 - 0.337)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_3 to ftop/edp0/edp_dgdpTx_vec_161
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y65.XQ      Tcko                  0.495   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_3
    SLICE_X26Y64.F2      net (fanout=3)        0.386   ftop/edp0/dpControl<3>
    SLICE_X26Y64.X       Tilo                  0.601   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001_1
    SLICE_X27Y58.G2      net (fanout=1)        0.510   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001
    SLICE_X27Y58.Y       Tilo                  0.561   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X27Y58.F3      net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0/O
    SLICE_X27Y58.X       Tilo                  0.562   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X18Y49.G1      net (fanout=12)       1.113   ftop/edp0/N125
    SLICE_X18Y49.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X18Y47.G3      net (fanout=179)      0.685   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X18Y47.Y       Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X18Y47.F3      net (fanout=2)        0.042   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X18Y47.X       Tilo                  0.601   ftop/edp0/N2
                                                       ftop/edp0/x__h55201_and0010<1>11
    SLICE_X16Y43.F2      net (fanout=12)       0.799   ftop/edp0/N2
    SLICE_X16Y43.X       Tilo                  0.601   ftop/edp0/N2454
                                                       ftop/edp0/x__h55201_and0010<1>41_SW0_SW0
    SLICE_X16Y41.G4      net (fanout=1)        0.554   ftop/edp0/N2454
    SLICE_X16Y41.Y       Tilo                  0.616   ftop/edp0/x__h55201_and0010<3>7
                                                       ftop/edp0/x__h55201_and0010<1>41
    SLICE_X18Y38.G1      net (fanout=43)       1.072   ftop/edp0/N144
    SLICE_X18Y38.Y       Tilo                  0.616   ftop/edp0/x__h55201<41>
                                                       ftop/edp0/x__h55201_and0011<1>7
    SLICE_X18Y38.F1      net (fanout=1)        0.373   ftop/edp0/x__h55201_and0011<1>7/O
    SLICE_X18Y38.X       Tilo                  0.601   ftop/edp0/x__h55201<41>
                                                       ftop/edp0/x__h55201_and0011<1>20
    SLICE_X15Y46.F1      net (fanout=4)        1.104   ftop/edp0/x__h55201<41>
    SLICE_X15Y46.X       Tilo                  0.562   ftop/edp0/Sh4041
                                                       ftop/edp0/Sh4041
    SLICE_X12Y57.G2      net (fanout=4)        1.040   ftop/edp0/Sh4041
    SLICE_X12Y57.X       Tif5x                 0.853   ftop/edp0/Sh4849
                                                       ftop/edp0/Sh484932_F
                                                       ftop/edp0/Sh484932
    SLICE_X5Y62.F4       net (fanout=4)        1.015   ftop/edp0/Sh4849
    SLICE_X5Y62.X        Tif5x                 0.791   ftop/edp0/Sh5697
                                                       ftop/edp0/Sh569728_G
                                                       ftop/edp0/Sh569728
    SLICE_X2Y61.G4       net (fanout=11)       2.101   ftop/edp0/Sh5697
    SLICE_X2Y61.Y        Tilo                  0.616   ftop/edp0/N2716
                                                       ftop/edp0/Sh6561_SW1
    SLICE_X3Y61.F4       net (fanout=2)        0.320   ftop/edp0/N2715
    SLICE_X3Y61.X        Tif5x                 0.791   ftop/edp0/N857
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7813<1>_SW0_G
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7813<1>_SW0
    SLICE_X3Y46.F3       net (fanout=1)        0.524   ftop/edp0/N857
    SLICE_X3Y46.CLK      Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<161>
                                                       ftop/edp0/edp_dgdpTx_vec_161_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_161
    -------------------------------------------------  ---------------------------
    Total                                     22.360ns (10.701ns logic, 11.659ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_161 (FF)
  Requirement:          20.000ns
  Data Path Delay:      22.357ns (Levels of Logic = 16)
  Clock Path Skew:      0.114ns (0.451 - 0.337)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_2 to ftop/edp0/edp_dgdpTx_vec_161
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y65.YQ      Tcko                  0.524   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_2
    SLICE_X26Y64.F3      net (fanout=3)        0.353   ftop/edp0/dpControl<2>
    SLICE_X26Y64.X       Tilo                  0.601   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001_1
    SLICE_X27Y58.G2      net (fanout=1)        0.510   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001
    SLICE_X27Y58.Y       Tilo                  0.561   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X27Y58.F3      net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0/O
    SLICE_X27Y58.X       Tilo                  0.562   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X18Y49.G1      net (fanout=12)       1.113   ftop/edp0/N125
    SLICE_X18Y49.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X18Y47.G3      net (fanout=179)      0.685   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X18Y47.Y       Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X18Y47.F3      net (fanout=2)        0.042   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X18Y47.X       Tilo                  0.601   ftop/edp0/N2
                                                       ftop/edp0/x__h55201_and0010<1>11
    SLICE_X16Y43.F2      net (fanout=12)       0.799   ftop/edp0/N2
    SLICE_X16Y43.X       Tilo                  0.601   ftop/edp0/N2454
                                                       ftop/edp0/x__h55201_and0010<1>41_SW0_SW0
    SLICE_X16Y41.G4      net (fanout=1)        0.554   ftop/edp0/N2454
    SLICE_X16Y41.Y       Tilo                  0.616   ftop/edp0/x__h55201_and0010<3>7
                                                       ftop/edp0/x__h55201_and0010<1>41
    SLICE_X18Y38.G1      net (fanout=43)       1.072   ftop/edp0/N144
    SLICE_X18Y38.Y       Tilo                  0.616   ftop/edp0/x__h55201<41>
                                                       ftop/edp0/x__h55201_and0011<1>7
    SLICE_X18Y38.F1      net (fanout=1)        0.373   ftop/edp0/x__h55201_and0011<1>7/O
    SLICE_X18Y38.X       Tilo                  0.601   ftop/edp0/x__h55201<41>
                                                       ftop/edp0/x__h55201_and0011<1>20
    SLICE_X15Y46.F1      net (fanout=4)        1.104   ftop/edp0/x__h55201<41>
    SLICE_X15Y46.X       Tilo                  0.562   ftop/edp0/Sh4041
                                                       ftop/edp0/Sh4041
    SLICE_X12Y57.G2      net (fanout=4)        1.040   ftop/edp0/Sh4041
    SLICE_X12Y57.X       Tif5x                 0.853   ftop/edp0/Sh4849
                                                       ftop/edp0/Sh484932_F
                                                       ftop/edp0/Sh484932
    SLICE_X5Y62.F4       net (fanout=4)        1.015   ftop/edp0/Sh4849
    SLICE_X5Y62.X        Tif5x                 0.791   ftop/edp0/Sh5697
                                                       ftop/edp0/Sh569728_G
                                                       ftop/edp0/Sh569728
    SLICE_X2Y61.G4       net (fanout=11)       2.101   ftop/edp0/Sh5697
    SLICE_X2Y61.Y        Tilo                  0.616   ftop/edp0/N2716
                                                       ftop/edp0/Sh6561_SW1
    SLICE_X3Y61.G4       net (fanout=2)        0.321   ftop/edp0/N2715
    SLICE_X3Y61.X        Tif5x                 0.791   ftop/edp0/N857
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7813<1>_SW0_F
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7813<1>_SW0
    SLICE_X3Y46.F3       net (fanout=1)        0.524   ftop/edp0/N857
    SLICE_X3Y46.CLK      Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<161>
                                                       ftop/edp0/edp_dgdpTx_vec_161_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_161
    -------------------------------------------------  ---------------------------
    Total                                     22.357ns (10.730ns logic, 11.627ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_161 (FF)
  Requirement:          20.000ns
  Data Path Delay:      22.356ns (Levels of Logic = 16)
  Clock Path Skew:      0.114ns (0.451 - 0.337)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_2 to ftop/edp0/edp_dgdpTx_vec_161
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y65.YQ      Tcko                  0.524   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_2
    SLICE_X26Y64.F3      net (fanout=3)        0.353   ftop/edp0/dpControl<2>
    SLICE_X26Y64.X       Tilo                  0.601   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001_1
    SLICE_X27Y58.G2      net (fanout=1)        0.510   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001
    SLICE_X27Y58.Y       Tilo                  0.561   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X27Y58.F3      net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0/O
    SLICE_X27Y58.X       Tilo                  0.562   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X18Y49.G1      net (fanout=12)       1.113   ftop/edp0/N125
    SLICE_X18Y49.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X18Y47.G3      net (fanout=179)      0.685   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X18Y47.Y       Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X18Y47.F3      net (fanout=2)        0.042   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X18Y47.X       Tilo                  0.601   ftop/edp0/N2
                                                       ftop/edp0/x__h55201_and0010<1>11
    SLICE_X16Y43.F2      net (fanout=12)       0.799   ftop/edp0/N2
    SLICE_X16Y43.X       Tilo                  0.601   ftop/edp0/N2454
                                                       ftop/edp0/x__h55201_and0010<1>41_SW0_SW0
    SLICE_X16Y41.G4      net (fanout=1)        0.554   ftop/edp0/N2454
    SLICE_X16Y41.Y       Tilo                  0.616   ftop/edp0/x__h55201_and0010<3>7
                                                       ftop/edp0/x__h55201_and0010<1>41
    SLICE_X18Y38.G1      net (fanout=43)       1.072   ftop/edp0/N144
    SLICE_X18Y38.Y       Tilo                  0.616   ftop/edp0/x__h55201<41>
                                                       ftop/edp0/x__h55201_and0011<1>7
    SLICE_X18Y38.F1      net (fanout=1)        0.373   ftop/edp0/x__h55201_and0011<1>7/O
    SLICE_X18Y38.X       Tilo                  0.601   ftop/edp0/x__h55201<41>
                                                       ftop/edp0/x__h55201_and0011<1>20
    SLICE_X15Y46.F1      net (fanout=4)        1.104   ftop/edp0/x__h55201<41>
    SLICE_X15Y46.X       Tilo                  0.562   ftop/edp0/Sh4041
                                                       ftop/edp0/Sh4041
    SLICE_X12Y57.G2      net (fanout=4)        1.040   ftop/edp0/Sh4041
    SLICE_X12Y57.X       Tif5x                 0.853   ftop/edp0/Sh4849
                                                       ftop/edp0/Sh484932_F
                                                       ftop/edp0/Sh484932
    SLICE_X5Y62.F4       net (fanout=4)        1.015   ftop/edp0/Sh4849
    SLICE_X5Y62.X        Tif5x                 0.791   ftop/edp0/Sh5697
                                                       ftop/edp0/Sh569728_G
                                                       ftop/edp0/Sh569728
    SLICE_X2Y61.G4       net (fanout=11)       2.101   ftop/edp0/Sh5697
    SLICE_X2Y61.Y        Tilo                  0.616   ftop/edp0/N2716
                                                       ftop/edp0/Sh6561_SW1
    SLICE_X3Y61.F4       net (fanout=2)        0.320   ftop/edp0/N2715
    SLICE_X3Y61.X        Tif5x                 0.791   ftop/edp0/N857
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7813<1>_SW0_G
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7813<1>_SW0
    SLICE_X3Y46.F3       net (fanout=1)        0.524   ftop/edp0/N857
    SLICE_X3Y46.CLK      Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<161>
                                                       ftop/edp0/edp_dgdpTx_vec_161_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_161
    -------------------------------------------------  ---------------------------
    Total                                     22.356ns (10.730ns logic, 11.626ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_712 (FF)
  Requirement:          20.000ns
  Data Path Delay:      22.156ns (Levels of Logic = 15)
  Clock Path Skew:      -0.051ns (0.581 - 0.632)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_3 to ftop/edp0/edp_dgdpTx_vec_712
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y65.XQ      Tcko                  0.495   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_3
    SLICE_X26Y64.F2      net (fanout=3)        0.386   ftop/edp0/dpControl<3>
    SLICE_X26Y64.X       Tilo                  0.601   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001_1
    SLICE_X27Y58.G2      net (fanout=1)        0.510   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001
    SLICE_X27Y58.Y       Tilo                  0.561   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X27Y58.F3      net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0/O
    SLICE_X27Y58.X       Tilo                  0.562   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X18Y49.G1      net (fanout=12)       1.113   ftop/edp0/N125
    SLICE_X18Y49.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X18Y49.F2      net (fanout=179)      0.511   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X18Y49.X       Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH1_1
    SLICE_X19Y43.G4      net (fanout=3)        0.494   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH1
    SLICE_X19Y43.Y       Tilo                  0.561   ftop/edp0/N3337
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X18Y46.F2      net (fanout=740)      0.625   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X18Y46.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<3>
    SLICE_X16Y40.G1      net (fanout=6)        1.328   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<3>
    SLICE_X16Y40.Y       Tilo                  0.616   ftop/edp0/x__h55201_and0012<4>4
                                                       ftop/edp0/x__h55201_and0012<0>11
    SLICE_X18Y37.G3      net (fanout=10)       1.081   ftop/edp0/N206
    SLICE_X18Y37.Y       Tilo                  0.616   ftop/edp0/x__h55201<22>
                                                       ftop/edp0/x__h55201_and0013<2>4
    SLICE_X18Y37.F3      net (fanout=1)        0.021   ftop/edp0/x__h55201_and0013<2>4/O
    SLICE_X18Y37.X       Tilo                  0.601   ftop/edp0/x__h55201<22>
                                                       ftop/edp0/x__h55201_and0013<2>17
    SLICE_X11Y30.G1      net (fanout=4)        0.933   ftop/edp0/x__h55201<22>
    SLICE_X11Y30.X       Tif5x                 0.791   ftop/edp0/Sh4024
                                                       ftop/edp0/Sh402430_F
                                                       ftop/edp0/Sh402430
    SLICE_X18Y24.G3      net (fanout=4)        1.223   ftop/edp0/Sh4024
    SLICE_X18Y24.X       Tif5x                 0.853   ftop/edp0/Sh4824
                                                       ftop/edp0/Sh482429_F
                                                       ftop/edp0/Sh482429
    SLICE_X22Y16.F3      net (fanout=4)        1.575   ftop/edp0/Sh4824
    SLICE_X22Y16.X       Tif5x                 0.853   ftop/edp0/Sh5672
                                                       ftop/edp0/Sh567228_G
                                                       ftop/edp0/Sh567228
    SLICE_X23Y10.F4      net (fanout=6)        0.565   ftop/edp0/Sh5672
    SLICE_X23Y10.X       Tif5x                 0.791   ftop/edp0/Sh6600
                                                       ftop/edp0/Sh66001
                                                       ftop/edp0/Sh6600_f5
    SLICE_X9Y18.G3       net (fanout=3)        1.450   ftop/edp0/Sh6600
    SLICE_X9Y18.CLK      Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<712>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7758<2>1
                                                       ftop/edp0/edp_dgdpTx_vec_712
    -------------------------------------------------  ---------------------------
    Total                                     22.156ns (10.320ns logic, 11.836ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_712 (FF)
  Requirement:          20.000ns
  Data Path Delay:      22.152ns (Levels of Logic = 15)
  Clock Path Skew:      -0.051ns (0.581 - 0.632)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_2 to ftop/edp0/edp_dgdpTx_vec_712
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y65.YQ      Tcko                  0.524   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_2
    SLICE_X26Y64.F3      net (fanout=3)        0.353   ftop/edp0/dpControl<2>
    SLICE_X26Y64.X       Tilo                  0.601   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001_1
    SLICE_X27Y58.G2      net (fanout=1)        0.510   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001
    SLICE_X27Y58.Y       Tilo                  0.561   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X27Y58.F3      net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0/O
    SLICE_X27Y58.X       Tilo                  0.562   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X18Y49.G1      net (fanout=12)       1.113   ftop/edp0/N125
    SLICE_X18Y49.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X18Y49.F2      net (fanout=179)      0.511   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X18Y49.X       Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH1_1
    SLICE_X19Y43.G4      net (fanout=3)        0.494   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH1
    SLICE_X19Y43.Y       Tilo                  0.561   ftop/edp0/N3337
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X18Y46.F2      net (fanout=740)      0.625   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X18Y46.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<3>
    SLICE_X16Y40.G1      net (fanout=6)        1.328   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<3>
    SLICE_X16Y40.Y       Tilo                  0.616   ftop/edp0/x__h55201_and0012<4>4
                                                       ftop/edp0/x__h55201_and0012<0>11
    SLICE_X18Y37.G3      net (fanout=10)       1.081   ftop/edp0/N206
    SLICE_X18Y37.Y       Tilo                  0.616   ftop/edp0/x__h55201<22>
                                                       ftop/edp0/x__h55201_and0013<2>4
    SLICE_X18Y37.F3      net (fanout=1)        0.021   ftop/edp0/x__h55201_and0013<2>4/O
    SLICE_X18Y37.X       Tilo                  0.601   ftop/edp0/x__h55201<22>
                                                       ftop/edp0/x__h55201_and0013<2>17
    SLICE_X11Y30.G1      net (fanout=4)        0.933   ftop/edp0/x__h55201<22>
    SLICE_X11Y30.X       Tif5x                 0.791   ftop/edp0/Sh4024
                                                       ftop/edp0/Sh402430_F
                                                       ftop/edp0/Sh402430
    SLICE_X18Y24.G3      net (fanout=4)        1.223   ftop/edp0/Sh4024
    SLICE_X18Y24.X       Tif5x                 0.853   ftop/edp0/Sh4824
                                                       ftop/edp0/Sh482429_F
                                                       ftop/edp0/Sh482429
    SLICE_X22Y16.F3      net (fanout=4)        1.575   ftop/edp0/Sh4824
    SLICE_X22Y16.X       Tif5x                 0.853   ftop/edp0/Sh5672
                                                       ftop/edp0/Sh567228_G
                                                       ftop/edp0/Sh567228
    SLICE_X23Y10.F4      net (fanout=6)        0.565   ftop/edp0/Sh5672
    SLICE_X23Y10.X       Tif5x                 0.791   ftop/edp0/Sh6600
                                                       ftop/edp0/Sh66001
                                                       ftop/edp0/Sh6600_f5
    SLICE_X9Y18.G3       net (fanout=3)        1.450   ftop/edp0/Sh6600
    SLICE_X9Y18.CLK      Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<712>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7758<2>1
                                                       ftop/edp0/edp_dgdpTx_vec_712
    -------------------------------------------------  ---------------------------
    Total                                     22.152ns (10.349ns logic, 11.803ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_doMesgMH (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_764 (FF)
  Requirement:          20.000ns
  Data Path Delay:      22.214ns (Levels of Logic = 13)
  Clock Path Skew:      0.014ns (0.756 - 0.742)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_doMesgMH to ftop/edp0/edp_dgdpTx_vec_764
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y106.XQ     Tcko                  0.495   ftop/edp0/edp_doMesgMH
                                                       ftop/edp0/edp_doMesgMH
    SLICE_X18Y53.F1      net (fanout=4)        3.064   ftop/edp0/edp_doMesgMH
    SLICE_X18Y53.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X18Y47.G1      net (fanout=4)        1.586   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X18Y47.Y       Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X18Y47.F3      net (fanout=2)        0.042   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X18Y47.X       Tilo                  0.601   ftop/edp0/N2
                                                       ftop/edp0/x__h55201_and0010<1>11
    SLICE_X12Y40.G4      net (fanout=12)       1.117   ftop/edp0/N2
    SLICE_X12Y40.Y       Tilo                  0.616   ftop/edp0/N2134
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1
    SLICE_X15Y42.G1      net (fanout=32)       0.593   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>
    SLICE_X15Y42.Y       Tilo                  0.561   ftop/edp0/x__h55201<7>
                                                       ftop/edp0/x__h55201_cmp_eq00001
    SLICE_X14Y49.F1      net (fanout=15)       0.923   ftop/edp0/x__h55201_cmp_eq0000
    SLICE_X14Y49.X       Tilo                  0.601   ftop/edp0/x__h55201<5>
                                                       ftop/edp0/x__h55201_and0015<5>60
    SLICE_X13Y35.G1      net (fanout=5)        1.646   ftop/edp0/x__h55201<5>
    SLICE_X13Y35.Y       Tilo                  0.561   ftop/edp0/Sh4008
                                                       ftop/edp0/Sh4008_SW0
    SLICE_X13Y35.F4      net (fanout=1)        0.022   ftop/edp0/Sh4008_SW0/O
    SLICE_X13Y35.X       Tilo                  0.562   ftop/edp0/Sh4008
                                                       ftop/edp0/Sh4008
    SLICE_X4Y25.G4       net (fanout=3)        1.379   ftop/edp0/Sh4008
    SLICE_X4Y25.X        Tif5x                 0.853   ftop/edp0/Sh4812
                                                       ftop/edp0/Sh481232_F
                                                       ftop/edp0/Sh481232
    SLICE_X3Y22.F1       net (fanout=7)        1.140   ftop/edp0/Sh4812
    SLICE_X3Y22.X        Tif5x                 0.791   ftop/edp0/Sh5660
                                                       ftop/edp0/Sh566028_G
                                                       ftop/edp0/Sh566028
    SLICE_X3Y50.G3       net (fanout=7)        1.143   ftop/edp0/Sh5660
    SLICE_X3Y50.Y        Tilo                  0.561   ftop/edp0/Sh6652
                                                       ftop/edp0/Sh6652_SW0
    SLICE_X3Y50.F4       net (fanout=1)        0.280   ftop/edp0/Sh6652_SW0/O
    SLICE_X3Y50.X        Tilo                  0.562   ftop/edp0/Sh6652
                                                       ftop/edp0/Sh6652
    SLICE_X5Y49.G2       net (fanout=3)        0.697   ftop/edp0/Sh6652
    SLICE_X5Y49.CLK      Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<765>
                                                       ftop/edp0/edp_dgdpTx_vec_764_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_764
    -------------------------------------------------  ---------------------------
    Total                                     22.214ns (8.582ns logic, 13.632ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_doMesgMH (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_398 (FF)
  Requirement:          20.000ns
  Data Path Delay:      22.148ns (Levels of Logic = 12)
  Clock Path Skew:      -0.051ns (0.691 - 0.742)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_doMesgMH to ftop/edp0/edp_dgdpTx_vec_398
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y106.XQ     Tcko                  0.495   ftop/edp0/edp_doMesgMH
                                                       ftop/edp0/edp_doMesgMH
    SLICE_X18Y53.F1      net (fanout=4)        3.064   ftop/edp0/edp_doMesgMH
    SLICE_X18Y53.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X18Y47.G1      net (fanout=4)        1.586   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X18Y47.Y       Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X18Y47.F3      net (fanout=2)        0.042   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X18Y47.X       Tilo                  0.601   ftop/edp0/N2
                                                       ftop/edp0/x__h55201_and0010<1>11
    SLICE_X12Y40.G4      net (fanout=12)       1.117   ftop/edp0/N2
    SLICE_X12Y40.Y       Tilo                  0.616   ftop/edp0/N2134
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1
    SLICE_X11Y37.G1      net (fanout=32)       1.330   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>
    SLICE_X11Y37.Y       Tilo                  0.561   ftop/edp0/x__h55201<84>
                                                       ftop/edp0/x__h55201_and0006<0>11
    SLICE_X11Y41.F2      net (fanout=19)       0.877   ftop/edp0/N150
    SLICE_X11Y41.X       Tilo                  0.562   ftop/edp0/x__h55201<85>
                                                       ftop/edp0/x__h55201_and0007<5>
    SLICE_X11Y33.G1      net (fanout=3)        0.724   ftop/edp0/x__h55201<85>
    SLICE_X11Y33.X       Tif5x                 0.791   ftop/edp0/Sh4086
                                                       ftop/edp0/Sh4086_F
                                                       ftop/edp0/Sh4086
    SLICE_X24Y28.F2      net (fanout=4)        1.509   ftop/edp0/Sh4086
    SLICE_X24Y28.X       Tif5x                 0.853   ftop/edp0/Sh4894
                                                       ftop/edp0/Sh489428_G
                                                       ftop/edp0/Sh489428
    SLICE_X24Y25.F4      net (fanout=4)        0.525   ftop/edp0/Sh4894
    SLICE_X24Y25.X       Tif5x                 0.853   ftop/edp0/Sh5742
                                                       ftop/edp0/Sh574228_G
                                                       ftop/edp0/Sh574228
    SLICE_X30Y18.G2      net (fanout=4)        2.153   ftop/edp0/Sh5742
    SLICE_X30Y18.Y       Tilo                  0.616   ftop/edp0/Sh6542
                                                       ftop/edp0/Sh6542_SW0
    SLICE_X31Y19.F2      net (fanout=2)        0.372   ftop/edp0/N1651
    SLICE_X31Y19.X       Tif5x                 0.791   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7790<8>19
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7790<8>19_G
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7790<8>19
    SLICE_X29Y18.G4      net (fanout=1)        0.292   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7790<8>19
    SLICE_X29Y18.CLK     Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<398>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7790<8>391
                                                       ftop/edp0/edp_dgdpTx_vec_398
    -------------------------------------------------  ---------------------------
    Total                                     22.148ns (8.557ns logic, 13.591ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_398 (FF)
  Requirement:          20.000ns
  Data Path Delay:      22.067ns (Levels of Logic = 15)
  Clock Path Skew:      -0.084ns (0.548 - 0.632)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_3 to ftop/edp0/edp_dgdpTx_vec_398
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y65.XQ      Tcko                  0.495   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_3
    SLICE_X26Y64.F2      net (fanout=3)        0.386   ftop/edp0/dpControl<3>
    SLICE_X26Y64.X       Tilo                  0.601   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001_1
    SLICE_X27Y58.G2      net (fanout=1)        0.510   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q3_cmp_eq00001
    SLICE_X27Y58.Y       Tilo                  0.561   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X27Y58.F3      net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0/O
    SLICE_X27Y58.X       Tilo                  0.562   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X18Y49.G1      net (fanout=12)       1.113   ftop/edp0/N125
    SLICE_X18Y49.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X18Y49.F2      net (fanout=179)      0.511   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X18Y49.X       Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH1_1
    SLICE_X18Y47.F4      net (fanout=3)        0.278   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH1
    SLICE_X18Y47.X       Tilo                  0.601   ftop/edp0/N2
                                                       ftop/edp0/x__h55201_and0010<1>11
    SLICE_X12Y40.G4      net (fanout=12)       1.117   ftop/edp0/N2
    SLICE_X12Y40.Y       Tilo                  0.616   ftop/edp0/N2134
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1
    SLICE_X11Y37.G1      net (fanout=32)       1.330   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>
    SLICE_X11Y37.Y       Tilo                  0.561   ftop/edp0/x__h55201<84>
                                                       ftop/edp0/x__h55201_and0006<0>11
    SLICE_X9Y36.G2       net (fanout=19)       0.546   ftop/edp0/N150
    SLICE_X9Y36.Y        Tilo                  0.561   ftop/edp0/x__h55201<82>
                                                       ftop/edp0/x__h55201_and0006<2>1
    SLICE_X10Y31.F1      net (fanout=4)        1.311   ftop/edp0/x__h55201<92>
    SLICE_X10Y31.X       Tif5x                 0.853   ftop/edp0/Sh4094
                                                       ftop/edp0/Sh4094_G
                                                       ftop/edp0/Sh4094
    SLICE_X24Y28.G2      net (fanout=4)        1.260   ftop/edp0/Sh4094
    SLICE_X24Y28.X       Tif5x                 0.853   ftop/edp0/Sh4894
                                                       ftop/edp0/Sh489428_F
                                                       ftop/edp0/Sh489428
    SLICE_X24Y25.F4      net (fanout=4)        0.525   ftop/edp0/Sh4894
    SLICE_X24Y25.X       Tif5x                 0.853   ftop/edp0/Sh5742
                                                       ftop/edp0/Sh574228_G
                                                       ftop/edp0/Sh574228
    SLICE_X30Y18.G2      net (fanout=4)        2.153   ftop/edp0/Sh5742
    SLICE_X30Y18.Y       Tilo                  0.616   ftop/edp0/Sh6542
                                                       ftop/edp0/Sh6542_SW0
    SLICE_X31Y19.F2      net (fanout=2)        0.372   ftop/edp0/N1651
    SLICE_X31Y19.X       Tif5x                 0.791   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7790<8>19
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7790<8>19_G
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7790<8>19
    SLICE_X29Y18.G4      net (fanout=1)        0.292   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7790<8>19
    SLICE_X29Y18.CLK     Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<398>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7790<8>391
                                                       ftop/edp0/edp_dgdpTx_vec_398
    -------------------------------------------------  ---------------------------
    Total                                     22.067ns (10.342ns logic, 11.725ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_3 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.627ns (Levels of Logic = 1)
  Clock Path Skew:      0.110ns (0.566 - 0.456)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_3 to ftop/edp0/wci_reqF/Mram_arr4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y109.XQ     Tcko                  0.417   ftop/cp_wci_Vm_13_MData<3>
                                                       ftop/cp/wci_reqF_5_q_0_3
    SLICE_X52Y108.BY     net (fanout=2)        0.340   ftop/cp_wci_Vm_13_MData<3>
    SLICE_X52Y108.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<3>
                                                       ftop/edp0/wci_reqF/Mram_arr4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.627ns (0.287ns logic, 0.340ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_29 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr30.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.470 - 0.396)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_29 to ftop/iqadc/wci_wslv_reqF/Mram_arr30.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y199.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<29>
                                                       ftop/cp/wci_reqF_4_q_0_29
    SLICE_X46Y199.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_10_MData<29>
    SLICE_X46Y199.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr30.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_3 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.628ns (Levels of Logic = 1)
  Clock Path Skew:      0.110ns (0.566 - 0.456)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_3 to ftop/edp0/wci_reqF/Mram_arr4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y109.XQ     Tcko                  0.417   ftop/cp_wci_Vm_13_MData<3>
                                                       ftop/cp/wci_reqF_5_q_0_3
    SLICE_X52Y108.BY     net (fanout=2)        0.340   ftop/cp_wci_Vm_13_MData<3>
    SLICE_X52Y108.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<3>
                                                       ftop/edp0/wci_reqF/Mram_arr4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.628ns (0.288ns logic, 0.340ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_29 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr30.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.470 - 0.396)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_29 to ftop/iqadc/wci_wslv_reqF/Mram_arr30.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y199.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<29>
                                                       ftop/cp/wci_reqF_4_q_0_29
    SLICE_X46Y199.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_10_MData<29>
    SLICE_X46Y199.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr30.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.522ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_27 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr28.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.373 - 0.311)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_27 to ftop/gbewrk/wci_wslv_reqF/Mram_arr28.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y84.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<27>
                                                       ftop/cp/wci_reqF_3_q_0_27
    SLICE_X100Y86.BY     net (fanout=2)        0.318   ftop/cp_wci_Vm_9_MData<27>
    SLICE_X100Y86.CLK    Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr28.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.266ns logic, 0.318ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_27 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr28.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.373 - 0.311)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_27 to ftop/gbewrk/wci_wslv_reqF/Mram_arr28.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y84.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<27>
                                                       ftop/cp/wci_reqF_3_q_0_27
    SLICE_X100Y86.BY     net (fanout=2)        0.318   ftop/cp_wci_Vm_9_MData<27>
    SLICE_X100Y86.CLK    Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr28.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.267ns logic, 0.318ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_19 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr20.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.098ns (0.574 - 0.476)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_19 to ftop/pat0/wci_wslv_reqF/Mram_arr20.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y165.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<19>
                                                       ftop/cp/wci_reqF_q_0_19
    SLICE_X54Y165.BY     net (fanout=2)        0.356   ftop/cp_wci_Vm_5_MData<19>
    SLICE_X54Y165.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr20.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (0.266ns logic, 0.356ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_19 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr20.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.098ns (0.574 - 0.476)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_19 to ftop/pat0/wci_wslv_reqF/Mram_arr20.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y165.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<19>
                                                       ftop/cp/wci_reqF_q_0_19
    SLICE_X54Y165.BY     net (fanout=2)        0.356   ftop/cp_wci_Vm_5_MData<19>
    SLICE_X54Y165.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr20.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.267ns logic, 0.356ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_26 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr27.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.392 - 0.311)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_26 to ftop/gbewrk/wci_wslv_reqF/Mram_arr27.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y84.YQ      Tcko                  0.419   ftop/cp_wci_Vm_9_MData<27>
                                                       ftop/cp/wci_reqF_3_q_0_26
    SLICE_X100Y85.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<26>
    SLICE_X100Y85.CLK    Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<26>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr27.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_26 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr27.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.392 - 0.311)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_26 to ftop/gbewrk/wci_wslv_reqF/Mram_arr27.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y84.YQ      Tcko                  0.419   ftop/cp_wci_Vm_9_MData<27>
                                                       ftop/cp/wci_reqF_3_q_0_26
    SLICE_X100Y85.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<26>
    SLICE_X100Y85.CLK    Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<26>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr27.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_16 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr17.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.521 - 0.430)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_16 to ftop/pat0/wci_wslv_reqF/Mram_arr17.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y157.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<17>
                                                       ftop/cp/wci_reqF_q_0_16
    SLICE_X48Y157.BY     net (fanout=2)        0.340   ftop/cp_wci_Vm_5_MData<16>
    SLICE_X48Y157.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<16>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr17.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.289ns logic, 0.340ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.539ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_16 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr17.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.521 - 0.430)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_16 to ftop/pat0/wci_wslv_reqF/Mram_arr17.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y157.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<17>
                                                       ftop/cp/wci_reqF_q_0_16
    SLICE_X48Y157.BY     net (fanout=2)        0.340   ftop/cp_wci_Vm_5_MData<16>
    SLICE_X48Y157.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<16>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr17.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.290ns logic, 0.340ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_18 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr19.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.660ns (Levels of Logic = 1)
  Clock Path Skew:      0.119ns (0.513 - 0.394)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_18 to ftop/edp0/wci_reqF/Mram_arr19.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y136.YQ     Tcko                  0.419   ftop/cp_wci_Vm_13_MData<19>
                                                       ftop/cp/wci_reqF_5_q_0_18
    SLICE_X36Y137.BY     net (fanout=2)        0.371   ftop/cp_wci_Vm_13_MData<18>
    SLICE_X36Y137.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<18>
                                                       ftop/edp0/wci_reqF/Mram_arr19.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.660ns (0.289ns logic, 0.371ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_11 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem44.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.059ns (0.454 - 0.395)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_11 to ftop/cp/timeServ_setRefF/Mram_fifoMem44.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y193.XQ     Tcko                  0.396   ftop/cp/td<11>
                                                       ftop/cp/td_11
    SLICE_X66Y195.BY     net (fanout=2)        0.334   ftop/cp/td<11>
    SLICE_X66Y195.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<43>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem44.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.266ns logic, 0.334ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_18 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr19.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.661ns (Levels of Logic = 1)
  Clock Path Skew:      0.119ns (0.513 - 0.394)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_18 to ftop/edp0/wci_reqF/Mram_arr19.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y136.YQ     Tcko                  0.419   ftop/cp_wci_Vm_13_MData<19>
                                                       ftop/cp/wci_reqF_5_q_0_18
    SLICE_X36Y137.BY     net (fanout=2)        0.371   ftop/cp_wci_Vm_13_MData<18>
    SLICE_X36Y137.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<18>
                                                       ftop/edp0/wci_reqF/Mram_arr19.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.661ns (0.290ns logic, 0.371ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_11 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem44.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.059ns (0.454 - 0.395)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_11 to ftop/cp/timeServ_setRefF/Mram_fifoMem44.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y193.XQ     Tcko                  0.396   ftop/cp/td<11>
                                                       ftop/cp/td_11
    SLICE_X66Y195.BY     net (fanout=2)        0.334   ftop/cp/td<11>
    SLICE_X66Y195.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<43>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem44.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.267ns logic, 0.334ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_7 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.657ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (0.571 - 0.463)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_7 to ftop/edp0/wci_reqF/Mram_arr8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y105.XQ     Tcko                  0.396   ftop/cp_wci_Vm_13_MData<7>
                                                       ftop/cp/wci_reqF_5_q_0_7
    SLICE_X48Y105.BY     net (fanout=2)        0.391   ftop/cp_wci_Vm_13_MData<7>
    SLICE_X48Y105.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<7>
                                                       ftop/edp0/wci_reqF/Mram_arr8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.657ns (0.266ns logic, 0.391ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_7 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.658ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (0.571 - 0.463)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_7 to ftop/edp0/wci_reqF/Mram_arr8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y105.XQ     Tcko                  0.396   ftop/cp_wci_Vm_13_MData<7>
                                                       ftop/cp/wci_reqF_5_q_0_7
    SLICE_X48Y105.BY     net (fanout=2)        0.391   ftop/cp_wci_Vm_13_MData<7>
    SLICE_X48Y105.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<7>
                                                       ftop/edp0/wci_reqF/Mram_arr8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.658ns (0.267ns logic, 0.391ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.554ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_30 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem63.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (0.331 - 0.254)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_30 to ftop/cp/timeServ_setRefF/Mram_fifoMem63.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y205.YQ     Tcko                  0.419   ftop/cp/td<31>
                                                       ftop/cp/td_30
    SLICE_X72Y204.BY     net (fanout=2)        0.342   ftop/cp/td<30>
    SLICE_X72Y204.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<62>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem63.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.289ns logic, 0.342ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.555ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_31 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.576ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (0.067 - 0.046)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_31 to ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y49.XQ     Tcko                  0.396   ftop/cp_wci_Vm_7_MData<31>
                                                       ftop/cp/wci_reqF_2_q_0_31
    SLICE_X100Y46.BY     net (fanout=2)        0.310   ftop/cp_wci_Vm_7_MData<31>
    SLICE_X100Y46.CLK    Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.576ns (0.266ns logic, 0.310ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<11>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_11/SR
  Location pin: SLICE_X104Y31.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<11>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_11/SR
  Location pin: SLICE_X104Y31.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<11>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_10/SR
  Location pin: SLICE_X104Y31.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<11>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_10/SR
  Location pin: SLICE_X104Y31.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<15>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_15/SR
  Location pin: SLICE_X110Y20.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<15>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_15/SR
  Location pin: SLICE_X110Y20.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<15>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_14/SR
  Location pin: SLICE_X110Y20.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<15>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_14/SR
  Location pin: SLICE_X110Y20.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_6/rst/SR
  Logical resource: ftop/cp/wci_mReset_6/rst/SR
  Location pin: SLICE_X60Y117.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_6/rst/SR
  Logical resource: ftop/cp/wci_mReset_6/rst/SR
  Location pin: SLICE_X60Y117.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<11>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_11/SR
  Location pin: SLICE_X4Y98.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<11>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_11/SR
  Location pin: SLICE_X4Y98.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<11>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_10/SR
  Location pin: SLICE_X4Y98.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<11>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_10/SR
  Location pin: SLICE_X4Y98.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<17>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_17/SR
  Location pin: SLICE_X4Y97.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<17>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_17/SR
  Location pin: SLICE_X4Y97.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<17>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_16/SR
  Location pin: SLICE_X4Y97.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<17>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_16/SR
  Location pin: SLICE_X4Y97.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<29>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_29/SR
  Location pin: SLICE_X6Y148.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<29>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_29/SR
  Location pin: SLICE_X6Y148.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|     11.228ns|            0|          720|            2|    101748327|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      6.870ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     22.455ns|          N/A|          720|            0|    101748326|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.640|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   11.890|         |    3.938|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   22.455|         |         |         |
sys0_clkp      |   22.455|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   22.455|         |         |         |
sys0_clkp      |   22.455|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2219  Score: 2620458  (Setup/Max: 2585301, Hold: 35157)

Constraints cover 101947478 paths, 0 nets, and 101756 connections

Design statistics:
   Minimum period:  22.455ns{1}   (Maximum frequency:  44.534MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Sep  1 10:35:16 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 830 MB



