vendor_name = ModelSim
source_file = 1, C:/Users/jLs/Documents/UFPE/Lab_SD/Julius Cesar e Jose Lucas/Anotacoes_aulas/aula5/estrutura1/estrutura.vhd
source_file = 1, C:/Users/jLs/Documents/UFPE/Lab_SD/Julius Cesar e Jose Lucas/Anotacoes_aulas/aula5/estrutura1/ex_fixacao.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/jLs/Documents/UFPE/Lab_SD/Julius Cesar e Jose Lucas/Anotacoes_aulas/aula5/estrutura1/db/estrutura.cbx.xml
design_name = hard_block
design_name = ex_fixacao
instance = comp, \c~output\, c~output, ex_fixacao, 1
instance = comp, \a~input\, a~input, ex_fixacao, 1
instance = comp, \b~input\, b~input, ex_fixacao, 1
instance = comp, \c~0\, c~0, ex_fixacao, 1
