
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../SPEC2017//654.roms_s-523B.champsimtrace.xz
.xz
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 64
L1D has LRU replacement policy
Initialize SRRIP state for L2C
Initialize DRRIP state for LLC
Heartbeat CPU 0 instructions: 10000002 cycles: 2873123 heartbeat IPC: 3.48053 cumulative IPC: 3.48053 (Simulation time: 0 hr 4 min 22 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5707511 heartbeat IPC: 3.5281 cumulative IPC: 3.50415 (Simulation time: 0 hr 7 min 49 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 9206782 heartbeat IPC: 2.85774 cumulative IPC: 3.25847 (Simulation time: 0 hr 12 min 43 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 12474231 heartbeat IPC: 3.06049 cumulative IPC: 3.20661 (Simulation time: 0 hr 16 min 15 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 15549291 heartbeat IPC: 3.25197 cumulative IPC: 3.21558 (Simulation time: 0 hr 20 min 46 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 15549291 (Simulation time: 0 hr 20 min 46 sec) 

Heartbeat CPU 0 instructions: 60000003 cycles: 37570865 heartbeat IPC: 0.4541 cumulative IPC: 0.4541 (Simulation time: 0 hr 26 min 30 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 58865917 heartbeat IPC: 0.469593 cumulative IPC: 0.461717 (Simulation time: 0 hr 32 min 29 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 77959752 heartbeat IPC: 0.523729 cumulative IPC: 0.480689 (Simulation time: 0 hr 38 min 11 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 94954192 heartbeat IPC: 0.588428 cumulative IPC: 0.503747 (Simulation time: 0 hr 42 min 26 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 114408769 heartbeat IPC: 0.514018 cumulative IPC: 0.505768 (Simulation time: 0 hr 46 min 40 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 144464627 heartbeat IPC: 0.332714 cumulative IPC: 0.465422 (Simulation time: 0 hr 52 min 19 sec) 
Heartbeat CPU 0 instructions: 120000000 cycles: 174862663 heartbeat IPC: 0.328969 cumulative IPC: 0.439386 (Simulation time: 0 hr 57 min 24 sec) 
Heartbeat CPU 0 instructions: 130000002 cycles: 196243948 heartbeat IPC: 0.467699 cumulative IPC: 0.442736 (Simulation time: 1 hr 1 min 48 sec) 
Heartbeat CPU 0 instructions: 140000001 cycles: 217889321 heartbeat IPC: 0.461992 cumulative IPC: 0.444796 (Simulation time: 1 hr 4 min 56 sec) 
Heartbeat CPU 0 instructions: 150000003 cycles: 239824627 heartbeat IPC: 0.455886 cumulative IPC: 0.445881 (Simulation time: 1 hr 7 min 21 sec) 
Finished CPU 0 instructions: 100000002 cycles: 224275336 cumulative IPC: 0.445881 (Simulation time: 1 hr 7 min 21 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.445881 instructions: 100000002 cycles: 224275336

CPU 0 Average Load ROB stall cycles: 4.79925e+07
CPU 0 Fraction of times ROB stalled by Loads: 38.7974
CPU 0 Percentage of Load stall cycles in Total stall cycles: 1.90008e+08
Issued all: 182160519
Issued LT all: 173134450
rob_not_full_when_issued_lt_all: 30910003
Issued LT one: 158218279
rob_not_full_when_issued_lt_one: 25614408
 Total stall cycles: 199619480
 Total load stall cycles: 379292321219542
Unique Load IPs: 551
CPU 0 NUM of IPS identified critical: 6
CPU 0 Num of Load IPs stalling ROB: 0
Threshold modification factor: 0
Trouble in retire width: -nan
MaC = Marked as critical.
lt_50_percent_before_Mac: 2
gt_90_percent_before_Mac: 2
gt_75_percent_before_Mac: 0
gt_50_percent_before_Mac: 2
stall_proportion_bin_same_before_after: 0
stall_proportion_bin_lower_before_after: 0
stall_proportion_bin_upper_before_after: 0
average_stall_proportion_before: 0.0202195
average_stall_proportion_after: 0.0200368
Critical_IP_Detector_Accuracy_70: 0
Critical_IP_Detector_Accuracy_80: 0
Critical_IP_Detector_Accuracy_90: 0
Critical_IP_Detector_Coverage_70: 0
Critical_IP_Detector_Coverage_80: 0
Critical_IP_Detector_Coverage_90: 0
stat_90_percent_critical_ip_stalls_freq: 149121
stat_90_percent_non_critical_ip_stalls_freq: 18446744073709402495
AVERAGE_ROB_Occupancy_90_Percent_Critical_IP_Stalls: 335.411
AVERAGE_ROB_Occupancy_90_Percent_Non_Critical_IP_Stalls: 5.20403e-11
Critical_IP_ROB_Stalls_Bucket_0: 167
Non-critical_IP_ROB_Stalls_Bucket_0: 14367
Critical_IP_ROB_Stalls_Bucket_1: 155
Non-critical_IP_ROB_Stalls_Bucket_1: 14768
Critical_IP_ROB_Stalls_Bucket_2: 205
Non-critical_IP_ROB_Stalls_Bucket_2: 16275
Critical_IP_ROB_Stalls_Bucket_3: 331
Non-critical_IP_ROB_Stalls_Bucket_3: 36826
Critical_IP_ROB_Stalls_Bucket_4: 369
Non-critical_IP_ROB_Stalls_Bucket_4: 57965
Critical_IP_ROB_Stalls_Bucket_5: 2474
Non-critical_IP_ROB_Stalls_Bucket_5: 391182
Critical_IP_ROB_Stalls_Bucket_6: 42484
Non-critical_IP_ROB_Stalls_Bucket_6: 2488647
0 => IPs accounting for >50 percent of stalls, 1 => 55, 2 => 60, 3 => 65 and so on till 90.
percent50: inf num IPs:  1
percent55: inf num IPs: 1
percent60: inf num IPs: 1
percent65: inf num IPs: 1
percent70: inf num IPs: 1
percent75: inf num IPs: 1
percent80: inf num IPs: 1
percent85: inf num IPs: 1
percent90: inf num IPs: 1
Critical_ROB_Stalls_Percent_0_Bucket_0: 261
Non-critical_ROB_Stalls_Percent_0_Bucket_0: 14273
Critical_ROB_Stalls_Percent_0_Bucket_1: 10
Non-critical_ROB_Stalls_Percent_0_Bucket_1: 14913
Critical_ROB_Stalls_Percent_0_Bucket_2: 261
Non-critical_ROB_Stalls_Percent_0_Bucket_2: 16219
Critical_ROB_Stalls_Percent_0_Bucket_3: 502
Non-critical_ROB_Stalls_Percent_0_Bucket_3: 36655
Critical_ROB_Stalls_Percent_0_Bucket_4: 384
Non-critical_ROB_Stalls_Percent_0_Bucket_4: 57950
Critical_ROB_Stalls_Percent_0_Bucket_5: 5715
Non-critical_ROB_Stalls_Percent_0_Bucket_5: 387941
Critical_ROB_Stalls_Percent_0_Bucket_6: 141988
Non-critical_ROB_Stalls_Percent_0_Bucket_6: 2389143
Critical_ROB_Stalls_Percent_1_Bucket_0: 261
Non-critical_ROB_Stalls_Percent_1_Bucket_0: 14273
Critical_ROB_Stalls_Percent_1_Bucket_1: 10
Non-critical_ROB_Stalls_Percent_1_Bucket_1: 14913
Critical_ROB_Stalls_Percent_1_Bucket_2: 261
Non-critical_ROB_Stalls_Percent_1_Bucket_2: 16219
Critical_ROB_Stalls_Percent_1_Bucket_3: 502
Non-critical_ROB_Stalls_Percent_1_Bucket_3: 36655
Critical_ROB_Stalls_Percent_1_Bucket_4: 384
Non-critical_ROB_Stalls_Percent_1_Bucket_4: 57950
Critical_ROB_Stalls_Percent_1_Bucket_5: 5715
Non-critical_ROB_Stalls_Percent_1_Bucket_5: 387941
Critical_ROB_Stalls_Percent_1_Bucket_6: 141988
Non-critical_ROB_Stalls_Percent_1_Bucket_6: 2389143
Critical_ROB_Stalls_Percent_2_Bucket_0: 261
Non-critical_ROB_Stalls_Percent_2_Bucket_0: 14273
Critical_ROB_Stalls_Percent_2_Bucket_1: 10
Non-critical_ROB_Stalls_Percent_2_Bucket_1: 14913
Critical_ROB_Stalls_Percent_2_Bucket_2: 261
Non-critical_ROB_Stalls_Percent_2_Bucket_2: 16219
Critical_ROB_Stalls_Percent_2_Bucket_3: 502
Non-critical_ROB_Stalls_Percent_2_Bucket_3: 36655
Critical_ROB_Stalls_Percent_2_Bucket_4: 384
Non-critical_ROB_Stalls_Percent_2_Bucket_4: 57950
Critical_ROB_Stalls_Percent_2_Bucket_5: 5715
Non-critical_ROB_Stalls_Percent_2_Bucket_5: 387941
Critical_ROB_Stalls_Percent_2_Bucket_6: 141988
Non-critical_ROB_Stalls_Percent_2_Bucket_6: 2389143
Critical_ROB_Stalls_Percent_3_Bucket_0: 261
Non-critical_ROB_Stalls_Percent_3_Bucket_0: 14273
Critical_ROB_Stalls_Percent_3_Bucket_1: 10
Non-critical_ROB_Stalls_Percent_3_Bucket_1: 14913
Critical_ROB_Stalls_Percent_3_Bucket_2: 261
Non-critical_ROB_Stalls_Percent_3_Bucket_2: 16219
Critical_ROB_Stalls_Percent_3_Bucket_3: 502
Non-critical_ROB_Stalls_Percent_3_Bucket_3: 36655
Critical_ROB_Stalls_Percent_3_Bucket_4: 384
Non-critical_ROB_Stalls_Percent_3_Bucket_4: 57950
Critical_ROB_Stalls_Percent_3_Bucket_5: 5715
Non-critical_ROB_Stalls_Percent_3_Bucket_5: 387941
Critical_ROB_Stalls_Percent_3_Bucket_6: 141988
Non-critical_ROB_Stalls_Percent_3_Bucket_6: 2389143
Critical_ROB_Stalls_Percent_4_Bucket_0: 261
Non-critical_ROB_Stalls_Percent_4_Bucket_0: 14273
Critical_ROB_Stalls_Percent_4_Bucket_1: 10
Non-critical_ROB_Stalls_Percent_4_Bucket_1: 14913
Critical_ROB_Stalls_Percent_4_Bucket_2: 261
Non-critical_ROB_Stalls_Percent_4_Bucket_2: 16219
Critical_ROB_Stalls_Percent_4_Bucket_3: 502
Non-critical_ROB_Stalls_Percent_4_Bucket_3: 36655
Critical_ROB_Stalls_Percent_4_Bucket_4: 384
Non-critical_ROB_Stalls_Percent_4_Bucket_4: 57950
Critical_ROB_Stalls_Percent_4_Bucket_5: 5715
Non-critical_ROB_Stalls_Percent_4_Bucket_5: 387941
Critical_ROB_Stalls_Percent_4_Bucket_6: 141988
Non-critical_ROB_Stalls_Percent_4_Bucket_6: 2389143
Critical_ROB_Stalls_Percent_5_Bucket_0: 261
Non-critical_ROB_Stalls_Percent_5_Bucket_0: 14273
Critical_ROB_Stalls_Percent_5_Bucket_1: 10
Non-critical_ROB_Stalls_Percent_5_Bucket_1: 14913
Critical_ROB_Stalls_Percent_5_Bucket_2: 261
Non-critical_ROB_Stalls_Percent_5_Bucket_2: 16219
Critical_ROB_Stalls_Percent_5_Bucket_3: 502
Non-critical_ROB_Stalls_Percent_5_Bucket_3: 36655
Critical_ROB_Stalls_Percent_5_Bucket_4: 384
Non-critical_ROB_Stalls_Percent_5_Bucket_4: 57950
Critical_ROB_Stalls_Percent_5_Bucket_5: 5715
Non-critical_ROB_Stalls_Percent_5_Bucket_5: 387941
Critical_ROB_Stalls_Percent_5_Bucket_6: 141988
Non-critical_ROB_Stalls_Percent_5_Bucket_6: 2389143
Critical_ROB_Stalls_Percent_6_Bucket_0: 261
Non-critical_ROB_Stalls_Percent_6_Bucket_0: 14273
Critical_ROB_Stalls_Percent_6_Bucket_1: 10
Non-critical_ROB_Stalls_Percent_6_Bucket_1: 14913
Critical_ROB_Stalls_Percent_6_Bucket_2: 261
Non-critical_ROB_Stalls_Percent_6_Bucket_2: 16219
Critical_ROB_Stalls_Percent_6_Bucket_3: 502
Non-critical_ROB_Stalls_Percent_6_Bucket_3: 36655
Critical_ROB_Stalls_Percent_6_Bucket_4: 384
Non-critical_ROB_Stalls_Percent_6_Bucket_4: 57950
Critical_ROB_Stalls_Percent_6_Bucket_5: 5715
Non-critical_ROB_Stalls_Percent_6_Bucket_5: 387941
Critical_ROB_Stalls_Percent_6_Bucket_6: 141988
Non-critical_ROB_Stalls_Percent_6_Bucket_6: 2389143
Critical_ROB_Stalls_Percent_7_Bucket_0: 261
Non-critical_ROB_Stalls_Percent_7_Bucket_0: 14273
Critical_ROB_Stalls_Percent_7_Bucket_1: 10
Non-critical_ROB_Stalls_Percent_7_Bucket_1: 14913
Critical_ROB_Stalls_Percent_7_Bucket_2: 261
Non-critical_ROB_Stalls_Percent_7_Bucket_2: 16219
Critical_ROB_Stalls_Percent_7_Bucket_3: 502
Non-critical_ROB_Stalls_Percent_7_Bucket_3: 36655
Critical_ROB_Stalls_Percent_7_Bucket_4: 384
Non-critical_ROB_Stalls_Percent_7_Bucket_4: 57950
Critical_ROB_Stalls_Percent_7_Bucket_5: 5715
Non-critical_ROB_Stalls_Percent_7_Bucket_5: 387941
Critical_ROB_Stalls_Percent_7_Bucket_6: 141988
Non-critical_ROB_Stalls_Percent_7_Bucket_6: 2389143
Critical_ROB_Stalls_Percent_8_Bucket_0: 261
Non-critical_ROB_Stalls_Percent_8_Bucket_0: 14273
Critical_ROB_Stalls_Percent_8_Bucket_1: 10
Non-critical_ROB_Stalls_Percent_8_Bucket_1: 14913
Critical_ROB_Stalls_Percent_8_Bucket_2: 261
Non-critical_ROB_Stalls_Percent_8_Bucket_2: 16219
Critical_ROB_Stalls_Percent_8_Bucket_3: 502
Non-critical_ROB_Stalls_Percent_8_Bucket_3: 36655
Critical_ROB_Stalls_Percent_8_Bucket_4: 384
Non-critical_ROB_Stalls_Percent_8_Bucket_4: 57950
Critical_ROB_Stalls_Percent_8_Bucket_5: 5715
Non-critical_ROB_Stalls_Percent_8_Bucket_5: 387941
Critical_ROB_Stalls_Percent_8_Bucket_6: 141988
Non-critical_ROB_Stalls_Percent_8_Bucket_6: 2389143
Average ROB occupancy Load Stall Begin: 313.006
Average ROB occupancy Load Stall End: 329.393
Min ROB occupancy Load Stall Begin: 1
Max ROB occupancy Load Stall Begin: 352
Min ROB occupancy Load Stall End: 1
Max ROB occupancy Load Stall End: 352
Average ROB occupancy Critical Load Stall Begin: 321.075
Average ROB occupancy Critical Load Stall End: 329.519
Min ROB occupancy Critical Load Stall Begin: 8
Max ROB occupancy Critical Load Stall Begin: 352
Min ROB occupancy Critical Load Stall End: 8
Max ROB occupancy Critical Load Stall End: 352
 ROB Load Stall Begin Bucket Count 0: 20001
 ROB Load Stall End Bucket Count 0: 14534
 ROB Critical Load Stall Begin Bucket Count 0: 70
 ROB Critical Load Stall End Bucket Count 0: 64
 ROB Load Stall Begin Bucket Count 1: 18780
 ROB Load Stall End Bucket Count 1: 14923
 ROB Critical Load Stall Begin Bucket Count 1: 24
 ROB Critical Load Stall End Bucket Count 1: 28
 ROB Load Stall Begin Bucket Count 2: 19457
 ROB Load Stall End Bucket Count 2: 16480
 ROB Critical Load Stall Begin Bucket Count 2: 24
 ROB Critical Load Stall End Bucket Count 2: 25
 ROB Load Stall Begin Bucket Count 3: 52032
 ROB Load Stall End Bucket Count 3: 37157
 ROB Critical Load Stall Begin Bucket Count 3: 29
 ROB Critical Load Stall End Bucket Count 3: 29
 ROB Load Stall Begin Bucket Count 4: 94197
 ROB Load Stall End Bucket Count 4: 58334
 ROB Critical Load Stall Begin Bucket Count 4: 52
 ROB Critical Load Stall End Bucket Count 4: 35
 ROB Load Stall Begin Bucket Count 5: 757769
 ROB Load Stall End Bucket Count 5: 393656
 ROB Critical Load Stall Begin Bucket Count 5: 1728
 ROB Critical Load Stall End Bucket Count 5: 653
 ROB Load Stall Begin Bucket Count 6: 2103979
 ROB Load Stall End Bucket Count 6: 2531131
 ROB Critical Load Stall Begin Bucket Count 6: 5745
 ROB Critical Load Stall End Bucket Count 6: 6838
PIST Tag Read Accesses: 0
PIST Read Accesses: 0
PIST Tag Write Accesses: 0
PIST Write Accesses: 0
Criticality detector called times: 0
Max global_stall_cycles_count: 0
Threshold Modified: 0 times, factor: 0
Sturdy critical IP cache stats: 
 Unused entries: 0
CIC Tag Read Accesses: 0
CIC Read Accesses: 0
CIC Tag Write Accesses: 0
CIC Write Accesses: 0
Wobbly critical IP cache stats: 
 Unused entries: 5
CIC Tag Read Accesses: 369008789
CIC Read Accesses: 0
CIC Tag Write Accesses: 787682
CIC Write Accesses: 0
ITLB TOTAL     ACCESS:   16650657  HIT:   16650657  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB LOAD TRANSLATION ACCESS:   16650657  HIT:   16650657  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB RQ	ACCESS:   19307706	FORWARD:          0	MERGED:    2657050	TO_CACHE:   16650656

DTLB TOTAL     ACCESS:   21454149  HIT:   21402785  MISS:      51364  HIT %:    99.7606  MISS %:   0.239413   MPKI: 0.51364
DTLB LOAD TRANSLATION ACCESS:   21454149  HIT:   21402785  MISS:      51364  HIT %:    99.7606  MISS %:   0.239413   MPKI: 0.51364
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 109.881 cycles
DTLB RQ	ACCESS:   24356198	FORWARD:          0	MERGED:    2862915	TO_CACHE:   21493283

STLB TOTAL     ACCESS:      64614  HIT:      13621  MISS:      50993  HIT %:    21.0806  MISS %:    78.9194   MPKI: 0.50993
STLB LOAD TRANSLATION ACCESS:      51364  HIT:        371  MISS:      50993  HIT %:   0.722296  MISS %:    99.2777   MPKI: 0.50993
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:      13250  HIT:      13250  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 101.394 cycles
STLB RQ	ACCESS:      66721	FORWARD:          0	MERGED:       2107	TO_CACHE:      64614

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   19552315  HIT:   17309408  MISS:    2242907  HIT %:    88.5287  MISS %:    11.4713   MPKI: 22.4291
L1D LOAD      ACCESS:   16215355  HIT:   14620555  MISS:    1594800  HIT %:    90.1649  MISS %:    9.83512   MPKI: 15.948
L1D RFO       ACCESS:    3321900  HIT:    2688835  MISS:     633065  HIT %:    80.9427  MISS %:    19.0573   MPKI: 6.33065
L1D PREFETCH  ACCESS:      15060  HIT:         18  MISS:      15042  HIT %:   0.119522  MISS %:    99.8805   MPKI: 0.15042
L1D PREFETCH  REQUESTED:      30714  ISSUED:      30714  USEFUL:      14167  USELESS:        923
L1D USEFUL LOAD PREFETCHES:      14167 PREFETCH ISSUED TO LOWER LEVEL:      15204  ACCURACY: 93.1794
L1D TIMELY PREFETCHES:      14167 LATE PREFETCHES: 162 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 15204 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 9711.88 cycles
L1D RQ	ACCESS:   37840706	FORWARD:          0	MERGED:   19436457	TO_CACHE:   18403576
L1D WQ	ACCESS:    5952622	FORWARD:        673	MERGED:          0	TO_CACHE:    5952622
L1D PQ	ACCESS:      15357	FORWARD:          0	MERGED:          0	TO_CACHE:      15357

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 2724737
L1D ROI Sum of L1D PQ occupancy: 202106
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:   19307690  HIT:   19307658  MISS:         32  HIT %:    99.9998  MISS %: 0.000165737   MPKI: 0.00032
L1I LOAD      ACCESS:   19307690  HIT:   19307658  MISS:         32  HIT %:    99.9998  MISS %: 0.000165737   MPKI: 0.00032
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 258.312 cycles
L1I RQ	ACCESS:   29912698	FORWARD:          0	MERGED:   10604992	TO_CACHE:   19307706

BTB TOTAL     ACCESS:    6884701  HIT:    6884655  MISS:         46  HIT %:    99.9993  MISS %: 0.000668148   MPKI: 0.00046
BTB BRANCH_DIRECT_JUMP	ACCESS:     801243  HIT:     801238  MISS:          5
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:    6083458  HIT:    6083417  MISS:         41
BTB BRANCH_DIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    3060125  HIT:     804504  MISS:    2255621  HIT %:    26.2899  MISS %:    73.7101   MPKI: 22.5562
L2C LOAD      ACCESS:    1594670  HIT:        282  MISS:    1594388  HIT %:  0.0176839  MISS %:    99.9823   MPKI: 15.9439
L2C DATA LOAD MPKI: 15.9436
L2C INSTRUCTION LOAD MPKI: 0.00032
L2C RFO       ACCESS:     633064  HIT:          0  MISS:     633064  HIT %:          0  MISS %:        100   MPKI: 6.33064
L2C PREFETCH  ACCESS:      15204  HIT:          0  MISS:      15204  HIT %:          0  MISS %:        100   MPKI: 0.15204
L2C DATA PREFETCH MPKI: 0.15204
L2C INSTRUCTION PREFETCH MPKI: 0
L2C WRITEBACK ACCESS:     766108  HIT:     763860  MISS:       2248  HIT %:    99.7066  MISS %:   0.293431   MPKI: 0.02248
L2C LOAD TRANSLATION ACCESS:      51079  HIT:      40362  MISS:      10717  HIT %:    79.0188  MISS %:    20.9812   MPKI: 0.10717
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:      20779
L2C USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:      15204  ACCURACY: 0
L2C TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 216.738 cycles
L2C RQ	ACCESS:    2278813	FORWARD:          0	MERGED:          0	TO_CACHE:    2278813
L2C WQ	ACCESS:     766108	FORWARD:          0	MERGED:          0	TO_CACHE:     766108
L2C PQ	ACCESS:      15204	FORWARD:          0	MERGED:          0	TO_CACHE:      15204

L2C Instructions Evicting Data 32
L2C Translations Evicting Data 10682
L2C Data Evicting Data 2231910
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 0
L2C Data Evicting Instructions 32
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 35
L2C Data Evicting Translations 10682
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:      50993  HIT:      50993  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:      50993  HIT:      50993  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:      50993  HIT:      50993  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:      50993  HIT:      50993  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:      50993  HIT:      50993  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:      50993  HIT:      50993  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:      50993  HIT:      50870  MISS:        123  HIT %:    99.7588  MISS %:    0.24121   MPKI: 0.00123
PSCL2 LOAD TRANSLATION ACCESS:      50993  HIT:      50870  MISS:        123  HIT %:    99.7588  MISS %:    0.24121   MPKI: 0.00123
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:    3016985  HIT:     751638  MISS:    2265347  HIT %:    24.9135  MISS %:    75.0865   MPKI: 22.6535
LLC LOAD      ACCESS:    1594388  HIT:        427  MISS:    1593961  HIT %:  0.0267814  MISS %:    99.9732   MPKI: 15.9396
LLC RFO       ACCESS:     633064  HIT:          0  MISS:     633064  HIT %:          0  MISS %:        100   MPKI: 6.33064
LLC PREFETCH  ACCESS:      15204  HIT:         16  MISS:      15188  HIT %:   0.105235  MISS %:    99.8948   MPKI: 0.15188
LLC WRITEBACK ACCESS:     763612  HIT:     751158  MISS:      12454  HIT %:    98.3691  MISS %:    1.63093   MPKI: 0.12454
LLC LOAD TRANSLATION ACCESS:      10717  HIT:         37  MISS:      10680  HIT %:   0.345246  MISS %:    99.6548   MPKI: 0.1068
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          4  USELESS:      39165
LLC USEFUL LOAD PREFETCHES:          4 PREFETCH ISSUED TO LOWER LEVEL:      15188  ACCURACY: 0.0263366
LLC TIMELY PREFETCHES:          4 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 185.875 cycles
LLC RQ	ACCESS:    2238169	FORWARD:          0	MERGED:          0	TO_CACHE:    2238169
LLC WQ	ACCESS:     763612	FORWARD:          0	MERGED:          0	TO_CACHE:     763612
LLC PQ	ACCESS:      15204	FORWARD:          0	MERGED:          0	TO_CACHE:      15204

LLC Dense regions hint to LLC: 0

RAW hits: 13310
Loads Generated: 37854020
Loads sent to L1D: 37840706
Stores Generated: 5952623
Stores sent to L1D: 5952622
Major fault: 0 Minor fault: 27917
Allocated PAGES: 27917

stream: 
stream:times selected: 1623475
stream:pref_filled: 940716
stream:pref_useful: 888266
stream:pref_late: 647
stream:misses: 32
stream:misses_by_poll: 0

CS: 
CS:times selected: 1534753
CS:pref_filled: 3111
CS:pref_useful: 3050
CS:pref_late: 8
CS:misses: 20953
CS:misses_by_poll: 0

CPLX: 
CPLX:times selected: 88661
CPLX:pref_filled: 2434
CPLX:pref_useful: 2267
CPLX:pref_late: 0
CPLX:misses: 720
CPLX:misses_by_poll: 0

NL_L1: 
NL:times selected: 8
NL:pref_filled: 5
NL:pref_useful: 5
NL:pref_late: 0
NL:misses: 0
NL:misses_by_poll: 0

total selections: 3246897
total_filled: 15042
total_useful: 14167
total_late: 658
total_polluted: 0
total_misses_after_warmup: 1182
conflicts: 5
Degree Incremented Times: 53957
Degree Decremented Times: 0

L1 IP Table Write Accesses: 376033
L1 IP Table Read Accesses: 376028
L1 RST Write Accesses: 17685
L1 RST Read Accesses: 35370
L1 CSPT Write Accesses: 17685
L1 CSPT Read Accesses: 19153
L1 RR Filter Tag Write Accesses: 15357
L1 RR Filter Tag Read Accesses: 4462871
L1 IP Table Tag Write Accesses: 376039
L1 IP Table Tag Read Accesses: 376039
L1 RST Tag Write Accesses: 0
L1 RST Tag Read Accesses: 156412
L1 RR Filter Write Accesses: 0
L1 RR Filter Read Accesses: 151686
test: 41356

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      63989  ROW_BUFFER_MISS:    2188903
 DBUS_CONGESTED:        369
 WQ ROW_BUFFER_HIT:     590512  ROW_BUFFER_MISS:     165131  FULL:          0

 AVG_CONGESTED_CYCLE: 5
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 5346996
0banks busy for write cycles: 31733
1banks busy for read cycles: 61283052
1banks busy for write cycles: 6751534
2banks busy for read cycles: 48481724
2banks busy for write cycles: 5568496
3banks busy for read cycles: 40500257
3banks busy for write cycles: 4342162
4banks busy for read cycles: 12437780
4banks busy for write cycles: 3706109
5banks busy for read cycles: 333842
5banks busy for write cycles: 3504422
6banks busy for read cycles: 17644
6banks busy for write cycles: 3554688
7banks busy for read cycles: 26202
7banks busy for write cycles: 5310413
8banks busy for read cycles: 21381
8banks busy for write cycles: 23056902

CPU 0 Branch Prediction Accuracy: 99.8514% MPKI: 0.10457 Average ROB Occupancy at Mispredict: 323.4
Branch types
NOT_BRANCH: 92964080 92.9641%
BRANCH_DIRECT_JUMP: 801243 0.801243%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 6234637 6.23464%
BRANCH_DIRECT_CALL: 0 0%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 0 0%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 27917
