HelpInfo,C:\Users\Sebastian\Microchip\Libero\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Users\Sebastian\Microchip\Libero\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\Sebastian\DigitaleSysteme\FPGA\src\hex4x7seg.vhd'.||aufgabe1.srr(44);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/44||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\Sebastian\DigitaleSysteme\FPGA\src\aufgabe1.vhd'.||aufgabe1.srr(45);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/45||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||aufgabe1.srr(47);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/47||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Users\Sebastian\Microchip\Libero\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.aufgabe1.struktur.||aufgabe1.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/48||aufgabe1.vhd(5);liberoaction://cross_probe/hdl/file/'C:\Users\Sebastian\DigitaleSysteme\FPGA\src\aufgabe1.vhd'/linenumber/5
Implementation;Synthesis||CD630||@N: Synthesizing work.hex4x7seg.struktur.||aufgabe1.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/49||hex4x7seg.vhd(6);liberoaction://cross_probe/hdl/file/'C:\Users\Sebastian\DigitaleSysteme\FPGA\src\hex4x7seg.vhd'/linenumber/6
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=10 on top level netlist aufgabe1 ||aufgabe1.srr(198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/198||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock aufgabe1|clk which controls 17 sequential elements including u1.freq_cnt[0:13]. This clock has no specified timing constraint which may adversely impact design performance. ||aufgabe1.srr(224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/224||hex4x7seg.vhd(31);liberoaction://cross_probe/hdl/file/'C:\Users\Sebastian\DigitaleSysteme\FPGA\src\hex4x7seg.vhd'/linenumber/31
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||aufgabe1.srr(226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/226||null;null
Implementation;Synthesis||BZ173||@N: ROM seg_1[7:1] (in view: work.hex4x7seg(struktur)) mapped in logic.||aufgabe1.srr(289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/289||hex4x7seg.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\Sebastian\DigitaleSysteme\FPGA\src\hex4x7seg.vhd'/linenumber/103
Implementation;Synthesis||BZ173||@N: ROM seg_1[7:1] (in view: work.hex4x7seg(struktur)) mapped in logic.||aufgabe1.srr(290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/290||hex4x7seg.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\Sebastian\DigitaleSysteme\FPGA\src\hex4x7seg.vhd'/linenumber/103
Implementation;Synthesis||MO106||@N: Found ROM seg_1[7:1] (in view: work.hex4x7seg(struktur)) with 16 words by 7 bits.||aufgabe1.srr(291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/291||hex4x7seg.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\Sebastian\DigitaleSysteme\FPGA\src\hex4x7seg.vhd'/linenumber/103
Implementation;Synthesis||MO231||@N: Found counter in view:work.hex4x7seg(struktur) instance freq_cnt[0:13] ||aufgabe1.srr(295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/295||hex4x7seg.vhd(31);liberoaction://cross_probe/hdl/file/'C:\Users\Sebastian\DigitaleSysteme\FPGA\src\hex4x7seg.vhd'/linenumber/31
Implementation;Synthesis||FP130||@N: Promoting Net rst_arst on CLKINT  I_69 ||aufgabe1.srr(328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/328||null;null
Implementation;Synthesis||FP130||@N: Promoting Net clk_c on CLKINT  I_70 ||aufgabe1.srr(329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/329||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||aufgabe1.srr(357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/357||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock aufgabe1|clk with period 10.00ns. Please declare a user-defined clock on port clk.||aufgabe1.srr(367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/367||null;null
Implementation;Place and Route||PDC-13;liberoaction://open_online_help/19137256||Error: Illegal or Invalid assignment to Package pin at PDC Line : set_io btn[3] -pinname 40 -fixed yes -iostd LVCMOS33 -DIRECTION INPUT||(null);(null)||(null);(null)
Implementation;Place and Route||PDC-13;liberoaction://open_online_help/19137256||Error: Illegal or Invalid assignment to Package pin at PDC Line : set_io digi[3] -pinname 41 -fixed yes -iostd LVCMOS33 -DIRECTION OUTPUT||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:aufgabe1
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Error(s) , 3 Info(s)||aufgabe1_layout_log.log;liberoaction://open_report/file/aufgabe1_layout_log.log||(null);(null)
