$date
	Wed Dec 15 22:42:51 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_vector_reversal $end
$scope module U0 $end
$var wire 8 ! in [7:0] $end
$var wire 8 " out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 "
b0 !
$end
#5
b10000000 "
b1 !
#10
b1000000 "
b10 !
#15
b100000 "
b100 !
#20
b10000 "
b1000 !
#25
b11 "
b11000000 !
#30
b111 "
b11100000 !
#35
b1111 "
b11110000 !
#40
