

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
================================================================
* Date:           Wed Mar 22 10:44:37 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    14364|    14364|  0.144 ms|  0.144 ms|  14364|  14364|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                          Loop Name                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH  |    14362|    14362|        13|          2|          1|  7176|       yes|
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 2, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 16 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 17 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 18 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 19 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 21 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten250 = alloca i32 1"   --->   Operation 22 'alloca' 'indvar_flatten250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%select_ln24_21_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %select_ln24_21"   --->   Operation 23 'read' 'select_ln24_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_mid1238_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_mid1238"   --->   Operation 24 'read' 'p_mid1238_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%input_feature_map_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_feature_map"   --->   Operation 25 'read' 'input_feature_map_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%add_ln39_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln39"   --->   Operation 26 'read' 'add_ln39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%select_ln24_21_cast = zext i11 %select_ln24_21_read"   --->   Operation 27 'zext' 'select_ln24_21_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_20, i32 0, i32 0, void @empty_5, i32 0, i32 1, void @empty, void @empty_6, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten250"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %c"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i736 0, i736 %reuse_reg"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body9.i"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.98>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%i_1 = load i6 %i" [utils.cpp:37]   --->   Operation 37 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten250_load = load i13 %indvar_flatten250" [utils.cpp:34]   --->   Operation 38 'load' 'indvar_flatten250_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.09ns)   --->   "%icmp_ln34 = icmp_eq  i13 %indvar_flatten250_load, i13 7176" [utils.cpp:34]   --->   Operation 39 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.67ns)   --->   "%add_ln34_2 = add i13 %indvar_flatten250_load, i13 1" [utils.cpp:34]   --->   Operation 40 'add' 'add_ln34_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.inc37.i, void %for.inc.loopexit.exitStub" [utils.cpp:34]   --->   Operation 41 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [utils.cpp:42]   --->   Operation 42 'load' 'j_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten_load_1 = load i12 %indvar_flatten" [utils.cpp:37]   --->   Operation 43 'load' 'indvar_flatten_load_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%c_load = load i2 %c" [utils.cpp:34]   --->   Operation 44 'load' 'c_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.56ns)   --->   "%add_ln34 = add i2 %c_load, i2 1" [utils.cpp:34]   --->   Operation 45 'add' 'add_ln34' <Predicate = (!icmp_ln34)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.99ns)   --->   "%icmp_ln37 = icmp_eq  i12 %indvar_flatten_load_1, i12 2392" [utils.cpp:37]   --->   Operation 46 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln34)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.18ns)   --->   "%select_ln34 = select i1 %icmp_ln37, i6 0, i6 %i_1" [utils.cpp:34]   --->   Operation 47 'select' 'select_ln34' <Predicate = (!icmp_ln34)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.99ns)   --->   "%select_ln34_1 = select i1 %icmp_ln37, i2 %add_ln34, i2 %c_load" [utils.cpp:34]   --->   Operation 48 'select' 'select_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%xor_ln34 = xor i1 %icmp_ln37, i1 1" [utils.cpp:34]   --->   Operation 49 'xor' 'xor_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.42ns)   --->   "%icmp_ln42 = icmp_eq  i6 %j_load, i6 46" [utils.cpp:42]   --->   Operation 50 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln34 = and i1 %icmp_ln42, i1 %xor_ln34" [utils.cpp:34]   --->   Operation 51 'and' 'and_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.82ns)   --->   "%add_ln37 = add i6 %select_ln34, i6 1" [utils.cpp:37]   --->   Operation 52 'add' 'add_ln37' <Predicate = (!icmp_ln34)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln37)   --->   "%or_ln37 = or i1 %and_ln34, i1 %icmp_ln37" [utils.cpp:37]   --->   Operation 53 'or' 'or_ln37' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln37 = select i1 %or_ln37, i6 0, i6 %j_load" [utils.cpp:37]   --->   Operation 54 'select' 'select_ln37' <Predicate = (!icmp_ln34)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i6 %select_ln37" [utils.cpp:44]   --->   Operation 55 'zext' 'zext_ln44' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.82ns)   --->   "%add_ln46_1 = add i7 %zext_ln44, i7 125" [utils.cpp:46]   --->   Operation 56 'add' 'add_ln46_1' <Predicate = (!icmp_ln34)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln42 = store i13 %add_ln34_2, i13 %indvar_flatten250" [utils.cpp:42]   --->   Operation 57 'store' 'store_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln42 = store i2 %select_ln34_1, i2 %c" [utils.cpp:42]   --->   Operation 58 'store' 'store_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fm"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i6 %i_1" [utils.cpp:37]   --->   Operation 60 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.63ns)   --->   "%add_ln39_1 = add i11 %add_ln39_read, i11 %zext_ln37" [utils.cpp:39]   --->   Operation 61 'add' 'add_ln39_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (1.88ns)   --->   "%empty = icmp_ugt  i11 %add_ln39_1, i11 735" [utils.cpp:39]   --->   Operation 62 'icmp' 'empty' <Predicate = (!icmp_ln37 & !and_ln34)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 63 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i2 %select_ln34_1" [utils.cpp:34]   --->   Operation 64 'zext' 'zext_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (6.32ns)   --->   "%mul_ln34 = mul i23 %zext_ln34, i23 1884160" [utils.cpp:34]   --->   Operation 65 'mul' 'mul_ln34' <Predicate = (!icmp_ln34)> <Delay = 6.32> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln46)   --->   "%select_ln34_2 = select i1 %icmp_ln37, i1 %p_mid1238_read, i1 %empty" [utils.cpp:34]   --->   Operation 66 'select' 'select_ln34_2' <Predicate = (!icmp_ln34 & !and_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln37_3)   --->   "%select_ln34_3 = select i1 %icmp_ln37, i11 %add_ln39_read, i11 %add_ln39_1" [utils.cpp:34]   --->   Operation 67 'select' 'select_ln34_3' <Predicate = (!icmp_ln34 & !and_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (1.18ns)   --->   "%select_ln37_1 = select i1 %and_ln34, i6 %add_ln37, i6 %select_ln34" [utils.cpp:37]   --->   Operation 68 'select' 'select_ln37_1' <Predicate = (!icmp_ln34)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i6 %add_ln37" [utils.cpp:37]   --->   Operation 69 'zext' 'zext_ln37_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.63ns)   --->   "%add_ln39_2 = add i11 %add_ln39_read, i11 %zext_ln37_1" [utils.cpp:39]   --->   Operation 70 'add' 'add_ln39_2' <Predicate = (!icmp_ln34)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (1.88ns)   --->   "%p_mid1215 = icmp_ugt  i11 %add_ln39_2, i11 735" [utils.cpp:39]   --->   Operation 71 'icmp' 'p_mid1215' <Predicate = (!icmp_ln34 & and_ln34)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln46)   --->   "%select_ln37_2 = select i1 %and_ln34, i1 %p_mid1215, i1 %select_ln34_2" [utils.cpp:37]   --->   Operation 72 'select' 'select_ln37_2' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln37_3 = select i1 %and_ln34, i11 %add_ln39_2, i11 %select_ln34_3" [utils.cpp:37]   --->   Operation 73 'select' 'select_ln37_3' <Predicate = (!icmp_ln34)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln49_1_mid2_v = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i11.i11, i11 %select_ln37_3, i11 0" [utils.cpp:37]   --->   Operation 74 'bitconcatenate' 'sext_ln49_1_mid2_v' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i22 %sext_ln49_1_mid2_v" [utils.cpp:37]   --->   Operation 75 'sext' 'sext_ln37' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln42_mid2_v = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i11.i9, i11 %select_ln37_3, i9 0" [utils.cpp:37]   --->   Operation 76 'bitconcatenate' 'sext_ln42_mid2_v' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln42_mid2_v_cast = sext i20 %sext_ln42_mid2_v" [utils.cpp:37]   --->   Operation 77 'sext' 'sext_ln42_mid2_v_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i7 %add_ln46_1" [utils.cpp:46]   --->   Operation 78 'sext' 'sext_ln46' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.63ns)   --->   "%add_ln46 = add i12 %sext_ln46, i12 %select_ln24_21_cast" [utils.cpp:46]   --->   Operation 79 'add' 'add_ln46' <Predicate = (!icmp_ln34)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (1.99ns)   --->   "%icmp_ln46 = icmp_ugt  i12 %add_ln46, i12 1279" [utils.cpp:46]   --->   Operation 80 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln34)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln46 = or i1 %icmp_ln46, i1 %select_ln37_2" [utils.cpp:46]   --->   Operation 81 'or' 'or_ln46' <Predicate = (!icmp_ln34)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %or_ln46, void %if.else.i, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [utils.cpp:46]   --->   Operation 82 'br' 'br_ln46' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %add_ln46, i1 0" [utils.cpp:49]   --->   Operation 83 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i13 %tmp_s" [utils.cpp:49]   --->   Operation 84 'zext' 'zext_ln49' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49 = add i23 %sext_ln37, i23 %zext_ln49" [utils.cpp:49]   --->   Operation 85 'add' 'add_ln49' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 86 [1/1] (4.10ns) (root node of TernaryAdder)   --->   "%add_ln49_1 = add i23 %add_ln49, i23 %sext_ln42_mid2_v_cast" [utils.cpp:49]   --->   Operation 86 'add' 'add_ln49_1' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 4.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [utils.cpp:37]   --->   Operation 87 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln34 & !icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.82ns)   --->   "%add_ln42 = add i6 %select_ln37, i6 1" [utils.cpp:42]   --->   Operation 88 'add' 'add_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (1.54ns)   --->   "%add_ln37_1 = add i12 %indvar_flatten_load, i12 1" [utils.cpp:37]   --->   Operation 89 'add' 'add_ln37_1' <Predicate = (!icmp_ln34 & !icmp_ln37)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.69ns)   --->   "%select_ln37_4 = select i1 %icmp_ln37, i12 1, i12 %add_ln37_1" [utils.cpp:37]   --->   Operation 90 'select' 'select_ln37_4' <Predicate = (!icmp_ln34)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (1.58ns)   --->   "%store_ln42 = store i12 %select_ln37_4, i12 %indvar_flatten" [utils.cpp:42]   --->   Operation 91 'store' 'store_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_3 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln42 = store i6 %select_ln37_1, i6 %i" [utils.cpp:42]   --->   Operation 92 'store' 'store_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_3 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln42 = store i6 %add_ln42, i6 %j" [utils.cpp:42]   --->   Operation 93 'store' 'store_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 7.04>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i23 %mul_ln34" [utils.cpp:34]   --->   Operation 94 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (3.52ns)   --->   "%add_ln34_1 = add i64 %zext_ln34_1, i64 %input_feature_map_read" [utils.cpp:34]   --->   Operation 95 'add' 'add_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln49_1 = sext i23 %add_ln49_1" [utils.cpp:49]   --->   Operation 96 'sext' 'sext_ln49_1' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (3.52ns)   --->   "%add_ln49_2 = add i64 %sext_ln49_1, i64 %add_ln34_1" [utils.cpp:49]   --->   Operation 97 'add' 'add_ln49_2' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln49_2, i32 1, i32 63" [utils.cpp:49]   --->   Operation 98 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i63 %trunc_ln1" [utils.cpp:49]   --->   Operation 99 'sext' 'sext_ln49' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%fm_addr = getelementptr i16 %fm, i64 %sext_ln49" [utils.cpp:49]   --->   Operation 100 'getelementptr' 'fm_addr' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 101 [7/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 101 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 102 [6/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 102 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 103 [5/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 103 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 104 [4/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 104 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 105 [3/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 105 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 106 [2/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 106 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%select_ln34_1_cast = zext i2 %select_ln34_1" [utils.cpp:34]   --->   Operation 107 'zext' 'select_ln34_1_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (3.36ns) (grouped into DSP with root node empty_34)   --->   "%empty_33 = mul i8 %select_ln34_1_cast, i8 52" [utils.cpp:34]   --->   Operation 108 'mul' 'empty_33' <Predicate = (!icmp_ln34)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%select_ln37_1_cast = zext i6 %select_ln37_1" [utils.cpp:37]   --->   Operation 109 'zext' 'select_ln37_1_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns) (root node of the DSP)   --->   "%empty_34 = add i8 %empty_33, i8 %select_ln37_1_cast" [utils.cpp:34]   --->   Operation 110 'add' 'empty_34' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%p_cast = zext i8 %empty_34" [utils.cpp:34]   --->   Operation 111 'zext' 'p_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr = getelementptr i736 %conv_in_buf_V, i64 0, i64 %p_cast" [utils.cpp:34]   --->   Operation 112 'getelementptr' 'conv_in_buf_V_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 113 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 114 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load = load i8 %conv_in_buf_V_addr" [utils.cpp:47]   --->   Operation 114 'load' 'conv_in_buf_V_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_11 : Operation 115 [1/1] (2.77ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %p_cast" [utils.cpp:34]   --->   Operation 115 'icmp' 'addr_cmp' <Predicate = (!icmp_ln34)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [1/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 116 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 117 [1/1] (1.58ns)   --->   "%store_ln34 = store i64 %p_cast, i64 %reuse_addr_reg" [utils.cpp:34]   --->   Operation 117 'store' 'store_ln34' <Predicate = true> <Delay = 1.58>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i736 %reuse_reg"   --->   Operation 118 'load' 'reuse_reg_load' <Predicate = (!icmp_ln34 & addr_cmp)> <Delay = 0.00>
ST_12 : Operation 119 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load = load i8 %conv_in_buf_V_addr" [utils.cpp:47]   --->   Operation 119 'load' 'conv_in_buf_V_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_12 : Operation 120 [1/1] (1.83ns)   --->   "%reuse_select = select i1 %addr_cmp, i736 %reuse_reg_load, i736 %conv_in_buf_V_load" [utils.cpp:34]   --->   Operation 120 'select' 'reuse_select' <Predicate = (!icmp_ln34)> <Delay = 1.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 121 [1/1] (7.30ns)   --->   "%fm_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:49]   --->   Operation 121 'read' 'fm_addr_read' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 146 'ret' 'ret_ln0' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.19>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"   --->   Operation 122 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 7176, i64 7176, i64 7176"   --->   Operation 123 'speclooptripcount' 'empty_32' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 124 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"   --->   Operation 125 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 126 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [utils.cpp:42]   --->   Operation 127 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln37, i4 0" [utils.cpp:47]   --->   Operation 128 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i10 %shl_ln1" [utils.cpp:49]   --->   Operation 129 'zext' 'zext_ln49_1' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node or_ln49)   --->   "%shl_ln49 = shl i736 65535, i736 %zext_ln49_1" [utils.cpp:49]   --->   Operation 130 'shl' 'shl_ln49' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.01> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node or_ln49)   --->   "%xor_ln49 = xor i736 %shl_ln49, i736 361473786714651839609485931802192366508973300717001923159475447150424810286233407987951861887389439612274926783780351561999781998832434041296198795326329101623141899709787663433296905279066051548640942013290819886814068735" [utils.cpp:49]   --->   Operation 131 'xor' 'xor_ln49' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node or_ln49)   --->   "%and_ln49 = and i736 %reuse_select, i736 %xor_ln49" [utils.cpp:49]   --->   Operation 132 'and' 'and_ln49' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node or_ln49)   --->   "%zext_ln49_2 = zext i16 %fm_addr_read" [utils.cpp:49]   --->   Operation 133 'zext' 'zext_ln49_2' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node or_ln49)   --->   "%shl_ln49_1 = shl i736 %zext_ln49_2, i736 %zext_ln49_1" [utils.cpp:49]   --->   Operation 134 'shl' 'shl_ln49_1' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [1/1] (4.01ns) (out node of the LUT)   --->   "%or_ln49 = or i736 %and_ln49, i736 %shl_ln49_1" [utils.cpp:49]   --->   Operation 135 'or' 'or_ln49' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 4.01> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 136 'br' 'br_ln0' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 1.58>
ST_13 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%zext_ln47 = zext i10 %shl_ln1" [utils.cpp:47]   --->   Operation 137 'zext' 'zext_ln47' <Predicate = (!icmp_ln34 & or_ln46)> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%shl_ln47 = shl i736 65535, i736 %zext_ln47" [utils.cpp:47]   --->   Operation 138 'shl' 'shl_ln47' <Predicate = (!icmp_ln34 & or_ln46)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.01> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%xor_ln47 = xor i736 %shl_ln47, i736 361473786714651839609485931802192366508973300717001923159475447150424810286233407987951861887389439612274926783780351561999781998832434041296198795326329101623141899709787663433296905279066051548640942013290819886814068735" [utils.cpp:47]   --->   Operation 139 'xor' 'xor_ln47' <Predicate = (!icmp_ln34 & or_ln46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 140 [1/1] (4.01ns) (out node of the LUT)   --->   "%and_ln47 = and i736 %reuse_select, i736 %xor_ln47" [utils.cpp:47]   --->   Operation 140 'and' 'and_ln47' <Predicate = (!icmp_ln34 & or_ln46)> <Delay = 4.01> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 141 [1/1] (1.58ns)   --->   "%br_ln48 = br void %for.inc.i" [utils.cpp:48]   --->   Operation 141 'br' 'br_ln48' <Predicate = (!icmp_ln34 & or_ln46)> <Delay = 1.58>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%storemerge1 = phi i736 %or_ln49, void %if.else.i, i736 %and_ln47, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [utils.cpp:49]   --->   Operation 142 'phi' 'storemerge1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (1.58ns)   --->   "%store_ln49 = store i736 %storemerge1, i736 %reuse_reg" [utils.cpp:49]   --->   Operation 143 'store' 'store_ln49' <Predicate = true> <Delay = 1.58>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 144 [1/1] (3.25ns)   --->   "%store_ln47 = store i736 %storemerge1, i8 %conv_in_buf_V_addr" [utils.cpp:47]   --->   Operation 144 'store' 'store_ln47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.body9.i" [utils.cpp:42]   --->   Operation 145 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten250') [13]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten250' [20]  (1.59 ns)

 <State 2>: 5.98ns
The critical path consists of the following:
	'load' operation ('indvar_flatten_load_1', utils.cpp:37) on local variable 'indvar_flatten' [41]  (0 ns)
	'icmp' operation ('icmp_ln37', utils.cpp:37) [46]  (1.99 ns)
	'xor' operation ('xor_ln34', utils.cpp:34) [58]  (0 ns)
	'and' operation ('and_ln34', utils.cpp:34) [60]  (0.978 ns)
	'or' operation ('or_ln37', utils.cpp:37) [63]  (0 ns)
	'select' operation ('select_ln37', utils.cpp:37) [64]  (1.19 ns)
	'add' operation ('add_ln46_1', utils.cpp:46) [82]  (1.83 ns)

 <State 3>: 6.44ns
The critical path consists of the following:
	'add' operation ('add_ln39_1', utils.cpp:39) [33]  (1.64 ns)
	'select' operation ('select_ln34_3', utils.cpp:34) [56]  (0 ns)
	'select' operation ('select_ln37_3', utils.cpp:37) [74]  (0.692 ns)
	'add' operation ('add_ln49', utils.cpp:49) [97]  (0 ns)
	'add' operation ('add_ln49_1', utils.cpp:49) [98]  (4.11 ns)

 <State 4>: 7.04ns
The critical path consists of the following:
	'add' operation ('add_ln34_1', utils.cpp:34) [54]  (3.52 ns)
	'add' operation ('add_ln49_2', utils.cpp:49) [100]  (3.52 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('fm_load_req', utils.cpp:49) on port 'fm' (utils.cpp:49) [104]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('fm_load_req', utils.cpp:49) on port 'fm' (utils.cpp:49) [104]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('fm_load_req', utils.cpp:49) on port 'fm' (utils.cpp:49) [104]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('fm_load_req', utils.cpp:49) on port 'fm' (utils.cpp:49) [104]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request operation ('fm_load_req', utils.cpp:49) on port 'fm' (utils.cpp:49) [104]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request operation ('fm_load_req', utils.cpp:49) on port 'fm' (utils.cpp:49) [104]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request operation ('fm_load_req', utils.cpp:49) on port 'fm' (utils.cpp:49) [104]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus read operation ('fm_addr_read', utils.cpp:49) on port 'fm' (utils.cpp:49) [105]  (7.3 ns)

 <State 13>: 7.19ns
The critical path consists of the following:
	'shl' operation ('shl_ln49', utils.cpp:49) [107]  (0 ns)
	'xor' operation ('xor_ln49', utils.cpp:49) [108]  (0 ns)
	'and' operation ('and_ln49', utils.cpp:49) [109]  (0 ns)
	'or' operation ('or_ln49', utils.cpp:49) [112]  (4.01 ns)
	multiplexor before 'phi' operation ('storemerge1', utils.cpp:49) with incoming values : ('or_ln49', utils.cpp:49) ('and_ln47', utils.cpp:47) [121]  (1.59 ns)
	'phi' operation ('storemerge1', utils.cpp:49) with incoming values : ('or_ln49', utils.cpp:49) ('and_ln47', utils.cpp:47) [121]  (0 ns)
	'store' operation ('store_ln49', utils.cpp:49) of variable 'storemerge1', utils.cpp:49 on local variable 'reuse_reg' [124]  (1.59 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln47', utils.cpp:47) of variable 'storemerge1', utils.cpp:49 on array 'conv_in_buf_V' [123]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
