// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "04/27/2018 15:03:00"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module VGA (
	CLOCK_50,
	KEY,
	SW,
	VGA_BLANK_N,
	VGA_CLK,
	VGA_HS,
	VGA_SYNC_N,
	VGA_VS,
	VGA_R,
	VGA_G,
	VGA_B,
	LEDG,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[17:0] SW;
output 	VGA_BLANK_N;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_SYNC_N;
output 	VGA_VS;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	[8:0] LEDG;
output 	[17:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;

// Design Ports Information
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[8]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("FlappyBird_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \SW[10]~input_o ;
wire \SW[11]~input_o ;
wire \SW[12]~input_o ;
wire \SW[13]~input_o ;
wire \SW[14]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \CLOCK_50~input_o ;
wire \U1|video_PLL_inst|altpll_component|auto_generated|pll1~FBOUT ;
wire \U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ;
wire \U1|Add0~0_combout ;
wire \U1|Add0~3 ;
wire \U1|Add0~4_combout ;
wire \U1|Add0~5 ;
wire \U1|Add0~6_combout ;
wire \U1|Add0~7 ;
wire \U1|Add0~8_combout ;
wire \U1|Add0~9 ;
wire \U1|Add0~10_combout ;
wire \U1|Add0~11 ;
wire \U1|Add0~12_combout ;
wire \U1|Add0~13 ;
wire \U1|Add0~14_combout ;
wire \U1|Add0~15 ;
wire \U1|Add0~16_combout ;
wire \U1|h_count~0_combout ;
wire \U1|h_count~2_combout ;
wire \U1|Equal0~2_combout ;
wire \U1|h_count~3_combout ;
wire \U1|Add0~1 ;
wire \U1|Add0~2_combout ;
wire \U1|Equal0~0_combout ;
wire \U1|Equal0~1_combout ;
wire \U1|Add0~17 ;
wire \U1|Add0~18_combout ;
wire \U1|h_count~1_combout ;
wire \U1|Add0~19 ;
wire \U1|Add0~20_combout ;
wire \U1|LessThan2~0_combout ;
wire \U1|process_0~2_combout ;
wire \U1|Equal1~0_combout ;
wire \U1|v_count[5]~1_combout ;
wire \U1|Add1~0_combout ;
wire \U1|v_count~6_combout ;
wire \U1|Add1~1 ;
wire \U1|Add1~2_combout ;
wire \U1|v_count~7_combout ;
wire \U1|Add1~3 ;
wire \U1|Add1~5 ;
wire \U1|Add1~6_combout ;
wire \U1|v_count~9_combout ;
wire \U1|Add1~7 ;
wire \U1|Add1~8_combout ;
wire \U1|v_count~5_combout ;
wire \U1|Add1~9 ;
wire \U1|Add1~10_combout ;
wire \U1|v_count~0_combout ;
wire \U1|Add1~11 ;
wire \U1|Add1~12_combout ;
wire \U1|v_count~2_combout ;
wire \U1|Add1~13 ;
wire \U1|Add1~14_combout ;
wire \U1|v_count~3_combout ;
wire \U1|Add1~15 ;
wire \U1|Add1~16_combout ;
wire \U1|v_count~4_combout ;
wire \U1|Add1~17 ;
wire \U1|Add1~18_combout ;
wire \U1|v_count[9]~10_combout ;
wire \U1|Add1~19 ;
wire \U1|Add1~20_combout ;
wire \U1|v_count[10]~11_combout ;
wire \U1|process_0~0_combout ;
wire \U1|LessThan1~0_combout ;
wire \U1|process_0~1_combout ;
wire \U1|process_0~3_combout ;
wire \U1|Add1~4_combout ;
wire \U1|v_count~8_combout ;
wire \U1|LessThan6~1_combout ;
wire \U1|LessThan6~0_combout ;
wire \U1|LessThan6~2_combout ;
wire \U1|LessThan6~3_combout ;
wire \U1|video_on_v~q ;
wire \U1|LessThan5~0_combout ;
wire \U1|video_on_h~q ;
wire \U1|video_on~combout ;
wire \U1|process_0~5_combout ;
wire \U1|process_0~4_combout ;
wire \U1|process_0~6_combout ;
wire \U1|process_0~7_combout ;
wire \U1|horiz_sync~q ;
wire \U1|horiz_sync_out~feeder_combout ;
wire \U1|horiz_sync_out~q ;
wire \U1|process_0~8_combout ;
wire \U1|process_0~9_combout ;
wire \U1|vert_sync~q ;
wire \U1|vert_sync_out~feeder_combout ;
wire \U1|vert_sync_out~q ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \U2|LessThan4~0_combout ;
wire \U2|Add9~2_combout ;
wire \U2|Add9~4_combout ;
wire \U2|Add9~0_combout ;
wire \U2|Add9~1_combout ;
wire \U2|Add9~3_combout ;
wire \U1|pixel_row[1]~feeder_combout ;
wire \U2|Add10~1 ;
wire \U2|Add10~3 ;
wire \U2|Add10~5 ;
wire \U2|Add10~7 ;
wire \U2|Add10~9 ;
wire \U2|Add10~11 ;
wire \U2|Add10~13 ;
wire \U2|Add10~14_combout ;
wire \U2|Add10~12_combout ;
wire \U2|Add10~10_combout ;
wire \U2|Add10~8_combout ;
wire \U2|Add10~6_combout ;
wire \U2|Add10~4_combout ;
wire \U2|Add10~2_combout ;
wire \U2|Add10~0_combout ;
wire \U1|pixel_column[8]~feeder_combout ;
wire \U2|Add11~1 ;
wire \U2|Add11~3 ;
wire \U2|Add11~5 ;
wire \U2|Add11~7 ;
wire \U2|Add11~9 ;
wire \U2|Add11~11 ;
wire \U2|Add11~13 ;
wire \U2|Add11~15 ;
wire \U2|Add11~17 ;
wire \U2|Add11~18_combout ;
wire \U2|bg_in[16]~35_combout ;
wire \U4|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout ;
wire \U4|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder_combout ;
wire \U2|Add10~15 ;
wire \U2|Add10~16_combout ;
wire \U2|Add11~19 ;
wire \U2|Add11~20_combout ;
wire \U2|bg_in[17]~33_combout ;
wire \U2|Add11~16_combout ;
wire \U2|bg_in[15]~27_combout ;
wire \U4|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ;
wire \U4|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ;
wire \U1|red_out~13_combout ;
wire \U2|Add11~12_combout ;
wire \U2|Add11~14_combout ;
wire \U2|bg_in[14]~28_combout ;
wire \U2|bg_in[0]~18_combout ;
wire \U2|bg_in[1]~19_combout ;
wire \U2|bg_in[2]~20_combout ;
wire \U2|bg_in[3]~21_combout ;
wire \U2|bg_in[4]~22_combout ;
wire \U2|bg_in[5]~23_combout ;
wire \U2|bg_in[6]~24_combout ;
wire \U2|Add11~0_combout ;
wire \U2|bg_in[7]~25_combout ;
wire \U2|Add11~2_combout ;
wire \U2|bg_in[8]~26_combout ;
wire \U2|Add11~4_combout ;
wire \U2|bg_in[9]~29_combout ;
wire \U2|Add11~6_combout ;
wire \U2|bg_in[10]~30_combout ;
wire \U2|Add11~8_combout ;
wire \U2|bg_in[11]~31_combout ;
wire \U2|Add11~10_combout ;
wire \U2|bg_in[12]~32_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \U2|bg_in[13]~34_combout ;
wire \U4|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \U4|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ;
wire \U4|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ;
wire \U4|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ;
wire \U4|altsyncram_component|auto_generated|rden_decode|w_anode1039w[3]~0_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \U4|altsyncram_component|auto_generated|rden_decode|w_anode972w[3]~2_combout ;
wire \U4|altsyncram_component|auto_generated|rden_decode|w_anode972w[3]~3_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~2_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~3_combout ;
wire \U4|altsyncram_component|auto_generated|rden_decode|w_anode1174w[3]~3_combout ;
wire \U4|altsyncram_component|auto_generated|rden_decode|w_anode1174w[3]~2_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a212~portadataout ;
wire \U4|altsyncram_component|auto_generated|rden_decode|w_anode1184w[3]~2_combout ;
wire \U4|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~2_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a200~portadataout ;
wire \U4|altsyncram_component|auto_generated|rden_decode|w_anode1184w[3]~3_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a224~portadataout ;
wire \U1|red_out~1_combout ;
wire \U1|red_out~2_combout ;
wire \U1|red_out~4_combout ;
wire \U1|red_out~3_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \U4|altsyncram_component|auto_generated|rden_decode|w_anode1039w[3]~1_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~0_combout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~1_combout ;
wire \U1|red_out~5_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a152~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a176~portadataout ;
wire \U1|red_out~9_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a164~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a188~portadataout ;
wire \U1|red_out~10_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \U1|red_out~7_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a140~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a128~portadataout ;
wire \U1|red_out~6_combout ;
wire \U1|red_out~8_combout ;
wire \U1|red_out~11_combout ;
wire \U1|red_out~12_combout ;
wire \U1|red_out~14_combout ;
wire \U2|Add4~1 ;
wire \U2|Add4~3 ;
wire \U2|Add4~5 ;
wire \U2|Add4~7 ;
wire \U2|Add4~9 ;
wire \U2|Add4~11 ;
wire \U2|Add4~13 ;
wire \U2|Add4~15 ;
wire \U2|Add4~17 ;
wire \U2|Add4~18_combout ;
wire \U2|draw~0_combout ;
wire \U2|Add4~14_combout ;
wire \U2|Add4~16_combout ;
wire \U2|draw~2_combout ;
wire \U2|Add4~10_combout ;
wire \U2|Add4~8_combout ;
wire \U2|Add4~6_combout ;
wire \U2|Add4~12_combout ;
wire \U2|draw~1_combout ;
wire \U2|draw~3_combout ;
wire \U1|vert_sync_out~clkctrl_outclk ;
wire \SW[17]~input_o ;
wire \U2|Bird_Y_motion~4_combout ;
wire \KEY[0]~input_o ;
wire \U2|fly_counter[6]~1_combout ;
wire \U2|fly_counter[0]~0_combout ;
wire \U2|Add12~0_combout ;
wire \U2|fly_counter[0]~5_combout ;
wire \U2|Add12~1 ;
wire \U2|Add12~2_combout ;
wire \U2|fly_counter[1]~4_combout ;
wire \U2|Add12~3 ;
wire \U2|Add12~4_combout ;
wire \U2|fly_counter[2]~3_combout ;
wire \U2|Add12~5 ;
wire \U2|Add12~6_combout ;
wire \U2|fly_counter[3]~2_combout ;
wire \U2|LessThan5~0_combout ;
wire \U2|Add12~7 ;
wire \U2|Add12~8_combout ;
wire \U2|fly_counter[4]~8_combout ;
wire \U2|Add12~9 ;
wire \U2|Add12~10_combout ;
wire \U2|fly_counter[5]~7_combout ;
wire \U2|Add12~11 ;
wire \U2|Add12~12_combout ;
wire \U2|fly_counter[6]~6_combout ;
wire \U2|LessThan5~1_combout ;
wire \U2|Bird_Y_motion~5_combout ;
wire \U2|Bird_Y_motion~6_combout ;
wire \U2|Bird_Y_pos[0]~11_combout ;
wire \U2|Bird_Y_pos[0]~12 ;
wire \U2|Bird_Y_pos[1]~13_combout ;
wire \U2|Bird_Y_pos[1]~14 ;
wire \U2|Bird_Y_pos[2]~15_combout ;
wire \U2|Bird_Y_pos[2]~16 ;
wire \U2|Bird_Y_pos[3]~18 ;
wire \U2|Bird_Y_pos[4]~19_combout ;
wire \U2|Bird_Y_pos[4]~20 ;
wire \U2|Bird_Y_pos[5]~21_combout ;
wire \U2|Bird_Y_pos[5]~22 ;
wire \U2|Bird_Y_pos[6]~23_combout ;
wire \U2|Bird_Y_pos[6]~24 ;
wire \U2|Bird_Y_pos[7]~25_combout ;
wire \U2|Bird_Y_pos[7]~26 ;
wire \U2|Bird_Y_pos[8]~27_combout ;
wire \U2|LessThan6~2_combout ;
wire \U2|LessThan6~0_combout ;
wire \U2|LessThan6~1_combout ;
wire \U2|Bird_Y_pos[8]~28 ;
wire \U2|Bird_Y_pos[9]~29_combout ;
wire \U2|Bird_Y_motion[0]~2_combout ;
wire \U2|LessThan7~1_combout ;
wire \U2|Bird_Y_motion~7_combout ;
wire \U2|Bird_Y_pos[3]~17_combout ;
wire \U2|LessThan7~0_combout ;
wire \U2|LessThan7~2_combout ;
wire \U2|Bird_Y_motion~3_combout ;
wire \U2|Bird_Y_pos[9]~30 ;
wire \U2|Bird_Y_pos[10]~31_combout ;
wire \U2|Add1~1 ;
wire \U2|Add1~3 ;
wire \U2|Add1~5 ;
wire \U2|Add1~7 ;
wire \U2|Add1~9 ;
wire \U2|Add1~11 ;
wire \U2|Add1~13 ;
wire \U2|Add1~15 ;
wire \U2|Add1~17 ;
wire \U2|Add1~18_combout ;
wire \U2|Add1~16_combout ;
wire \U2|Add1~14_combout ;
wire \U2|Add1~12_combout ;
wire \U2|Add1~10_combout ;
wire \U2|Add1~8_combout ;
wire \U2|Add1~6_combout ;
wire \U2|Add1~4_combout ;
wire \U2|Add1~2_combout ;
wire \U2|Add1~0_combout ;
wire \U2|LessThan3~1_cout ;
wire \U2|LessThan3~3_cout ;
wire \U2|LessThan3~5_cout ;
wire \U2|LessThan3~7_cout ;
wire \U2|LessThan3~9_cout ;
wire \U2|LessThan3~11_cout ;
wire \U2|LessThan3~13_cout ;
wire \U2|LessThan3~15_cout ;
wire \U2|LessThan3~16_combout ;
wire \U2|draw~6_combout ;
wire \U2|Add2~1 ;
wire \U2|Add2~3 ;
wire \U2|Add2~5 ;
wire \U2|Add2~7 ;
wire \U2|Add2~9 ;
wire \U2|Add2~11 ;
wire \U2|Add2~13 ;
wire \U2|Add2~15 ;
wire \U2|Add2~16_combout ;
wire \U2|Add2~14_combout ;
wire \U2|Add2~12_combout ;
wire \U2|Add2~10_combout ;
wire \U2|Add2~8_combout ;
wire \U2|Add2~6_combout ;
wire \U2|Add2~4_combout ;
wire \U2|Add2~2_combout ;
wire \U2|Add2~0_combout ;
wire \U2|LessThan2~1_cout ;
wire \U2|LessThan2~3_cout ;
wire \U2|LessThan2~5_cout ;
wire \U2|LessThan2~7_cout ;
wire \U2|LessThan2~9_cout ;
wire \U2|LessThan2~11_cout ;
wire \U2|LessThan2~13_cout ;
wire \U2|LessThan2~15_cout ;
wire \U2|LessThan2~17_cout ;
wire \U2|LessThan2~18_combout ;
wire \U2|draw~7_combout ;
wire \U2|draw~4_combout ;
wire \U2|draw~5_combout ;
wire \U2|draw~combout ;
wire \U2|draw~clkctrl_outclk ;
wire \U2|Add4~0_combout ;
wire \U2|Add3~0_combout ;
wire \U2|Add8~0_combout ;
wire \U2|Add3~1 ;
wire \U2|Add3~2_combout ;
wire \U2|Add4~2_combout ;
wire \U2|Add8~1 ;
wire \U2|Add8~2_combout ;
wire \U2|Add3~3 ;
wire \U2|Add3~4_combout ;
wire \U2|Add4~4_combout ;
wire \U2|Add8~3 ;
wire \U2|Add8~4_combout ;
wire \U2|Add3~5 ;
wire \U2|Add3~6_combout ;
wire \U2|Add7~0_combout ;
wire \U2|Add5~0_combout ;
wire \U2|Add8~5 ;
wire \U2|Add8~6_combout ;
wire \U2|Add3~7 ;
wire \U2|Add3~8_combout ;
wire \U2|Add6~0_combout ;
wire \U2|Add7~1 ;
wire \U2|Add7~2_combout ;
wire \U2|Add5~1 ;
wire \U2|Add5~2_combout ;
wire \U2|Add8~7 ;
wire \U2|Add8~8_combout ;
wire \U2|Add5~3 ;
wire \U2|Add5~4_combout ;
wire \U2|Add3~9 ;
wire \U2|Add3~10_combout ;
wire \U2|Add6~1 ;
wire \U2|Add6~2_combout ;
wire \U2|Add7~3 ;
wire \U2|Add7~4_combout ;
wire \U2|Add8~9 ;
wire \U2|Add8~10_combout ;
wire \U2|Add5~5 ;
wire \U2|Add5~6_combout ;
wire \U2|Add3~11 ;
wire \U2|Add3~12_combout ;
wire \U2|Add6~3 ;
wire \U2|Add6~4_combout ;
wire \U2|Add7~5 ;
wire \U2|Add7~6_combout ;
wire \U2|Add8~11 ;
wire \U2|Add8~12_combout ;
wire \U2|Add6~5 ;
wire \U2|Add6~6_combout ;
wire \U2|Add3~13 ;
wire \U2|Add3~14_combout ;
wire \U2|Add7~7 ;
wire \U2|Add7~8_combout ;
wire \U2|Add5~7 ;
wire \U2|Add5~8_combout ;
wire \U2|Add8~13 ;
wire \U2|Add8~14_combout ;
wire \U2|Add5~9 ;
wire \U2|Add5~10_combout ;
wire \U2|Add3~15 ;
wire \U2|Add3~16_combout ;
wire \U2|Add6~7 ;
wire \U2|Add6~8_combout ;
wire \U2|Add7~9 ;
wire \U2|Add7~10_combout ;
wire \U2|Add8~15 ;
wire \U2|Add8~16_combout ;
wire \U2|Add5~11 ;
wire \U2|Add5~12_combout ;
wire \U2|Add6~9 ;
wire \U2|Add6~10_combout ;
wire \U2|Add3~17 ;
wire \U2|Add3~18_combout ;
wire \U2|Add7~11 ;
wire \U2|Add7~12_combout ;
wire \U2|Add8~17 ;
wire \U2|Add8~18_combout ;
wire \U2|Add6~11 ;
wire \U2|Add6~12_combout ;
wire \U2|Add3~19 ;
wire \U2|Add3~20_combout ;
wire \U2|Add7~13 ;
wire \U2|Add7~14_combout ;
wire \U2|Add8~19 ;
wire \U2|Add8~20_combout ;
wire \Equal0~1_combout ;
wire \Equal0~0_combout ;
wire \Equal0~2_combout ;
wire \Equal0~3_combout ;
wire \U5|Add2~0_combout ;
wire \U5|Add2~29_combout ;
wire \SW[16]~input_o ;
wire \U5|Bottom_Pipe0_X_Pos[2]~0_combout ;
wire \U5|Add2~1 ;
wire \U5|Add2~2_combout ;
wire \U5|Add2~28_combout ;
wire \U5|Add2~3 ;
wire \U5|Add2~4_combout ;
wire \U5|Add2~27_combout ;
wire \U5|Add2~5 ;
wire \U5|Add2~6_combout ;
wire \U5|Add2~26_combout ;
wire \U5|Add2~7 ;
wire \U5|Add2~8_combout ;
wire \U5|Add2~25_combout ;
wire \U5|Add2~9 ;
wire \U5|Add2~10_combout ;
wire \U5|Add2~24_combout ;
wire \U5|Add2~11 ;
wire \U5|Add2~12_combout ;
wire \U5|Add2~23_combout ;
wire \U5|LessThan1~0_combout ;
wire \U5|Add2~13 ;
wire \U5|Add2~14_combout ;
wire \U5|Add2~22_combout ;
wire \U5|Add2~15 ;
wire \U5|Add2~16_combout ;
wire \U5|Add2~21_combout ;
wire \U5|Add2~17 ;
wire \U5|Add2~18_combout ;
wire \U5|Add2~20_combout ;
wire \U5|score~7_combout ;
wire \U5|score~6_combout ;
wire \U5|Bottom_Pipe1_X_Pos[7]~0_combout ;
wire \U5|Add2~19 ;
wire \U5|Add2~30_combout ;
wire \U5|Add2~32_combout ;
wire \U5|Add10~1_cout ;
wire \U5|Add10~3 ;
wire \U5|Add10~5 ;
wire \U5|Add10~7 ;
wire \U5|Add10~9 ;
wire \U5|Add10~11 ;
wire \U5|Add10~13 ;
wire \U5|Add10~15 ;
wire \U5|Add10~16_combout ;
wire \U5|LessThan7~1_cout ;
wire \U5|LessThan7~3_cout ;
wire \U5|LessThan7~5_cout ;
wire \U5|LessThan7~7_cout ;
wire \U5|LessThan7~9_cout ;
wire \U5|LessThan7~11_cout ;
wire \U5|LessThan7~13_cout ;
wire \U5|LessThan7~15_cout ;
wire \U5|LessThan7~17_cout ;
wire \U5|LessThan7~18_combout ;
wire \U5|Draw~2_combout ;
wire \SW[15]~input_o ;
wire \SW[3]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \U5|rand_generator|rand~2_combout ;
wire \U5|rand_generator|rand[2]~1_combout ;
wire \U5|rand_generator|rand~3_combout ;
wire \SW[4]~input_o ;
wire \U5|rand_generator|rand~4_combout ;
wire \U5|rand_generator|rand~5_combout ;
wire \SW[2]~input_o ;
wire \U5|rand_generator|rand~6_combout ;
wire \SW[1]~input_o ;
wire \U5|rand_generator|rand~7_combout ;
wire \SW[0]~input_o ;
wire \U5|rand_generator|rand~8_combout ;
wire \SW[7]~input_o ;
wire \U5|rand_generator|rand~0_combout ;
wire \U5|Add3~1 ;
wire \U5|Add3~3 ;
wire \U5|Add3~5 ;
wire \U5|Add3~7 ;
wire \U5|Add3~9 ;
wire \U5|Add3~11 ;
wire \U5|Add3~12_combout ;
wire \U5|Add3~10_combout ;
wire \U5|Add3~8_combout ;
wire \U5|Add3~6_combout ;
wire \U5|Add3~4_combout ;
wire \U5|Add3~2_combout ;
wire \U5|Add4~1 ;
wire \U5|Add4~3 ;
wire \U5|Add4~5 ;
wire \U5|Add4~7 ;
wire \U5|Add4~9 ;
wire \U5|Add4~10_combout ;
wire \U5|Add4~12_combout ;
wire \U5|Bottom_Pipe1_Y_Pos[8]~4_combout ;
wire \U5|Bottom_Pipe1_Y_Pos~0_combout ;
wire \U5|score~8_combout ;
wire \U5|Bottom_Pipe1_Y_Pos~1_combout ;
wire \U5|Bottom_Pipe1_Y_Pos~2_combout ;
wire \U5|Bottom_Pipe1_Y_Pos~3_combout ;
wire \U5|Add4~8_combout ;
wire \U5|Add4~13_combout ;
wire \U5|Bottom_Pipe1_Y_Pos[7]~feeder_combout ;
wire \U5|Add4~6_combout ;
wire \U5|Add4~14_combout ;
wire \U5|Bottom_Pipe1_Y_Pos[6]~6_combout ;
wire \U5|Add4~4_combout ;
wire \U5|Add4~15_combout ;
wire \U5|Bottom_Pipe1_Y_Pos[5]~7_combout ;
wire \U5|Add4~2_combout ;
wire \U5|Add4~16_combout ;
wire \U5|Bottom_Pipe1_Y_Pos[4]~feeder_combout ;
wire \U5|Add4~0_combout ;
wire \U5|Add4~17_combout ;
wire \U5|Bottom_Pipe1_Y_Pos[3]~feeder_combout ;
wire \U5|Add11~1_cout ;
wire \U5|Add11~3 ;
wire \U5|Add11~5 ;
wire \U5|Add11~7 ;
wire \U5|Add11~9 ;
wire \U5|Add11~11 ;
wire \U5|Add11~12_combout ;
wire \U5|Add11~13 ;
wire \U5|Add11~14_combout ;
wire \U5|Add11~10_combout ;
wire \U5|Add11~8_combout ;
wire \U5|Add11~6_combout ;
wire \U5|Add11~4_combout ;
wire \U5|Add11~2_combout ;
wire \U5|Add3~0_combout ;
wire \U5|Bottom_Pipe0_Y_Pos~4_combout ;
wire \U5|Bottom_Pipe1_Y_Pos[2]~feeder_combout ;
wire \U5|Bottom_Pipe0_Y_Pos~5_combout ;
wire \U5|Bottom_Pipe0_Y_Pos~6_combout ;
wire \U5|Bottom_Pipe1_Y_Pos[0]~feeder_combout ;
wire \U5|LessThan10~1_cout ;
wire \U5|LessThan10~3_cout ;
wire \U5|LessThan10~5_cout ;
wire \U5|LessThan10~7_cout ;
wire \U5|LessThan10~9_cout ;
wire \U5|LessThan10~11_cout ;
wire \U5|LessThan10~13_cout ;
wire \U5|LessThan10~15_cout ;
wire \U5|LessThan10~16_combout ;
wire \U5|LessThan9~1_cout ;
wire \U5|LessThan9~3_cout ;
wire \U5|LessThan9~5_cout ;
wire \U5|LessThan9~7_cout ;
wire \U5|LessThan9~9_cout ;
wire \U5|LessThan9~11_cout ;
wire \U5|LessThan9~13_cout ;
wire \U5|LessThan9~15_cout ;
wire \U5|LessThan9~16_combout ;
wire \U5|RGB_Display~1_combout ;
wire \U5|Add10~14_combout ;
wire \U5|Add10~12_combout ;
wire \U5|Add10~10_combout ;
wire \U5|Add10~8_combout ;
wire \U5|Add10~6_combout ;
wire \U5|Add10~4_combout ;
wire \U5|Add10~2_combout ;
wire \U5|LessThan8~1_cout ;
wire \U5|LessThan8~3_cout ;
wire \U5|LessThan8~5_cout ;
wire \U5|LessThan8~7_cout ;
wire \U5|LessThan8~9_cout ;
wire \U5|LessThan8~11_cout ;
wire \U5|LessThan8~13_cout ;
wire \U5|LessThan8~15_cout ;
wire \U5|LessThan8~17_cout ;
wire \U5|LessThan8~18_combout ;
wire \U5|Draw~3_combout ;
wire \U5|Add1~0_combout ;
wire \U5|Add1~29_combout ;
wire \U5|Add1~1 ;
wire \U5|Add1~2_combout ;
wire \U5|Add1~28_combout ;
wire \U5|Add1~3 ;
wire \U5|Add1~4_combout ;
wire \U5|Add1~27_combout ;
wire \U5|Add1~5 ;
wire \U5|Add1~6_combout ;
wire \U5|Add1~26_combout ;
wire \U5|Add1~7 ;
wire \U5|Add1~8_combout ;
wire \U5|Add1~25_combout ;
wire \U5|Add1~9 ;
wire \U5|Add1~10_combout ;
wire \U5|Add1~24_combout ;
wire \U5|Add1~11 ;
wire \U5|Add1~12_combout ;
wire \U5|Add1~23_combout ;
wire \U5|Add1~13 ;
wire \U5|Add1~14_combout ;
wire \U5|Add1~22_combout ;
wire \U5|Add1~15 ;
wire \U5|Add1~16_combout ;
wire \U5|Add1~21_combout ;
wire \U5|score~3_combout ;
wire \U5|Add1~17 ;
wire \U5|Add1~18_combout ;
wire \U5|Add1~20_combout ;
wire \U5|score~4_combout ;
wire \U5|LessThan0~0_combout ;
wire \U5|Bottom_Pipe0_X_Pos[2]~1_combout ;
wire \U5|Add1~19 ;
wire \U5|Add1~30_combout ;
wire \U5|Add1~32_combout ;
wire \U5|LessThan3~1_cout ;
wire \U5|LessThan3~3_cout ;
wire \U5|LessThan3~5_cout ;
wire \U5|LessThan3~7_cout ;
wire \U5|LessThan3~9_cout ;
wire \U5|LessThan3~11_cout ;
wire \U5|LessThan3~13_cout ;
wire \U5|LessThan3~15_cout ;
wire \U5|LessThan3~17_cout ;
wire \U5|LessThan3~18_combout ;
wire \U5|Draw~0_combout ;
wire \U5|Add8~1_cout ;
wire \U5|Add8~3 ;
wire \U5|Add8~5 ;
wire \U5|Add8~7 ;
wire \U5|Add8~9 ;
wire \U5|Add8~11 ;
wire \U5|Add8~13 ;
wire \U5|Add8~15 ;
wire \U5|Add8~16_combout ;
wire \U5|Add8~14_combout ;
wire \U5|Add8~12_combout ;
wire \U5|Add8~10_combout ;
wire \U5|Add8~8_combout ;
wire \U5|Add8~6_combout ;
wire \U5|Add8~4_combout ;
wire \U5|Add8~2_combout ;
wire \U5|LessThan4~1_cout ;
wire \U5|LessThan4~3_cout ;
wire \U5|LessThan4~5_cout ;
wire \U5|LessThan4~7_cout ;
wire \U5|LessThan4~9_cout ;
wire \U5|LessThan4~11_cout ;
wire \U5|LessThan4~13_cout ;
wire \U5|LessThan4~15_cout ;
wire \U5|LessThan4~17_cout ;
wire \U5|LessThan4~18_combout ;
wire \U5|score~5_combout ;
wire \U5|Bottom_Pipe0_Y_Pos~1_combout ;
wire \U5|Bottom_Pipe0_Y_Pos~0_combout ;
wire \U5|Bottom_Pipe0_Y_Pos~2_combout ;
wire \U5|Bottom_Pipe0_Y_Pos~3_combout ;
wire \U5|Bottom_Pipe0_Y_Pos[7]~feeder_combout ;
wire \U5|Bottom_Pipe0_Y_Pos[4]~8_combout ;
wire \U5|Add9~1_cout ;
wire \U5|Add9~3 ;
wire \U5|Add9~5 ;
wire \U5|Add9~7 ;
wire \U5|Add9~9 ;
wire \U5|Add9~11 ;
wire \U5|Add9~12_combout ;
wire \U5|Bottom_Pipe0_Y_Pos[2]~9_combout ;
wire \U5|Bottom_Pipe0_Y_Pos[1]~10_combout ;
wire \U5|LessThan5~1_cout ;
wire \U5|LessThan5~3_cout ;
wire \U5|LessThan5~5_cout ;
wire \U5|LessThan5~7_cout ;
wire \U5|LessThan5~9_cout ;
wire \U5|LessThan5~11_cout ;
wire \U5|LessThan5~13_cout ;
wire \U5|LessThan5~15_cout ;
wire \U5|LessThan5~16_combout ;
wire \U5|Add9~13 ;
wire \U5|Add9~14_combout ;
wire \U5|Add9~10_combout ;
wire \U5|Add9~8_combout ;
wire \U5|Add9~6_combout ;
wire \U5|Add9~4_combout ;
wire \U5|Add9~2_combout ;
wire \U5|LessThan6~1_cout ;
wire \U5|LessThan6~3_cout ;
wire \U5|LessThan6~5_cout ;
wire \U5|LessThan6~7_cout ;
wire \U5|LessThan6~9_cout ;
wire \U5|LessThan6~11_cout ;
wire \U5|LessThan6~13_cout ;
wire \U5|LessThan6~15_cout ;
wire \U5|LessThan6~16_combout ;
wire \U5|RGB_Display~0_combout ;
wire \U5|Draw~1_combout ;
wire \U5|Add5~0_combout ;
wire \U5|Add5~32_combout ;
wire \U5|Add5~1 ;
wire \U5|Add5~2_combout ;
wire \U5|Add5~31_combout ;
wire \U5|Add5~3 ;
wire \U5|Add5~4_combout ;
wire \U5|Add5~30_combout ;
wire \U5|Add5~5 ;
wire \U5|Add5~6_combout ;
wire \U5|Add5~29_combout ;
wire \U5|Add5~7 ;
wire \U5|Add5~8_combout ;
wire \U5|Add5~28_combout ;
wire \U5|Add5~9 ;
wire \U5|Add5~10_combout ;
wire \U5|Add5~27_combout ;
wire \U5|Add5~11 ;
wire \U5|Add5~12_combout ;
wire \U5|Add5~26_combout ;
wire \U5|LessThan2~0_combout ;
wire \U5|Add5~13 ;
wire \U5|Add5~14_combout ;
wire \U5|Add5~25_combout ;
wire \U5|Add5~15 ;
wire \U5|Add5~16_combout ;
wire \U5|Add5~24_combout ;
wire \U5|score~9_combout ;
wire \U5|score~10_combout ;
wire \U5|Bottom_Pipe2_X_Pos[3]~0_combout ;
wire \U5|Add5~17 ;
wire \U5|Add5~18_combout ;
wire \U5|Add5~23_combout ;
wire \U5|Add5~19 ;
wire \U5|Add5~20_combout ;
wire \U5|Add5~22_combout ;
wire \U5|Add12~1_cout ;
wire \U5|Add12~3 ;
wire \U5|Add12~5 ;
wire \U5|Add12~7 ;
wire \U5|Add12~9 ;
wire \U5|Add12~11 ;
wire \U5|Add12~13 ;
wire \U5|Add12~15 ;
wire \U5|Add12~16_combout ;
wire \U5|Add12~14_combout ;
wire \U5|Add12~12_combout ;
wire \U5|Add12~10_combout ;
wire \U5|Add12~8_combout ;
wire \U5|Add12~6_combout ;
wire \U5|Add12~4_combout ;
wire \U5|Add12~2_combout ;
wire \U5|LessThan12~1_cout ;
wire \U5|LessThan12~3_cout ;
wire \U5|LessThan12~5_cout ;
wire \U5|LessThan12~7_cout ;
wire \U5|LessThan12~9_cout ;
wire \U5|LessThan12~11_cout ;
wire \U5|LessThan12~13_cout ;
wire \U5|LessThan12~15_cout ;
wire \U5|LessThan12~17_cout ;
wire \U5|LessThan12~18_combout ;
wire \U5|LessThan11~1_cout ;
wire \U5|LessThan11~3_cout ;
wire \U5|LessThan11~5_cout ;
wire \U5|LessThan11~7_cout ;
wire \U5|LessThan11~9_cout ;
wire \U5|LessThan11~11_cout ;
wire \U5|LessThan11~13_cout ;
wire \U5|LessThan11~15_cout ;
wire \U5|LessThan11~17_cout ;
wire \U5|LessThan11~18_combout ;
wire \U5|Draw~4_combout ;
wire \U5|Bottom_Pipe2_Y_Pos[8]~4_combout ;
wire \U5|Bottom_Pipe2_Y_Pos~1_combout ;
wire \U5|score~11_combout ;
wire \U5|Bottom_Pipe2_Y_Pos~0_combout ;
wire \U5|Bottom_Pipe2_Y_Pos~2_combout ;
wire \U5|Bottom_Pipe2_Y_Pos~3_combout ;
wire \U5|Bottom_Pipe2_Y_Pos[6]~6_combout ;
wire \U5|Bottom_Pipe2_Y_Pos[5]~7_combout ;
wire \U5|Add13~1_cout ;
wire \U5|Add13~3 ;
wire \U5|Add13~5 ;
wire \U5|Add13~7 ;
wire \U5|Add13~9 ;
wire \U5|Add13~11 ;
wire \U5|Add13~12_combout ;
wire \U5|Bottom_Pipe2_Y_Pos[2]~feeder_combout ;
wire \U5|Bottom_Pipe2_Y_Pos[1]~feeder_combout ;
wire \U5|Bottom_Pipe2_Y_Pos[0]~feeder_combout ;
wire \U5|LessThan13~1_cout ;
wire \U5|LessThan13~3_cout ;
wire \U5|LessThan13~5_cout ;
wire \U5|LessThan13~7_cout ;
wire \U5|LessThan13~9_cout ;
wire \U5|LessThan13~11_cout ;
wire \U5|LessThan13~13_cout ;
wire \U5|LessThan13~15_cout ;
wire \U5|LessThan13~16_combout ;
wire \U5|Add13~13 ;
wire \U5|Add13~14_combout ;
wire \U5|Add13~10_combout ;
wire \U5|Add13~8_combout ;
wire \U5|Add13~6_combout ;
wire \U5|Add13~4_combout ;
wire \U5|Add13~2_combout ;
wire \U5|LessThan14~1_cout ;
wire \U5|LessThan14~3_cout ;
wire \U5|LessThan14~5_cout ;
wire \U5|LessThan14~7_cout ;
wire \U5|LessThan14~9_cout ;
wire \U5|LessThan14~11_cout ;
wire \U5|LessThan14~13_cout ;
wire \U5|LessThan14~15_cout ;
wire \U5|LessThan14~16_combout ;
wire \U5|RGB_Display~2_combout ;
wire \U5|Draw~5_combout ;
wire \U1|red_out~16_combout ;
wire \U1|red_out~15_combout ;
wire \U1|red_out~17_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~6_combout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~7_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~4_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~5_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a213~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a225~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a201~portadataout ;
wire \U1|red_out~18_combout ;
wire \U1|red_out~19_combout ;
wire \U1|red_out~20_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a165~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a189~portadataout ;
wire \U1|red_out~25_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a141~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a129~portadataout ;
wire \U1|red_out~21_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \U1|red_out~22_combout ;
wire \U1|red_out~23_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a153~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a177~portadataout ;
wire \U1|red_out~24_combout ;
wire \U1|red_out~26_combout ;
wire \U1|red_out~27_combout ;
wire \U1|red_out~28_combout ;
wire \U1|red_out~29_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~10_combout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~11_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~8_combout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~9_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a202~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a226~portadataout ;
wire \U1|red_out~30_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a214~portadataout ;
wire \U1|red_out~31_combout ;
wire \U1|red_out~32_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a178~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a154~portadataout ;
wire \U1|red_out~36_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a130~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a142~portadataout ;
wire \U1|red_out~33_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \U1|red_out~34_combout ;
wire \U1|red_out~35_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a166~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a190~portadataout ;
wire \U1|red_out~37_combout ;
wire \U1|red_out~38_combout ;
wire \U1|red_out~39_combout ;
wire \U1|red_out~40_combout ;
wire \U1|red_out~41_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~12_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~13_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a215~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a203~portadataout ;
wire \U1|red_out~49_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a227~portadataout ;
wire \U1|red_out~50_combout ;
wire \U1|red_out~51_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~14_combout ;
wire \U1|red_out[3]~52_combout ;
wire \U1|red_out[3]~53_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a179~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a155~portadataout ;
wire \U1|red_out~45_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a167~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a191~portadataout ;
wire \U1|red_out~46_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a131~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \U1|red_out~42_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a143~portadataout ;
wire \U1|red_out~43_combout ;
wire \U1|red_out~44_combout ;
wire \U1|red_out[3]~47_combout ;
wire \U1|red_out[3]~48_combout ;
wire \U1|red_out[3]~0_combout ;
wire \U1|red_out[3]~feeder_combout ;
wire \draw~1_combout ;
wire \draw~0_combout ;
wire \draw~2_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~17_combout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~18_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a220~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a196~portadataout ;
wire \U1|green_out~1_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a208~portadataout ;
wire \U1|green_out~2_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~15_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~16_combout ;
wire \U1|green_out~3_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a172~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a148~portadataout ;
wire \U1|green_out~7_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a184~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a160~portadataout ;
wire \U1|green_out~8_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \U1|green_out~5_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a136~portadataout ;
wire \U1|green_out~4_combout ;
wire \U1|green_out~6_combout ;
wire \U1|green_out~9_combout ;
wire \U1|green_out~10_combout ;
wire \U1|green_out~11_combout ;
wire \U1|green_out~12_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~21_combout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~22_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a161~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a185~portadataout ;
wire \U1|green_out~20_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \U1|green_out~17_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a137~portadataout ;
wire \U1|green_out~16_combout ;
wire \U1|green_out~18_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a149~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a173~portadataout ;
wire \U1|green_out~19_combout ;
wire \U1|green_out~21_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a197~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a221~portadataout ;
wire \U1|green_out~13_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a209~portadataout ;
wire \U1|green_out~14_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~19_combout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~20_combout ;
wire \U1|green_out~15_combout ;
wire \U1|green_out~22_combout ;
wire \U1|green_out~23_combout ;
wire \U1|green_out~24_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a186~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a162~portadataout ;
wire \U1|green_out~32_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a150~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a174~portadataout ;
wire \U1|green_out~31_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \U1|green_out~29_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a138~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \U1|green_out~28_combout ;
wire \U1|green_out~30_combout ;
wire \U1|green_out~33_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a222~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a198~portadataout ;
wire \U1|green_out~25_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a210~portadataout ;
wire \U1|green_out~26_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~23_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~24_combout ;
wire \U1|green_out~27_combout ;
wire \U1|green_out~34_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~25_combout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~26_combout ;
wire \U1|green_out~35_combout ;
wire \U1|green_out~36_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~29_combout ;
wire \U1|green_out[3]~40_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a175~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a151~portadataout ;
wire \U1|green_out~45_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a163~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a187~portadataout ;
wire \U1|green_out~44_combout ;
wire \U1|green_out~46_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \U1|green_out~41_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a139~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \U1|green_out~42_combout ;
wire \U1|green_out~43_combout ;
wire \U1|green_out[3]~47_combout ;
wire \U1|green_out[3]~48_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~27_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~28_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a223~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a211~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a199~portadataout ;
wire \U1|green_out~37_combout ;
wire \U1|green_out~38_combout ;
wire \U1|green_out[3]~39_combout ;
wire \U1|green_out[3]~0_combout ;
wire \U1|green_out[3]~feeder_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~32_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~33_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a144~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a168~portadataout ;
wire \U1|blue_out~6_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a132~portadataout ;
wire \U1|blue_out~3_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \U1|blue_out~4_combout ;
wire \U1|blue_out~5_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a156~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a180~portadataout ;
wire \U1|blue_out~7_combout ;
wire \U1|blue_out~8_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a204~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a216~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a192~portadataout ;
wire \U1|blue_out~0_combout ;
wire \U1|blue_out~1_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~30_combout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~31_combout ;
wire \U1|blue_out~2_combout ;
wire \U1|blue_out~9_combout ;
wire \U1|blue_out~10_combout ;
wire \U1|blue_out~11_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~34_combout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~35_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a217~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a193~portadataout ;
wire \U1|blue_out~19_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a205~portadataout ;
wire \U1|blue_out~20_combout ;
wire \U1|blue_out~21_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \U1|blue_out~13_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a133~portadataout ;
wire \U1|blue_out~12_combout ;
wire \U1|blue_out~14_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a169~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a145~portadataout ;
wire \U1|blue_out~15_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a181~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a157~portadataout ;
wire \U1|blue_out~16_combout ;
wire \U1|blue_out~17_combout ;
wire \U1|blue_out~18_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~36_combout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~37_combout ;
wire \U1|blue_out~22_combout ;
wire \U1|blue_out~23_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~38_combout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~39_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a206~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a194~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a218~portadataout ;
wire \U1|blue_out~24_combout ;
wire \U1|blue_out~25_combout ;
wire \U1|blue_out~26_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a146~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a170~portadataout ;
wire \U1|blue_out~30_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a134~portadataout ;
wire \U1|blue_out~27_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \U1|blue_out~28_combout ;
wire \U1|blue_out~29_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a182~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a158~portadataout ;
wire \U1|blue_out~31_combout ;
wire \U1|blue_out~32_combout ;
wire \U1|blue_out~33_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~40_combout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~41_combout ;
wire \U1|blue_out~34_combout ;
wire \U1|blue_out~35_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~44_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~45_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a219~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a195~portadataout ;
wire \U1|blue_out~36_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a207~portadataout ;
wire \U1|blue_out~37_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~42_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \U4|altsyncram_component|auto_generated|mux2|_~43_combout ;
wire \U1|blue_out~38_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a147~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a171~portadataout ;
wire \U1|blue_out~42_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a159~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a183~portadataout ;
wire \U1|blue_out~43_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \U1|blue_out~40_combout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a135~portadataout ;
wire \U4|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \U1|blue_out~39_combout ;
wire \U1|blue_out~41_combout ;
wire \U1|blue_out~44_combout ;
wire \U1|blue_out~45_combout ;
wire \U1|blue_out~46_combout ;
wire \U1|blue_out~47_combout ;
wire \U5|Add0~0_combout ;
wire \U5|Equal6~0_combout ;
wire \U5|score[11]~12_combout ;
wire \U5|score[11]~13_combout ;
wire \U5|score[11]~14_combout ;
wire \U5|score[3]~16_combout ;
wire \U5|score[0]~17_combout ;
wire \U5|Add0~1 ;
wire \U5|Add0~3 ;
wire \U5|Add0~4_combout ;
wire \U5|score[2]~19_combout ;
wire \U5|Add0~5 ;
wire \U5|Add0~6_combout ;
wire \U5|score[3]~20_combout ;
wire \U5|Add0~7 ;
wire \U5|Add0~8_combout ;
wire \U5|score[4]~21_combout ;
wire \U5|score[4]~22_combout ;
wire \U5|score[4]~23_combout ;
wire \U5|score[4]~24_combout ;
wire \U5|Add0~9 ;
wire \U5|Add0~10_combout ;
wire \U5|score[5]~25_combout ;
wire \U5|score[5]~26_combout ;
wire \U5|Add6~0_combout ;
wire \U5|Add0~11 ;
wire \U5|Add0~12_combout ;
wire \U5|score[6]~27_combout ;
wire \U5|score[6]~28_combout ;
wire \U5|Add6~1_combout ;
wire \U5|Add0~13 ;
wire \U5|Add0~14_combout ;
wire \U5|score[7]~29_combout ;
wire \U5|score[7]~30_combout ;
wire \U5|Equal7~0_combout ;
wire \U5|Add0~15 ;
wire \U5|Add0~16_combout ;
wire \U5|score[11]~41_combout ;
wire \U5|score[8]~31_combout ;
wire \U5|score[8]~32_combout ;
wire \U5|Add0~17 ;
wire \U5|Add0~18_combout ;
wire \U5|score[9]~33_combout ;
wire \U5|score[9]~34_combout ;
wire \U5|Add0~19 ;
wire \U5|Add0~20_combout ;
wire \U5|score[10]~35_combout ;
wire \U5|score[10]~36_combout ;
wire \U5|score[10]~37_combout ;
wire \U5|score[11]~38_combout ;
wire \U5|Add0~21 ;
wire \U5|Add0~22_combout ;
wire \U5|score[11]~39_combout ;
wire \U5|score[11]~40_combout ;
wire \U5|Equal8~0_combout ;
wire \U5|score[3]~2_combout ;
wire \U5|score[3]~15_combout ;
wire \U5|Add0~2_combout ;
wire \U5|score[1]~18_combout ;
wire \segment1|Mux6~0_combout ;
wire \segment1|Mux5~0_combout ;
wire \segment1|Mux4~0_combout ;
wire \segment1|Mux3~0_combout ;
wire \segment1|Mux2~0_combout ;
wire \segment1|Mux1~0_combout ;
wire \segment1|Mux0~0_combout ;
wire \segment2|Mux6~0_combout ;
wire \segment2|Mux5~0_combout ;
wire \segment2|Mux4~0_combout ;
wire \segment2|Mux3~0_combout ;
wire \segment2|Mux2~0_combout ;
wire \segment2|Mux1~0_combout ;
wire \segment2|Mux0~0_combout ;
wire \segment3|Mux6~0_combout ;
wire \segment3|Mux5~0_combout ;
wire \segment3|Mux4~0_combout ;
wire \segment3|Mux3~0_combout ;
wire \segment3|Mux2~0_combout ;
wire \segment3|Mux1~0_combout ;
wire \segment3|Mux0~0_combout ;
wire [3:0] \U4|altsyncram_component|auto_generated|rden_decode|w_anode1019w ;
wire [4:0] \U1|video_PLL_inst|altpll_component|auto_generated|clk ;
wire [3:0] \U1|red_out ;
wire [3:0] \U1|green_out ;
wire [10:0] \U1|pixel_row ;
wire [11:0] \U3|altsyncram_component|auto_generated|q_a ;
wire [11:0] \U5|score ;
wire [10:0] \U2|Bird_Y_pos ;
wire [10:0] \U1|v_count ;
wire [10:0] \U2|Bird_Y_motion ;
wire [3:0] \U1|blue_out ;
wire [10:0] \U1|h_count ;
wire [4:0] \U4|altsyncram_component|auto_generated|out_address_reg_a ;
wire [10:0] \U1|pixel_column ;
wire [10:0] \U5|Bottom_Pipe0_Y_Pos ;
wire [10:0] \U5|Bottom_Pipe0_X_Pos ;
wire [3:0] \U4|altsyncram_component|auto_generated|rden_decode|w_anode989w ;
wire [10:0] \U5|Bottom_Pipe1_Y_Pos ;
wire [10:0] \U5|Bottom_Pipe1_X_Pos ;
wire [10:0] \U5|Bottom_Pipe2_Y_Pos ;
wire [3:0] \U4|altsyncram_component|auto_generated|rden_decode|w_anode999w ;
wire [10:0] \U5|Bottom_Pipe2_X_Pos ;
wire [3:0] \U4|altsyncram_component|auto_generated|rden_decode|w_anode1009w ;
wire [3:0] \U4|altsyncram_component|auto_generated|rden_decode|w_anode1029w ;
wire [4:0] \U4|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \U4|altsyncram_component|auto_generated|rden_decode|w_anode1049w ;
wire [3:0] \U4|altsyncram_component|auto_generated|rden_decode|w_anode1102w ;
wire [3:0] \U4|altsyncram_component|auto_generated|rden_decode|w_anode1092w ;
wire [3:0] \U4|altsyncram_component|auto_generated|rden_decode|w_anode1082w ;
wire [8:1] \U5|rand_generator|rand ;
wire [3:0] \U4|altsyncram_component|auto_generated|rden_decode|w_anode1071w ;
wire [3:0] \U4|altsyncram_component|auto_generated|rden_decode|w_anode1132w ;
wire [3:0] \U4|altsyncram_component|auto_generated|rden_decode|w_anode1112w ;
wire [3:0] \U4|altsyncram_component|auto_generated|rden_decode|w_anode1142w ;
wire [3:0] \U4|altsyncram_component|auto_generated|rden_decode|w_anode1122w ;
wire [6:0] \U2|fly_counter ;
wire [2:0] \U4|altsyncram_component|auto_generated|rden_decode|w_anode1061w ;
wire [11:0] \U2|rom_in ;

wire [4:0] \U1|video_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [1:0] \U3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \U3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \U3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \U3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \U3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [1:0] \U3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \U4|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;

assign \U1|video_PLL_inst|altpll_component|auto_generated|clk [0] = \U1|video_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \U1|video_PLL_inst|altpll_component|auto_generated|clk [1] = \U1|video_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \U1|video_PLL_inst|altpll_component|auto_generated|clk [2] = \U1|video_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \U1|video_PLL_inst|altpll_component|auto_generated|clk [3] = \U1|video_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \U1|video_PLL_inst|altpll_component|auto_generated|clk [4] = \U1|video_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \U4|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a224~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a200~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a212~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a140~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a128~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a176~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a152~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a188~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a164~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \U3|altsyncram_component|auto_generated|q_a [0] = \U3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \U3|altsyncram_component|auto_generated|q_a [8] = \U3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \U3|altsyncram_component|auto_generated|q_a [1] = \U3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \U3|altsyncram_component|auto_generated|q_a [2] = \U3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];

assign \U3|altsyncram_component|auto_generated|q_a [3] = \U3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \U3|altsyncram_component|auto_generated|q_a [4] = \U3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];

assign \U3|altsyncram_component|auto_generated|q_a [5] = \U3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \U3|altsyncram_component|auto_generated|q_a [6] = \U3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];

assign \U3|altsyncram_component|auto_generated|q_a [7] = \U3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \U3|altsyncram_component|auto_generated|q_a [9] = \U3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];

assign \U3|altsyncram_component|auto_generated|q_a [10] = \U3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \U3|altsyncram_component|auto_generated|q_a [11] = \U3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \U4|altsyncram_component|auto_generated|ram_block1a225~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a201~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a213~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a141~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a129~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a177~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a153~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a189~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a165~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a226~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a202~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a214~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a142~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a130~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a178~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a154~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a190~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a166~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a131~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a143~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a179~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a155~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a191~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a167~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a215~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a203~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a227~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a220~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a196~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a208~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a136~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a172~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a148~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a184~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a160~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a221~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a197~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a209~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a137~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a173~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a149~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a185~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a161~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a222~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a198~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a210~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a138~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a174~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a150~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a186~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a162~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a211~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a199~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a223~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a139~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a187~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a163~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a175~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a151~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a216~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a192~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a204~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a132~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a168~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a144~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a180~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a156~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a133~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a169~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a145~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a181~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a157~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a217~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a193~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a205~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a218~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a194~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a206~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a134~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a170~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a146~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a182~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a158~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a219~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a195~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a207~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a135~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a171~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a147~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a183~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a159~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \U4|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \U4|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(\U1|video_on~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\U1|horiz_sync_out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\U1|vert_sync_out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\U1|red_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\U1|red_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\U1|red_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\U1|red_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\U1|green_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\U1|green_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\U1|green_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\U1|green_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\U1|blue_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\U1|blue_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\U1|blue_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\U1|blue_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LEDG[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[0]),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDG[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[1]),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDG[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[2]),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LEDG[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[3]),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \LEDG[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[4]),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \LEDG[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[5]),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \LEDG[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[6]),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \LEDG[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[7]),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \LEDG[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[8]),
	.obar());
// synopsys translate_off
defparam \LEDG[8]~output .bus_hold = "false";
defparam \LEDG[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[10]),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[11]),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[12]),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[13]),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[14]),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[15]),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[16]),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[17]),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\segment1|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\segment1|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\segment1|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\segment1|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\segment1|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\segment1|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\segment1|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\segment2|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\segment2|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\segment2|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\segment2|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\segment2|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\segment2|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(!\segment2|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\segment3|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\segment3|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\segment3|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\segment3|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\segment3|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\segment3|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(!\segment3|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[0]),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[1]),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[2]),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[3]),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[4]),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[5]),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[6]),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[0]),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[1]),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[2]),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[3]),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[4]),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[5]),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[6]),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \U1|video_PLL_inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\U1|video_PLL_inst|altpll_component|auto_generated|pll1~FBOUT ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\U1|video_PLL_inst|altpll_component|auto_generated|pll1~FBOUT ),
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c0_high = 12;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c0_low = 12;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 2;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .m = 12;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\U1|video_PLL_inst|altpll_component|auto_generated|clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl .clock_type = "global clock";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N6
cycloneive_lcell_comb \U1|Add0~0 (
// Equation(s):
// \U1|Add0~0_combout  = \U1|h_count [0] $ (VCC)
// \U1|Add0~1  = CARRY(\U1|h_count [0])

	.dataa(gnd),
	.datab(\U1|h_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U1|Add0~0_combout ),
	.cout(\U1|Add0~1 ));
// synopsys translate_off
defparam \U1|Add0~0 .lut_mask = 16'h33CC;
defparam \U1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N8
cycloneive_lcell_comb \U1|Add0~2 (
// Equation(s):
// \U1|Add0~2_combout  = (\U1|h_count [1] & (!\U1|Add0~1 )) # (!\U1|h_count [1] & ((\U1|Add0~1 ) # (GND)))
// \U1|Add0~3  = CARRY((!\U1|Add0~1 ) # (!\U1|h_count [1]))

	.dataa(gnd),
	.datab(\U1|h_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add0~1 ),
	.combout(\U1|Add0~2_combout ),
	.cout(\U1|Add0~3 ));
// synopsys translate_off
defparam \U1|Add0~2 .lut_mask = 16'h3C3F;
defparam \U1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N10
cycloneive_lcell_comb \U1|Add0~4 (
// Equation(s):
// \U1|Add0~4_combout  = (\U1|h_count [2] & (\U1|Add0~3  $ (GND))) # (!\U1|h_count [2] & (!\U1|Add0~3  & VCC))
// \U1|Add0~5  = CARRY((\U1|h_count [2] & !\U1|Add0~3 ))

	.dataa(\U1|h_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add0~3 ),
	.combout(\U1|Add0~4_combout ),
	.cout(\U1|Add0~5 ));
// synopsys translate_off
defparam \U1|Add0~4 .lut_mask = 16'hA50A;
defparam \U1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y30_N11
dffeas \U1|h_count[2] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|h_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|h_count[2] .is_wysiwyg = "true";
defparam \U1|h_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N12
cycloneive_lcell_comb \U1|Add0~6 (
// Equation(s):
// \U1|Add0~6_combout  = (\U1|h_count [3] & (!\U1|Add0~5 )) # (!\U1|h_count [3] & ((\U1|Add0~5 ) # (GND)))
// \U1|Add0~7  = CARRY((!\U1|Add0~5 ) # (!\U1|h_count [3]))

	.dataa(\U1|h_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add0~5 ),
	.combout(\U1|Add0~6_combout ),
	.cout(\U1|Add0~7 ));
// synopsys translate_off
defparam \U1|Add0~6 .lut_mask = 16'h5A5F;
defparam \U1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y30_N13
dffeas \U1|h_count[3] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|h_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|h_count[3] .is_wysiwyg = "true";
defparam \U1|h_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N14
cycloneive_lcell_comb \U1|Add0~8 (
// Equation(s):
// \U1|Add0~8_combout  = (\U1|h_count [4] & (\U1|Add0~7  $ (GND))) # (!\U1|h_count [4] & (!\U1|Add0~7  & VCC))
// \U1|Add0~9  = CARRY((\U1|h_count [4] & !\U1|Add0~7 ))

	.dataa(gnd),
	.datab(\U1|h_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add0~7 ),
	.combout(\U1|Add0~8_combout ),
	.cout(\U1|Add0~9 ));
// synopsys translate_off
defparam \U1|Add0~8 .lut_mask = 16'hC30C;
defparam \U1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y30_N15
dffeas \U1|h_count[4] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|h_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|h_count[4] .is_wysiwyg = "true";
defparam \U1|h_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N16
cycloneive_lcell_comb \U1|Add0~10 (
// Equation(s):
// \U1|Add0~10_combout  = (\U1|h_count [5] & (!\U1|Add0~9 )) # (!\U1|h_count [5] & ((\U1|Add0~9 ) # (GND)))
// \U1|Add0~11  = CARRY((!\U1|Add0~9 ) # (!\U1|h_count [5]))

	.dataa(gnd),
	.datab(\U1|h_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add0~9 ),
	.combout(\U1|Add0~10_combout ),
	.cout(\U1|Add0~11 ));
// synopsys translate_off
defparam \U1|Add0~10 .lut_mask = 16'h3C3F;
defparam \U1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N18
cycloneive_lcell_comb \U1|Add0~12 (
// Equation(s):
// \U1|Add0~12_combout  = (\U1|h_count [6] & (\U1|Add0~11  $ (GND))) # (!\U1|h_count [6] & (!\U1|Add0~11  & VCC))
// \U1|Add0~13  = CARRY((\U1|h_count [6] & !\U1|Add0~11 ))

	.dataa(gnd),
	.datab(\U1|h_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add0~11 ),
	.combout(\U1|Add0~12_combout ),
	.cout(\U1|Add0~13 ));
// synopsys translate_off
defparam \U1|Add0~12 .lut_mask = 16'hC30C;
defparam \U1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y30_N19
dffeas \U1|h_count[6] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|h_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|h_count[6] .is_wysiwyg = "true";
defparam \U1|h_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N20
cycloneive_lcell_comb \U1|Add0~14 (
// Equation(s):
// \U1|Add0~14_combout  = (\U1|h_count [7] & (!\U1|Add0~13 )) # (!\U1|h_count [7] & ((\U1|Add0~13 ) # (GND)))
// \U1|Add0~15  = CARRY((!\U1|Add0~13 ) # (!\U1|h_count [7]))

	.dataa(gnd),
	.datab(\U1|h_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add0~13 ),
	.combout(\U1|Add0~14_combout ),
	.cout(\U1|Add0~15 ));
// synopsys translate_off
defparam \U1|Add0~14 .lut_mask = 16'h3C3F;
defparam \U1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y30_N21
dffeas \U1|h_count[7] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|h_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|h_count[7] .is_wysiwyg = "true";
defparam \U1|h_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N22
cycloneive_lcell_comb \U1|Add0~16 (
// Equation(s):
// \U1|Add0~16_combout  = (\U1|h_count [8] & (\U1|Add0~15  $ (GND))) # (!\U1|h_count [8] & (!\U1|Add0~15  & VCC))
// \U1|Add0~17  = CARRY((\U1|h_count [8] & !\U1|Add0~15 ))

	.dataa(\U1|h_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add0~15 ),
	.combout(\U1|Add0~16_combout ),
	.cout(\U1|Add0~17 ));
// synopsys translate_off
defparam \U1|Add0~16 .lut_mask = 16'hA50A;
defparam \U1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N28
cycloneive_lcell_comb \U1|h_count~0 (
// Equation(s):
// \U1|h_count~0_combout  = (\U1|Add0~16_combout  & (((!\U1|Equal0~1_combout ) # (!\U1|h_count [8])) # (!\U1|Equal0~2_combout )))

	.dataa(\U1|Add0~16_combout ),
	.datab(\U1|Equal0~2_combout ),
	.datac(\U1|h_count [8]),
	.datad(\U1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\U1|h_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|h_count~0 .lut_mask = 16'h2AAA;
defparam \U1|h_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N29
dffeas \U1|h_count[8] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|h_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|h_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|h_count[8] .is_wysiwyg = "true";
defparam \U1|h_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N0
cycloneive_lcell_comb \U1|h_count~2 (
// Equation(s):
// \U1|h_count~2_combout  = (\U1|Add0~10_combout  & (((!\U1|Equal0~2_combout ) # (!\U1|h_count [8])) # (!\U1|Equal0~1_combout )))

	.dataa(\U1|Equal0~1_combout ),
	.datab(\U1|Add0~10_combout ),
	.datac(\U1|h_count [8]),
	.datad(\U1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\U1|h_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|h_count~2 .lut_mask = 16'h4CCC;
defparam \U1|h_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N1
dffeas \U1|h_count[5] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|h_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|h_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|h_count[5] .is_wysiwyg = "true";
defparam \U1|h_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N2
cycloneive_lcell_comb \U1|Equal0~2 (
// Equation(s):
// \U1|Equal0~2_combout  = (!\U1|h_count [3] & (\U1|h_count [5] & (!\U1|h_count [4] & !\U1|h_count [7])))

	.dataa(\U1|h_count [3]),
	.datab(\U1|h_count [5]),
	.datac(\U1|h_count [4]),
	.datad(\U1|h_count [7]),
	.cin(gnd),
	.combout(\U1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Equal0~2 .lut_mask = 16'h0004;
defparam \U1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N4
cycloneive_lcell_comb \U1|h_count~3 (
// Equation(s):
// \U1|h_count~3_combout  = (\U1|Add0~0_combout  & (((!\U1|Equal0~1_combout ) # (!\U1|h_count [8])) # (!\U1|Equal0~2_combout )))

	.dataa(\U1|Add0~0_combout ),
	.datab(\U1|Equal0~2_combout ),
	.datac(\U1|h_count [8]),
	.datad(\U1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\U1|h_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|h_count~3 .lut_mask = 16'h2AAA;
defparam \U1|h_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N5
dffeas \U1|h_count[0] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|h_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|h_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|h_count[0] .is_wysiwyg = "true";
defparam \U1|h_count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y30_N9
dffeas \U1|h_count[1] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|h_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|h_count[1] .is_wysiwyg = "true";
defparam \U1|h_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N18
cycloneive_lcell_comb \U1|Equal0~0 (
// Equation(s):
// \U1|Equal0~0_combout  = (!\U1|h_count [1] & (!\U1|h_count [0] & (!\U1|h_count [2] & !\U1|h_count [6])))

	.dataa(\U1|h_count [1]),
	.datab(\U1|h_count [0]),
	.datac(\U1|h_count [2]),
	.datad(\U1|h_count [6]),
	.cin(gnd),
	.combout(\U1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Equal0~0 .lut_mask = 16'h0001;
defparam \U1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N24
cycloneive_lcell_comb \U1|Equal0~1 (
// Equation(s):
// \U1|Equal0~1_combout  = (\U1|h_count [9] & (!\U1|h_count [10] & \U1|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\U1|h_count [9]),
	.datac(\U1|h_count [10]),
	.datad(\U1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\U1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Equal0~1 .lut_mask = 16'h0C00;
defparam \U1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N24
cycloneive_lcell_comb \U1|Add0~18 (
// Equation(s):
// \U1|Add0~18_combout  = (\U1|h_count [9] & (!\U1|Add0~17 )) # (!\U1|h_count [9] & ((\U1|Add0~17 ) # (GND)))
// \U1|Add0~19  = CARRY((!\U1|Add0~17 ) # (!\U1|h_count [9]))

	.dataa(\U1|h_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add0~17 ),
	.combout(\U1|Add0~18_combout ),
	.cout(\U1|Add0~19 ));
// synopsys translate_off
defparam \U1|Add0~18 .lut_mask = 16'h5A5F;
defparam \U1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N30
cycloneive_lcell_comb \U1|h_count~1 (
// Equation(s):
// \U1|h_count~1_combout  = (\U1|Add0~18_combout  & (((!\U1|Equal0~2_combout ) # (!\U1|h_count [8])) # (!\U1|Equal0~1_combout )))

	.dataa(\U1|Equal0~1_combout ),
	.datab(\U1|Add0~18_combout ),
	.datac(\U1|h_count [8]),
	.datad(\U1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\U1|h_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|h_count~1 .lut_mask = 16'h4CCC;
defparam \U1|h_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N31
dffeas \U1|h_count[9] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|h_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|h_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|h_count[9] .is_wysiwyg = "true";
defparam \U1|h_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N26
cycloneive_lcell_comb \U1|Add0~20 (
// Equation(s):
// \U1|Add0~20_combout  = \U1|h_count [10] $ (!\U1|Add0~19 )

	.dataa(\U1|h_count [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U1|Add0~19 ),
	.combout(\U1|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Add0~20 .lut_mask = 16'hA5A5;
defparam \U1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y30_N27
dffeas \U1|h_count[10] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|h_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|h_count[10] .is_wysiwyg = "true";
defparam \U1|h_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N28
cycloneive_lcell_comb \U1|LessThan2~0 (
// Equation(s):
// \U1|LessThan2~0_combout  = (!\U1|h_count [6] & (!\U1|h_count [5] & ((!\U1|h_count [4]) # (!\U1|h_count [3]))))

	.dataa(\U1|h_count [6]),
	.datab(\U1|h_count [5]),
	.datac(\U1|h_count [3]),
	.datad(\U1|h_count [4]),
	.cin(gnd),
	.combout(\U1|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|LessThan2~0 .lut_mask = 16'h0111;
defparam \U1|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N6
cycloneive_lcell_comb \U1|process_0~2 (
// Equation(s):
// \U1|process_0~2_combout  = ((!\U1|h_count [8] & ((\U1|LessThan2~0_combout ) # (!\U1|h_count [7])))) # (!\U1|h_count [9])

	.dataa(\U1|h_count [8]),
	.datab(\U1|h_count [7]),
	.datac(\U1|h_count [9]),
	.datad(\U1|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\U1|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|process_0~2 .lut_mask = 16'h5F1F;
defparam \U1|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N12
cycloneive_lcell_comb \U1|Equal1~0 (
// Equation(s):
// \U1|Equal1~0_combout  = (\U1|h_count [8]) # (((!\U1|h_count [4]) # (!\U1|h_count [3])) # (!\U1|h_count [7]))

	.dataa(\U1|h_count [8]),
	.datab(\U1|h_count [7]),
	.datac(\U1|h_count [3]),
	.datad(\U1|h_count [4]),
	.cin(gnd),
	.combout(\U1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Equal1~0 .lut_mask = 16'hBFFF;
defparam \U1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N26
cycloneive_lcell_comb \U1|v_count[5]~1 (
// Equation(s):
// \U1|v_count[5]~1_combout  = ((!\U1|Equal1~0_combout  & (!\U1|h_count [5] & \U1|Equal0~1_combout ))) # (!\U1|process_0~3_combout )

	.dataa(\U1|Equal1~0_combout ),
	.datab(\U1|h_count [5]),
	.datac(\U1|process_0~3_combout ),
	.datad(\U1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\U1|v_count[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|v_count[5]~1 .lut_mask = 16'h1F0F;
defparam \U1|v_count[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N2
cycloneive_lcell_comb \U1|Add1~0 (
// Equation(s):
// \U1|Add1~0_combout  = \U1|v_count [0] $ (VCC)
// \U1|Add1~1  = CARRY(\U1|v_count [0])

	.dataa(\U1|v_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U1|Add1~0_combout ),
	.cout(\U1|Add1~1 ));
// synopsys translate_off
defparam \U1|Add1~0 .lut_mask = 16'h55AA;
defparam \U1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N26
cycloneive_lcell_comb \U1|v_count~6 (
// Equation(s):
// \U1|v_count~6_combout  = (\U1|process_0~3_combout  & \U1|Add1~0_combout )

	.dataa(gnd),
	.datab(\U1|process_0~3_combout ),
	.datac(gnd),
	.datad(\U1|Add1~0_combout ),
	.cin(gnd),
	.combout(\U1|v_count~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|v_count~6 .lut_mask = 16'hCC00;
defparam \U1|v_count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N27
dffeas \U1|v_count[0] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|v_count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|v_count[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|v_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|v_count[0] .is_wysiwyg = "true";
defparam \U1|v_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N4
cycloneive_lcell_comb \U1|Add1~2 (
// Equation(s):
// \U1|Add1~2_combout  = (\U1|v_count [1] & (!\U1|Add1~1 )) # (!\U1|v_count [1] & ((\U1|Add1~1 ) # (GND)))
// \U1|Add1~3  = CARRY((!\U1|Add1~1 ) # (!\U1|v_count [1]))

	.dataa(gnd),
	.datab(\U1|v_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add1~1 ),
	.combout(\U1|Add1~2_combout ),
	.cout(\U1|Add1~3 ));
// synopsys translate_off
defparam \U1|Add1~2 .lut_mask = 16'h3C3F;
defparam \U1|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N28
cycloneive_lcell_comb \U1|v_count~7 (
// Equation(s):
// \U1|v_count~7_combout  = (\U1|Add1~2_combout  & \U1|process_0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|Add1~2_combout ),
	.datad(\U1|process_0~3_combout ),
	.cin(gnd),
	.combout(\U1|v_count~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|v_count~7 .lut_mask = 16'hF000;
defparam \U1|v_count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N29
dffeas \U1|v_count[1] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|v_count~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|v_count[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|v_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|v_count[1] .is_wysiwyg = "true";
defparam \U1|v_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N6
cycloneive_lcell_comb \U1|Add1~4 (
// Equation(s):
// \U1|Add1~4_combout  = (\U1|v_count [2] & (\U1|Add1~3  $ (GND))) # (!\U1|v_count [2] & (!\U1|Add1~3  & VCC))
// \U1|Add1~5  = CARRY((\U1|v_count [2] & !\U1|Add1~3 ))

	.dataa(\U1|v_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add1~3 ),
	.combout(\U1|Add1~4_combout ),
	.cout(\U1|Add1~5 ));
// synopsys translate_off
defparam \U1|Add1~4 .lut_mask = 16'hA50A;
defparam \U1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N8
cycloneive_lcell_comb \U1|Add1~6 (
// Equation(s):
// \U1|Add1~6_combout  = (\U1|v_count [3] & (!\U1|Add1~5 )) # (!\U1|v_count [3] & ((\U1|Add1~5 ) # (GND)))
// \U1|Add1~7  = CARRY((!\U1|Add1~5 ) # (!\U1|v_count [3]))

	.dataa(\U1|v_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add1~5 ),
	.combout(\U1|Add1~6_combout ),
	.cout(\U1|Add1~7 ));
// synopsys translate_off
defparam \U1|Add1~6 .lut_mask = 16'h5A5F;
defparam \U1|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N26
cycloneive_lcell_comb \U1|v_count~9 (
// Equation(s):
// \U1|v_count~9_combout  = (\U1|Add1~6_combout  & \U1|process_0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|Add1~6_combout ),
	.datad(\U1|process_0~3_combout ),
	.cin(gnd),
	.combout(\U1|v_count~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|v_count~9 .lut_mask = 16'hF000;
defparam \U1|v_count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y31_N27
dffeas \U1|v_count[3] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|v_count~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|v_count[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|v_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|v_count[3] .is_wysiwyg = "true";
defparam \U1|v_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N10
cycloneive_lcell_comb \U1|Add1~8 (
// Equation(s):
// \U1|Add1~8_combout  = (\U1|v_count [4] & (\U1|Add1~7  $ (GND))) # (!\U1|v_count [4] & (!\U1|Add1~7  & VCC))
// \U1|Add1~9  = CARRY((\U1|v_count [4] & !\U1|Add1~7 ))

	.dataa(gnd),
	.datab(\U1|v_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add1~7 ),
	.combout(\U1|Add1~8_combout ),
	.cout(\U1|Add1~9 ));
// synopsys translate_off
defparam \U1|Add1~8 .lut_mask = 16'hC30C;
defparam \U1|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N4
cycloneive_lcell_comb \U1|v_count~5 (
// Equation(s):
// \U1|v_count~5_combout  = (\U1|Add1~8_combout  & \U1|process_0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|Add1~8_combout ),
	.datad(\U1|process_0~3_combout ),
	.cin(gnd),
	.combout(\U1|v_count~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|v_count~5 .lut_mask = 16'hF000;
defparam \U1|v_count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y31_N5
dffeas \U1|v_count[4] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|v_count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|v_count[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|v_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|v_count[4] .is_wysiwyg = "true";
defparam \U1|v_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N12
cycloneive_lcell_comb \U1|Add1~10 (
// Equation(s):
// \U1|Add1~10_combout  = (\U1|v_count [5] & (!\U1|Add1~9 )) # (!\U1|v_count [5] & ((\U1|Add1~9 ) # (GND)))
// \U1|Add1~11  = CARRY((!\U1|Add1~9 ) # (!\U1|v_count [5]))

	.dataa(gnd),
	.datab(\U1|v_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add1~9 ),
	.combout(\U1|Add1~10_combout ),
	.cout(\U1|Add1~11 ));
// synopsys translate_off
defparam \U1|Add1~10 .lut_mask = 16'h3C3F;
defparam \U1|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N0
cycloneive_lcell_comb \U1|v_count~0 (
// Equation(s):
// \U1|v_count~0_combout  = (\U1|process_0~3_combout  & \U1|Add1~10_combout )

	.dataa(gnd),
	.datab(\U1|process_0~3_combout ),
	.datac(gnd),
	.datad(\U1|Add1~10_combout ),
	.cin(gnd),
	.combout(\U1|v_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|v_count~0 .lut_mask = 16'hCC00;
defparam \U1|v_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N1
dffeas \U1|v_count[5] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|v_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|v_count[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|v_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|v_count[5] .is_wysiwyg = "true";
defparam \U1|v_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N14
cycloneive_lcell_comb \U1|Add1~12 (
// Equation(s):
// \U1|Add1~12_combout  = (\U1|v_count [6] & (\U1|Add1~11  $ (GND))) # (!\U1|v_count [6] & (!\U1|Add1~11  & VCC))
// \U1|Add1~13  = CARRY((\U1|v_count [6] & !\U1|Add1~11 ))

	.dataa(gnd),
	.datab(\U1|v_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add1~11 ),
	.combout(\U1|Add1~12_combout ),
	.cout(\U1|Add1~13 ));
// synopsys translate_off
defparam \U1|Add1~12 .lut_mask = 16'hC30C;
defparam \U1|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N24
cycloneive_lcell_comb \U1|v_count~2 (
// Equation(s):
// \U1|v_count~2_combout  = (\U1|Add1~12_combout  & \U1|process_0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|Add1~12_combout ),
	.datad(\U1|process_0~3_combout ),
	.cin(gnd),
	.combout(\U1|v_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|v_count~2 .lut_mask = 16'hF000;
defparam \U1|v_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N25
dffeas \U1|v_count[6] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|v_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|v_count[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|v_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|v_count[6] .is_wysiwyg = "true";
defparam \U1|v_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N16
cycloneive_lcell_comb \U1|Add1~14 (
// Equation(s):
// \U1|Add1~14_combout  = (\U1|v_count [7] & (!\U1|Add1~13 )) # (!\U1|v_count [7] & ((\U1|Add1~13 ) # (GND)))
// \U1|Add1~15  = CARRY((!\U1|Add1~13 ) # (!\U1|v_count [7]))

	.dataa(\U1|v_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add1~13 ),
	.combout(\U1|Add1~14_combout ),
	.cout(\U1|Add1~15 ));
// synopsys translate_off
defparam \U1|Add1~14 .lut_mask = 16'h5A5F;
defparam \U1|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N12
cycloneive_lcell_comb \U1|v_count~3 (
// Equation(s):
// \U1|v_count~3_combout  = (\U1|process_0~3_combout  & \U1|Add1~14_combout )

	.dataa(gnd),
	.datab(\U1|process_0~3_combout ),
	.datac(gnd),
	.datad(\U1|Add1~14_combout ),
	.cin(gnd),
	.combout(\U1|v_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|v_count~3 .lut_mask = 16'hCC00;
defparam \U1|v_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y31_N13
dffeas \U1|v_count[7] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|v_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|v_count[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|v_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|v_count[7] .is_wysiwyg = "true";
defparam \U1|v_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N18
cycloneive_lcell_comb \U1|Add1~16 (
// Equation(s):
// \U1|Add1~16_combout  = (\U1|v_count [8] & (\U1|Add1~15  $ (GND))) # (!\U1|v_count [8] & (!\U1|Add1~15  & VCC))
// \U1|Add1~17  = CARRY((\U1|v_count [8] & !\U1|Add1~15 ))

	.dataa(gnd),
	.datab(\U1|v_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add1~15 ),
	.combout(\U1|Add1~16_combout ),
	.cout(\U1|Add1~17 ));
// synopsys translate_off
defparam \U1|Add1~16 .lut_mask = 16'hC30C;
defparam \U1|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N6
cycloneive_lcell_comb \U1|v_count~4 (
// Equation(s):
// \U1|v_count~4_combout  = (\U1|process_0~3_combout  & \U1|Add1~16_combout )

	.dataa(gnd),
	.datab(\U1|process_0~3_combout ),
	.datac(gnd),
	.datad(\U1|Add1~16_combout ),
	.cin(gnd),
	.combout(\U1|v_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|v_count~4 .lut_mask = 16'hCC00;
defparam \U1|v_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y31_N7
dffeas \U1|v_count[8] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|v_count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|v_count[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|v_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|v_count[8] .is_wysiwyg = "true";
defparam \U1|v_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N20
cycloneive_lcell_comb \U1|Add1~18 (
// Equation(s):
// \U1|Add1~18_combout  = (\U1|v_count [9] & (!\U1|Add1~17 )) # (!\U1|v_count [9] & ((\U1|Add1~17 ) # (GND)))
// \U1|Add1~19  = CARRY((!\U1|Add1~17 ) # (!\U1|v_count [9]))

	.dataa(\U1|v_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add1~17 ),
	.combout(\U1|Add1~18_combout ),
	.cout(\U1|Add1~19 ));
// synopsys translate_off
defparam \U1|Add1~18 .lut_mask = 16'h5A5F;
defparam \U1|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N8
cycloneive_lcell_comb \U1|v_count[9]~10 (
// Equation(s):
// \U1|v_count[9]~10_combout  = (\U1|v_count[5]~1_combout  & (\U1|process_0~3_combout  & ((\U1|Add1~18_combout )))) # (!\U1|v_count[5]~1_combout  & (((\U1|v_count [9]))))

	.dataa(\U1|v_count[5]~1_combout ),
	.datab(\U1|process_0~3_combout ),
	.datac(\U1|v_count [9]),
	.datad(\U1|Add1~18_combout ),
	.cin(gnd),
	.combout(\U1|v_count[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U1|v_count[9]~10 .lut_mask = 16'hD850;
defparam \U1|v_count[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y31_N9
dffeas \U1|v_count[9] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|v_count[9]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|v_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|v_count[9] .is_wysiwyg = "true";
defparam \U1|v_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N22
cycloneive_lcell_comb \U1|Add1~20 (
// Equation(s):
// \U1|Add1~20_combout  = \U1|Add1~19  $ (!\U1|v_count [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|v_count [10]),
	.cin(\U1|Add1~19 ),
	.combout(\U1|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Add1~20 .lut_mask = 16'hF00F;
defparam \U1|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N14
cycloneive_lcell_comb \U1|v_count[10]~11 (
// Equation(s):
// \U1|v_count[10]~11_combout  = (\U1|v_count[5]~1_combout  & (\U1|process_0~3_combout  & ((\U1|Add1~20_combout )))) # (!\U1|v_count[5]~1_combout  & (((\U1|v_count [10]))))

	.dataa(\U1|v_count[5]~1_combout ),
	.datab(\U1|process_0~3_combout ),
	.datac(\U1|v_count [10]),
	.datad(\U1|Add1~20_combout ),
	.cin(gnd),
	.combout(\U1|v_count[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \U1|v_count[10]~11 .lut_mask = 16'hD850;
defparam \U1|v_count[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y31_N15
dffeas \U1|v_count[10] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|v_count[10]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|v_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|v_count[10] .is_wysiwyg = "true";
defparam \U1|v_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N0
cycloneive_lcell_comb \U1|process_0~0 (
// Equation(s):
// \U1|process_0~0_combout  = (!\U1|v_count [6] & (!\U1|v_count [5] & (!\U1|v_count [7] & !\U1|v_count [4])))

	.dataa(\U1|v_count [6]),
	.datab(\U1|v_count [5]),
	.datac(\U1|v_count [7]),
	.datad(\U1|v_count [4]),
	.cin(gnd),
	.combout(\U1|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|process_0~0 .lut_mask = 16'h0001;
defparam \U1|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N28
cycloneive_lcell_comb \U1|LessThan1~0 (
// Equation(s):
// \U1|LessThan1~0_combout  = (((!\U1|v_count [0] & !\U1|v_count [1])) # (!\U1|v_count [2])) # (!\U1|v_count [3])

	.dataa(\U1|v_count [0]),
	.datab(\U1|v_count [3]),
	.datac(\U1|v_count [2]),
	.datad(\U1|v_count [1]),
	.cin(gnd),
	.combout(\U1|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|LessThan1~0 .lut_mask = 16'h3F7F;
defparam \U1|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N18
cycloneive_lcell_comb \U1|process_0~1 (
// Equation(s):
// \U1|process_0~1_combout  = ((\U1|process_0~0_combout  & (\U1|LessThan1~0_combout  & !\U1|v_count [8]))) # (!\U1|v_count [9])

	.dataa(\U1|process_0~0_combout ),
	.datab(\U1|v_count [9]),
	.datac(\U1|LessThan1~0_combout ),
	.datad(\U1|v_count [8]),
	.cin(gnd),
	.combout(\U1|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|process_0~1 .lut_mask = 16'h33B3;
defparam \U1|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N24
cycloneive_lcell_comb \U1|process_0~3 (
// Equation(s):
// \U1|process_0~3_combout  = (\U1|h_count [10] & (((!\U1|v_count [10] & \U1|process_0~1_combout )))) # (!\U1|h_count [10] & ((\U1|process_0~2_combout ) # ((!\U1|v_count [10] & \U1|process_0~1_combout ))))

	.dataa(\U1|h_count [10]),
	.datab(\U1|process_0~2_combout ),
	.datac(\U1|v_count [10]),
	.datad(\U1|process_0~1_combout ),
	.cin(gnd),
	.combout(\U1|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|process_0~3 .lut_mask = 16'h4F44;
defparam \U1|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N30
cycloneive_lcell_comb \U1|v_count~8 (
// Equation(s):
// \U1|v_count~8_combout  = (\U1|process_0~3_combout  & \U1|Add1~4_combout )

	.dataa(gnd),
	.datab(\U1|process_0~3_combout ),
	.datac(gnd),
	.datad(\U1|Add1~4_combout ),
	.cin(gnd),
	.combout(\U1|v_count~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|v_count~8 .lut_mask = 16'hCC00;
defparam \U1|v_count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N31
dffeas \U1|v_count[2] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|v_count~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|v_count[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|v_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|v_count[2] .is_wysiwyg = "true";
defparam \U1|v_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N30
cycloneive_lcell_comb \U1|LessThan6~1 (
// Equation(s):
// \U1|LessThan6~1_combout  = (\U1|v_count [2]) # ((\U1|v_count [3]) # ((\U1|v_count [0]) # (\U1|v_count [1])))

	.dataa(\U1|v_count [2]),
	.datab(\U1|v_count [3]),
	.datac(\U1|v_count [0]),
	.datad(\U1|v_count [1]),
	.cin(gnd),
	.combout(\U1|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|LessThan6~1 .lut_mask = 16'hFFFE;
defparam \U1|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N4
cycloneive_lcell_comb \U1|LessThan6~0 (
// Equation(s):
// \U1|LessThan6~0_combout  = (\U1|v_count [6] & (\U1|v_count [5] & (\U1|v_count [8] & \U1|v_count [7])))

	.dataa(\U1|v_count [6]),
	.datab(\U1|v_count [5]),
	.datac(\U1|v_count [8]),
	.datad(\U1|v_count [7]),
	.cin(gnd),
	.combout(\U1|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|LessThan6~0 .lut_mask = 16'h8000;
defparam \U1|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N20
cycloneive_lcell_comb \U1|LessThan6~2 (
// Equation(s):
// \U1|LessThan6~2_combout  = (!\U1|v_count [9] & !\U1|v_count [10])

	.dataa(gnd),
	.datab(\U1|v_count [9]),
	.datac(\U1|v_count [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|LessThan6~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|LessThan6~2 .lut_mask = 16'h0303;
defparam \U1|LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N24
cycloneive_lcell_comb \U1|LessThan6~3 (
// Equation(s):
// \U1|LessThan6~3_combout  = (\U1|LessThan6~2_combout  & (((!\U1|LessThan6~1_combout  & !\U1|v_count [4])) # (!\U1|LessThan6~0_combout )))

	.dataa(\U1|LessThan6~1_combout ),
	.datab(\U1|LessThan6~0_combout ),
	.datac(\U1|v_count [4]),
	.datad(\U1|LessThan6~2_combout ),
	.cin(gnd),
	.combout(\U1|LessThan6~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|LessThan6~3 .lut_mask = 16'h3700;
defparam \U1|LessThan6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N13
dffeas \U1|video_on_v (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|LessThan6~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|video_on_v~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|video_on_v .is_wysiwyg = "true";
defparam \U1|video_on_v .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N20
cycloneive_lcell_comb \U1|LessThan5~0 (
// Equation(s):
// \U1|LessThan5~0_combout  = (!\U1|h_count [10] & (((!\U1|h_count [8] & !\U1|h_count [7])) # (!\U1|h_count [9])))

	.dataa(\U1|h_count [8]),
	.datab(\U1|h_count [9]),
	.datac(\U1|h_count [10]),
	.datad(\U1|h_count [7]),
	.cin(gnd),
	.combout(\U1|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|LessThan5~0 .lut_mask = 16'h0307;
defparam \U1|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N5
dffeas \U1|video_on_h (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|LessThan5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|video_on_h~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|video_on_h .is_wysiwyg = "true";
defparam \U1|video_on_h .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N4
cycloneive_lcell_comb \U1|video_on (
// Equation(s):
// \U1|video_on~combout  = (\U1|video_on_v~q  & \U1|video_on_h~q )

	.dataa(gnd),
	.datab(\U1|video_on_v~q ),
	.datac(\U1|video_on_h~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|video_on~combout ),
	.cout());
// synopsys translate_off
defparam \U1|video_on .lut_mask = 16'hC0C0;
defparam \U1|video_on .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N30
cycloneive_lcell_comb \U1|process_0~5 (
// Equation(s):
// \U1|process_0~5_combout  = (\U1|h_count [5] & ((\U1|h_count [1]) # ((\U1|h_count [0]) # (\U1|h_count [2]))))

	.dataa(\U1|h_count [1]),
	.datab(\U1|h_count [0]),
	.datac(\U1|h_count [2]),
	.datad(\U1|h_count [5]),
	.cin(gnd),
	.combout(\U1|process_0~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|process_0~5 .lut_mask = 16'hFE00;
defparam \U1|process_0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N16
cycloneive_lcell_comb \U1|process_0~4 (
// Equation(s):
// \U1|process_0~4_combout  = (\U1|h_count [8]) # (((\U1|h_count [10]) # (!\U1|h_count [7])) # (!\U1|h_count [9]))

	.dataa(\U1|h_count [8]),
	.datab(\U1|h_count [9]),
	.datac(\U1|h_count [10]),
	.datad(\U1|h_count [7]),
	.cin(gnd),
	.combout(\U1|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|process_0~4 .lut_mask = 16'hFBFF;
defparam \U1|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N8
cycloneive_lcell_comb \U1|process_0~6 (
// Equation(s):
// \U1|process_0~6_combout  = (\U1|h_count [6] & (\U1|h_count [3] & \U1|h_count [4]))

	.dataa(\U1|h_count [6]),
	.datab(gnd),
	.datac(\U1|h_count [3]),
	.datad(\U1|h_count [4]),
	.cin(gnd),
	.combout(\U1|process_0~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|process_0~6 .lut_mask = 16'hA000;
defparam \U1|process_0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N10
cycloneive_lcell_comb \U1|process_0~7 (
// Equation(s):
// \U1|process_0~7_combout  = (\U1|process_0~4_combout ) # ((\U1|LessThan2~0_combout ) # ((\U1|process_0~5_combout  & \U1|process_0~6_combout )))

	.dataa(\U1|process_0~5_combout ),
	.datab(\U1|process_0~4_combout ),
	.datac(\U1|process_0~6_combout ),
	.datad(\U1|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\U1|process_0~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|process_0~7 .lut_mask = 16'hFFEC;
defparam \U1|process_0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N11
dffeas \U1|horiz_sync (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|process_0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|horiz_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|horiz_sync .is_wysiwyg = "true";
defparam \U1|horiz_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N14
cycloneive_lcell_comb \U1|horiz_sync_out~feeder (
// Equation(s):
// \U1|horiz_sync_out~feeder_combout  = \U1|horiz_sync~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|horiz_sync~q ),
	.cin(gnd),
	.combout(\U1|horiz_sync_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|horiz_sync_out~feeder .lut_mask = 16'hFF00;
defparam \U1|horiz_sync_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N15
dffeas \U1|horiz_sync_out (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|horiz_sync_out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|horiz_sync_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|horiz_sync_out .is_wysiwyg = "true";
defparam \U1|horiz_sync_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N26
cycloneive_lcell_comb \U1|process_0~8 (
// Equation(s):
// \U1|process_0~8_combout  = ((\U1|v_count [2] & ((\U1|v_count [1]))) # (!\U1|v_count [2] & ((!\U1|v_count [1]) # (!\U1|v_count [0])))) # (!\U1|v_count [3])

	.dataa(\U1|v_count [2]),
	.datab(\U1|v_count [0]),
	.datac(\U1|v_count [3]),
	.datad(\U1|v_count [1]),
	.cin(gnd),
	.combout(\U1|process_0~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|process_0~8 .lut_mask = 16'hBF5F;
defparam \U1|process_0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N2
cycloneive_lcell_comb \U1|process_0~9 (
// Equation(s):
// \U1|process_0~9_combout  = (\U1|process_0~8_combout ) # (((\U1|v_count [4]) # (!\U1|LessThan6~2_combout )) # (!\U1|LessThan6~0_combout ))

	.dataa(\U1|process_0~8_combout ),
	.datab(\U1|LessThan6~0_combout ),
	.datac(\U1|v_count [4]),
	.datad(\U1|LessThan6~2_combout ),
	.cin(gnd),
	.combout(\U1|process_0~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|process_0~9 .lut_mask = 16'hFBFF;
defparam \U1|process_0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N3
dffeas \U1|vert_sync (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|process_0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|vert_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|vert_sync .is_wysiwyg = "true";
defparam \U1|vert_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N6
cycloneive_lcell_comb \U1|vert_sync_out~feeder (
// Equation(s):
// \U1|vert_sync_out~feeder_combout  = \U1|vert_sync~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|vert_sync~q ),
	.cin(gnd),
	.combout(\U1|vert_sync_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|vert_sync_out~feeder .lut_mask = 16'hFF00;
defparam \U1|vert_sync_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N7
dffeas \U1|vert_sync_out (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|vert_sync_out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|vert_sync_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|vert_sync_out .is_wysiwyg = "true";
defparam \U1|vert_sync_out .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X68_Y28_N17
dffeas \U1|pixel_row[6] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|v_count [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_row [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_row[6] .is_wysiwyg = "true";
defparam \U1|pixel_row[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y28_N25
dffeas \U1|pixel_row[4] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|v_count [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_row [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_row[4] .is_wysiwyg = "true";
defparam \U1|pixel_row[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y28_N15
dffeas \U1|pixel_row[5] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|v_count [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_row [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_row[5] .is_wysiwyg = "true";
defparam \U1|pixel_row[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y28_N1
dffeas \U1|pixel_row[7] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|v_count [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_row [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_row[7] .is_wysiwyg = "true";
defparam \U1|pixel_row[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N0
cycloneive_lcell_comb \U2|LessThan4~0 (
// Equation(s):
// \U2|LessThan4~0_combout  = (\U1|pixel_row [6] & (\U1|pixel_row [4] & (\U1|pixel_row [5] & \U1|pixel_row [7])))

	.dataa(\U1|pixel_row [6]),
	.datab(\U1|pixel_row [4]),
	.datac(\U1|pixel_row [5]),
	.datad(\U1|pixel_row [7]),
	.cin(gnd),
	.combout(\U2|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|LessThan4~0 .lut_mask = 16'h8000;
defparam \U2|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N10
cycloneive_lcell_comb \U2|Add9~2 (
// Equation(s):
// \U2|Add9~2_combout  = \U1|pixel_row [7] $ (((\U1|pixel_row [4] & (\U1|pixel_row [6] & \U1|pixel_row [5]))))

	.dataa(\U1|pixel_row [4]),
	.datab(\U1|pixel_row [6]),
	.datac(\U1|pixel_row [5]),
	.datad(\U1|pixel_row [7]),
	.cin(gnd),
	.combout(\U2|Add9~2_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Add9~2 .lut_mask = 16'h7F80;
defparam \U2|Add9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N5
dffeas \U1|pixel_row[8] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|v_count [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_row [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_row[8] .is_wysiwyg = "true";
defparam \U1|pixel_row[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N6
cycloneive_lcell_comb \U2|Add9~4 (
// Equation(s):
// \U2|Add9~4_combout  = (!\U1|pixel_row [8] & !\U2|LessThan4~0_combout )

	.dataa(gnd),
	.datab(\U1|pixel_row [8]),
	.datac(gnd),
	.datad(\U2|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\U2|Add9~4_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Add9~4 .lut_mask = 16'h0033;
defparam \U2|Add9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N30
cycloneive_lcell_comb \U2|Add9~0 (
// Equation(s):
// \U2|Add9~0_combout  = \U1|pixel_row [8] $ (\U2|LessThan4~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|pixel_row [8]),
	.datad(\U2|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\U2|Add9~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Add9~0 .lut_mask = 16'h0FF0;
defparam \U2|Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N4
cycloneive_lcell_comb \U2|Add9~1 (
// Equation(s):
// \U2|Add9~1_combout  = \U1|pixel_row [6] $ (((\U1|pixel_row [5] & \U1|pixel_row [4])))

	.dataa(\U1|pixel_row [6]),
	.datab(gnd),
	.datac(\U1|pixel_row [5]),
	.datad(\U1|pixel_row [4]),
	.cin(gnd),
	.combout(\U2|Add9~1_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Add9~1 .lut_mask = 16'h5AAA;
defparam \U2|Add9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N8
cycloneive_lcell_comb \U2|Add9~3 (
// Equation(s):
// \U2|Add9~3_combout  = \U1|pixel_row [5] $ (\U1|pixel_row [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|pixel_row [5]),
	.datad(\U1|pixel_row [4]),
	.cin(gnd),
	.combout(\U2|Add9~3_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Add9~3 .lut_mask = 16'h0FF0;
defparam \U2|Add9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N27
dffeas \U1|pixel_row[3] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|v_count [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_row [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_row[3] .is_wysiwyg = "true";
defparam \U1|pixel_row[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y28_N29
dffeas \U1|pixel_row[2] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|v_count [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_row [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_row[2] .is_wysiwyg = "true";
defparam \U1|pixel_row[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N0
cycloneive_lcell_comb \U1|pixel_row[1]~feeder (
// Equation(s):
// \U1|pixel_row[1]~feeder_combout  = \U1|v_count [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|v_count [1]),
	.cin(gnd),
	.combout(\U1|pixel_row[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|pixel_row[1]~feeder .lut_mask = 16'hFF00;
defparam \U1|pixel_row[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y27_N1
dffeas \U1|pixel_row[1] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|pixel_row[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_row [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_row[1] .is_wysiwyg = "true";
defparam \U1|pixel_row[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y28_N31
dffeas \U1|pixel_row[0] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|v_count [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_row [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_row[0] .is_wysiwyg = "true";
defparam \U1|pixel_row[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N12
cycloneive_lcell_comb \U2|Add10~0 (
// Equation(s):
// \U2|Add10~0_combout  = (\U1|pixel_row [2] & (\U1|pixel_row [0] $ (VCC))) # (!\U1|pixel_row [2] & (\U1|pixel_row [0] & VCC))
// \U2|Add10~1  = CARRY((\U1|pixel_row [2] & \U1|pixel_row [0]))

	.dataa(\U1|pixel_row [2]),
	.datab(\U1|pixel_row [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U2|Add10~0_combout ),
	.cout(\U2|Add10~1 ));
// synopsys translate_off
defparam \U2|Add10~0 .lut_mask = 16'h6688;
defparam \U2|Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N14
cycloneive_lcell_comb \U2|Add10~2 (
// Equation(s):
// \U2|Add10~2_combout  = (\U1|pixel_row [3] & ((\U1|pixel_row [1] & (\U2|Add10~1  & VCC)) # (!\U1|pixel_row [1] & (!\U2|Add10~1 )))) # (!\U1|pixel_row [3] & ((\U1|pixel_row [1] & (!\U2|Add10~1 )) # (!\U1|pixel_row [1] & ((\U2|Add10~1 ) # (GND)))))
// \U2|Add10~3  = CARRY((\U1|pixel_row [3] & (!\U1|pixel_row [1] & !\U2|Add10~1 )) # (!\U1|pixel_row [3] & ((!\U2|Add10~1 ) # (!\U1|pixel_row [1]))))

	.dataa(\U1|pixel_row [3]),
	.datab(\U1|pixel_row [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add10~1 ),
	.combout(\U2|Add10~2_combout ),
	.cout(\U2|Add10~3 ));
// synopsys translate_off
defparam \U2|Add10~2 .lut_mask = 16'h9617;
defparam \U2|Add10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N16
cycloneive_lcell_comb \U2|Add10~4 (
// Equation(s):
// \U2|Add10~4_combout  = ((\U1|pixel_row [2] $ (\U1|pixel_row [4] $ (\U2|Add10~3 )))) # (GND)
// \U2|Add10~5  = CARRY((\U1|pixel_row [2] & ((!\U2|Add10~3 ) # (!\U1|pixel_row [4]))) # (!\U1|pixel_row [2] & (!\U1|pixel_row [4] & !\U2|Add10~3 )))

	.dataa(\U1|pixel_row [2]),
	.datab(\U1|pixel_row [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add10~3 ),
	.combout(\U2|Add10~4_combout ),
	.cout(\U2|Add10~5 ));
// synopsys translate_off
defparam \U2|Add10~4 .lut_mask = 16'h962B;
defparam \U2|Add10~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N18
cycloneive_lcell_comb \U2|Add10~6 (
// Equation(s):
// \U2|Add10~6_combout  = (\U1|pixel_row [3] & ((\U2|Add9~3_combout  & (\U2|Add10~5  & VCC)) # (!\U2|Add9~3_combout  & (!\U2|Add10~5 )))) # (!\U1|pixel_row [3] & ((\U2|Add9~3_combout  & (!\U2|Add10~5 )) # (!\U2|Add9~3_combout  & ((\U2|Add10~5 ) # (GND)))))
// \U2|Add10~7  = CARRY((\U1|pixel_row [3] & (!\U2|Add9~3_combout  & !\U2|Add10~5 )) # (!\U1|pixel_row [3] & ((!\U2|Add10~5 ) # (!\U2|Add9~3_combout ))))

	.dataa(\U1|pixel_row [3]),
	.datab(\U2|Add9~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add10~5 ),
	.combout(\U2|Add10~6_combout ),
	.cout(\U2|Add10~7 ));
// synopsys translate_off
defparam \U2|Add10~6 .lut_mask = 16'h9617;
defparam \U2|Add10~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N20
cycloneive_lcell_comb \U2|Add10~8 (
// Equation(s):
// \U2|Add10~8_combout  = ((\U1|pixel_row [4] $ (\U2|Add9~1_combout  $ (\U2|Add10~7 )))) # (GND)
// \U2|Add10~9  = CARRY((\U1|pixel_row [4] & (\U2|Add9~1_combout  & !\U2|Add10~7 )) # (!\U1|pixel_row [4] & ((\U2|Add9~1_combout ) # (!\U2|Add10~7 ))))

	.dataa(\U1|pixel_row [4]),
	.datab(\U2|Add9~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add10~7 ),
	.combout(\U2|Add10~8_combout ),
	.cout(\U2|Add10~9 ));
// synopsys translate_off
defparam \U2|Add10~8 .lut_mask = 16'h964D;
defparam \U2|Add10~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N22
cycloneive_lcell_comb \U2|Add10~10 (
// Equation(s):
// \U2|Add10~10_combout  = (\U2|Add9~2_combout  & ((\U2|Add9~3_combout  & (\U2|Add10~9  & VCC)) # (!\U2|Add9~3_combout  & (!\U2|Add10~9 )))) # (!\U2|Add9~2_combout  & ((\U2|Add9~3_combout  & (!\U2|Add10~9 )) # (!\U2|Add9~3_combout  & ((\U2|Add10~9 ) # 
// (GND)))))
// \U2|Add10~11  = CARRY((\U2|Add9~2_combout  & (!\U2|Add9~3_combout  & !\U2|Add10~9 )) # (!\U2|Add9~2_combout  & ((!\U2|Add10~9 ) # (!\U2|Add9~3_combout ))))

	.dataa(\U2|Add9~2_combout ),
	.datab(\U2|Add9~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add10~9 ),
	.combout(\U2|Add10~10_combout ),
	.cout(\U2|Add10~11 ));
// synopsys translate_off
defparam \U2|Add10~10 .lut_mask = 16'h9617;
defparam \U2|Add10~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N24
cycloneive_lcell_comb \U2|Add10~12 (
// Equation(s):
// \U2|Add10~12_combout  = ((\U2|Add9~0_combout  $ (\U2|Add9~1_combout  $ (\U2|Add10~11 )))) # (GND)
// \U2|Add10~13  = CARRY((\U2|Add9~0_combout  & (\U2|Add9~1_combout  & !\U2|Add10~11 )) # (!\U2|Add9~0_combout  & ((\U2|Add9~1_combout ) # (!\U2|Add10~11 ))))

	.dataa(\U2|Add9~0_combout ),
	.datab(\U2|Add9~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add10~11 ),
	.combout(\U2|Add10~12_combout ),
	.cout(\U2|Add10~13 ));
// synopsys translate_off
defparam \U2|Add10~12 .lut_mask = 16'h964D;
defparam \U2|Add10~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N26
cycloneive_lcell_comb \U2|Add10~14 (
// Equation(s):
// \U2|Add10~14_combout  = (\U2|Add9~2_combout  & ((\U2|Add9~4_combout  & (\U2|Add10~13  & VCC)) # (!\U2|Add9~4_combout  & (!\U2|Add10~13 )))) # (!\U2|Add9~2_combout  & ((\U2|Add9~4_combout  & (!\U2|Add10~13 )) # (!\U2|Add9~4_combout  & ((\U2|Add10~13 ) # 
// (GND)))))
// \U2|Add10~15  = CARRY((\U2|Add9~2_combout  & (!\U2|Add9~4_combout  & !\U2|Add10~13 )) # (!\U2|Add9~2_combout  & ((!\U2|Add10~13 ) # (!\U2|Add9~4_combout ))))

	.dataa(\U2|Add9~2_combout ),
	.datab(\U2|Add9~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add10~13 ),
	.combout(\U2|Add10~14_combout ),
	.cout(\U2|Add10~15 ));
// synopsys translate_off
defparam \U2|Add10~14 .lut_mask = 16'h9617;
defparam \U2|Add10~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y29_N27
dffeas \U1|pixel_column[9] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|h_count [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|LessThan5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_column [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_column[9] .is_wysiwyg = "true";
defparam \U1|pixel_column[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N4
cycloneive_lcell_comb \U1|pixel_column[8]~feeder (
// Equation(s):
// \U1|pixel_column[8]~feeder_combout  = \U1|h_count [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|h_count [8]),
	.cin(gnd),
	.combout(\U1|pixel_column[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|pixel_column[8]~feeder .lut_mask = 16'hFF00;
defparam \U1|pixel_column[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y27_N5
dffeas \U1|pixel_column[8] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|pixel_column[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|LessThan5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_column [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_column[8] .is_wysiwyg = "true";
defparam \U1|pixel_column[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N9
dffeas \U1|pixel_column[7] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|h_count [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|LessThan5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_column [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_column[7] .is_wysiwyg = "true";
defparam \U1|pixel_column[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N6
cycloneive_lcell_comb \U2|Add11~0 (
// Equation(s):
// \U2|Add11~0_combout  = (\U1|pixel_column [7] & (\U1|pixel_row [0] $ (VCC))) # (!\U1|pixel_column [7] & (\U1|pixel_row [0] & VCC))
// \U2|Add11~1  = CARRY((\U1|pixel_column [7] & \U1|pixel_row [0]))

	.dataa(\U1|pixel_column [7]),
	.datab(\U1|pixel_row [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U2|Add11~0_combout ),
	.cout(\U2|Add11~1 ));
// synopsys translate_off
defparam \U2|Add11~0 .lut_mask = 16'h6688;
defparam \U2|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N8
cycloneive_lcell_comb \U2|Add11~2 (
// Equation(s):
// \U2|Add11~2_combout  = (\U1|pixel_column [8] & ((\U1|pixel_row [1] & (\U2|Add11~1  & VCC)) # (!\U1|pixel_row [1] & (!\U2|Add11~1 )))) # (!\U1|pixel_column [8] & ((\U1|pixel_row [1] & (!\U2|Add11~1 )) # (!\U1|pixel_row [1] & ((\U2|Add11~1 ) # (GND)))))
// \U2|Add11~3  = CARRY((\U1|pixel_column [8] & (!\U1|pixel_row [1] & !\U2|Add11~1 )) # (!\U1|pixel_column [8] & ((!\U2|Add11~1 ) # (!\U1|pixel_row [1]))))

	.dataa(\U1|pixel_column [8]),
	.datab(\U1|pixel_row [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add11~1 ),
	.combout(\U2|Add11~2_combout ),
	.cout(\U2|Add11~3 ));
// synopsys translate_off
defparam \U2|Add11~2 .lut_mask = 16'h9617;
defparam \U2|Add11~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N10
cycloneive_lcell_comb \U2|Add11~4 (
// Equation(s):
// \U2|Add11~4_combout  = ((\U2|Add10~0_combout  $ (\U1|pixel_column [9] $ (!\U2|Add11~3 )))) # (GND)
// \U2|Add11~5  = CARRY((\U2|Add10~0_combout  & ((\U1|pixel_column [9]) # (!\U2|Add11~3 ))) # (!\U2|Add10~0_combout  & (\U1|pixel_column [9] & !\U2|Add11~3 )))

	.dataa(\U2|Add10~0_combout ),
	.datab(\U1|pixel_column [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add11~3 ),
	.combout(\U2|Add11~4_combout ),
	.cout(\U2|Add11~5 ));
// synopsys translate_off
defparam \U2|Add11~4 .lut_mask = 16'h698E;
defparam \U2|Add11~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N12
cycloneive_lcell_comb \U2|Add11~6 (
// Equation(s):
// \U2|Add11~6_combout  = (\U2|Add10~2_combout  & (!\U2|Add11~5 )) # (!\U2|Add10~2_combout  & ((\U2|Add11~5 ) # (GND)))
// \U2|Add11~7  = CARRY((!\U2|Add11~5 ) # (!\U2|Add10~2_combout ))

	.dataa(\U2|Add10~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add11~5 ),
	.combout(\U2|Add11~6_combout ),
	.cout(\U2|Add11~7 ));
// synopsys translate_off
defparam \U2|Add11~6 .lut_mask = 16'h5A5F;
defparam \U2|Add11~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N14
cycloneive_lcell_comb \U2|Add11~8 (
// Equation(s):
// \U2|Add11~8_combout  = (\U2|Add10~4_combout  & (\U2|Add11~7  $ (GND))) # (!\U2|Add10~4_combout  & (!\U2|Add11~7  & VCC))
// \U2|Add11~9  = CARRY((\U2|Add10~4_combout  & !\U2|Add11~7 ))

	.dataa(\U2|Add10~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add11~7 ),
	.combout(\U2|Add11~8_combout ),
	.cout(\U2|Add11~9 ));
// synopsys translate_off
defparam \U2|Add11~8 .lut_mask = 16'hA50A;
defparam \U2|Add11~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N16
cycloneive_lcell_comb \U2|Add11~10 (
// Equation(s):
// \U2|Add11~10_combout  = (\U2|Add10~6_combout  & (!\U2|Add11~9 )) # (!\U2|Add10~6_combout  & ((\U2|Add11~9 ) # (GND)))
// \U2|Add11~11  = CARRY((!\U2|Add11~9 ) # (!\U2|Add10~6_combout ))

	.dataa(gnd),
	.datab(\U2|Add10~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add11~9 ),
	.combout(\U2|Add11~10_combout ),
	.cout(\U2|Add11~11 ));
// synopsys translate_off
defparam \U2|Add11~10 .lut_mask = 16'h3C3F;
defparam \U2|Add11~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N18
cycloneive_lcell_comb \U2|Add11~12 (
// Equation(s):
// \U2|Add11~12_combout  = (\U2|Add10~8_combout  & (\U2|Add11~11  $ (GND))) # (!\U2|Add10~8_combout  & (!\U2|Add11~11  & VCC))
// \U2|Add11~13  = CARRY((\U2|Add10~8_combout  & !\U2|Add11~11 ))

	.dataa(\U2|Add10~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add11~11 ),
	.combout(\U2|Add11~12_combout ),
	.cout(\U2|Add11~13 ));
// synopsys translate_off
defparam \U2|Add11~12 .lut_mask = 16'hA50A;
defparam \U2|Add11~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N20
cycloneive_lcell_comb \U2|Add11~14 (
// Equation(s):
// \U2|Add11~14_combout  = (\U2|Add10~10_combout  & (!\U2|Add11~13 )) # (!\U2|Add10~10_combout  & ((\U2|Add11~13 ) # (GND)))
// \U2|Add11~15  = CARRY((!\U2|Add11~13 ) # (!\U2|Add10~10_combout ))

	.dataa(gnd),
	.datab(\U2|Add10~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add11~13 ),
	.combout(\U2|Add11~14_combout ),
	.cout(\U2|Add11~15 ));
// synopsys translate_off
defparam \U2|Add11~14 .lut_mask = 16'h3C3F;
defparam \U2|Add11~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N22
cycloneive_lcell_comb \U2|Add11~16 (
// Equation(s):
// \U2|Add11~16_combout  = (\U2|Add10~12_combout  & (\U2|Add11~15  $ (GND))) # (!\U2|Add10~12_combout  & (!\U2|Add11~15  & VCC))
// \U2|Add11~17  = CARRY((\U2|Add10~12_combout  & !\U2|Add11~15 ))

	.dataa(gnd),
	.datab(\U2|Add10~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add11~15 ),
	.combout(\U2|Add11~16_combout ),
	.cout(\U2|Add11~17 ));
// synopsys translate_off
defparam \U2|Add11~16 .lut_mask = 16'hC30C;
defparam \U2|Add11~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N24
cycloneive_lcell_comb \U2|Add11~18 (
// Equation(s):
// \U2|Add11~18_combout  = (\U2|Add10~14_combout  & (!\U2|Add11~17 )) # (!\U2|Add10~14_combout  & ((\U2|Add11~17 ) # (GND)))
// \U2|Add11~19  = CARRY((!\U2|Add11~17 ) # (!\U2|Add10~14_combout ))

	.dataa(\U2|Add10~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add11~17 ),
	.combout(\U2|Add11~18_combout ),
	.cout(\U2|Add11~19 ));
// synopsys translate_off
defparam \U2|Add11~18 .lut_mask = 16'h5A5F;
defparam \U2|Add11~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N18
cycloneive_lcell_comb \U2|bg_in[16]~35 (
// Equation(s):
// \U2|bg_in[16]~35_combout  = (\U2|Add11~18_combout  & ((\U2|LessThan4~0_combout ) # (\U1|pixel_row [8])))

	.dataa(\U2|LessThan4~0_combout ),
	.datab(\U2|Add11~18_combout ),
	.datac(\U1|pixel_row [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|bg_in[16]~35_combout ),
	.cout());
// synopsys translate_off
defparam \U2|bg_in[16]~35 .lut_mask = 16'hC8C8;
defparam \U2|bg_in[16]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N12
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|address_reg_a[3]~feeder (
// Equation(s):
// \U4|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout  = \U2|bg_in[16]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U2|bg_in[16]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|address_reg_a[3]~feeder .lut_mask = 16'hF0F0;
defparam \U4|altsyncram_component|auto_generated|address_reg_a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N13
dffeas \U4|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U4|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \U4|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N24
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder (
// Equation(s):
// \U4|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder_combout  = \U4|altsyncram_component|auto_generated|address_reg_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U4|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder .lut_mask = 16'hFF00;
defparam \U4|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N25
dffeas \U4|altsyncram_component|auto_generated|out_address_reg_a[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U4|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|out_address_reg_a[3] .is_wysiwyg = "true";
defparam \U4|altsyncram_component|auto_generated|out_address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N28
cycloneive_lcell_comb \U2|Add10~16 (
// Equation(s):
// \U2|Add10~16_combout  = \U2|Add9~4_combout  $ (\U2|Add10~15  $ (\U2|Add9~0_combout ))

	.dataa(gnd),
	.datab(\U2|Add9~4_combout ),
	.datac(gnd),
	.datad(\U2|Add9~0_combout ),
	.cin(\U2|Add10~15 ),
	.combout(\U2|Add10~16_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Add10~16 .lut_mask = 16'hC33C;
defparam \U2|Add10~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N26
cycloneive_lcell_comb \U2|Add11~20 (
// Equation(s):
// \U2|Add11~20_combout  = \U2|Add10~16_combout  $ (!\U2|Add11~19 )

	.dataa(gnd),
	.datab(\U2|Add10~16_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\U2|Add11~19 ),
	.combout(\U2|Add11~20_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Add11~20 .lut_mask = 16'hC3C3;
defparam \U2|Add11~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N26
cycloneive_lcell_comb \U2|bg_in[17]~33 (
// Equation(s):
// \U2|bg_in[17]~33_combout  = (\U2|Add11~20_combout  & ((\U1|pixel_row [8]) # (\U2|LessThan4~0_combout )))

	.dataa(\U2|Add11~20_combout ),
	.datab(gnd),
	.datac(\U1|pixel_row [8]),
	.datad(\U2|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\U2|bg_in[17]~33_combout ),
	.cout());
// synopsys translate_off
defparam \U2|bg_in[17]~33 .lut_mask = 16'hAAA0;
defparam \U2|bg_in[17]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N9
dffeas \U4|altsyncram_component|auto_generated|address_reg_a[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U2|bg_in[17]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|altsyncram_component|auto_generated|address_reg_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|address_reg_a[4] .is_wysiwyg = "true";
defparam \U4|altsyncram_component|auto_generated|address_reg_a[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N5
dffeas \U4|altsyncram_component|auto_generated|out_address_reg_a[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U4|altsyncram_component|auto_generated|address_reg_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|out_address_reg_a[4] .is_wysiwyg = "true";
defparam \U4|altsyncram_component|auto_generated|out_address_reg_a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N20
cycloneive_lcell_comb \U2|bg_in[15]~27 (
// Equation(s):
// \U2|bg_in[15]~27_combout  = (\U2|Add11~16_combout  & ((\U1|pixel_row [8]) # (\U2|LessThan4~0_combout )))

	.dataa(\U1|pixel_row [8]),
	.datab(\U2|Add11~16_combout ),
	.datac(\U2|LessThan4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|bg_in[15]~27_combout ),
	.cout());
// synopsys translate_off
defparam \U2|bg_in[15]~27 .lut_mask = 16'hC8C8;
defparam \U2|bg_in[15]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N0
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|address_reg_a[2]~feeder (
// Equation(s):
// \U4|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout  = \U2|bg_in[15]~27_combout 

	.dataa(\U2|bg_in[15]~27_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|address_reg_a[2]~feeder .lut_mask = 16'hAAAA;
defparam \U4|altsyncram_component|auto_generated|address_reg_a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N1
dffeas \U4|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U4|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \U4|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N28
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder (
// Equation(s):
// \U4|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout  = \U4|altsyncram_component|auto_generated|address_reg_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U4|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder .lut_mask = 16'hFF00;
defparam \U4|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N29
dffeas \U4|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U4|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \U4|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N22
cycloneive_lcell_comb \U1|red_out~13 (
// Equation(s):
// \U1|red_out~13_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [3] & (!\U4|altsyncram_component|auto_generated|out_address_reg_a [4] & !\U4|altsyncram_component|auto_generated|out_address_reg_a [2]))

	.dataa(gnd),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\U1|red_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~13 .lut_mask = 16'h0003;
defparam \U1|red_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N12
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|rden_decode|w_anode1009w[1] (
// Equation(s):
// \U4|altsyncram_component|auto_generated|rden_decode|w_anode1009w [1] = (\U2|Add11~18_combout ) # ((\U2|Add9~4_combout ) # ((\U2|Add11~20_combout ) # (!\U2|Add11~12_combout )))

	.dataa(\U2|Add11~18_combout ),
	.datab(\U2|Add9~4_combout ),
	.datac(\U2|Add11~20_combout ),
	.datad(\U2|Add11~12_combout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1009w [1]),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1009w[1] .lut_mask = 16'hFEFF;
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1009w[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N28
cycloneive_lcell_comb \U2|bg_in[14]~28 (
// Equation(s):
// \U2|bg_in[14]~28_combout  = (\U2|Add11~14_combout  & ((\U1|pixel_row [8]) # (\U2|LessThan4~0_combout )))

	.dataa(gnd),
	.datab(\U2|Add11~14_combout ),
	.datac(\U1|pixel_row [8]),
	.datad(\U2|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\U2|bg_in[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \U2|bg_in[14]~28 .lut_mask = 16'hCCC0;
defparam \U2|bg_in[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N20
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|rden_decode|w_anode1009w[3] (
// Equation(s):
// \U4|altsyncram_component|auto_generated|rden_decode|w_anode1009w [3] = (!\U2|bg_in[15]~27_combout  & (!\U4|altsyncram_component|auto_generated|rden_decode|w_anode1009w [1] & \U2|bg_in[14]~28_combout ))

	.dataa(\U2|bg_in[15]~27_combout ),
	.datab(gnd),
	.datac(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1009w [1]),
	.datad(\U2|bg_in[14]~28_combout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1009w [3]),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1009w[3] .lut_mask = 16'h0500;
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1009w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N23
dffeas \U1|pixel_column[0] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|h_count [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|LessThan5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_column [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_column[0] .is_wysiwyg = "true";
defparam \U1|pixel_column[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N20
cycloneive_lcell_comb \U2|bg_in[0]~18 (
// Equation(s):
// \U2|bg_in[0]~18_combout  = (\U1|pixel_column [0] & ((\U1|pixel_row [8]) # (\U2|LessThan4~0_combout )))

	.dataa(gnd),
	.datab(\U1|pixel_column [0]),
	.datac(\U1|pixel_row [8]),
	.datad(\U2|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\U2|bg_in[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U2|bg_in[0]~18 .lut_mask = 16'hCCC0;
defparam \U2|bg_in[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N31
dffeas \U1|pixel_column[1] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|h_count [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|LessThan5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_column [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_column[1] .is_wysiwyg = "true";
defparam \U1|pixel_column[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N26
cycloneive_lcell_comb \U2|bg_in[1]~19 (
// Equation(s):
// \U2|bg_in[1]~19_combout  = (\U1|pixel_column [1] & ((\U1|pixel_row [8]) # (\U2|LessThan4~0_combout )))

	.dataa(\U1|pixel_row [8]),
	.datab(\U1|pixel_column [1]),
	.datac(\U2|LessThan4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|bg_in[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \U2|bg_in[1]~19 .lut_mask = 16'hC8C8;
defparam \U2|bg_in[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N5
dffeas \U1|pixel_column[2] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|h_count [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|LessThan5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_column [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_column[2] .is_wysiwyg = "true";
defparam \U1|pixel_column[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N0
cycloneive_lcell_comb \U2|bg_in[2]~20 (
// Equation(s):
// \U2|bg_in[2]~20_combout  = (\U1|pixel_column [2] & ((\U1|pixel_row [8]) # (\U2|LessThan4~0_combout )))

	.dataa(\U1|pixel_column [2]),
	.datab(\U1|pixel_row [8]),
	.datac(\U2|LessThan4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|bg_in[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \U2|bg_in[2]~20 .lut_mask = 16'hA8A8;
defparam \U2|bg_in[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N17
dffeas \U1|pixel_column[3] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|h_count [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|LessThan5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_column [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_column[3] .is_wysiwyg = "true";
defparam \U1|pixel_column[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N2
cycloneive_lcell_comb \U2|bg_in[3]~21 (
// Equation(s):
// \U2|bg_in[3]~21_combout  = (\U1|pixel_column [3] & ((\U1|pixel_row [8]) # (\U2|LessThan4~0_combout )))

	.dataa(\U1|pixel_column [3]),
	.datab(\U1|pixel_row [8]),
	.datac(\U2|LessThan4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|bg_in[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \U2|bg_in[3]~21 .lut_mask = 16'hA8A8;
defparam \U2|bg_in[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N19
dffeas \U1|pixel_column[4] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|h_count [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|LessThan5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_column [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_column[4] .is_wysiwyg = "true";
defparam \U1|pixel_column[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N16
cycloneive_lcell_comb \U2|bg_in[4]~22 (
// Equation(s):
// \U2|bg_in[4]~22_combout  = (\U1|pixel_column [4] & ((\U2|LessThan4~0_combout ) # (\U1|pixel_row [8])))

	.dataa(\U2|LessThan4~0_combout ),
	.datab(\U1|pixel_column [4]),
	.datac(\U1|pixel_row [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|bg_in[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \U2|bg_in[4]~22 .lut_mask = 16'hC8C8;
defparam \U2|bg_in[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N1
dffeas \U1|pixel_column[5] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|h_count [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|LessThan5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_column [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_column[5] .is_wysiwyg = "true";
defparam \U1|pixel_column[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N6
cycloneive_lcell_comb \U2|bg_in[5]~23 (
// Equation(s):
// \U2|bg_in[5]~23_combout  = (\U1|pixel_column [5] & ((\U2|LessThan4~0_combout ) # (\U1|pixel_row [8])))

	.dataa(gnd),
	.datab(\U1|pixel_column [5]),
	.datac(\U2|LessThan4~0_combout ),
	.datad(\U1|pixel_row [8]),
	.cin(gnd),
	.combout(\U2|bg_in[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \U2|bg_in[5]~23 .lut_mask = 16'hCCC0;
defparam \U2|bg_in[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N23
dffeas \U1|pixel_column[6] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|h_count [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|LessThan5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_column [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_column[6] .is_wysiwyg = "true";
defparam \U1|pixel_column[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N30
cycloneive_lcell_comb \U2|bg_in[6]~24 (
// Equation(s):
// \U2|bg_in[6]~24_combout  = (\U1|pixel_column [6] & ((\U1|pixel_row [8]) # (\U2|LessThan4~0_combout )))

	.dataa(\U1|pixel_row [8]),
	.datab(gnd),
	.datac(\U1|pixel_column [6]),
	.datad(\U2|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\U2|bg_in[6]~24_combout ),
	.cout());
// synopsys translate_off
defparam \U2|bg_in[6]~24 .lut_mask = 16'hF0A0;
defparam \U2|bg_in[6]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N2
cycloneive_lcell_comb \U2|bg_in[7]~25 (
// Equation(s):
// \U2|bg_in[7]~25_combout  = (\U2|Add11~0_combout  & ((\U1|pixel_row [8]) # (\U2|LessThan4~0_combout )))

	.dataa(\U1|pixel_row [8]),
	.datab(\U2|Add11~0_combout ),
	.datac(\U2|LessThan4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|bg_in[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \U2|bg_in[7]~25 .lut_mask = 16'hC8C8;
defparam \U2|bg_in[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N28
cycloneive_lcell_comb \U2|bg_in[8]~26 (
// Equation(s):
// \U2|bg_in[8]~26_combout  = (\U2|Add11~2_combout  & ((\U1|pixel_row [8]) # (\U2|LessThan4~0_combout )))

	.dataa(gnd),
	.datab(\U2|Add11~2_combout ),
	.datac(\U1|pixel_row [8]),
	.datad(\U2|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\U2|bg_in[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \U2|bg_in[8]~26 .lut_mask = 16'hCCC0;
defparam \U2|bg_in[8]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N30
cycloneive_lcell_comb \U2|bg_in[9]~29 (
// Equation(s):
// \U2|bg_in[9]~29_combout  = (\U2|Add11~4_combout  & ((\U1|pixel_row [8]) # (\U2|LessThan4~0_combout )))

	.dataa(\U2|Add11~4_combout ),
	.datab(gnd),
	.datac(\U1|pixel_row [8]),
	.datad(\U2|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\U2|bg_in[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \U2|bg_in[9]~29 .lut_mask = 16'hAAA0;
defparam \U2|bg_in[9]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N0
cycloneive_lcell_comb \U2|bg_in[10]~30 (
// Equation(s):
// \U2|bg_in[10]~30_combout  = (\U2|Add11~6_combout  & ((\U1|pixel_row [8]) # (\U2|LessThan4~0_combout )))

	.dataa(gnd),
	.datab(\U2|Add11~6_combout ),
	.datac(\U1|pixel_row [8]),
	.datad(\U2|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\U2|bg_in[10]~30_combout ),
	.cout());
// synopsys translate_off
defparam \U2|bg_in[10]~30 .lut_mask = 16'hCCC0;
defparam \U2|bg_in[10]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N4
cycloneive_lcell_comb \U2|bg_in[11]~31 (
// Equation(s):
// \U2|bg_in[11]~31_combout  = (\U2|Add11~8_combout  & ((\U1|pixel_row [8]) # (\U2|LessThan4~0_combout )))

	.dataa(\U2|Add11~8_combout ),
	.datab(gnd),
	.datac(\U1|pixel_row [8]),
	.datad(\U2|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\U2|bg_in[11]~31_combout ),
	.cout());
// synopsys translate_off
defparam \U2|bg_in[11]~31 .lut_mask = 16'hAAA0;
defparam \U2|bg_in[11]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N2
cycloneive_lcell_comb \U2|bg_in[12]~32 (
// Equation(s):
// \U2|bg_in[12]~32_combout  = (\U2|Add11~10_combout  & ((\U1|pixel_row [8]) # (\U2|LessThan4~0_combout )))

	.dataa(\U2|Add11~10_combout ),
	.datab(gnd),
	.datac(\U1|pixel_row [8]),
	.datad(\U2|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\U2|bg_in[12]~32_combout ),
	.cout());
// synopsys translate_off
defparam \U2|bg_in[12]~32 .lut_mask = 16'hAAA0;
defparam \U2|bg_in[12]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1009w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a44 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 8;
defparam \U4|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = 2048'h7FFFFFFFFFFF00000000000000000000000FFFFFFFFFFFFFFFC0007FFFFFFFFFC000000000000000000000007FFFFFFFFFFFFFFE0007FFFFFFFFFF000000000000000000000001FFFFFFFFFFFFFFFC000FFFFFFFFFFC00000000000000000000001FFFFFFFFFFFFFFFC000FFFFFFFFFFC000000000000000000000007FFFFFFFFFFFFFFF0007FFFFFFFFFF000000000000000000000001FFFFFFFFFFFFFFF8000FFFFFFFFFFE00000000000000000000001FFFFFFFFFFFFFFFC000FFFFFFFFFFE000000000000000000000007FFFFFFFFFFFFFFF0003FFFFFFFFFF000000000000000000000003FFFFFFFFFFFFFFF8001FFFFFFFFFFE00000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = 2048'h000DFFFFFFFFFFFFFEC000FF7FFFFFFFE000000000000000000000006FFFFFFFFFFFFFF60003FDFFFFFF7F000000000000000000000001BFFFFFFFFFFFFFD8000FEFFFFFFFFC000000000000000000000003FFFFFFFFFFFFFE0000007FFFFFC00000000000000000000000000FFFFFFFFFFFFFF8000003FFFFFE000000000000000000000000007FFFFFFFFFFFFFC000000FFFFFF800000000000000000000000001FFFFFFFFFFFFFE0000007FFFFFC00000000000000000000000000FFFFFFFFFFFFFF0000003FFFFFF000000000000000000000000007FFFFFFFFFFFFFC000000FFFFFFC000000000000000000000000023FFFFFFFFFFF8100000080000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000011FFFFFFFFFFFE080000000000010000000000000000000000000007FFFFFFFFFFF820000000000004000000000000000000000000007FFFFFFFFFFF800000000000000000000000000000000000000001FFFFFFFFFFFE00000000000000000000000000000000000000000FFFFFFFFFFFF800000000000000000000000000000000000000007FFFFFFFFFFFC00000000000000000000000000000000000000001FFFFFFFFFFFE00000000000000000000000000000000000000000FFFFFFFFFFFF800000000000000000000000000000000000000003FFFFFFFFFFFC00000000000000000000000000000000000000003FFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 2048'hFFFFFE000000000000000000000000000000000000000007FFFFFFFFFFF800000000000000000000000000000000000000007DFFFFFFFFFD800000000000000000000000000000000000000001F7FFFFFFFFF6000000000000000000000000000000000000000007BFFFFFFFFFB0000000000000000000000000000000000000000001FFFFFFFFFE0000000000000000000000000000000000000000000FFFFFFFFFF00000000000000000000000000000000000000000003FFFFFFFFF80000000000000000000000000000000000000000003FFFFFFFFFC00000000000000000000000000000000000000000007FFFFFFFFF800000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N0
cycloneive_lcell_comb \U2|bg_in[13]~34 (
// Equation(s):
// \U2|bg_in[13]~34_combout  = (\U2|Add11~12_combout  & ((\U1|pixel_row [8]) # (\U2|LessThan4~0_combout )))

	.dataa(gnd),
	.datab(\U2|Add11~12_combout ),
	.datac(\U1|pixel_row [8]),
	.datad(\U2|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\U2|bg_in[13]~34_combout ),
	.cout());
// synopsys translate_off
defparam \U2|bg_in[13]~34 .lut_mask = 16'hCCC0;
defparam \U2|bg_in[13]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N6
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \U4|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = \U2|bg_in[13]~34_combout 

	.dataa(\U2|bg_in[13]~34_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hAAAA;
defparam \U4|altsyncram_component|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N7
dffeas \U4|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U4|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \U4|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N12
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder (
// Equation(s):
// \U4|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout  = \U4|altsyncram_component|auto_generated|address_reg_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U4|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \U4|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N13
dffeas \U4|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U4|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \U4|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N4
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \U4|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout  = \U2|bg_in[14]~28_combout 

	.dataa(gnd),
	.datab(\U2|bg_in[14]~28_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|address_reg_a[1]~feeder .lut_mask = 16'hCCCC;
defparam \U4|altsyncram_component|auto_generated|address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N5
dffeas \U4|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U4|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \U4|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N0
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder (
// Equation(s):
// \U4|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout  = \U4|altsyncram_component|auto_generated|address_reg_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U4|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \U4|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y43_N1
dffeas \U4|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U4|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \U4|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N16
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|rden_decode|w_anode1039w[3]~0 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|rden_decode|w_anode1039w[3]~0_combout  = (!\U2|Add11~20_combout  & (!\U2|Add11~18_combout  & (!\U2|Add9~4_combout  & !\U2|Add11~12_combout )))

	.dataa(\U2|Add11~20_combout ),
	.datab(\U2|Add11~18_combout ),
	.datac(\U2|Add9~4_combout ),
	.datad(\U2|Add11~12_combout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1039w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1039w[3]~0 .lut_mask = 16'h0001;
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1039w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N14
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|rden_decode|w_anode999w[3] (
// Equation(s):
// \U4|altsyncram_component|auto_generated|rden_decode|w_anode999w [3] = (\U2|Add11~14_combout  & (!\U2|bg_in[15]~27_combout  & \U4|altsyncram_component|auto_generated|rden_decode|w_anode1039w[3]~0_combout ))

	.dataa(\U2|Add11~14_combout ),
	.datab(gnd),
	.datac(\U2|bg_in[15]~27_combout ),
	.datad(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1039w[3]~0_combout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|rden_decode|w_anode999w [3]),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode999w[3] .lut_mask = 16'h0A00;
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode999w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y17_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode999w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a32 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \U4|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000007FFFFFFFFF80000000000000000000000000000000000000000003F7FFFFFDFC00000000000000000000000000000000000000000007FFFFFFFFF80000000000000000000000000000000000000000003FFFFFFFBFC00000000000000000000000000000000000000000000FFFFFFC00000000000000000000000000000000000000000000001FFFFFE00000000000000000000000000000000000000000000000FFFFFF80000000000000000000000000000000000000000000000FFFFFFE00000000000000000000000000000000000000000000001FFFFFE00000000000000000000000000000000000000000000001FFFFFFC0000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = 2048'h0000000000000000000000000000000000000007FFFFFE00000000000000000000000000000000000000000000001FFFFFE00000000000000000000000000000000000000000000001FFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N30
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|rden_decode|w_anode972w[3]~2 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|rden_decode|w_anode972w[3]~2_combout  = (\U2|Add11~20_combout ) # ((\U2|Add11~18_combout ) # ((\U2|Add11~16_combout ) # (\U2|Add11~12_combout )))

	.dataa(\U2|Add11~20_combout ),
	.datab(\U2|Add11~18_combout ),
	.datac(\U2|Add11~16_combout ),
	.datad(\U2|Add11~12_combout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|rden_decode|w_anode972w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode972w[3]~2 .lut_mask = 16'hFFFE;
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode972w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N8
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|rden_decode|w_anode972w[3]~3 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|rden_decode|w_anode972w[3]~3_combout  = (\U2|LessThan4~0_combout  & (((!\U4|altsyncram_component|auto_generated|rden_decode|w_anode972w[3]~2_combout  & !\U2|Add11~14_combout )))) # (!\U2|LessThan4~0_combout  & 
// (((!\U4|altsyncram_component|auto_generated|rden_decode|w_anode972w[3]~2_combout  & !\U2|Add11~14_combout )) # (!\U1|pixel_row [8])))

	.dataa(\U2|LessThan4~0_combout ),
	.datab(\U1|pixel_row [8]),
	.datac(\U4|altsyncram_component|auto_generated|rden_decode|w_anode972w[3]~2_combout ),
	.datad(\U2|Add11~14_combout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|rden_decode|w_anode972w[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode972w[3]~3 .lut_mask = 16'h111F;
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode972w[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y11_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode972w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \U4|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N4
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~2 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~2_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|out_address_reg_a [1])) # (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] 
// & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a32~portadataout )) # (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\U4|altsyncram_component|auto_generated|ram_block1a8~portadataout )))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~2 .lut_mask = 16'hD9C8;
defparam \U4|altsyncram_component|auto_generated|mux2|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N30
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|rden_decode|w_anode989w[3] (
// Equation(s):
// \U4|altsyncram_component|auto_generated|rden_decode|w_anode989w [3] = (!\U2|bg_in[15]~27_combout  & (!\U4|altsyncram_component|auto_generated|rden_decode|w_anode1009w [1] & !\U2|bg_in[14]~28_combout ))

	.dataa(\U2|bg_in[15]~27_combout ),
	.datab(gnd),
	.datac(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1009w [1]),
	.datad(\U2|bg_in[14]~28_combout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|rden_decode|w_anode989w [3]),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode989w[3] .lut_mask = 16'h0005;
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode989w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y9_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode989w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 8;
defparam \U4|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N2
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~3 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~3_combout  = (\U4|altsyncram_component|auto_generated|mux2|_~2_combout  & ((\U4|altsyncram_component|auto_generated|ram_block1a44~portadataout ) # ((!\U4|altsyncram_component|auto_generated|out_address_reg_a 
// [0])))) # (!\U4|altsyncram_component|auto_generated|mux2|_~2_combout  & (((\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & \U4|altsyncram_component|auto_generated|ram_block1a20~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datab(\U4|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~3 .lut_mask = 16'hBC8C;
defparam \U4|altsyncram_component|auto_generated|mux2|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N4
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|rden_decode|w_anode1174w[3]~3 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|rden_decode|w_anode1174w[3]~3_combout  = (!\U2|Add11~14_combout  & (\U2|Add11~12_combout  & ((\U2|LessThan4~0_combout ) # (\U1|pixel_row [8]))))

	.dataa(\U2|LessThan4~0_combout ),
	.datab(\U2|Add11~14_combout ),
	.datac(\U1|pixel_row [8]),
	.datad(\U2|Add11~12_combout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1174w[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1174w[3]~3 .lut_mask = 16'h3200;
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1174w[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N20
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|rden_decode|w_anode1174w[3]~2 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|rden_decode|w_anode1174w[3]~2_combout  = (\U2|bg_in[17]~33_combout  & (!\U2|bg_in[16]~35_combout  & (\U4|altsyncram_component|auto_generated|rden_decode|w_anode1174w[3]~3_combout  & !\U2|bg_in[15]~27_combout )))

	.dataa(\U2|bg_in[17]~33_combout ),
	.datab(\U2|bg_in[16]~35_combout ),
	.datac(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1174w[3]~3_combout ),
	.datad(\U2|bg_in[15]~27_combout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1174w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1174w[3]~2 .lut_mask = 16'h0020;
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1174w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a212 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1174w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a212 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a212 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a212 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a212 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_bit_number = 8;
defparam \U4|altsyncram_component|auto_generated|ram_block1a212 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a212 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a212 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a212 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a212 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a212 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a212 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF;
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N10
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|rden_decode|w_anode1184w[3]~2 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|rden_decode|w_anode1184w[3]~2_combout  = (!\U2|bg_in[13]~34_combout  & (!\U2|bg_in[15]~27_combout  & (\U2|bg_in[17]~33_combout  & !\U2|bg_in[16]~35_combout )))

	.dataa(\U2|bg_in[13]~34_combout ),
	.datab(\U2|bg_in[15]~27_combout ),
	.datac(\U2|bg_in[17]~33_combout ),
	.datad(\U2|bg_in[16]~35_combout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1184w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1184w[3]~2 .lut_mask = 16'h0010;
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1184w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N6
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~2 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~2_combout  = (\U4|altsyncram_component|auto_generated|rden_decode|w_anode1184w[3]~2_combout  & (((!\U1|pixel_row [8] & !\U2|LessThan4~0_combout )) # (!\U2|Add11~14_combout )))

	.dataa(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1184w[3]~2_combout ),
	.datab(\U2|Add11~14_combout ),
	.datac(\U1|pixel_row [8]),
	.datad(\U2|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~2 .lut_mask = 16'h222A;
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a200 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a200 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a200 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a200 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a200 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_bit_number = 8;
defparam \U4|altsyncram_component|auto_generated|ram_block1a200 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a200 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a200 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a200 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFF007FFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a200 .mem_init2 = 2048'hFFFFFFC01FFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF7FFFFFFFFFEF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFDFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF7FFFFFFFFFEF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFDFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFB1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFF83FFFFFFFFEC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFC0DFFFFFFFF63FFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a200 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFF1FFFFFFFFF03FFFFFFFFF3FFDFFFFFFF3FFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFDFDFFFFFBFFFDFFFFFFFF9FFFFFFBFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFE7F7BFFFFFFE7FFFFFFF7FFFFFFFFFFFEFFFFFFFFFFFBFFFFFFFFF7FFDFFFFFFEFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFDFDFFFFFBFFFDFFFFFFFFEFFFFFFBDFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFEFF7BFFFFFFDFFFFFFFF7FFFFFFFFFFFEFFFFFFFFFFFBFBFFFFFFF7FFDFFFFFFEFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFDFDFFFFFBFFFFFFFFFFFFEFFFFFFBDFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFEFF7BFFFFFFDFFFFFFFF7FFFFFFFFFFFEFFFFFFFFFFFBFB;
defparam \U4|altsyncram_component|auto_generated|ram_block1a200 .mem_init0 = 2048'h00000DFFC6FFFFFFF1FFFFFFFD8FFFFFFFFFFE37FFFFFFFFFFFFE0000077FF1BFFFFFFC6FFFFFFF63FFFFFFFFFF1FFFFFFFFFFFFFB000001BFF8FFFFFFFE3FFFFFFFB9FFFFFFFFFFC6FFFFFFFFFFFFFCFFFFFDFFDEFFFFFFF7FFFFFFFDFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFEFFFFFFF7BFFFFFFFFFF7FFFFFFFFFFFFFBFFFFFFBFFBFFFFFFFEFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFDFFDEFFFFFFF7FFFFFFFDFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFEFFFFFFFFBFFFFFFFFFF7FFFFFFFFFFFFFBFFFFFFFFFBFFFFFFFEFFFFFFFFFFFFFFFFFFFFDEFFFFFFFFFFFFFFFF0001FFC0FFFFFFF63FFFFFFE37FFFF;
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N24
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|rden_decode|w_anode1184w[3]~3 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|rden_decode|w_anode1184w[3]~3_combout  = (\U4|altsyncram_component|auto_generated|rden_decode|w_anode1184w[3]~2_combout  & (\U2|Add11~14_combout  & ((\U1|pixel_row [8]) # (\U2|LessThan4~0_combout ))))

	.dataa(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1184w[3]~2_combout ),
	.datab(\U2|Add11~14_combout ),
	.datac(\U1|pixel_row [8]),
	.datad(\U2|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1184w[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1184w[3]~3 .lut_mask = 16'h8880;
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1184w[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a224 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1184w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a224 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a224 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a224 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a224 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_bit_number = 8;
defparam \U4|altsyncram_component|auto_generated|ram_block1a224 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a224 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a224 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a224 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a224 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a224 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a224 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N28
cycloneive_lcell_comb \U1|red_out~1 (
// Equation(s):
// \U1|red_out~1_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a224~portadataout ))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a200~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a200~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a224~portadataout ),
	.cin(gnd),
	.combout(\U1|red_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~1 .lut_mask = 16'h0E04;
defparam \U1|red_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N22
cycloneive_lcell_comb \U1|red_out~2 (
// Equation(s):
// \U1|red_out~2_combout  = (\U1|red_out~1_combout ) # ((\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|ram_block1a212~portadataout  & !\U4|altsyncram_component|auto_generated|out_address_reg_a [1])))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a212~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\U1|red_out~1_combout ),
	.cin(gnd),
	.combout(\U1|red_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~2 .lut_mask = 16'hFF08;
defparam \U1|red_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N0
cycloneive_lcell_comb \U1|red_out~4 (
// Equation(s):
// \U1|red_out~4_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [3] & (!\U4|altsyncram_component|auto_generated|out_address_reg_a [4] & \U4|altsyncram_component|auto_generated|out_address_reg_a [2]))

	.dataa(gnd),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\U1|red_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~4 .lut_mask = 16'h0300;
defparam \U1|red_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N20
cycloneive_lcell_comb \U1|red_out~3 (
// Equation(s):
// \U1|red_out~3_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [3] & (\U4|altsyncram_component|auto_generated|out_address_reg_a [4] & !\U4|altsyncram_component|auto_generated|out_address_reg_a [2]))

	.dataa(gnd),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\U1|red_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~3 .lut_mask = 16'h0030;
defparam \U1|red_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N22
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|rden_decode|w_anode1049w[3] (
// Equation(s):
// \U4|altsyncram_component|auto_generated|rden_decode|w_anode1049w [3] = (\U2|bg_in[15]~27_combout  & (!\U4|altsyncram_component|auto_generated|rden_decode|w_anode1009w [1] & \U2|bg_in[14]~28_combout ))

	.dataa(\U2|bg_in[15]~27_combout ),
	.datab(gnd),
	.datac(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1009w [1]),
	.datad(\U2|bg_in[14]~28_combout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1049w [3]),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1049w[3] .lut_mask = 16'h0A00;
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1049w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1049w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a92 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 8;
defparam \U4|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a92 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = 2048'hFFFF8FF6FCFFFFFFFFFFFFFFFFFFFFFC7FFFC7FFFFFFFFFFFFFFFFFFFFFFE3F3FFFFFFFFFFFFFFFFFFFFC7FFFE7FFFFFFFFFFFFFFFFFFFEDFE5E9FFFFFFFFFFFFFFFFFFFFF3FF3FFFFFFFFFFFFFFFFFFFFFF8FF6FCFFFFFFFFFFFFFFFFFFFFFC7FFFC7FFFFFFFFFFFFFFFFFFFFFFE3F3FFFFFFFFFFFFFFFFFFFFC7FFFE7FFFFFFFFFFFFFFFFFFFEDFE5E9FFFFFFFFFFFFFFFFFFFFF3FF3FFFFFFFFFFFFFFFFFFFFFF8FF6F8FFFFFFFFFFFFFFFFFFFFFC7FFFC7FFFFFFFFFFFFFFFFFFFFFFE7F3FFFFFFFFFFFFFFFFFFFFCFFFFF7FFFFFFFFFFFFFFFFFFFEFFFFF9FFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFF9FFFFEFFFFFFFFFFFFFFFFFFFFFD;
defparam \U4|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = 2048'hFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFCFFFFF7FFFFFFFFFFFFFFFFFFFEFFFFF9FFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFF9FFFFEFFFFFFFFFFFFFFFFFFFFFDFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFFFE000001FFFFFFFFFFFFFFFFFFFFF800003FFFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFFFE000003;
defparam \U4|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N22
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|rden_decode|w_anode1029w[3] (
// Equation(s):
// \U4|altsyncram_component|auto_generated|rden_decode|w_anode1029w [3] = (!\U4|altsyncram_component|auto_generated|rden_decode|w_anode1009w [1] & (\U2|bg_in[15]~27_combout  & !\U2|bg_in[14]~28_combout ))

	.dataa(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1009w [1]),
	.datab(\U2|bg_in[15]~27_combout ),
	.datac(\U2|bg_in[14]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1029w [3]),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1029w[3] .lut_mask = 16'h0404;
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1029w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1029w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a68 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 8;
defparam \U4|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00003;
defparam \U4|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800007EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF600001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = 2048'hFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF200000013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N28
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|rden_decode|w_anode1019w[3] (
// Equation(s):
// \U4|altsyncram_component|auto_generated|rden_decode|w_anode1019w [3] = (\U2|Add11~16_combout  & (\U4|altsyncram_component|auto_generated|rden_decode|w_anode1039w[3]~0_combout  & !\U2|Add11~14_combout ))

	.dataa(gnd),
	.datab(\U2|Add11~16_combout ),
	.datac(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1039w[3]~0_combout ),
	.datad(\U2|Add11~14_combout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1019w [3]),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1019w[3] .lut_mask = 16'h00C0;
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1019w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1019w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a56 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \U4|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000FFEFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000001FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFEFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = 2048'hFFFE00000000000FFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000007FFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000001FFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000FFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000007FFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000FFFFE03BFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFC00000000000FFFFE006FFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFA000000000007FFFF8037FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFDC00000000000FFFFE007FFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFF00000000000000000001FFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'hFFFFFFFFC3FFFFFFFFFFFFFF80000000000000000000FFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFC00000000000000000003FFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFE00000000000000000001FFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFC00000000000000000007FFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFC00000000000000000003FFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFE00000000000000000001FFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFC00000000000000000007FFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFF807FFFFFFFFFFFC1000000000000000000013FFFFFFFFFFFFFFFFC42FFFFFFFFFFFF000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'h0000000000000FFFFFFFFFFFFFFFFF007FFFFFFFFFFF02000000000000000000007FFFFFFFFFFFFFFFF803FFFFFFFFFFF80000000000000000000003FFFFFFFFFFFFFFFFC00FFFFFFFFFFFF0000000000000000000000FFFFFFFFFFFFFFFFF007FFFFFFFFFFF0000000000000000000000FFFFFFFFFFFFFFFFF003FFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFE01FFFFFFFFFFFE0000000000000000000000FFFFFFFFFFFFFFFFF007FFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFF8037FFFFFFFFFFC0000000000000000000003FFFFFFFFFFFFFFFFC00FFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFE00;
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N22
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|rden_decode|w_anode1039w[3]~1 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|rden_decode|w_anode1039w[3]~1_combout  = (\U2|bg_in[15]~27_combout  & (\U2|Add11~14_combout  & \U4|altsyncram_component|auto_generated|rden_decode|w_anode1039w[3]~0_combout ))

	.dataa(\U2|bg_in[15]~27_combout ),
	.datab(gnd),
	.datac(\U2|Add11~14_combout ),
	.datad(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1039w[3]~0_combout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1039w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1039w[3]~1 .lut_mask = 16'hA000;
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1039w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y12_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1039w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a80 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 8;
defparam \U4|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N12
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~0 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~0_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\U4|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\U4|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a80~portadataout ))) # (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\U4|altsyncram_component|auto_generated|ram_block1a56~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~0 .lut_mask = 16'hF4A4;
defparam \U4|altsyncram_component|auto_generated|mux2|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N18
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~1 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~1_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|mux2|_~0_combout  & (\U4|altsyncram_component|auto_generated|ram_block1a92~portadataout 
// )) # (!\U4|altsyncram_component|auto_generated|mux2|_~0_combout  & ((\U4|altsyncram_component|auto_generated|ram_block1a68~portadataout ))))) # (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\U4|altsyncram_component|auto_generated|mux2|_~0_combout ))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~1 .lut_mask = 16'hDDA0;
defparam \U4|altsyncram_component|auto_generated|mux2|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N24
cycloneive_lcell_comb \U1|red_out~5 (
// Equation(s):
// \U1|red_out~5_combout  = (\U1|red_out~2_combout  & ((\U1|red_out~3_combout ) # ((\U1|red_out~4_combout  & \U4|altsyncram_component|auto_generated|mux2|_~1_combout )))) # (!\U1|red_out~2_combout  & (\U1|red_out~4_combout  & 
// ((\U4|altsyncram_component|auto_generated|mux2|_~1_combout ))))

	.dataa(\U1|red_out~2_combout ),
	.datab(\U1|red_out~4_combout ),
	.datac(\U1|red_out~3_combout ),
	.datad(\U4|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cin(gnd),
	.combout(\U1|red_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~5 .lut_mask = 16'hECA0;
defparam \U1|red_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N14
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2] (
// Equation(s):
// \U4|altsyncram_component|auto_generated|rden_decode|w_anode1061w [2] = (\U2|Add11~20_combout ) # (((!\U2|LessThan4~0_combout  & !\U1|pixel_row [8])) # (!\U2|Add11~18_combout ))

	.dataa(\U2|LessThan4~0_combout ),
	.datab(\U1|pixel_row [8]),
	.datac(\U2|Add11~20_combout ),
	.datad(\U2|Add11~18_combout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1061w [2]),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2] .lut_mask = 16'hF1FF;
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1061w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N28
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|rden_decode|w_anode1112w[3] (
// Equation(s):
// \U4|altsyncram_component|auto_generated|rden_decode|w_anode1112w [3] = (\U2|bg_in[15]~27_combout  & (!\U4|altsyncram_component|auto_generated|rden_decode|w_anode1061w [2] & (!\U2|bg_in[13]~34_combout  & !\U2|bg_in[14]~28_combout )))

	.dataa(\U2|bg_in[15]~27_combout ),
	.datab(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1061w [2]),
	.datac(\U2|bg_in[13]~34_combout ),
	.datad(\U2|bg_in[14]~28_combout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1112w [3]),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1112w[3] .lut_mask = 16'h0002;
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1112w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1112w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a152 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a152 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 8;
defparam \U4|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a152 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a152 .mem_init3 = 2048'hF3DFCFFFFF2FFFF63FFFFFFFFFFEC0FFFFFFFFFFFBBE6386DFFFAF1C3FFFFFFB38F1F7BFFFFFFFFFBEF7DFFFFFFFFFF8670E3FFFF9FFFFFD8719CC739E9FFFFFFFFFFEFFFFFFFFFFFFDFE70E73C7FFE3FFFFCF39C3231C3637FFFFFFFFFFDF7BFFFFFFFFFF0E6386DFFFAFFFFFF1C39B38F1F3BFFFFFFFFFBFF7DFFFFFFFFFF8670E3FFFF9FFFFFD8719CC739EDFFFFFFFFFFEFFFFFFFFFFFFDF670E73C7FFE3FFFFCF39C3231C3637FFFFFFFFFFDF7BFFFFFFFFFF0E6386DFFFAFFFFFF1C39B38F1F39FFFFFFFFF3FF7CFFFFFFFFFF8671E3FFFF9FFFFFD8719CC739ECFFFFFFFFFFEFFEFFFFFFFFFDF670E73C7FFE3FFFFCF39C3231C363FFFFFFFFFFFDFFB;
defparam \U4|altsyncram_component|auto_generated|ram_block1a152 .mem_init2 = 2048'hFFFFFFFFFB0E6386DFFFAFFFFFF1C39B38F1F041FFFFFFFE3CF9C7FFFFFFC73CE38C7FFFF9FB6DFD8719CC739E0907FFFFFFF18EE71FFFFFFF1CE30C71C7FFE3EFEFCF39C3231C36083FFFFFFFC7BB38FFFFFFF8E71C7186DFFFAFEDBFF1C39B38F1FF3FFFFFFFFFFECFFBFFFFFFFE63FFFFFFFFF9F8F1FD8719CC739E7FF7FFFFFFF7BE13FFFFFFFEFBFFFFFFC7FFE3F39FCF39C3231C37FFDFFFFFFFFE9CDF7FFFFFFFECFFFFFEDFFFAF1C3FF1C39B38F1FFBFFFFFFFFFFCEFFBFFFFFFFEE3FFFFFFFFF9F8F1FD8719CC739E7FF7FFFFFFF78E1BFFFFFFFEFBFFFFFFC7FFE3F39FCF39C3231C36FFDFFFFFFFFE9CDF7FFFFFFFFCFFFFFEDFFFAF1C3FF1C39B;
defparam \U4|altsyncram_component|auto_generated|ram_block1a152 .mem_init1 = 2048'h38F1FF87FFFFFFFE08EF07FFFFFFC1E7FFFFFFFFF9F8F1FD8719CC739E7F37FFFFFFF04E181FFFFFFF03FFFFFFC7FFE3F39FCF39C3231C36F8DFFFFFFFC09CC07FFFFFF81CFFFFFEDFFFAF1C3FF1C39B38F1F397FEFFFFFDF8EFFFFF7DFFB1E8671E3FFFF9F8F1FD8719CC739EC71FFBFFFFFFCE1FFFFFFFFFE3E70E73C7FFE3F39FCF39C3231C3673FFFFFFBFFE1CFBFFFFFFFF3D0E6386DFFFAF1C3FF1C39B38F1F397FEFFFDFDF8EFEFFF7DFFB1E8670E3FFFF9F8F1FD8719CC739EC71FFBFFFFFFCE1FFFFFF7FFE3E70E73C7FFE3F39FCF39C3231C3672FFFFFFBFFE1CF9FFFFFFFB3D0E6386DFFFAF1C3FF1C39B38F1F39FFEFFFDFDF8EFEFFF79FFB1E8;
defparam \U4|altsyncram_component|auto_generated|ram_block1a152 .mem_init0 = 2048'h670E3FFFF9F8F1FD8719CC739EC73FF9FFFFFFCE1FFFFFF7FDE3E70E73C7FFE3F39FCF39C3231C3672FFFFFFBFFE1CF9FFFFFFFB3D0E6386DFFFAF1C3FF1E39B1C63F381C300031FF8EFE80381D078E8670E3FFFF9F8F1FDC638C8638EC70758000C77CE1FE02C0C80C7E70E73C7FFE3F39FCE38E3238C767019600078FE1CF9803033871D0E6386DFFFAF1C3FF8C71BFFFFF3873BFFFF6DF8EFE7FDFFB7FFE8670E3FFFF9F8F1FDFFFFC7FFFEC73D9FFFFDD7CE1FFFCFFDBFFFE70E73C7FFE3F39FCFFFFF2FFFF671C3FFFFF7BE1CF8FFBFFEFFFD0E6386DFFFAF1C3FFFFFFBFFFFF3871BFFFF61F8CFE7FBFFF7FFE8670E3FFFF9F8F1FDFFFFC3FFFEC739DF;
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N14
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|rden_decode|w_anode1132w[3] (
// Equation(s):
// \U4|altsyncram_component|auto_generated|rden_decode|w_anode1132w [3] = (\U2|bg_in[15]~27_combout  & (!\U4|altsyncram_component|auto_generated|rden_decode|w_anode1061w [2] & (!\U2|bg_in[13]~34_combout  & \U2|bg_in[14]~28_combout )))

	.dataa(\U2|bg_in[15]~27_combout ),
	.datab(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1061w [2]),
	.datac(\U2|bg_in[13]~34_combout ),
	.datad(\U2|bg_in[14]~28_combout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1132w [3]),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1132w[3] .lut_mask = 16'h0200;
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1132w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a176 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1132w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a176 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a176 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a176 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a176 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_bit_number = 8;
defparam \U4|altsyncram_component|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a176 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a176 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a176 .mem_init3 = 2048'hFFFFFFF7FEF3FFEFFFFFFFFFFFFFFFFFFFFFFFF3DFFFFFFFFFFFDFFFFFFFFFF9EFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF9FFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFBFFFFFFFFFF7BFFFFFFF6070B0003FFFFFFFFFFFF0FFFFFFFFE35E00000003FC01FFFFFFFF81A1C000FFFFFFFFFFFF83FFFFFFFF8C700000000FE00FFFFFFFFC0E060007FFFFFFFFFFFE1FFFFFFFFC63C00000007F803FFFFFFF7FFFFBFFDFFFFFFFFFFFFF7FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFF7BFFFFF3FFFFFFFFFFFFFFFFFFFFFFEFFF3FFFFFFFFCFFFFFFFFFCF7FE7FFBFFFFFFFFFFFDFFFFFFFFFFFDFEFFFFFFFFFFFFFFFFFF7FFFF7FFDFFFFFFFFFFFFF7FF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a176 .mem_init2 = 2048'hFFFFFFFEFFFFFFFFFFFFFFFFFFFFF7DFFFFFBFFFFFFFFFFFFFFFFFFFFFFEFFFBFFFFFFFFDFFFFFFFFFDF7FEFFFBFFFFFFFFFFFDEFFFFFFFFFFDFEFFFFFFFFFFFFFFFFFF7FFFF7FFDFFFFFFFFFFFFF7FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFF7DFFFFFBFFFFFFFFFFFFFFFFFFFFFFEFFFBFFFFFFFFDFFFFFFFFFDF7FEFFFBFFFFFFFFFFFDEFFFFFFFFFFDFEFFFFFFFFFFFFFFFFFF7FFFFFFFFBFFFFFFFFFF7FFDFFFFFFFFEFFFF7FFFFFFFFFFFFFFEFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFBDFFDFFFFF7FFFFFFFFFEFFFFFFFFF7FFFFFFFFFEFFFBFFFFFFFFFFFFFFFFFFDFFFFFFFFFF7FFFFFFFFBFFFFFFFFFF7FFDFFFFFFFFEFFFF7FFFFFFFFFFFFFFEFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a176 .mem_init1 = 2048'hFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFDFFDFFFFF7FFFFFFFFFEFFFFFFFFF7FFFFFFFFFEFFFBFFFFFFFFFFFFFFFFFFDFFFFFFFFFF7FFFFFFFF9FFFFFFFFFF7FFCFFFFFFFFEFFFE7FFFFFFFFFFFFFFEFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFDFFDFFFFFFFFFFFFFFFEFFFFFFFFF3FFFFFFFFFCFFF9FFFFFFFFDFFFFFFFFFDFFFFFFFFE0FFFFFFFFE01FFFFFFFFC63FC7FFFFFFFF00007FFF81FFFFFFFFF83FFFFFFFF00FFFFFFFFE30FF1FFFFFFFF80003FFFE07FFFFFFFFC1FFFFFFFFC03FFFFFFFF8C7F8FFFFFFFFE0000FFFF03FFFFFFFFF9FFFFFFFFF3FFFFFFFFFBFFFFFFFFFFFFFFBFFFFFF9FFFFFFFFFF7FFFFFFFFFFF7FFFFFFFFF0FFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a176 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7FFFF7FFFFFFFFF7FFFFFF7FFFFFFFFFFBFFFFFFFFFBFFFFFFFFFBFFFFFFFFFFFFFFBFFFFFFBFFFFFFFFFF7FFFFFFFFFEF7FFFFFFFFF6FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7FFFF7FFFFFFFFF7FFFFFF7FFFFFFFFFFBFFFFFFFFFBFFFFFFFFFBFFFFFFFFFFFFFFB00001FBFFFFFFFFFF7FFFFFFFFFEF7FFFFFFFFF6FFDFFFFFFFFFFC00007FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7FBFF7FFFFFFFFF700001F7FFFFFFFFBDFFFFFFFFFFF7F7FFFFFFFFFFFFFFFFFFFEFE7FFFEFF7FFFFFFFFFFFFFFFFFFFFFFDFFFFFBDFFFBFF7FFFFFFBFBFFFFFFFFFFFFFFF7BFFFFFFFFFFEFFFF;
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N10
cycloneive_lcell_comb \U1|red_out~9 (
// Equation(s):
// \U1|red_out~9_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a176~portadataout ))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a152~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a152~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a176~portadataout ),
	.cin(gnd),
	.combout(\U1|red_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~9 .lut_mask = 16'h3210;
defparam \U1|red_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N24
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|rden_decode|w_anode1122w[3] (
// Equation(s):
// \U4|altsyncram_component|auto_generated|rden_decode|w_anode1122w [3] = (\U2|bg_in[15]~27_combout  & (!\U4|altsyncram_component|auto_generated|rden_decode|w_anode1061w [2] & (\U2|bg_in[13]~34_combout  & !\U2|bg_in[14]~28_combout )))

	.dataa(\U2|bg_in[15]~27_combout ),
	.datab(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1061w [2]),
	.datac(\U2|bg_in[13]~34_combout ),
	.datad(\U2|bg_in[14]~28_combout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1122w [3]),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1122w[3] .lut_mask = 16'h0020;
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1122w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1122w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a164 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 8;
defparam \U4|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a164 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a164 .mem_init3 = 2048'hFFFFF7FFFFFFFFFFFFFFEFFFFEFEFFFFFFFFBDFFFFFFFFFFF7F7FFFFFFFFFFFFFFFFFFFEFEFFFFEFF7FFFFFFFFFFFFFFFFFFFFFFDFFFFFBDFFFBFF7FFFFFFFFBFFFFFFFFFFFFFFF7BFFFFFFFFFFEFFFFFFFFF7FFFFFFFFFFFFFFEFFFFEFEFFFFFFFFBDFFFFFFFFFFF7F7FFFFFFFFFEFFFFFFFFFCFFFFFFEFF3FFFFFFFFFFFFFFFFFFFFFFCFFFFFBFFFFBFF3FFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFEFFFFFFFFF7FFFFFFFFFFFFFFEFFFFEFE7FFFFFF073FFFFFFFFFFF8380000007FFF1FE0FFFFC0E3FB6FEDB03FFFFF818FFFFFFFFFFFC0C0000001FFFCFF03FFFF061FEFAFB6C1FFFFFE063FFFFFFFFFFF030000000FFFE3FC0FFFF8186FEDBEF607FF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a164 .mem_init2 = 2048'hFFEFEFFFFFFFFFFFFFFFFFFFEFFFFF9FFF7FFFFFDBF8F1FD3FFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFDFF39FF5FEFFFFFDFFFFFFFFFFFFFFFBFFFFFDFFFFF7FFEFFFFFFFEF1C3FE7FFFFFFEFEFFFFFFFFFFFFFFFFFFFEFFFFFDFFF7FFFFFD9F8F1FDBFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEE3F39FCFFEFFFFFDFFFFFFFFFFFFFFFBFFFFFDFFFFFBFFEFFFFFFFAF1C3FFFFFFFFFEC6FFFFFFFFFFFFFDFFFFFEFFFFFDFFF7FFFF059F8F1FDA1FFFFFFF1BFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFEC1E3F39FCF86FFFFFD8FFFFFFFFFFFFFFBFFFFFDFFFFFFFFEFFFFF0FAF1C3FFC1FFFFFFFBFFFFFFFFFFFFEFFFFFFFFFFFFFB;
defparam \U4|altsyncram_component|auto_generated|ram_block1a164 .mem_init1 = 2048'hFFFFFFFFF9F8F1FD86FFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFE3F39FCF37FFFFFFBFFFFFFFFFFFFFDFFFFFFFFFFFFF7FFFFFFEFFAF1C3FF1FFFFFFFFBFFFFFFFFFFFFEFFFFFFFFFFFFFBFFFFFFFFF9F8F1FD86FFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFE3F39FCF37FFFFFFBFFFFFFFFFFFFFDFFFFFFFFFFFFF7FFFFFFEFFAF1C3FF1FFFFFFFFBFFFFFFFFFFFFEFFFFFFFFFFFFFBFFFFFFEFF9F8F1FD87FFFFFFEFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFBFE3F39FCF37FFFFFF37FFFFFFFFFFFFDFFFFFFFFFFFFE7FFFFFFDFFAF1C3FF1EFFF0001C1FFFFFFFFFFF8C7FFFFFFFFFFE080924DF7F9F8F1FD870038000E4FFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a164 .mem_init0 = 2048'hFFFFFFC63FFFFFFFFFFF0492027FDFE3F39FCE30007000383FFFFFFFFFFF18FFFFFFFFFFFC101248FEFFAF1C3FF8E007FFFFEDFFFFFFFFFFF7F7FFFFFFFFFFDF7F0CFFFFF9F8F1FDFFFFDFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFDD0FFFB7FFE3F39FCFFFFF7FFFF6FFFFFFFFFFFEFFFFFFFFFFFFFB2FFB86FFFFAF1C3FFFFFFFFFFFEDFFFFFFFFFFF7F7FFFFFFFFFFDF670E3FFFF9F8F1FDFFFFC3FFFEFFFFFFFFFFFFFFDFFFFFFFFFFFDF0E73C7FFE3F39FCFFFFF2FFFF6FFFFFFFFFFFEFFFFFFFFFFFFFB7E6386DFFFAF1C3FFFFFFBFFFFE1FFFFFFFFFFF607FFFFFFFFFFD5670E3FFFF9F871FDFFFFC3FFFECFFFFFFFFFFFF83FFFFFFFFFFF0F0E73C7FFE3;
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N18
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|rden_decode|w_anode1142w[3] (
// Equation(s):
// \U4|altsyncram_component|auto_generated|rden_decode|w_anode1142w [3] = (\U2|bg_in[15]~27_combout  & (!\U4|altsyncram_component|auto_generated|rden_decode|w_anode1061w [2] & (\U2|bg_in[13]~34_combout  & \U2|bg_in[14]~28_combout )))

	.dataa(\U2|bg_in[15]~27_combout ),
	.datab(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1061w [2]),
	.datac(\U2|bg_in[13]~34_combout ),
	.datad(\U2|bg_in[14]~28_combout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1142w [3]),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1142w[3] .lut_mask = 16'h2000;
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1142w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a188 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1142w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a188 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a188 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a188 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a188 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_bit_number = 8;
defparam \U4|altsyncram_component|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a188 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a188 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a188 .mem_init3 = 2048'hFFFFFFF7FFFFFFFFFFFEC3FC000FFE07FFFFFFF8FFFFFFF1BFFFFFFFFFF7FFFFFFFFFFFFFB1FE0003FF81FFFFFFEC7FFFFFFC6FFFFFFFFFFFEFFFFFFFFFFFFFCFF3FFFFFFFFFFFFFBFFFFFFFFF3FFFFFFFFFFFF7FFFFFFFFFFFFD7FFFFFEFEFFFFFFFFF7FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFDFEFEFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFEFEFFFFFFFFFFFF7BFF7FFFFFFFFFFFFFBFFFFFFFFFBFFFFFFFFFF7F7FFFFFFFFFFFFDBFFFFFEFEFFFFFFFEF7FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFEFEFFFFFFFFFFFF7BFF7FFFFFFFFFFFFFBFFFFFFFFFBFFFFFFFFFF7F7FFFFFFFFFFFFDBFFFFFEFEFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a188 .mem_init2 = 2048'hFFFFFEF7FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFEFEFFFFFFFFFFFF7BFF800077FFFFFFFF7FFFFFFFFFF607FFFFFC0DFBFFFFFFFFFFC7E7FC0001FFFFFFFFF1BFFFFFFFFFF83FFFFFF076C7FFFFFFFFFF3F9FF00006FFFFFFFFCEFFFFFFFFFEC0FFFFFFA1FF1FFFFFFFFFF8FCFFFFFFF7FFFFFFFFFFFFFFFFFFF7F7FFFFFDFDFEFFFFFFFFFFDFFFFFFFFFFFFFFFFFF7BFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFEFFFFFFFFFEFEFFFFFFBFFFDFFFFFFFFFFBFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7F7FFFFF9FDFE7FFFFFFFFFDFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFF2FFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a188 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFEFFFFFFFFFEFFFFFFFFFEFEFFFFFF3FFFCFFFFFFFFFFBFF000001F7FFFFFFFC0FFFFFFFFFF037FFFFFC0F80FFFFFFFFFFD8F8000007FFFFFFFFF03FFFFFFFFFC0DFFFFFF03607FFFFFFFFFEC3E000003EFFFFFFFF81FFFFFFFFFE06FFFFFF80D81FFFFFFFFFFB1FFFFFFFF7FFFFFFFCFFFFFFFFFFFFFFFFFFFFF7BCFFFFFFFFFEFFF9FFFFE7FFFFFFFDFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFEFFFFFFFFBFFFFFFFFFFFFFFFFFFF9EFFFBFFFFFFFFDFFFFFFFFFF7FFFFFFFDFFFFFFFFFFFFFFFFFFFFF7BEFFFFFFFFFEFFFBFFFFF7FFFFFFFDFFFFFFFFFFFFFEFFFFFFFFFFFEFFFFFFFFFFDBFFFFFFFEFFFFFFF7BFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a188 .mem_init0 = 2048'hFFFFFFFFFFFFFFBEF7FBFFFFFFFFDFFFFFFFFFF7FFFFFFFDFFFFFFFFFFFFFFFFFFFFF7BEFFFFFFFFFEFFFBFFFFF7FFFFFFFDFFFFFFFFFFFFFEFFFFFFFFFFFEFFFFFFFFFFDBFFFFFFFEFFFFFFF7BFFFFFFFFFFFFFFFFFFFBEF7FBFFFFFFFFDFFFFFFFFFF7FEFBFFEFFFFFFFFFFFFFFFFFFFFFFFF7DEFFFFFFFFFBDFFFFFFFDFFBEFFBBFFFFFFFFFFFFFFFFFFFFFF7FFFBFFFFFEFED7FFFFFFFEFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFDEFBFFFFFFFFBF7BFFFFFFF7FEFBFFEFFFFFFFFFFFFFFFFFFFFFFFF7DFFFFFFFFFFFDFFFFFFFFFFBEFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFBFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEFBFFFFFFFFFF7B;
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N8
cycloneive_lcell_comb \U1|red_out~10 (
// Equation(s):
// \U1|red_out~10_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a188~portadataout ))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a164~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a164~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a188~portadataout ),
	.cin(gnd),
	.combout(\U1|red_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~10 .lut_mask = 16'hC840;
defparam \U1|red_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N8
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3] (
// Equation(s):
// \U4|altsyncram_component|auto_generated|rden_decode|w_anode1071w [3] = (!\U2|bg_in[15]~27_combout  & (!\U4|altsyncram_component|auto_generated|rden_decode|w_anode1061w [2] & (!\U2|bg_in[13]~34_combout  & !\U2|bg_in[14]~28_combout )))

	.dataa(\U2|bg_in[15]~27_combout ),
	.datab(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1061w [2]),
	.datac(\U2|bg_in[13]~34_combout ),
	.datad(\U2|bg_in[14]~28_combout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1071w [3]),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3] .lut_mask = 16'h0001;
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1071w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1071w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a104 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \U4|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a104 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = 2048'h71DC79FFFFFFFBFFFFFFFFFFFFF1C39BFF3FFFFF9FFFFFFFFFFFC79CE187BFFFFFCFFFFFFFFFFFED8719C7FEFFFFFCFFFFFFFFFFFF38E1CD3E7FFFFFBFFFFFFFFFFF8F39C32FF7FFFFF7FFFFFFFFFFFC71CC79FFFFFFFBFFFFFFFFFFFFF1C39BFF8000003FFFFFFFFFFFC7FFFF87C000001FFFFFFFFFFFEDFFFFC7FE000001FFFFFFFFFFFF3FFFFD3F0000007FFFFFFFFFFF8FFFFF2FF0000007FFFFFFFFFFFC7FFFF9FC000003FFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFC7FFFF87FFFFFFFFFFFFFFFFFFEDFFFFC7FFFFFFFFFFFFFFFFFFFF3FFFFD3FFFFFFFFFFFFFFFFFFF8FFFFF2FFFFFFFFFFFFFFFFFFFFC7FFFF9FFFFFFFFFFFFFFFFFFFFFFFFFB;
defparam \U4|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFC7FFFF87FFFFFFFFFFFFFFFFFFEDFFFFC7FFFFFFFFFFFFFFFFFFFF3FFFFF3FFFFFFFFFFFFFFFFFFF8FFFFF2FFFFFFFFFFFFFFFFFFFFC7FFFF9FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFC71FFFA7FFFFFFFFFFFFFFFFFFED86FFD7FFFFFFFFFFFFFFFFFFFF3C6FFF3FFFFFFFFFFFFFFFFFFF8E3FFFEFFFFFFFFFFFFFFFFFFFFC63FFF5FFFFFFFFFFFFFFFFFFFFF8DFFFFFFFFFFFFFFFFFFFFFFFC79E0067FFFFFFFFFFFFFFFFFFED860017FFFFFFFFFFFFFFFFFFFF38F0013FFFFFFFFFFFFFFFFFFF8F3000EFFFFFFFFFFFFFFFFFFFFC71C00DFFFFFFFFFFFFFFFFFFFFF1E003FFFFFFFFFFFFFFFFFFFFC79FFFE7FFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = 2048'hFFFFFFFFFFFFFFED867FF7FFFFFFFFFFFFFFFFFFFF38F7FF3FFFFFFFFFFFFFFFFFFF8F37FFEFFFFFFFFFFFFFFFFFFFFC71FFFDFFFFFFFFFFFFFFFFFFFFF1EFFFFFFFFFFFFFFFFFFFFFFFC79FFFE7FFFFFFFFFFFFFFFFFFED867FF7FFFFFFFFFFFFFFFFFFFF38F7FF3FFFFFFFFFFFFFFFFFFF8F37FFEFFFFFFFFFFFFFFFFFFFFC71FFFDFFFFFFFFFFFFFFFFFFFFF1EFFFFFFFFFFFFFFFFFFFFFFFC79FFE7FFFFFFFFFFFFFFFFFFFED865E9FFFFFFFFFFFFFFFFFFFFF38F3FFFFFFFFFFFFFFFFFFFFFF8F36F8FFFFFFFFFFFFFFFFFFFFFC71FFC7FFFFFFFFFFFFFFFFFFFFF1E7F7FFFFFFFFFFFFFFFFFFFFC79FFE7FFFFFFFFFFFFFFFFFFFED865E9FFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = 2048'hFFFFFFFFFF38F3FFFFFFFFFFFFFFFFFFFFFF8F36FCFFFFFFFFFFFFFFFFFFFFFC71FFC7FFFFFFFFFFFFFFFFFFFFF1E3F3FFFFFFFFFFFFFFFFFFFFC79FFE7FFFFFFFFFFFFFFFFFFFED865E9FFFFFFFFFFFFFFFFFFFFF38F3FFFFFFFFFFFFFFFFFFFFFF8F36FCFFFFFFFFFFFFFFFFFFFFFC71FFC7FFFFFFFFFFFFFFFFFFFFF1E3F3FFFFFFFFFFFFFFFFFFFFC77FFE7FFFFFFFFFFFFFFFFFFFEDB65E9FFFFFFFFFFFFFFFFFFFFF3F73FFFFFFFFFFFFFFFFFFFFFF8EB6FCFFFFFFFFFFFFFFFFFFFFFC6FFFC7FFFFFFFFFFFFFFFFFFFFFEE3F3FFFFFFFFFFFFFFFFFFFFC7FFFE7FFFFFFFFFFFFFFFFFFFEDFE5E9FFFFFFFFFFFFFFFFFFFFF3FF3FFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N26
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|rden_decode|w_anode1082w[3] (
// Equation(s):
// \U4|altsyncram_component|auto_generated|rden_decode|w_anode1082w [3] = (!\U2|bg_in[15]~27_combout  & (!\U4|altsyncram_component|auto_generated|rden_decode|w_anode1061w [2] & (\U2|bg_in[13]~34_combout  & !\U2|bg_in[14]~28_combout )))

	.dataa(\U2|bg_in[15]~27_combout ),
	.datab(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1061w [2]),
	.datac(\U2|bg_in[13]~34_combout ),
	.datad(\U2|bg_in[14]~28_combout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1082w [3]),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1082w[3] .lut_mask = 16'h0010;
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1082w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1082w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a116 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 8;
defparam \U4|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a116 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = 2048'hFF1202482003FFE7FFFFF79CF387B124009001FFFBFFFFFDCF39C7FF824904001FFFDFFFFFFCF3CD3E200491C00FFFEFFFFFEF39E72FF0400100007FFDFFFFFE73CE79FF048008003FFFBFFFFFF9E79BFF1E73861FFFFFE7FFFFF7FFFF87B61CE70FFFFFFBFFFFFDFFFFC7FFE38734FFFFFFDFFFFFFFFFFD3E1CE70DBFFFFFEFFFFFEFFFFF2FF3C771E7FFFFFDFFFFFE7FFFF9FFC78EEBFFFFFFBFFFFFFFFFFBFF1E73861FFFFFE0003837FFFF87B61C670FFFFFFC001E0DFFFFC7FFE38734FFFFFFC000E0FFFFFD3E1CE70DBFFFFFE000706FFFFF2FF3C771E7FFFFFC0007067FFFF9FFC78E6BFFFFFF0003C1FFFFFBFF1E73861FFFFFEFFFF8371C7187B61C;
defparam \U4|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = 2048'h670FFFFFFFFFFC0DC638C7FFE38734FFFFFF9FFEE0FC638D3E1CE70DBFFFFFDFFFF06E38E32FF3C771E7FFFFFFFFFF02638E39FFC78E6BFFFFFF7FFDC1F8C71BFF1E73861FFFFFFFFFFFE79CE387B61C670FFFFFFFFFF1FD8719C7FFE38734FFFFFFFFFF3FF8E1CD3E1CE70DBFFFFFFFFFFFCF39C32FF3C771E7FFFFFFFFF9F871CC79FFC78E6BFFFFFFFFFC7FF1E39BFF1E73861FFFFFFFFFFFE79CE187B61C670FFFFFFFFFF1FD8719C7FFE38734FFFFFFFFFF3FF8E1CD3E1CE70DBFFFFFFFFFFFCF39C32FF3C771E7FFFFFFFFF9F871DC79FFC78E6BFFFFFFFFFC7FF1C39BFF1E73861FFFFFFFFFFFE79CE187B61C670FFFFFFFFFF1FD8719C7FFE38734FF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = 2048'hFFFFFFFF3FF8E1CD3E1CE70DBFFFFFFFFFFFCF39C32FF3C771E7FFFFFFFFF9F871DC79FFC78E6BFFFFFFFFFC7FF1C39BFF1FFFFE1FFFFFFFFFFFF79CE187B7FFFF0FFFFFFFFFF7FD8719C7FFFFFFF4FFFFFFFFFF7FF8E1CD3E1FFFFDBFFFFFFFFFFFEF39C32FF3FFFFE7FFFFFFFFF9FE71DC79FFFFFFEBFFFFFFFFFCFFF1C39BFF1FFFFE1FFFFFFFFFFFF79CE187B7FFFF0FFFFFFFFFF7FD8719C7FFFFFFF4FFFFFFFFFF7FF8E1CD3E1FFFFDBFFFFFFFFFFFEF39C32FF3FFFFE7FFFFFFFFF9FE71DC79FFFFFFEBFFFFFFFFFCFFF1C39BFF1FFFFE1FFFFFFFFFE0179CE187B7FFFF0FFFFFFFFFF00D8719C7FFFFFFFCFFFFFFFFFE00F8E1CD3E1FFFFDBFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = 2048'hFF802F39C32FF3FFFFE7FFFFFFFFF80271DC79FFFFFFEBFFFFFFFFFC01F1C39BFF2FFFFF9FFFFFFFFFFFD79CE187BFFFFF4FFFFFFFFFFFFD8719C7FFFFFFFCFFFFFFFFFFFFF8E1CD3E5FFFFFBFFFFFFFFFFFAF39C32FF5FFFFD7FFFFFFFFFBFA71DC79FFFFFFFBFFFFFFFFFFFFF1C39BFF2000019FFFFFFFFFFFE79CE187B800004FFFFFFFFFFFFD8719C7FF800004FFFFFFFFFFFF38E1CD3E400003BFFFFFFFFFFF8F39C32FF6000037FFFFFFFFFFF871DC79FF00000BFFFFFFFFFFFFF1C39BFF3FFFFF9FFFFFFFFFFFC79CE187BFFFFFCFFFFFFFFFFFED8719C7FFFFFFFCFFFFFFFFFFFF38E1CD3E7FFFFFBFFFFFFFFFFF8F39C32FF7FFFFF7FFFFFFFFFFFC;
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N22
cycloneive_lcell_comb \U1|red_out~7 (
// Equation(s):
// \U1|red_out~7_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|ram_block1a116~portadataout ))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|ram_block1a104~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.cin(gnd),
	.combout(\U1|red_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~7 .lut_mask = 16'h5410;
defparam \U1|red_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N2
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|rden_decode|w_anode1102w[3] (
// Equation(s):
// \U4|altsyncram_component|auto_generated|rden_decode|w_anode1102w [3] = (!\U2|bg_in[15]~27_combout  & (!\U4|altsyncram_component|auto_generated|rden_decode|w_anode1061w [2] & (\U2|bg_in[13]~34_combout  & \U2|bg_in[14]~28_combout )))

	.dataa(\U2|bg_in[15]~27_combout ),
	.datab(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1061w [2]),
	.datac(\U2|bg_in[13]~34_combout ),
	.datad(\U2|bg_in[14]~28_combout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1102w [3]),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1102w[3] .lut_mask = 16'h1000;
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1102w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a140 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1102w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a140 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a140 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a140 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a140 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_bit_number = 8;
defparam \U4|altsyncram_component|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a140 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a140 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a140 .mem_init3 = 2048'hFFFDD7CE1FFFFFFFBFFFE70E73C7FFE3F39FCFFFFF2FFFF671C37FFFF5BE1CF87FBFFDFFFD0E6386DFFFAF1C3FFFFFFBFFFFF3871803FFE1FEFFE7980037FFE8670E3FFFF9FB6DFDCF39C3FFFEC739C01FFBD7FEDFFCE003BFFFE70E73C7FFE3FFFFCF39E72FFFF671C3807FF5BEDFF873C005FFFD0E6386DFFFAFFDBFF9E79BFFFFF3871DD3FFE1FFFFE79EE197FFE8670E3FFFF9FFFFFD8719C3FFFEC739C36FFFD7FFFFF8E1DFBFFFE70E73C7FFE3FFFFCF39C32FFFF671C3BBFFFDBFFFF871DE79FFFD0E6386DFFFAFFFFFF1E39BFFFFF38719C7FFE1FFFFE79CE197FFE8670E3FFFF9FFFFFD8719C3FFFEC739C32FFFD7FFFFF8E1CDBFFFE70E73C7FFE3;
defparam \U4|altsyncram_component|auto_generated|ram_block1a140 .mem_init2 = 2048'hFFFFCF39C32FFFF671C39A7FFDBFFFF871DC79FFFD0E6386DFFFAFFFFFF1C39BFFFFF38719C7FFE1FFFFE79CE197FFE8671E3FFFF9FFFFFD8719C7FFFCC739C32FFFD7FFFFF8E1CDBFFFE70E73C7FFE3FFFFCF39C32FFFF631E39A7FFDBFFFF871DC78FFFD0E6386DFFFAFFFFFF1C39B000071CE38C7FFE1F7FFE79CE190003CE38C7FFFF9FB6DFD8719CC00030E38E72FFFD7FEDFF8E1CDC000E39C71C7FFE3EFFFCF39C320000E38C71A7FFDBEDFF871DC7B00079C71CEDFFFAFEDBFF1C39B00007FFFFFC7FFE1F8CFE79CE1980033FFFFFFFFF9F8F1FD8719CC00037FFFFF2FFFD7CE1FF8E1CDC001FFFFFFC7FFE3F39FCF39C330000FFFFFFA7FFDBF1CF8;
defparam \U4|altsyncram_component|auto_generated|ram_block1a140 .mem_init1 = 2048'h71DC7B0006FFFFFEDFFFAF1C3FF1C39B00FFDFFFFFC7FFE1F8EFE79CE1987FF3FFFFFFFFF9F8F1FD8719CC03FF7FFFFF2FFFD7CE1FF8E1CDC1FFBFFFFFC7FFE3F39FCF39C3301FFFFFFFFA7FFDBE1CF871DC7B0FFEFFFFFEDFFFAF1C3FF1C39B00FFE1CF38C7FFE1F8EFE79CE1903FF8E39E7FFFF9F8F1FD8719CC03FFEE38E72FFFD7CE1FF8E1CDC1FFC79C71C7FFE3F39FCF39C3201FFE39E71A7FFDBE1CF871DC7B07FF9C73CEDFFFAF1C3FF1C39BFF1E738719C7FFE1F8EFE79CE187F61C671E3FFFF9F8F1FD8719C7FFF38739C32FFFD7CE1FF8E1CD3E1CE70E73C7FFE3F39FCF39C32FF3C731E39A7FFDBE1CF871DC79FFC78E6386DFFFAF1C3FF1C39B;
defparam \U4|altsyncram_component|auto_generated|ram_block1a140 .mem_init0 = 2048'hFF1E738719C7FFE1F8EFE79CE187B61C670E3FFFF9F8F1FD8719C7FFE38739C32FFFD7CE1FF8E1CD3E1CE70E73C7FFE3F39FCF39C32FF3C771C39A7FFDBE1CF871DC79FFC78E6386DFFFAF1C3FF1C39BFF1E738719C7FFE1F8EFE79CE387B61C670E3FFFF9F8F1FD8719C7FFE38739C32FFFD7CE1FF8E1CD3E1CE70E73C7FFE3F39FCF39C32FF3C771C39A7FFDBE1CF871CC79FFC78E6386DFFFAF1C3FF1E39BFF1E738719C7FFE1F8EFE71C7387B61C670E3FFFF9F8F1FDCE38C7FFE38739C32FFFD7CE1FFC738D3E1CE70E73C7FFE3F39FCE38E72FF3C771C39A7FFDBE1CF8738E39FFC78E6386DFFFAF1C3FF8E71BFF1E738719C7FFE1F8EFE7FFFF87B61C;
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N16
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|rden_decode|w_anode1092w[3] (
// Equation(s):
// \U4|altsyncram_component|auto_generated|rden_decode|w_anode1092w [3] = (!\U2|bg_in[15]~27_combout  & (!\U4|altsyncram_component|auto_generated|rden_decode|w_anode1061w [2] & (!\U2|bg_in[13]~34_combout  & \U2|bg_in[14]~28_combout )))

	.dataa(\U2|bg_in[15]~27_combout ),
	.datab(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1061w [2]),
	.datac(\U2|bg_in[13]~34_combout ),
	.datad(\U2|bg_in[14]~28_combout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1092w [3]),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1092w[3] .lut_mask = 16'h0100;
defparam \U4|altsyncram_component|auto_generated|rden_decode|w_anode1092w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1092w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a128 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a128 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 8;
defparam \U4|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a128 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a128 .mem_init3 = 2048'h670E3FFFF9F8F1FDFFFFC7FFE38739C32FFFD7CE1FFFFFFD3E1CE70E73C7FFE3F39FCFFFFF2FF3C771C39A7FFDBE1CF87FFFF9FFC78E6386DFFFAF1C3FFFFFFBFF1E738719C7FFE1F8CFE7FFFF87B61C670E3FFFF9F8F1FDFFFFC7FFE38739C32FFFD7CE1FFFFFFD3E1CE70E73C7FFE3F39FCFFFFF2FF3C771C39A7FFDBF1CF87FFFF9FFC78E6386DFFFAF1C3FFFFFFBFF1E738719C7FFE1F7FFE71C7387B61C670E3FFFF9FB6DFDCE38C7FFE38739C32FFFD7FEDFFC738D3E1CE70E73C7FFE3FFFFCE38E72FF3C771C39A7FFDBEDFF8738E39FFC78E6386DFFFAFFDBFF8E71BFF1E738719C7FFE1FFFFE79CE387B61C670E3FFFF9FFFFFD8719C7FFE38739C3;
defparam \U4|altsyncram_component|auto_generated|ram_block1a128 .mem_init2 = 2048'h2FFFD7FFFFF8E1CD3E1CE70E73C7FFE3FFFFCF39C32FF3C771C39A7FFDBFFFF871CC79FFC78E6386DFFFAFFFFFF1E39BFF1E738719C7FFE1FFFFE79CE187B61C670E3FFFF9FFFFFD8719C7FFE38739C32FFFD7FFFFF8E1CD3E1CE70E73C7FFE3FFFFCF39C32FF3C771C39A7FFDBFFFF871DC79FFC78E6386DFFFAFFFFFF1C39BFF1E738719C7FFE1FFFFE79CE187B61C671E3FFFF9FFFFFD8719C7FFE38739C32FFFD7FFFFF8E1CD3E1CE70E73C7FFE3FFFFCF39C32FF3C631E39A7FFDBFFFF871DC79FFC78E6386DFFFAFFFFFF1C39BFF1C71CF38C7FFE1FFFFE79CE187B73CE39E7FFFF9FFFFFD8719C7FFF3CE38E72FFFD7FFFFF8E1CD3E18E79C71C7FFE3;
defparam \U4|altsyncram_component|auto_generated|ram_block1a128 .mem_init1 = 2048'hFFFFCF39C32FF3CE39E71A7FFDBFFFF871DC79FFE79C73CEDFFFAFFFFFF1C39BFF1FFFFFFFC7FFE1FFFFE79CE187B7FFFFFFFFFFF9FFFFFD8719C7FFFFFFFFFF2FFFD7FFFFF8E1CD3E1FFFFFFFC7FFE3FFFFCF39C32FF3FFFFFFFA7FFDBFFFF871DC79FFFFFFFFFEDFFFAFFFFFF1C39BFF1FFFFFFFC7FFE1FFFFE79CE187B7FFFFFFFFFFF9FFFFFD8719C7FFFFFFFFFF2FFFD7FFFFF8E1CD3E1FFFFFFF87FFE3FFFFCF39C32FF3FFFFFFFA7FFDBFFFF871DC79FFFFFFFFFEDFFFAFFFFFF1C39BFF3000000037FFE1FFFFE79CE187B80000000FFFF9FFFFFD8719C7FF800000006FFFD7FFFFF8E1CD3E6000000067FFE3FFFFCF39C32FF4000000067FFDBFFFF8;
defparam \U4|altsyncram_component|auto_generated|ram_block1a128 .mem_init0 = 2048'h71DC79FF00000001DFFFAFFFFFF1C39BFF3000000017FFE1FFFFE79CE187B80000000FFFF9FFFFFD8719C7FF80000000EFFFD7FFFFF8E1CD3E4000000027FFE3FFFFCF39C32FF6000000027FFDBFFFF871DC79FF00000001DFFFAFFFFFF1C39BFF3FFFFFFFF7FFE1FFFFE79CE187BFFFFFFFFFFFF9FFFFFD8719C7FFFFFFFFFFEFFFD7FFFFF8E1CD3E7FFFFFFFE7FFE3FFFFCF39C32FF7FFFFFFFE7FFDBFFFF871DC79FFFFFFFFFFDFFFAFFFFFF1C39BFF33DE79C007FFE1FFFFE79CE387B9E7BCF003FFF9FFFFFD8719C7FFDE79EF000FFFD7FFFFF8E1CD3E67BCF38007FFE3FFFFCF39C32FF679CF38007FFDBFFFF871CC79FF3CF3DE001FFFAFFFFFF1E39B;
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N0
cycloneive_lcell_comb \U1|red_out~6 (
// Equation(s):
// \U1|red_out~6_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|ram_block1a140~portadataout )) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|ram_block1a128~portadataout )))))

	.dataa(\U4|altsyncram_component|auto_generated|ram_block1a140~portadataout ),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a128~portadataout ),
	.cin(gnd),
	.combout(\U1|red_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~6 .lut_mask = 16'hB080;
defparam \U1|red_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N12
cycloneive_lcell_comb \U1|red_out~8 (
// Equation(s):
// \U1|red_out~8_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\U1|red_out~7_combout ) # (\U1|red_out~6_combout )))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(\U1|red_out~7_combout ),
	.datad(\U1|red_out~6_combout ),
	.cin(gnd),
	.combout(\U1|red_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~8 .lut_mask = 16'h5550;
defparam \U1|red_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N14
cycloneive_lcell_comb \U1|red_out~11 (
// Equation(s):
// \U1|red_out~11_combout  = (\U1|red_out~8_combout ) # ((\U4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\U1|red_out~9_combout ) # (\U1|red_out~10_combout ))))

	.dataa(\U1|red_out~9_combout ),
	.datab(\U1|red_out~10_combout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\U1|red_out~8_combout ),
	.cin(gnd),
	.combout(\U1|red_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~11 .lut_mask = 16'hFFE0;
defparam \U1|red_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N28
cycloneive_lcell_comb \U1|red_out~12 (
// Equation(s):
// \U1|red_out~12_combout  = (\U1|red_out~5_combout ) # ((\U1|red_out~11_combout  & (!\U4|altsyncram_component|auto_generated|out_address_reg_a [4] & \U4|altsyncram_component|auto_generated|out_address_reg_a [3])))

	.dataa(\U1|red_out~5_combout ),
	.datab(\U1|red_out~11_combout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.cin(gnd),
	.combout(\U1|red_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~12 .lut_mask = 16'hAEAA;
defparam \U1|red_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N26
cycloneive_lcell_comb \U1|red_out~14 (
// Equation(s):
// \U1|red_out~14_combout  = (\U1|red_out~12_combout ) # ((\U1|red_out~13_combout  & \U4|altsyncram_component|auto_generated|mux2|_~3_combout ))

	.dataa(\U1|red_out~13_combout ),
	.datab(gnd),
	.datac(\U4|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.datad(\U1|red_out~12_combout ),
	.cin(gnd),
	.combout(\U1|red_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~14 .lut_mask = 16'hFFA0;
defparam \U1|red_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N12
cycloneive_lcell_comb \U2|Add4~0 (
// Equation(s):
// \U2|Add4~0_combout  = (\U1|pixel_column [0] & (\U1|pixel_column [1] $ (VCC))) # (!\U1|pixel_column [0] & (\U1|pixel_column [1] & VCC))
// \U2|Add4~1  = CARRY((\U1|pixel_column [0] & \U1|pixel_column [1]))

	.dataa(\U1|pixel_column [0]),
	.datab(\U1|pixel_column [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U2|Add4~0_combout ),
	.cout(\U2|Add4~1 ));
// synopsys translate_off
defparam \U2|Add4~0 .lut_mask = 16'h6688;
defparam \U2|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N14
cycloneive_lcell_comb \U2|Add4~2 (
// Equation(s):
// \U2|Add4~2_combout  = (\U1|pixel_column [2] & (!\U2|Add4~1 )) # (!\U1|pixel_column [2] & ((\U2|Add4~1 ) # (GND)))
// \U2|Add4~3  = CARRY((!\U2|Add4~1 ) # (!\U1|pixel_column [2]))

	.dataa(\U1|pixel_column [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add4~1 ),
	.combout(\U2|Add4~2_combout ),
	.cout(\U2|Add4~3 ));
// synopsys translate_off
defparam \U2|Add4~2 .lut_mask = 16'h5A5F;
defparam \U2|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N16
cycloneive_lcell_comb \U2|Add4~4 (
// Equation(s):
// \U2|Add4~4_combout  = (\U1|pixel_column [3] & ((GND) # (!\U2|Add4~3 ))) # (!\U1|pixel_column [3] & (\U2|Add4~3  $ (GND)))
// \U2|Add4~5  = CARRY((\U1|pixel_column [3]) # (!\U2|Add4~3 ))

	.dataa(gnd),
	.datab(\U1|pixel_column [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add4~3 ),
	.combout(\U2|Add4~4_combout ),
	.cout(\U2|Add4~5 ));
// synopsys translate_off
defparam \U2|Add4~4 .lut_mask = 16'h3CCF;
defparam \U2|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N18
cycloneive_lcell_comb \U2|Add4~6 (
// Equation(s):
// \U2|Add4~6_combout  = (\U1|pixel_column [4] & (\U2|Add4~5  & VCC)) # (!\U1|pixel_column [4] & (!\U2|Add4~5 ))
// \U2|Add4~7  = CARRY((!\U1|pixel_column [4] & !\U2|Add4~5 ))

	.dataa(gnd),
	.datab(\U1|pixel_column [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add4~5 ),
	.combout(\U2|Add4~6_combout ),
	.cout(\U2|Add4~7 ));
// synopsys translate_off
defparam \U2|Add4~6 .lut_mask = 16'hC303;
defparam \U2|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N20
cycloneive_lcell_comb \U2|Add4~8 (
// Equation(s):
// \U2|Add4~8_combout  = (\U1|pixel_column [5] & (\U2|Add4~7  $ (GND))) # (!\U1|pixel_column [5] & (!\U2|Add4~7  & VCC))
// \U2|Add4~9  = CARRY((\U1|pixel_column [5] & !\U2|Add4~7 ))

	.dataa(\U1|pixel_column [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add4~7 ),
	.combout(\U2|Add4~8_combout ),
	.cout(\U2|Add4~9 ));
// synopsys translate_off
defparam \U2|Add4~8 .lut_mask = 16'hA50A;
defparam \U2|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N22
cycloneive_lcell_comb \U2|Add4~10 (
// Equation(s):
// \U2|Add4~10_combout  = (\U1|pixel_column [6] & (!\U2|Add4~9 )) # (!\U1|pixel_column [6] & ((\U2|Add4~9 ) # (GND)))
// \U2|Add4~11  = CARRY((!\U2|Add4~9 ) # (!\U1|pixel_column [6]))

	.dataa(\U1|pixel_column [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add4~9 ),
	.combout(\U2|Add4~10_combout ),
	.cout(\U2|Add4~11 ));
// synopsys translate_off
defparam \U2|Add4~10 .lut_mask = 16'h5A5F;
defparam \U2|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N24
cycloneive_lcell_comb \U2|Add4~12 (
// Equation(s):
// \U2|Add4~12_combout  = (\U1|pixel_column [7] & (\U2|Add4~11  $ (GND))) # (!\U1|pixel_column [7] & (!\U2|Add4~11  & VCC))
// \U2|Add4~13  = CARRY((\U1|pixel_column [7] & !\U2|Add4~11 ))

	.dataa(\U1|pixel_column [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add4~11 ),
	.combout(\U2|Add4~12_combout ),
	.cout(\U2|Add4~13 ));
// synopsys translate_off
defparam \U2|Add4~12 .lut_mask = 16'hA50A;
defparam \U2|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N26
cycloneive_lcell_comb \U2|Add4~14 (
// Equation(s):
// \U2|Add4~14_combout  = (\U1|pixel_column [8] & (!\U2|Add4~13 )) # (!\U1|pixel_column [8] & ((\U2|Add4~13 ) # (GND)))
// \U2|Add4~15  = CARRY((!\U2|Add4~13 ) # (!\U1|pixel_column [8]))

	.dataa(gnd),
	.datab(\U1|pixel_column [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add4~13 ),
	.combout(\U2|Add4~14_combout ),
	.cout(\U2|Add4~15 ));
// synopsys translate_off
defparam \U2|Add4~14 .lut_mask = 16'h3C3F;
defparam \U2|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N28
cycloneive_lcell_comb \U2|Add4~16 (
// Equation(s):
// \U2|Add4~16_combout  = (\U1|pixel_column [9] & (\U2|Add4~15  $ (GND))) # (!\U1|pixel_column [9] & (!\U2|Add4~15  & VCC))
// \U2|Add4~17  = CARRY((\U1|pixel_column [9] & !\U2|Add4~15 ))

	.dataa(gnd),
	.datab(\U1|pixel_column [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add4~15 ),
	.combout(\U2|Add4~16_combout ),
	.cout(\U2|Add4~17 ));
// synopsys translate_off
defparam \U2|Add4~16 .lut_mask = 16'hC30C;
defparam \U2|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N30
cycloneive_lcell_comb \U2|Add4~18 (
// Equation(s):
// \U2|Add4~18_combout  = \U2|Add4~17 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U2|Add4~17 ),
	.combout(\U2|Add4~18_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Add4~18 .lut_mask = 16'hF0F0;
defparam \U2|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N4
cycloneive_lcell_comb \U2|draw~0 (
// Equation(s):
// \U2|draw~0_combout  = (((!\U1|pixel_column [6]) # (!\U1|pixel_column [2])) # (!\U1|pixel_column [3])) # (!\U1|pixel_column [5])

	.dataa(\U1|pixel_column [5]),
	.datab(\U1|pixel_column [3]),
	.datac(\U1|pixel_column [2]),
	.datad(\U1|pixel_column [6]),
	.cin(gnd),
	.combout(\U2|draw~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|draw~0 .lut_mask = 16'h7FFF;
defparam \U2|draw~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N8
cycloneive_lcell_comb \U2|draw~2 (
// Equation(s):
// \U2|draw~2_combout  = (\U2|Add4~14_combout ) # (\U2|Add4~16_combout )

	.dataa(\U2|Add4~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|Add4~16_combout ),
	.cin(gnd),
	.combout(\U2|draw~2_combout ),
	.cout());
// synopsys translate_off
defparam \U2|draw~2 .lut_mask = 16'hFFAA;
defparam \U2|draw~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N6
cycloneive_lcell_comb \U2|draw~1 (
// Equation(s):
// \U2|draw~1_combout  = (\U2|Add4~12_combout ) # ((\U2|Add4~10_combout  & ((\U2|Add4~8_combout ) # (\U2|Add4~6_combout ))))

	.dataa(\U2|Add4~10_combout ),
	.datab(\U2|Add4~8_combout ),
	.datac(\U2|Add4~6_combout ),
	.datad(\U2|Add4~12_combout ),
	.cin(gnd),
	.combout(\U2|draw~1_combout ),
	.cout());
// synopsys translate_off
defparam \U2|draw~1 .lut_mask = 16'hFFA8;
defparam \U2|draw~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N10
cycloneive_lcell_comb \U2|draw~3 (
// Equation(s):
// \U2|draw~3_combout  = (\U2|draw~0_combout  & ((\U2|Add4~18_combout ) # ((\U2|draw~2_combout ) # (\U2|draw~1_combout ))))

	.dataa(\U2|Add4~18_combout ),
	.datab(\U2|draw~0_combout ),
	.datac(\U2|draw~2_combout ),
	.datad(\U2|draw~1_combout ),
	.cin(gnd),
	.combout(\U2|draw~3_combout ),
	.cout());
// synopsys translate_off
defparam \U2|draw~3 .lut_mask = 16'hCCC8;
defparam \U2|draw~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneive_clkctrl \U1|vert_sync_out~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\U1|vert_sync_out~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\U1|vert_sync_out~clkctrl_outclk ));
// synopsys translate_off
defparam \U1|vert_sync_out~clkctrl .clock_type = "global clock";
defparam \U1|vert_sync_out~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N24
cycloneive_lcell_comb \U2|Bird_Y_motion~4 (
// Equation(s):
// \U2|Bird_Y_motion~4_combout  = (\SW[17]~input_o  & !\U2|Bird_Y_motion[0]~2_combout )

	.dataa(\SW[17]~input_o ),
	.datab(gnd),
	.datac(\U2|Bird_Y_motion[0]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|Bird_Y_motion~4_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Bird_Y_motion~4 .lut_mask = 16'h0A0A;
defparam \U2|Bird_Y_motion~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N25
dffeas \U2|Bird_Y_motion[2] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U2|Bird_Y_motion~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Bird_Y_motion [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Bird_Y_motion[2] .is_wysiwyg = "true";
defparam \U2|Bird_Y_motion[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N6
cycloneive_lcell_comb \U2|fly_counter[6]~1 (
// Equation(s):
// \U2|fly_counter[6]~1_combout  = (\SW[17]~input_o  & ((!\U2|LessThan5~1_combout ) # (!\KEY[0]~input_o )))

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\SW[17]~input_o ),
	.datad(\U2|LessThan5~1_combout ),
	.cin(gnd),
	.combout(\U2|fly_counter[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U2|fly_counter[6]~1 .lut_mask = 16'h30F0;
defparam \U2|fly_counter[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N24
cycloneive_lcell_comb \U2|fly_counter[0]~0 (
// Equation(s):
// \U2|fly_counter[0]~0_combout  = (\SW[17]~input_o  & !\U2|LessThan5~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[17]~input_o ),
	.datad(\U2|LessThan5~1_combout ),
	.cin(gnd),
	.combout(\U2|fly_counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|fly_counter[0]~0 .lut_mask = 16'h00F0;
defparam \U2|fly_counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N14
cycloneive_lcell_comb \U2|Add12~0 (
// Equation(s):
// \U2|Add12~0_combout  = \U2|fly_counter [0] $ (VCC)
// \U2|Add12~1  = CARRY(\U2|fly_counter [0])

	.dataa(\U2|fly_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U2|Add12~0_combout ),
	.cout(\U2|Add12~1 ));
// synopsys translate_off
defparam \U2|Add12~0 .lut_mask = 16'h55AA;
defparam \U2|Add12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N10
cycloneive_lcell_comb \U2|fly_counter[0]~5 (
// Equation(s):
// \U2|fly_counter[0]~5_combout  = (\U2|fly_counter[6]~1_combout  & (\U2|Add12~0_combout  & ((\U2|fly_counter[0]~0_combout )))) # (!\U2|fly_counter[6]~1_combout  & ((\U2|fly_counter [0]) # ((\U2|Add12~0_combout  & \U2|fly_counter[0]~0_combout ))))

	.dataa(\U2|fly_counter[6]~1_combout ),
	.datab(\U2|Add12~0_combout ),
	.datac(\U2|fly_counter [0]),
	.datad(\U2|fly_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\U2|fly_counter[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U2|fly_counter[0]~5 .lut_mask = 16'hDC50;
defparam \U2|fly_counter[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y27_N11
dffeas \U2|fly_counter[0] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U2|fly_counter[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|fly_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|fly_counter[0] .is_wysiwyg = "true";
defparam \U2|fly_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N16
cycloneive_lcell_comb \U2|Add12~2 (
// Equation(s):
// \U2|Add12~2_combout  = (\U2|fly_counter [1] & (!\U2|Add12~1 )) # (!\U2|fly_counter [1] & ((\U2|Add12~1 ) # (GND)))
// \U2|Add12~3  = CARRY((!\U2|Add12~1 ) # (!\U2|fly_counter [1]))

	.dataa(gnd),
	.datab(\U2|fly_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add12~1 ),
	.combout(\U2|Add12~2_combout ),
	.cout(\U2|Add12~3 ));
// synopsys translate_off
defparam \U2|Add12~2 .lut_mask = 16'h3C3F;
defparam \U2|Add12~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N28
cycloneive_lcell_comb \U2|fly_counter[1]~4 (
// Equation(s):
// \U2|fly_counter[1]~4_combout  = (\U2|fly_counter[6]~1_combout  & (\U2|fly_counter[0]~0_combout  & ((\U2|Add12~2_combout )))) # (!\U2|fly_counter[6]~1_combout  & ((\U2|fly_counter [1]) # ((\U2|fly_counter[0]~0_combout  & \U2|Add12~2_combout ))))

	.dataa(\U2|fly_counter[6]~1_combout ),
	.datab(\U2|fly_counter[0]~0_combout ),
	.datac(\U2|fly_counter [1]),
	.datad(\U2|Add12~2_combout ),
	.cin(gnd),
	.combout(\U2|fly_counter[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U2|fly_counter[1]~4 .lut_mask = 16'hDC50;
defparam \U2|fly_counter[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y27_N29
dffeas \U2|fly_counter[1] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U2|fly_counter[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|fly_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|fly_counter[1] .is_wysiwyg = "true";
defparam \U2|fly_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N18
cycloneive_lcell_comb \U2|Add12~4 (
// Equation(s):
// \U2|Add12~4_combout  = (\U2|fly_counter [2] & (\U2|Add12~3  $ (GND))) # (!\U2|fly_counter [2] & (!\U2|Add12~3  & VCC))
// \U2|Add12~5  = CARRY((\U2|fly_counter [2] & !\U2|Add12~3 ))

	.dataa(\U2|fly_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add12~3 ),
	.combout(\U2|Add12~4_combout ),
	.cout(\U2|Add12~5 ));
// synopsys translate_off
defparam \U2|Add12~4 .lut_mask = 16'hA50A;
defparam \U2|Add12~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N6
cycloneive_lcell_comb \U2|fly_counter[2]~3 (
// Equation(s):
// \U2|fly_counter[2]~3_combout  = (\U2|fly_counter[6]~1_combout  & (\U2|fly_counter[0]~0_combout  & ((\U2|Add12~4_combout )))) # (!\U2|fly_counter[6]~1_combout  & ((\U2|fly_counter [2]) # ((\U2|fly_counter[0]~0_combout  & \U2|Add12~4_combout ))))

	.dataa(\U2|fly_counter[6]~1_combout ),
	.datab(\U2|fly_counter[0]~0_combout ),
	.datac(\U2|fly_counter [2]),
	.datad(\U2|Add12~4_combout ),
	.cin(gnd),
	.combout(\U2|fly_counter[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U2|fly_counter[2]~3 .lut_mask = 16'hDC50;
defparam \U2|fly_counter[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y27_N7
dffeas \U2|fly_counter[2] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U2|fly_counter[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|fly_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|fly_counter[2] .is_wysiwyg = "true";
defparam \U2|fly_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N20
cycloneive_lcell_comb \U2|Add12~6 (
// Equation(s):
// \U2|Add12~6_combout  = (\U2|fly_counter [3] & (!\U2|Add12~5 )) # (!\U2|fly_counter [3] & ((\U2|Add12~5 ) # (GND)))
// \U2|Add12~7  = CARRY((!\U2|Add12~5 ) # (!\U2|fly_counter [3]))

	.dataa(gnd),
	.datab(\U2|fly_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add12~5 ),
	.combout(\U2|Add12~6_combout ),
	.cout(\U2|Add12~7 ));
// synopsys translate_off
defparam \U2|Add12~6 .lut_mask = 16'h3C3F;
defparam \U2|Add12~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N4
cycloneive_lcell_comb \U2|fly_counter[3]~2 (
// Equation(s):
// \U2|fly_counter[3]~2_combout  = (\U2|fly_counter[6]~1_combout  & (\U2|fly_counter[0]~0_combout  & ((\U2|Add12~6_combout )))) # (!\U2|fly_counter[6]~1_combout  & ((\U2|fly_counter [3]) # ((\U2|fly_counter[0]~0_combout  & \U2|Add12~6_combout ))))

	.dataa(\U2|fly_counter[6]~1_combout ),
	.datab(\U2|fly_counter[0]~0_combout ),
	.datac(\U2|fly_counter [3]),
	.datad(\U2|Add12~6_combout ),
	.cin(gnd),
	.combout(\U2|fly_counter[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U2|fly_counter[3]~2 .lut_mask = 16'hDC50;
defparam \U2|fly_counter[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y27_N5
dffeas \U2|fly_counter[3] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U2|fly_counter[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|fly_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|fly_counter[3] .is_wysiwyg = "true";
defparam \U2|fly_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N12
cycloneive_lcell_comb \U2|LessThan5~0 (
// Equation(s):
// \U2|LessThan5~0_combout  = (\U2|fly_counter [2] & (\U2|fly_counter [1] & (\U2|fly_counter [3] & \U2|fly_counter [0])))

	.dataa(\U2|fly_counter [2]),
	.datab(\U2|fly_counter [1]),
	.datac(\U2|fly_counter [3]),
	.datad(\U2|fly_counter [0]),
	.cin(gnd),
	.combout(\U2|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|LessThan5~0 .lut_mask = 16'h8000;
defparam \U2|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N22
cycloneive_lcell_comb \U2|Add12~8 (
// Equation(s):
// \U2|Add12~8_combout  = (\U2|fly_counter [4] & (\U2|Add12~7  $ (GND))) # (!\U2|fly_counter [4] & (!\U2|Add12~7  & VCC))
// \U2|Add12~9  = CARRY((\U2|fly_counter [4] & !\U2|Add12~7 ))

	.dataa(gnd),
	.datab(\U2|fly_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add12~7 ),
	.combout(\U2|Add12~8_combout ),
	.cout(\U2|Add12~9 ));
// synopsys translate_off
defparam \U2|Add12~8 .lut_mask = 16'hC30C;
defparam \U2|Add12~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N8
cycloneive_lcell_comb \U2|fly_counter[4]~8 (
// Equation(s):
// \U2|fly_counter[4]~8_combout  = (\U2|Add12~8_combout  & ((\U2|fly_counter[0]~0_combout ) # ((\U2|fly_counter [4] & !\U2|fly_counter[6]~1_combout )))) # (!\U2|Add12~8_combout  & (((\U2|fly_counter [4] & !\U2|fly_counter[6]~1_combout ))))

	.dataa(\U2|Add12~8_combout ),
	.datab(\U2|fly_counter[0]~0_combout ),
	.datac(\U2|fly_counter [4]),
	.datad(\U2|fly_counter[6]~1_combout ),
	.cin(gnd),
	.combout(\U2|fly_counter[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U2|fly_counter[4]~8 .lut_mask = 16'h88F8;
defparam \U2|fly_counter[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y27_N9
dffeas \U2|fly_counter[4] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U2|fly_counter[4]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|fly_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|fly_counter[4] .is_wysiwyg = "true";
defparam \U2|fly_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N24
cycloneive_lcell_comb \U2|Add12~10 (
// Equation(s):
// \U2|Add12~10_combout  = (\U2|fly_counter [5] & (!\U2|Add12~9 )) # (!\U2|fly_counter [5] & ((\U2|Add12~9 ) # (GND)))
// \U2|Add12~11  = CARRY((!\U2|Add12~9 ) # (!\U2|fly_counter [5]))

	.dataa(gnd),
	.datab(\U2|fly_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add12~9 ),
	.combout(\U2|Add12~10_combout ),
	.cout(\U2|Add12~11 ));
// synopsys translate_off
defparam \U2|Add12~10 .lut_mask = 16'h3C3F;
defparam \U2|Add12~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N0
cycloneive_lcell_comb \U2|fly_counter[5]~7 (
// Equation(s):
// \U2|fly_counter[5]~7_combout  = (\U2|fly_counter[6]~1_combout  & (\U2|fly_counter[0]~0_combout  & ((\U2|Add12~10_combout )))) # (!\U2|fly_counter[6]~1_combout  & ((\U2|fly_counter [5]) # ((\U2|fly_counter[0]~0_combout  & \U2|Add12~10_combout ))))

	.dataa(\U2|fly_counter[6]~1_combout ),
	.datab(\U2|fly_counter[0]~0_combout ),
	.datac(\U2|fly_counter [5]),
	.datad(\U2|Add12~10_combout ),
	.cin(gnd),
	.combout(\U2|fly_counter[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U2|fly_counter[5]~7 .lut_mask = 16'hDC50;
defparam \U2|fly_counter[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y27_N1
dffeas \U2|fly_counter[5] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U2|fly_counter[5]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|fly_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|fly_counter[5] .is_wysiwyg = "true";
defparam \U2|fly_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N26
cycloneive_lcell_comb \U2|Add12~12 (
// Equation(s):
// \U2|Add12~12_combout  = \U2|Add12~11  $ (!\U2|fly_counter [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|fly_counter [6]),
	.cin(\U2|Add12~11 ),
	.combout(\U2|Add12~12_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Add12~12 .lut_mask = 16'hF00F;
defparam \U2|Add12~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N2
cycloneive_lcell_comb \U2|fly_counter[6]~6 (
// Equation(s):
// \U2|fly_counter[6]~6_combout  = (\U2|Add12~12_combout  & ((\U2|fly_counter[0]~0_combout ) # ((\U2|fly_counter [6] & !\U2|fly_counter[6]~1_combout )))) # (!\U2|Add12~12_combout  & (((\U2|fly_counter [6] & !\U2|fly_counter[6]~1_combout ))))

	.dataa(\U2|Add12~12_combout ),
	.datab(\U2|fly_counter[0]~0_combout ),
	.datac(\U2|fly_counter [6]),
	.datad(\U2|fly_counter[6]~1_combout ),
	.cin(gnd),
	.combout(\U2|fly_counter[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U2|fly_counter[6]~6 .lut_mask = 16'h88F8;
defparam \U2|fly_counter[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y27_N3
dffeas \U2|fly_counter[6] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U2|fly_counter[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|fly_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|fly_counter[6] .is_wysiwyg = "true";
defparam \U2|fly_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N30
cycloneive_lcell_comb \U2|LessThan5~1 (
// Equation(s):
// \U2|LessThan5~1_combout  = (\U2|LessThan5~0_combout ) # ((\U2|fly_counter [6]) # ((\U2|fly_counter [4]) # (\U2|fly_counter [5])))

	.dataa(\U2|LessThan5~0_combout ),
	.datab(\U2|fly_counter [6]),
	.datac(\U2|fly_counter [4]),
	.datad(\U2|fly_counter [5]),
	.cin(gnd),
	.combout(\U2|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \U2|LessThan5~1 .lut_mask = 16'hFFFE;
defparam \U2|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N26
cycloneive_lcell_comb \U2|Bird_Y_motion~5 (
// Equation(s):
// \U2|Bird_Y_motion~5_combout  = (\SW[17]~input_o  & (((!\U2|LessThan5~1_combout ) # (!\U2|Bird_Y_motion[0]~2_combout )) # (!\U2|LessThan7~2_combout )))

	.dataa(\SW[17]~input_o ),
	.datab(\U2|LessThan7~2_combout ),
	.datac(\U2|Bird_Y_motion[0]~2_combout ),
	.datad(\U2|LessThan5~1_combout ),
	.cin(gnd),
	.combout(\U2|Bird_Y_motion~5_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Bird_Y_motion~5 .lut_mask = 16'h2AAA;
defparam \U2|Bird_Y_motion~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N27
dffeas \U2|Bird_Y_motion[1] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U2|Bird_Y_motion~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Bird_Y_motion [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Bird_Y_motion[1] .is_wysiwyg = "true";
defparam \U2|Bird_Y_motion[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N0
cycloneive_lcell_comb \U2|Bird_Y_motion~6 (
// Equation(s):
// \U2|Bird_Y_motion~6_combout  = (\SW[17]~input_o  & (\U2|LessThan7~2_combout  & (\U2|Bird_Y_motion[0]~2_combout  & \U2|LessThan5~1_combout )))

	.dataa(\SW[17]~input_o ),
	.datab(\U2|LessThan7~2_combout ),
	.datac(\U2|Bird_Y_motion[0]~2_combout ),
	.datad(\U2|LessThan5~1_combout ),
	.cin(gnd),
	.combout(\U2|Bird_Y_motion~6_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Bird_Y_motion~6 .lut_mask = 16'h8000;
defparam \U2|Bird_Y_motion~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N1
dffeas \U2|Bird_Y_motion[0] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U2|Bird_Y_motion~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Bird_Y_motion [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Bird_Y_motion[0] .is_wysiwyg = "true";
defparam \U2|Bird_Y_motion[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N2
cycloneive_lcell_comb \U2|Bird_Y_pos[0]~11 (
// Equation(s):
// \U2|Bird_Y_pos[0]~11_combout  = (\U2|Bird_Y_pos [0] & (\U2|Bird_Y_motion [0] $ (VCC))) # (!\U2|Bird_Y_pos [0] & (\U2|Bird_Y_motion [0] & VCC))
// \U2|Bird_Y_pos[0]~12  = CARRY((\U2|Bird_Y_pos [0] & \U2|Bird_Y_motion [0]))

	.dataa(\U2|Bird_Y_pos [0]),
	.datab(\U2|Bird_Y_motion [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U2|Bird_Y_pos[0]~11_combout ),
	.cout(\U2|Bird_Y_pos[0]~12 ));
// synopsys translate_off
defparam \U2|Bird_Y_pos[0]~11 .lut_mask = 16'h6688;
defparam \U2|Bird_Y_pos[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N3
dffeas \U2|Bird_Y_pos[0] (
	.clk(\U1|vert_sync_out~q ),
	.d(\U2|Bird_Y_pos[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Bird_Y_pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Bird_Y_pos[0] .is_wysiwyg = "true";
defparam \U2|Bird_Y_pos[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N4
cycloneive_lcell_comb \U2|Bird_Y_pos[1]~13 (
// Equation(s):
// \U2|Bird_Y_pos[1]~13_combout  = (\U2|Bird_Y_motion [1] & ((\U2|Bird_Y_pos [1] & (\U2|Bird_Y_pos[0]~12  & VCC)) # (!\U2|Bird_Y_pos [1] & (!\U2|Bird_Y_pos[0]~12 )))) # (!\U2|Bird_Y_motion [1] & ((\U2|Bird_Y_pos [1] & (!\U2|Bird_Y_pos[0]~12 )) # 
// (!\U2|Bird_Y_pos [1] & ((\U2|Bird_Y_pos[0]~12 ) # (GND)))))
// \U2|Bird_Y_pos[1]~14  = CARRY((\U2|Bird_Y_motion [1] & (!\U2|Bird_Y_pos [1] & !\U2|Bird_Y_pos[0]~12 )) # (!\U2|Bird_Y_motion [1] & ((!\U2|Bird_Y_pos[0]~12 ) # (!\U2|Bird_Y_pos [1]))))

	.dataa(\U2|Bird_Y_motion [1]),
	.datab(\U2|Bird_Y_pos [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Bird_Y_pos[0]~12 ),
	.combout(\U2|Bird_Y_pos[1]~13_combout ),
	.cout(\U2|Bird_Y_pos[1]~14 ));
// synopsys translate_off
defparam \U2|Bird_Y_pos[1]~13 .lut_mask = 16'h9617;
defparam \U2|Bird_Y_pos[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y27_N5
dffeas \U2|Bird_Y_pos[1] (
	.clk(\U1|vert_sync_out~q ),
	.d(\U2|Bird_Y_pos[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Bird_Y_pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Bird_Y_pos[1] .is_wysiwyg = "true";
defparam \U2|Bird_Y_pos[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N6
cycloneive_lcell_comb \U2|Bird_Y_pos[2]~15 (
// Equation(s):
// \U2|Bird_Y_pos[2]~15_combout  = ((\U2|Bird_Y_pos [2] $ (\U2|Bird_Y_motion [2] $ (!\U2|Bird_Y_pos[1]~14 )))) # (GND)
// \U2|Bird_Y_pos[2]~16  = CARRY((\U2|Bird_Y_pos [2] & ((\U2|Bird_Y_motion [2]) # (!\U2|Bird_Y_pos[1]~14 ))) # (!\U2|Bird_Y_pos [2] & (\U2|Bird_Y_motion [2] & !\U2|Bird_Y_pos[1]~14 )))

	.dataa(\U2|Bird_Y_pos [2]),
	.datab(\U2|Bird_Y_motion [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Bird_Y_pos[1]~14 ),
	.combout(\U2|Bird_Y_pos[2]~15_combout ),
	.cout(\U2|Bird_Y_pos[2]~16 ));
// synopsys translate_off
defparam \U2|Bird_Y_pos[2]~15 .lut_mask = 16'h698E;
defparam \U2|Bird_Y_pos[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y27_N7
dffeas \U2|Bird_Y_pos[2] (
	.clk(\U1|vert_sync_out~q ),
	.d(\U2|Bird_Y_pos[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Bird_Y_pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Bird_Y_pos[2] .is_wysiwyg = "true";
defparam \U2|Bird_Y_pos[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N8
cycloneive_lcell_comb \U2|Bird_Y_pos[3]~17 (
// Equation(s):
// \U2|Bird_Y_pos[3]~17_combout  = (\U2|Bird_Y_motion [3] & ((\U2|Bird_Y_pos [3] & (\U2|Bird_Y_pos[2]~16  & VCC)) # (!\U2|Bird_Y_pos [3] & (!\U2|Bird_Y_pos[2]~16 )))) # (!\U2|Bird_Y_motion [3] & ((\U2|Bird_Y_pos [3] & (!\U2|Bird_Y_pos[2]~16 )) # 
// (!\U2|Bird_Y_pos [3] & ((\U2|Bird_Y_pos[2]~16 ) # (GND)))))
// \U2|Bird_Y_pos[3]~18  = CARRY((\U2|Bird_Y_motion [3] & (!\U2|Bird_Y_pos [3] & !\U2|Bird_Y_pos[2]~16 )) # (!\U2|Bird_Y_motion [3] & ((!\U2|Bird_Y_pos[2]~16 ) # (!\U2|Bird_Y_pos [3]))))

	.dataa(\U2|Bird_Y_motion [3]),
	.datab(\U2|Bird_Y_pos [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Bird_Y_pos[2]~16 ),
	.combout(\U2|Bird_Y_pos[3]~17_combout ),
	.cout(\U2|Bird_Y_pos[3]~18 ));
// synopsys translate_off
defparam \U2|Bird_Y_pos[3]~17 .lut_mask = 16'h9617;
defparam \U2|Bird_Y_pos[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N10
cycloneive_lcell_comb \U2|Bird_Y_pos[4]~19 (
// Equation(s):
// \U2|Bird_Y_pos[4]~19_combout  = ((\U2|Bird_Y_pos [4] $ (\U2|Bird_Y_motion [10] $ (!\U2|Bird_Y_pos[3]~18 )))) # (GND)
// \U2|Bird_Y_pos[4]~20  = CARRY((\U2|Bird_Y_pos [4] & ((\U2|Bird_Y_motion [10]) # (!\U2|Bird_Y_pos[3]~18 ))) # (!\U2|Bird_Y_pos [4] & (\U2|Bird_Y_motion [10] & !\U2|Bird_Y_pos[3]~18 )))

	.dataa(\U2|Bird_Y_pos [4]),
	.datab(\U2|Bird_Y_motion [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Bird_Y_pos[3]~18 ),
	.combout(\U2|Bird_Y_pos[4]~19_combout ),
	.cout(\U2|Bird_Y_pos[4]~20 ));
// synopsys translate_off
defparam \U2|Bird_Y_pos[4]~19 .lut_mask = 16'h698E;
defparam \U2|Bird_Y_pos[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y27_N11
dffeas \U2|Bird_Y_pos[4] (
	.clk(\U1|vert_sync_out~q ),
	.d(\U2|Bird_Y_pos[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Bird_Y_pos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Bird_Y_pos[4] .is_wysiwyg = "true";
defparam \U2|Bird_Y_pos[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N12
cycloneive_lcell_comb \U2|Bird_Y_pos[5]~21 (
// Equation(s):
// \U2|Bird_Y_pos[5]~21_combout  = (\U2|Bird_Y_pos [5] & ((\U2|Bird_Y_motion [10] & (\U2|Bird_Y_pos[4]~20  & VCC)) # (!\U2|Bird_Y_motion [10] & (!\U2|Bird_Y_pos[4]~20 )))) # (!\U2|Bird_Y_pos [5] & ((\U2|Bird_Y_motion [10] & (!\U2|Bird_Y_pos[4]~20 )) # 
// (!\U2|Bird_Y_motion [10] & ((\U2|Bird_Y_pos[4]~20 ) # (GND)))))
// \U2|Bird_Y_pos[5]~22  = CARRY((\U2|Bird_Y_pos [5] & (!\U2|Bird_Y_motion [10] & !\U2|Bird_Y_pos[4]~20 )) # (!\U2|Bird_Y_pos [5] & ((!\U2|Bird_Y_pos[4]~20 ) # (!\U2|Bird_Y_motion [10]))))

	.dataa(\U2|Bird_Y_pos [5]),
	.datab(\U2|Bird_Y_motion [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Bird_Y_pos[4]~20 ),
	.combout(\U2|Bird_Y_pos[5]~21_combout ),
	.cout(\U2|Bird_Y_pos[5]~22 ));
// synopsys translate_off
defparam \U2|Bird_Y_pos[5]~21 .lut_mask = 16'h9617;
defparam \U2|Bird_Y_pos[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y27_N13
dffeas \U2|Bird_Y_pos[5] (
	.clk(\U1|vert_sync_out~q ),
	.d(\U2|Bird_Y_pos[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Bird_Y_pos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Bird_Y_pos[5] .is_wysiwyg = "true";
defparam \U2|Bird_Y_pos[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N14
cycloneive_lcell_comb \U2|Bird_Y_pos[6]~23 (
// Equation(s):
// \U2|Bird_Y_pos[6]~23_combout  = ((\U2|Bird_Y_pos [6] $ (\U2|Bird_Y_motion [10] $ (!\U2|Bird_Y_pos[5]~22 )))) # (GND)
// \U2|Bird_Y_pos[6]~24  = CARRY((\U2|Bird_Y_pos [6] & ((\U2|Bird_Y_motion [10]) # (!\U2|Bird_Y_pos[5]~22 ))) # (!\U2|Bird_Y_pos [6] & (\U2|Bird_Y_motion [10] & !\U2|Bird_Y_pos[5]~22 )))

	.dataa(\U2|Bird_Y_pos [6]),
	.datab(\U2|Bird_Y_motion [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Bird_Y_pos[5]~22 ),
	.combout(\U2|Bird_Y_pos[6]~23_combout ),
	.cout(\U2|Bird_Y_pos[6]~24 ));
// synopsys translate_off
defparam \U2|Bird_Y_pos[6]~23 .lut_mask = 16'h698E;
defparam \U2|Bird_Y_pos[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y27_N15
dffeas \U2|Bird_Y_pos[6] (
	.clk(\U1|vert_sync_out~q ),
	.d(\U2|Bird_Y_pos[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Bird_Y_pos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Bird_Y_pos[6] .is_wysiwyg = "true";
defparam \U2|Bird_Y_pos[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N16
cycloneive_lcell_comb \U2|Bird_Y_pos[7]~25 (
// Equation(s):
// \U2|Bird_Y_pos[7]~25_combout  = (\U2|Bird_Y_pos [7] & ((\U2|Bird_Y_motion [10] & (\U2|Bird_Y_pos[6]~24  & VCC)) # (!\U2|Bird_Y_motion [10] & (!\U2|Bird_Y_pos[6]~24 )))) # (!\U2|Bird_Y_pos [7] & ((\U2|Bird_Y_motion [10] & (!\U2|Bird_Y_pos[6]~24 )) # 
// (!\U2|Bird_Y_motion [10] & ((\U2|Bird_Y_pos[6]~24 ) # (GND)))))
// \U2|Bird_Y_pos[7]~26  = CARRY((\U2|Bird_Y_pos [7] & (!\U2|Bird_Y_motion [10] & !\U2|Bird_Y_pos[6]~24 )) # (!\U2|Bird_Y_pos [7] & ((!\U2|Bird_Y_pos[6]~24 ) # (!\U2|Bird_Y_motion [10]))))

	.dataa(\U2|Bird_Y_pos [7]),
	.datab(\U2|Bird_Y_motion [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Bird_Y_pos[6]~24 ),
	.combout(\U2|Bird_Y_pos[7]~25_combout ),
	.cout(\U2|Bird_Y_pos[7]~26 ));
// synopsys translate_off
defparam \U2|Bird_Y_pos[7]~25 .lut_mask = 16'h9617;
defparam \U2|Bird_Y_pos[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y27_N17
dffeas \U2|Bird_Y_pos[7] (
	.clk(\U1|vert_sync_out~q ),
	.d(\U2|Bird_Y_pos[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Bird_Y_pos [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Bird_Y_pos[7] .is_wysiwyg = "true";
defparam \U2|Bird_Y_pos[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N18
cycloneive_lcell_comb \U2|Bird_Y_pos[8]~27 (
// Equation(s):
// \U2|Bird_Y_pos[8]~27_combout  = ((\U2|Bird_Y_pos [8] $ (\U2|Bird_Y_motion [10] $ (!\U2|Bird_Y_pos[7]~26 )))) # (GND)
// \U2|Bird_Y_pos[8]~28  = CARRY((\U2|Bird_Y_pos [8] & ((\U2|Bird_Y_motion [10]) # (!\U2|Bird_Y_pos[7]~26 ))) # (!\U2|Bird_Y_pos [8] & (\U2|Bird_Y_motion [10] & !\U2|Bird_Y_pos[7]~26 )))

	.dataa(\U2|Bird_Y_pos [8]),
	.datab(\U2|Bird_Y_motion [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Bird_Y_pos[7]~26 ),
	.combout(\U2|Bird_Y_pos[8]~27_combout ),
	.cout(\U2|Bird_Y_pos[8]~28 ));
// synopsys translate_off
defparam \U2|Bird_Y_pos[8]~27 .lut_mask = 16'h698E;
defparam \U2|Bird_Y_pos[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y27_N19
dffeas \U2|Bird_Y_pos[8] (
	.clk(\U1|vert_sync_out~q ),
	.d(\U2|Bird_Y_pos[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Bird_Y_pos [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Bird_Y_pos[8] .is_wysiwyg = "true";
defparam \U2|Bird_Y_pos[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N30
cycloneive_lcell_comb \U2|LessThan6~2 (
// Equation(s):
// \U2|LessThan6~2_combout  = ((!\U2|Bird_Y_pos [7]) # (!\U2|Bird_Y_pos [8])) # (!\U2|Bird_Y_pos [6])

	.dataa(\U2|Bird_Y_pos [6]),
	.datab(gnd),
	.datac(\U2|Bird_Y_pos [8]),
	.datad(\U2|Bird_Y_pos [7]),
	.cin(gnd),
	.combout(\U2|LessThan6~2_combout ),
	.cout());
// synopsys translate_off
defparam \U2|LessThan6~2 .lut_mask = 16'h5FFF;
defparam \U2|LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N0
cycloneive_lcell_comb \U2|LessThan6~0 (
// Equation(s):
// \U2|LessThan6~0_combout  = (!\U2|Bird_Y_pos [3] & (((!\U2|Bird_Y_pos [1]) # (!\U2|Bird_Y_pos [2])) # (!\U2|Bird_Y_pos [0])))

	.dataa(\U2|Bird_Y_pos [3]),
	.datab(\U2|Bird_Y_pos [0]),
	.datac(\U2|Bird_Y_pos [2]),
	.datad(\U2|Bird_Y_pos [1]),
	.cin(gnd),
	.combout(\U2|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|LessThan6~0 .lut_mask = 16'h1555;
defparam \U2|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N28
cycloneive_lcell_comb \U2|LessThan6~1 (
// Equation(s):
// \U2|LessThan6~1_combout  = (\U2|LessThan6~0_combout  & (!\U2|Bird_Y_pos [4] & !\U2|Bird_Y_pos [5]))

	.dataa(\U2|LessThan6~0_combout ),
	.datab(gnd),
	.datac(\U2|Bird_Y_pos [4]),
	.datad(\U2|Bird_Y_pos [5]),
	.cin(gnd),
	.combout(\U2|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \U2|LessThan6~1 .lut_mask = 16'h000A;
defparam \U2|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N20
cycloneive_lcell_comb \U2|Bird_Y_pos[9]~29 (
// Equation(s):
// \U2|Bird_Y_pos[9]~29_combout  = (\U2|Bird_Y_pos [9] & ((\U2|Bird_Y_motion [10] & (\U2|Bird_Y_pos[8]~28  & VCC)) # (!\U2|Bird_Y_motion [10] & (!\U2|Bird_Y_pos[8]~28 )))) # (!\U2|Bird_Y_pos [9] & ((\U2|Bird_Y_motion [10] & (!\U2|Bird_Y_pos[8]~28 )) # 
// (!\U2|Bird_Y_motion [10] & ((\U2|Bird_Y_pos[8]~28 ) # (GND)))))
// \U2|Bird_Y_pos[9]~30  = CARRY((\U2|Bird_Y_pos [9] & (!\U2|Bird_Y_motion [10] & !\U2|Bird_Y_pos[8]~28 )) # (!\U2|Bird_Y_pos [9] & ((!\U2|Bird_Y_pos[8]~28 ) # (!\U2|Bird_Y_motion [10]))))

	.dataa(\U2|Bird_Y_pos [9]),
	.datab(\U2|Bird_Y_motion [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Bird_Y_pos[8]~28 ),
	.combout(\U2|Bird_Y_pos[9]~29_combout ),
	.cout(\U2|Bird_Y_pos[9]~30 ));
// synopsys translate_off
defparam \U2|Bird_Y_pos[9]~29 .lut_mask = 16'h9617;
defparam \U2|Bird_Y_pos[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y27_N21
dffeas \U2|Bird_Y_pos[9] (
	.clk(\U1|vert_sync_out~q ),
	.d(\U2|Bird_Y_pos[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Bird_Y_pos [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Bird_Y_pos[9] .is_wysiwyg = "true";
defparam \U2|Bird_Y_pos[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N24
cycloneive_lcell_comb \U2|Bird_Y_motion[0]~2 (
// Equation(s):
// \U2|Bird_Y_motion[0]~2_combout  = (!\U2|Bird_Y_pos [10] & (!\U2|Bird_Y_pos [9] & ((\U2|LessThan6~2_combout ) # (\U2|LessThan6~1_combout ))))

	.dataa(\U2|Bird_Y_pos [10]),
	.datab(\U2|LessThan6~2_combout ),
	.datac(\U2|LessThan6~1_combout ),
	.datad(\U2|Bird_Y_pos [9]),
	.cin(gnd),
	.combout(\U2|Bird_Y_motion[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Bird_Y_motion[0]~2 .lut_mask = 16'h0054;
defparam \U2|Bird_Y_motion[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N30
cycloneive_lcell_comb \U2|LessThan7~1 (
// Equation(s):
// \U2|LessThan7~1_combout  = (\U2|Bird_Y_pos [6]) # ((\U2|Bird_Y_pos [5]) # ((\U2|Bird_Y_pos [8]) # (\U2|Bird_Y_pos [9])))

	.dataa(\U2|Bird_Y_pos [6]),
	.datab(\U2|Bird_Y_pos [5]),
	.datac(\U2|Bird_Y_pos [8]),
	.datad(\U2|Bird_Y_pos [9]),
	.cin(gnd),
	.combout(\U2|LessThan7~1_combout ),
	.cout());
// synopsys translate_off
defparam \U2|LessThan7~1 .lut_mask = 16'hFFFE;
defparam \U2|LessThan7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N30
cycloneive_lcell_comb \U2|Bird_Y_motion~7 (
// Equation(s):
// \U2|Bird_Y_motion~7_combout  = ((\U2|LessThan7~0_combout ) # ((\U2|LessThan7~1_combout ) # (\U2|Bird_Y_pos [7]))) # (!\U2|Bird_Y_motion[0]~2_combout )

	.dataa(\U2|Bird_Y_motion[0]~2_combout ),
	.datab(\U2|LessThan7~0_combout ),
	.datac(\U2|LessThan7~1_combout ),
	.datad(\U2|Bird_Y_pos [7]),
	.cin(gnd),
	.combout(\U2|Bird_Y_motion~7_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Bird_Y_motion~7 .lut_mask = 16'hFFFD;
defparam \U2|Bird_Y_motion~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N31
dffeas \U2|Bird_Y_motion[3] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U2|Bird_Y_motion~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Bird_Y_motion [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Bird_Y_motion[3] .is_wysiwyg = "true";
defparam \U2|Bird_Y_motion[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y27_N9
dffeas \U2|Bird_Y_pos[3] (
	.clk(\U1|vert_sync_out~q ),
	.d(\U2|Bird_Y_pos[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Bird_Y_pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Bird_Y_pos[3] .is_wysiwyg = "true";
defparam \U2|Bird_Y_pos[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N16
cycloneive_lcell_comb \U2|LessThan7~0 (
// Equation(s):
// \U2|LessThan7~0_combout  = (\U2|Bird_Y_pos [3] & (\U2|Bird_Y_pos [4] & ((\U2|Bird_Y_pos [1]) # (\U2|Bird_Y_pos [2]))))

	.dataa(\U2|Bird_Y_pos [3]),
	.datab(\U2|Bird_Y_pos [4]),
	.datac(\U2|Bird_Y_pos [1]),
	.datad(\U2|Bird_Y_pos [2]),
	.cin(gnd),
	.combout(\U2|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|LessThan7~0 .lut_mask = 16'h8880;
defparam \U2|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N2
cycloneive_lcell_comb \U2|LessThan7~2 (
// Equation(s):
// \U2|LessThan7~2_combout  = (\U2|LessThan7~0_combout ) # ((\U2|Bird_Y_pos [7]) # (\U2|LessThan7~1_combout ))

	.dataa(\U2|LessThan7~0_combout ),
	.datab(\U2|Bird_Y_pos [7]),
	.datac(\U2|LessThan7~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|LessThan7~2_combout ),
	.cout());
// synopsys translate_off
defparam \U2|LessThan7~2 .lut_mask = 16'hFEFE;
defparam \U2|LessThan7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N28
cycloneive_lcell_comb \U2|Bird_Y_motion~3 (
// Equation(s):
// \U2|Bird_Y_motion~3_combout  = (\SW[17]~input_o  & (((\U2|LessThan7~2_combout  & !\U2|LessThan5~1_combout )) # (!\U2|Bird_Y_motion[0]~2_combout )))

	.dataa(\SW[17]~input_o ),
	.datab(\U2|LessThan7~2_combout ),
	.datac(\U2|Bird_Y_motion[0]~2_combout ),
	.datad(\U2|LessThan5~1_combout ),
	.cin(gnd),
	.combout(\U2|Bird_Y_motion~3_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Bird_Y_motion~3 .lut_mask = 16'h0A8A;
defparam \U2|Bird_Y_motion~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N29
dffeas \U2|Bird_Y_motion[10] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U2|Bird_Y_motion~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Bird_Y_motion [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Bird_Y_motion[10] .is_wysiwyg = "true";
defparam \U2|Bird_Y_motion[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N22
cycloneive_lcell_comb \U2|Bird_Y_pos[10]~31 (
// Equation(s):
// \U2|Bird_Y_pos[10]~31_combout  = \U2|Bird_Y_pos [10] $ (\U2|Bird_Y_pos[9]~30  $ (!\U2|Bird_Y_motion [10]))

	.dataa(gnd),
	.datab(\U2|Bird_Y_pos [10]),
	.datac(gnd),
	.datad(\U2|Bird_Y_motion [10]),
	.cin(\U2|Bird_Y_pos[9]~30 ),
	.combout(\U2|Bird_Y_pos[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Bird_Y_pos[10]~31 .lut_mask = 16'h3CC3;
defparam \U2|Bird_Y_pos[10]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y27_N23
dffeas \U2|Bird_Y_pos[10] (
	.clk(\U1|vert_sync_out~q ),
	.d(\U2|Bird_Y_pos[10]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Bird_Y_pos [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Bird_Y_pos[10] .is_wysiwyg = "true";
defparam \U2|Bird_Y_pos[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N8
cycloneive_lcell_comb \U2|Add1~0 (
// Equation(s):
// \U2|Add1~0_combout  = (\U2|Bird_Y_pos [0] & (\U2|Bird_Y_pos [1] $ (VCC))) # (!\U2|Bird_Y_pos [0] & (\U2|Bird_Y_pos [1] & VCC))
// \U2|Add1~1  = CARRY((\U2|Bird_Y_pos [0] & \U2|Bird_Y_pos [1]))

	.dataa(\U2|Bird_Y_pos [0]),
	.datab(\U2|Bird_Y_pos [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U2|Add1~0_combout ),
	.cout(\U2|Add1~1 ));
// synopsys translate_off
defparam \U2|Add1~0 .lut_mask = 16'h6688;
defparam \U2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N10
cycloneive_lcell_comb \U2|Add1~2 (
// Equation(s):
// \U2|Add1~2_combout  = (\U2|Bird_Y_pos [2] & (!\U2|Add1~1 )) # (!\U2|Bird_Y_pos [2] & ((\U2|Add1~1 ) # (GND)))
// \U2|Add1~3  = CARRY((!\U2|Add1~1 ) # (!\U2|Bird_Y_pos [2]))

	.dataa(gnd),
	.datab(\U2|Bird_Y_pos [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add1~1 ),
	.combout(\U2|Add1~2_combout ),
	.cout(\U2|Add1~3 ));
// synopsys translate_off
defparam \U2|Add1~2 .lut_mask = 16'h3C3F;
defparam \U2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N12
cycloneive_lcell_comb \U2|Add1~4 (
// Equation(s):
// \U2|Add1~4_combout  = (\U2|Bird_Y_pos [3] & ((GND) # (!\U2|Add1~3 ))) # (!\U2|Bird_Y_pos [3] & (\U2|Add1~3  $ (GND)))
// \U2|Add1~5  = CARRY((\U2|Bird_Y_pos [3]) # (!\U2|Add1~3 ))

	.dataa(\U2|Bird_Y_pos [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add1~3 ),
	.combout(\U2|Add1~4_combout ),
	.cout(\U2|Add1~5 ));
// synopsys translate_off
defparam \U2|Add1~4 .lut_mask = 16'h5AAF;
defparam \U2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N14
cycloneive_lcell_comb \U2|Add1~6 (
// Equation(s):
// \U2|Add1~6_combout  = (\U2|Bird_Y_pos [4] & (\U2|Add1~5  & VCC)) # (!\U2|Bird_Y_pos [4] & (!\U2|Add1~5 ))
// \U2|Add1~7  = CARRY((!\U2|Bird_Y_pos [4] & !\U2|Add1~5 ))

	.dataa(\U2|Bird_Y_pos [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add1~5 ),
	.combout(\U2|Add1~6_combout ),
	.cout(\U2|Add1~7 ));
// synopsys translate_off
defparam \U2|Add1~6 .lut_mask = 16'hA505;
defparam \U2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N16
cycloneive_lcell_comb \U2|Add1~8 (
// Equation(s):
// \U2|Add1~8_combout  = (\U2|Bird_Y_pos [5] & (\U2|Add1~7  $ (GND))) # (!\U2|Bird_Y_pos [5] & (!\U2|Add1~7  & VCC))
// \U2|Add1~9  = CARRY((\U2|Bird_Y_pos [5] & !\U2|Add1~7 ))

	.dataa(\U2|Bird_Y_pos [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add1~7 ),
	.combout(\U2|Add1~8_combout ),
	.cout(\U2|Add1~9 ));
// synopsys translate_off
defparam \U2|Add1~8 .lut_mask = 16'hA50A;
defparam \U2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N18
cycloneive_lcell_comb \U2|Add1~10 (
// Equation(s):
// \U2|Add1~10_combout  = (\U2|Bird_Y_pos [6] & (!\U2|Add1~9 )) # (!\U2|Bird_Y_pos [6] & ((\U2|Add1~9 ) # (GND)))
// \U2|Add1~11  = CARRY((!\U2|Add1~9 ) # (!\U2|Bird_Y_pos [6]))

	.dataa(\U2|Bird_Y_pos [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add1~9 ),
	.combout(\U2|Add1~10_combout ),
	.cout(\U2|Add1~11 ));
// synopsys translate_off
defparam \U2|Add1~10 .lut_mask = 16'h5A5F;
defparam \U2|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N20
cycloneive_lcell_comb \U2|Add1~12 (
// Equation(s):
// \U2|Add1~12_combout  = (\U2|Bird_Y_pos [7] & (\U2|Add1~11  $ (GND))) # (!\U2|Bird_Y_pos [7] & (!\U2|Add1~11  & VCC))
// \U2|Add1~13  = CARRY((\U2|Bird_Y_pos [7] & !\U2|Add1~11 ))

	.dataa(\U2|Bird_Y_pos [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add1~11 ),
	.combout(\U2|Add1~12_combout ),
	.cout(\U2|Add1~13 ));
// synopsys translate_off
defparam \U2|Add1~12 .lut_mask = 16'hA50A;
defparam \U2|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N22
cycloneive_lcell_comb \U2|Add1~14 (
// Equation(s):
// \U2|Add1~14_combout  = (\U2|Bird_Y_pos [8] & (!\U2|Add1~13 )) # (!\U2|Bird_Y_pos [8] & ((\U2|Add1~13 ) # (GND)))
// \U2|Add1~15  = CARRY((!\U2|Add1~13 ) # (!\U2|Bird_Y_pos [8]))

	.dataa(gnd),
	.datab(\U2|Bird_Y_pos [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add1~13 ),
	.combout(\U2|Add1~14_combout ),
	.cout(\U2|Add1~15 ));
// synopsys translate_off
defparam \U2|Add1~14 .lut_mask = 16'h3C3F;
defparam \U2|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N24
cycloneive_lcell_comb \U2|Add1~16 (
// Equation(s):
// \U2|Add1~16_combout  = (\U2|Bird_Y_pos [9] & (\U2|Add1~15  $ (GND))) # (!\U2|Bird_Y_pos [9] & (!\U2|Add1~15  & VCC))
// \U2|Add1~17  = CARRY((\U2|Bird_Y_pos [9] & !\U2|Add1~15 ))

	.dataa(gnd),
	.datab(\U2|Bird_Y_pos [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add1~15 ),
	.combout(\U2|Add1~16_combout ),
	.cout(\U2|Add1~17 ));
// synopsys translate_off
defparam \U2|Add1~16 .lut_mask = 16'hC30C;
defparam \U2|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N26
cycloneive_lcell_comb \U2|Add1~18 (
// Equation(s):
// \U2|Add1~18_combout  = \U2|Add1~17  $ (\U2|Bird_Y_pos [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|Bird_Y_pos [10]),
	.cin(\U2|Add1~17 ),
	.combout(\U2|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Add1~18 .lut_mask = 16'h0FF0;
defparam \U2|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N6
cycloneive_lcell_comb \U2|LessThan3~1 (
// Equation(s):
// \U2|LessThan3~1_cout  = CARRY((\U1|pixel_row [0] & \U2|Bird_Y_pos [0]))

	.dataa(\U1|pixel_row [0]),
	.datab(\U2|Bird_Y_pos [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U2|LessThan3~1_cout ));
// synopsys translate_off
defparam \U2|LessThan3~1 .lut_mask = 16'h0088;
defparam \U2|LessThan3~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N8
cycloneive_lcell_comb \U2|LessThan3~3 (
// Equation(s):
// \U2|LessThan3~3_cout  = CARRY((\U2|Add1~0_combout  & ((!\U2|LessThan3~1_cout ) # (!\U1|pixel_row [1]))) # (!\U2|Add1~0_combout  & (!\U1|pixel_row [1] & !\U2|LessThan3~1_cout )))

	.dataa(\U2|Add1~0_combout ),
	.datab(\U1|pixel_row [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|LessThan3~1_cout ),
	.combout(),
	.cout(\U2|LessThan3~3_cout ));
// synopsys translate_off
defparam \U2|LessThan3~3 .lut_mask = 16'h002B;
defparam \U2|LessThan3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N10
cycloneive_lcell_comb \U2|LessThan3~5 (
// Equation(s):
// \U2|LessThan3~5_cout  = CARRY((\U1|pixel_row [2] & ((!\U2|LessThan3~3_cout ) # (!\U2|Add1~2_combout ))) # (!\U1|pixel_row [2] & (!\U2|Add1~2_combout  & !\U2|LessThan3~3_cout )))

	.dataa(\U1|pixel_row [2]),
	.datab(\U2|Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|LessThan3~3_cout ),
	.combout(),
	.cout(\U2|LessThan3~5_cout ));
// synopsys translate_off
defparam \U2|LessThan3~5 .lut_mask = 16'h002B;
defparam \U2|LessThan3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N12
cycloneive_lcell_comb \U2|LessThan3~7 (
// Equation(s):
// \U2|LessThan3~7_cout  = CARRY((\U2|Add1~4_combout  & ((!\U2|LessThan3~5_cout ) # (!\U1|pixel_row [3]))) # (!\U2|Add1~4_combout  & (!\U1|pixel_row [3] & !\U2|LessThan3~5_cout )))

	.dataa(\U2|Add1~4_combout ),
	.datab(\U1|pixel_row [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|LessThan3~5_cout ),
	.combout(),
	.cout(\U2|LessThan3~7_cout ));
// synopsys translate_off
defparam \U2|LessThan3~7 .lut_mask = 16'h002B;
defparam \U2|LessThan3~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N14
cycloneive_lcell_comb \U2|LessThan3~9 (
// Equation(s):
// \U2|LessThan3~9_cout  = CARRY((\U2|Add1~6_combout  & (\U1|pixel_row [4] & !\U2|LessThan3~7_cout )) # (!\U2|Add1~6_combout  & ((\U1|pixel_row [4]) # (!\U2|LessThan3~7_cout ))))

	.dataa(\U2|Add1~6_combout ),
	.datab(\U1|pixel_row [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|LessThan3~7_cout ),
	.combout(),
	.cout(\U2|LessThan3~9_cout ));
// synopsys translate_off
defparam \U2|LessThan3~9 .lut_mask = 16'h004D;
defparam \U2|LessThan3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N16
cycloneive_lcell_comb \U2|LessThan3~11 (
// Equation(s):
// \U2|LessThan3~11_cout  = CARRY((\U2|Add1~8_combout  & ((!\U2|LessThan3~9_cout ) # (!\U1|pixel_row [5]))) # (!\U2|Add1~8_combout  & (!\U1|pixel_row [5] & !\U2|LessThan3~9_cout )))

	.dataa(\U2|Add1~8_combout ),
	.datab(\U1|pixel_row [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|LessThan3~9_cout ),
	.combout(),
	.cout(\U2|LessThan3~11_cout ));
// synopsys translate_off
defparam \U2|LessThan3~11 .lut_mask = 16'h002B;
defparam \U2|LessThan3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N18
cycloneive_lcell_comb \U2|LessThan3~13 (
// Equation(s):
// \U2|LessThan3~13_cout  = CARRY((\U1|pixel_row [6] & ((!\U2|LessThan3~11_cout ) # (!\U2|Add1~10_combout ))) # (!\U1|pixel_row [6] & (!\U2|Add1~10_combout  & !\U2|LessThan3~11_cout )))

	.dataa(\U1|pixel_row [6]),
	.datab(\U2|Add1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|LessThan3~11_cout ),
	.combout(),
	.cout(\U2|LessThan3~13_cout ));
// synopsys translate_off
defparam \U2|LessThan3~13 .lut_mask = 16'h002B;
defparam \U2|LessThan3~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N20
cycloneive_lcell_comb \U2|LessThan3~15 (
// Equation(s):
// \U2|LessThan3~15_cout  = CARRY((\U1|pixel_row [7] & (\U2|Add1~12_combout  & !\U2|LessThan3~13_cout )) # (!\U1|pixel_row [7] & ((\U2|Add1~12_combout ) # (!\U2|LessThan3~13_cout ))))

	.dataa(\U1|pixel_row [7]),
	.datab(\U2|Add1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|LessThan3~13_cout ),
	.combout(),
	.cout(\U2|LessThan3~15_cout ));
// synopsys translate_off
defparam \U2|LessThan3~15 .lut_mask = 16'h004D;
defparam \U2|LessThan3~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N22
cycloneive_lcell_comb \U2|LessThan3~16 (
// Equation(s):
// \U2|LessThan3~16_combout  = (\U2|Add1~14_combout  & (!\U2|LessThan3~15_cout  & \U1|pixel_row [8])) # (!\U2|Add1~14_combout  & ((\U1|pixel_row [8]) # (!\U2|LessThan3~15_cout )))

	.dataa(gnd),
	.datab(\U2|Add1~14_combout ),
	.datac(gnd),
	.datad(\U1|pixel_row [8]),
	.cin(\U2|LessThan3~15_cout ),
	.combout(\U2|LessThan3~16_combout ),
	.cout());
// synopsys translate_off
defparam \U2|LessThan3~16 .lut_mask = 16'h3F03;
defparam \U2|LessThan3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N28
cycloneive_lcell_comb \U2|draw~6 (
// Equation(s):
// \U2|draw~6_combout  = (!\U1|pixel_column [8] & ((\U2|Add1~18_combout ) # ((\U2|Add1~16_combout ) # (!\U2|LessThan3~16_combout ))))

	.dataa(\U2|Add1~18_combout ),
	.datab(\U2|Add1~16_combout ),
	.datac(\U1|pixel_column [8]),
	.datad(\U2|LessThan3~16_combout ),
	.cin(gnd),
	.combout(\U2|draw~6_combout ),
	.cout());
// synopsys translate_off
defparam \U2|draw~6 .lut_mask = 16'h0E0F;
defparam \U2|draw~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N6
cycloneive_lcell_comb \U2|Add2~0 (
// Equation(s):
// \U2|Add2~0_combout  = (\U1|pixel_row [0] & (\U1|pixel_row [1] $ (VCC))) # (!\U1|pixel_row [0] & (\U1|pixel_row [1] & VCC))
// \U2|Add2~1  = CARRY((\U1|pixel_row [0] & \U1|pixel_row [1]))

	.dataa(\U1|pixel_row [0]),
	.datab(\U1|pixel_row [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U2|Add2~0_combout ),
	.cout(\U2|Add2~1 ));
// synopsys translate_off
defparam \U2|Add2~0 .lut_mask = 16'h6688;
defparam \U2|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N8
cycloneive_lcell_comb \U2|Add2~2 (
// Equation(s):
// \U2|Add2~2_combout  = (\U1|pixel_row [2] & (!\U2|Add2~1 )) # (!\U1|pixel_row [2] & ((\U2|Add2~1 ) # (GND)))
// \U2|Add2~3  = CARRY((!\U2|Add2~1 ) # (!\U1|pixel_row [2]))

	.dataa(gnd),
	.datab(\U1|pixel_row [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add2~1 ),
	.combout(\U2|Add2~2_combout ),
	.cout(\U2|Add2~3 ));
// synopsys translate_off
defparam \U2|Add2~2 .lut_mask = 16'h3C3F;
defparam \U2|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N10
cycloneive_lcell_comb \U2|Add2~4 (
// Equation(s):
// \U2|Add2~4_combout  = (\U1|pixel_row [3] & ((GND) # (!\U2|Add2~3 ))) # (!\U1|pixel_row [3] & (\U2|Add2~3  $ (GND)))
// \U2|Add2~5  = CARRY((\U1|pixel_row [3]) # (!\U2|Add2~3 ))

	.dataa(\U1|pixel_row [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add2~3 ),
	.combout(\U2|Add2~4_combout ),
	.cout(\U2|Add2~5 ));
// synopsys translate_off
defparam \U2|Add2~4 .lut_mask = 16'h5AAF;
defparam \U2|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N12
cycloneive_lcell_comb \U2|Add2~6 (
// Equation(s):
// \U2|Add2~6_combout  = (\U1|pixel_row [4] & (\U2|Add2~5  & VCC)) # (!\U1|pixel_row [4] & (!\U2|Add2~5 ))
// \U2|Add2~7  = CARRY((!\U1|pixel_row [4] & !\U2|Add2~5 ))

	.dataa(gnd),
	.datab(\U1|pixel_row [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add2~5 ),
	.combout(\U2|Add2~6_combout ),
	.cout(\U2|Add2~7 ));
// synopsys translate_off
defparam \U2|Add2~6 .lut_mask = 16'hC303;
defparam \U2|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N14
cycloneive_lcell_comb \U2|Add2~8 (
// Equation(s):
// \U2|Add2~8_combout  = (\U1|pixel_row [5] & (\U2|Add2~7  $ (GND))) # (!\U1|pixel_row [5] & (!\U2|Add2~7  & VCC))
// \U2|Add2~9  = CARRY((\U1|pixel_row [5] & !\U2|Add2~7 ))

	.dataa(gnd),
	.datab(\U1|pixel_row [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add2~7 ),
	.combout(\U2|Add2~8_combout ),
	.cout(\U2|Add2~9 ));
// synopsys translate_off
defparam \U2|Add2~8 .lut_mask = 16'hC30C;
defparam \U2|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N16
cycloneive_lcell_comb \U2|Add2~10 (
// Equation(s):
// \U2|Add2~10_combout  = (\U1|pixel_row [6] & (!\U2|Add2~9 )) # (!\U1|pixel_row [6] & ((\U2|Add2~9 ) # (GND)))
// \U2|Add2~11  = CARRY((!\U2|Add2~9 ) # (!\U1|pixel_row [6]))

	.dataa(gnd),
	.datab(\U1|pixel_row [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add2~9 ),
	.combout(\U2|Add2~10_combout ),
	.cout(\U2|Add2~11 ));
// synopsys translate_off
defparam \U2|Add2~10 .lut_mask = 16'h3C3F;
defparam \U2|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N18
cycloneive_lcell_comb \U2|Add2~12 (
// Equation(s):
// \U2|Add2~12_combout  = (\U1|pixel_row [7] & (\U2|Add2~11  $ (GND))) # (!\U1|pixel_row [7] & (!\U2|Add2~11  & VCC))
// \U2|Add2~13  = CARRY((\U1|pixel_row [7] & !\U2|Add2~11 ))

	.dataa(gnd),
	.datab(\U1|pixel_row [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add2~11 ),
	.combout(\U2|Add2~12_combout ),
	.cout(\U2|Add2~13 ));
// synopsys translate_off
defparam \U2|Add2~12 .lut_mask = 16'hC30C;
defparam \U2|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N20
cycloneive_lcell_comb \U2|Add2~14 (
// Equation(s):
// \U2|Add2~14_combout  = (\U1|pixel_row [8] & (!\U2|Add2~13 )) # (!\U1|pixel_row [8] & ((\U2|Add2~13 ) # (GND)))
// \U2|Add2~15  = CARRY((!\U2|Add2~13 ) # (!\U1|pixel_row [8]))

	.dataa(gnd),
	.datab(\U1|pixel_row [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add2~13 ),
	.combout(\U2|Add2~14_combout ),
	.cout(\U2|Add2~15 ));
// synopsys translate_off
defparam \U2|Add2~14 .lut_mask = 16'h3C3F;
defparam \U2|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N22
cycloneive_lcell_comb \U2|Add2~16 (
// Equation(s):
// \U2|Add2~16_combout  = !\U2|Add2~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U2|Add2~15 ),
	.combout(\U2|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Add2~16 .lut_mask = 16'h0F0F;
defparam \U2|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N10
cycloneive_lcell_comb \U2|LessThan2~1 (
// Equation(s):
// \U2|LessThan2~1_cout  = CARRY((\U2|Bird_Y_pos [0] & \U1|pixel_row [0]))

	.dataa(\U2|Bird_Y_pos [0]),
	.datab(\U1|pixel_row [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U2|LessThan2~1_cout ));
// synopsys translate_off
defparam \U2|LessThan2~1 .lut_mask = 16'h0088;
defparam \U2|LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N12
cycloneive_lcell_comb \U2|LessThan2~3 (
// Equation(s):
// \U2|LessThan2~3_cout  = CARRY((\U2|Bird_Y_pos [1] & (\U2|Add2~0_combout  & !\U2|LessThan2~1_cout )) # (!\U2|Bird_Y_pos [1] & ((\U2|Add2~0_combout ) # (!\U2|LessThan2~1_cout ))))

	.dataa(\U2|Bird_Y_pos [1]),
	.datab(\U2|Add2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|LessThan2~1_cout ),
	.combout(),
	.cout(\U2|LessThan2~3_cout ));
// synopsys translate_off
defparam \U2|LessThan2~3 .lut_mask = 16'h004D;
defparam \U2|LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N14
cycloneive_lcell_comb \U2|LessThan2~5 (
// Equation(s):
// \U2|LessThan2~5_cout  = CARRY((\U2|Bird_Y_pos [2] & ((!\U2|LessThan2~3_cout ) # (!\U2|Add2~2_combout ))) # (!\U2|Bird_Y_pos [2] & (!\U2|Add2~2_combout  & !\U2|LessThan2~3_cout )))

	.dataa(\U2|Bird_Y_pos [2]),
	.datab(\U2|Add2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|LessThan2~3_cout ),
	.combout(),
	.cout(\U2|LessThan2~5_cout ));
// synopsys translate_off
defparam \U2|LessThan2~5 .lut_mask = 16'h002B;
defparam \U2|LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N16
cycloneive_lcell_comb \U2|LessThan2~7 (
// Equation(s):
// \U2|LessThan2~7_cout  = CARRY((\U2|Add2~4_combout  & ((!\U2|LessThan2~5_cout ) # (!\U2|Bird_Y_pos [3]))) # (!\U2|Add2~4_combout  & (!\U2|Bird_Y_pos [3] & !\U2|LessThan2~5_cout )))

	.dataa(\U2|Add2~4_combout ),
	.datab(\U2|Bird_Y_pos [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|LessThan2~5_cout ),
	.combout(),
	.cout(\U2|LessThan2~7_cout ));
// synopsys translate_off
defparam \U2|LessThan2~7 .lut_mask = 16'h002B;
defparam \U2|LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N18
cycloneive_lcell_comb \U2|LessThan2~9 (
// Equation(s):
// \U2|LessThan2~9_cout  = CARRY((\U2|Add2~6_combout  & (\U2|Bird_Y_pos [4] & !\U2|LessThan2~7_cout )) # (!\U2|Add2~6_combout  & ((\U2|Bird_Y_pos [4]) # (!\U2|LessThan2~7_cout ))))

	.dataa(\U2|Add2~6_combout ),
	.datab(\U2|Bird_Y_pos [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|LessThan2~7_cout ),
	.combout(),
	.cout(\U2|LessThan2~9_cout ));
// synopsys translate_off
defparam \U2|LessThan2~9 .lut_mask = 16'h004D;
defparam \U2|LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N20
cycloneive_lcell_comb \U2|LessThan2~11 (
// Equation(s):
// \U2|LessThan2~11_cout  = CARRY((\U2|Add2~8_combout  & ((!\U2|LessThan2~9_cout ) # (!\U2|Bird_Y_pos [5]))) # (!\U2|Add2~8_combout  & (!\U2|Bird_Y_pos [5] & !\U2|LessThan2~9_cout )))

	.dataa(\U2|Add2~8_combout ),
	.datab(\U2|Bird_Y_pos [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|LessThan2~9_cout ),
	.combout(),
	.cout(\U2|LessThan2~11_cout ));
// synopsys translate_off
defparam \U2|LessThan2~11 .lut_mask = 16'h002B;
defparam \U2|LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N22
cycloneive_lcell_comb \U2|LessThan2~13 (
// Equation(s):
// \U2|LessThan2~13_cout  = CARRY((\U2|Add2~10_combout  & (\U2|Bird_Y_pos [6] & !\U2|LessThan2~11_cout )) # (!\U2|Add2~10_combout  & ((\U2|Bird_Y_pos [6]) # (!\U2|LessThan2~11_cout ))))

	.dataa(\U2|Add2~10_combout ),
	.datab(\U2|Bird_Y_pos [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|LessThan2~11_cout ),
	.combout(),
	.cout(\U2|LessThan2~13_cout ));
// synopsys translate_off
defparam \U2|LessThan2~13 .lut_mask = 16'h004D;
defparam \U2|LessThan2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N24
cycloneive_lcell_comb \U2|LessThan2~15 (
// Equation(s):
// \U2|LessThan2~15_cout  = CARRY((\U2|Add2~12_combout  & ((!\U2|LessThan2~13_cout ) # (!\U2|Bird_Y_pos [7]))) # (!\U2|Add2~12_combout  & (!\U2|Bird_Y_pos [7] & !\U2|LessThan2~13_cout )))

	.dataa(\U2|Add2~12_combout ),
	.datab(\U2|Bird_Y_pos [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|LessThan2~13_cout ),
	.combout(),
	.cout(\U2|LessThan2~15_cout ));
// synopsys translate_off
defparam \U2|LessThan2~15 .lut_mask = 16'h002B;
defparam \U2|LessThan2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N26
cycloneive_lcell_comb \U2|LessThan2~17 (
// Equation(s):
// \U2|LessThan2~17_cout  = CARRY((\U2|Add2~14_combout  & (\U2|Bird_Y_pos [8] & !\U2|LessThan2~15_cout )) # (!\U2|Add2~14_combout  & ((\U2|Bird_Y_pos [8]) # (!\U2|LessThan2~15_cout ))))

	.dataa(\U2|Add2~14_combout ),
	.datab(\U2|Bird_Y_pos [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|LessThan2~15_cout ),
	.combout(),
	.cout(\U2|LessThan2~17_cout ));
// synopsys translate_off
defparam \U2|LessThan2~17 .lut_mask = 16'h004D;
defparam \U2|LessThan2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N28
cycloneive_lcell_comb \U2|LessThan2~18 (
// Equation(s):
// \U2|LessThan2~18_combout  = (\U2|Bird_Y_pos [9] & ((\U2|LessThan2~17_cout ) # (!\U2|Add2~16_combout ))) # (!\U2|Bird_Y_pos [9] & (\U2|LessThan2~17_cout  & !\U2|Add2~16_combout ))

	.dataa(\U2|Bird_Y_pos [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|Add2~16_combout ),
	.cin(\U2|LessThan2~17_cout ),
	.combout(\U2|LessThan2~18_combout ),
	.cout());
// synopsys translate_off
defparam \U2|LessThan2~18 .lut_mask = 16'hA0FA;
defparam \U2|LessThan2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N26
cycloneive_lcell_comb \U2|draw~7 (
// Equation(s):
// \U2|draw~7_combout  = (!\U2|LessThan2~18_combout  & (!\U2|Bird_Y_pos [10] & !\U1|pixel_column [9]))

	.dataa(gnd),
	.datab(\U2|LessThan2~18_combout ),
	.datac(\U2|Bird_Y_pos [10]),
	.datad(\U1|pixel_column [9]),
	.cin(gnd),
	.combout(\U2|draw~7_combout ),
	.cout());
// synopsys translate_off
defparam \U2|draw~7 .lut_mask = 16'h0003;
defparam \U2|draw~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N20
cycloneive_lcell_comb \U2|draw~4 (
// Equation(s):
// \U2|draw~4_combout  = (\U1|pixel_column [4]) # ((\U1|pixel_column [1] & \U1|pixel_column [3]))

	.dataa(\U1|pixel_column [1]),
	.datab(gnd),
	.datac(\U1|pixel_column [4]),
	.datad(\U1|pixel_column [3]),
	.cin(gnd),
	.combout(\U2|draw~4_combout ),
	.cout());
// synopsys translate_off
defparam \U2|draw~4 .lut_mask = 16'hFAF0;
defparam \U2|draw~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N0
cycloneive_lcell_comb \U2|draw~5 (
// Equation(s):
// \U2|draw~5_combout  = (!\U1|pixel_column [7] & (((!\U1|pixel_column [5]) # (!\U2|draw~4_combout )) # (!\U1|pixel_column [6])))

	.dataa(\U1|pixel_column [6]),
	.datab(\U2|draw~4_combout ),
	.datac(\U1|pixel_column [5]),
	.datad(\U1|pixel_column [7]),
	.cin(gnd),
	.combout(\U2|draw~5_combout ),
	.cout());
// synopsys translate_off
defparam \U2|draw~5 .lut_mask = 16'h007F;
defparam \U2|draw~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N2
cycloneive_lcell_comb \U2|draw (
// Equation(s):
// \U2|draw~combout  = (\U2|draw~3_combout  & (\U2|draw~6_combout  & (\U2|draw~7_combout  & \U2|draw~5_combout )))

	.dataa(\U2|draw~3_combout ),
	.datab(\U2|draw~6_combout ),
	.datac(\U2|draw~7_combout ),
	.datad(\U2|draw~5_combout ),
	.cin(gnd),
	.combout(\U2|draw~combout ),
	.cout());
// synopsys translate_off
defparam \U2|draw .lut_mask = 16'h8000;
defparam \U2|draw .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \U2|draw~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\U2|draw~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\U2|draw~clkctrl_outclk ));
// synopsys translate_off
defparam \U2|draw~clkctrl .clock_type = "global clock";
defparam \U2|draw~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N30
cycloneive_lcell_comb \U2|rom_in[0] (
// Equation(s):
// \U2|rom_in [0] = (GLOBAL(\U2|draw~clkctrl_outclk ) & ((!\U1|pixel_column [0]))) # (!GLOBAL(\U2|draw~clkctrl_outclk ) & (\U2|rom_in [0]))

	.dataa(\U2|rom_in [0]),
	.datab(gnd),
	.datac(\U1|pixel_column [0]),
	.datad(\U2|draw~clkctrl_outclk ),
	.cin(gnd),
	.combout(\U2|rom_in [0]),
	.cout());
// synopsys translate_off
defparam \U2|rom_in[0] .lut_mask = 16'h0FAA;
defparam \U2|rom_in[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N2
cycloneive_lcell_comb \U2|Add3~0 (
// Equation(s):
// \U2|Add3~0_combout  = (\U1|pixel_row [0] & (\U2|Bird_Y_pos [0] $ (GND))) # (!\U1|pixel_row [0] & ((GND) # (!\U2|Bird_Y_pos [0])))
// \U2|Add3~1  = CARRY((!\U2|Bird_Y_pos [0]) # (!\U1|pixel_row [0]))

	.dataa(\U1|pixel_row [0]),
	.datab(\U2|Bird_Y_pos [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U2|Add3~0_combout ),
	.cout(\U2|Add3~1 ));
// synopsys translate_off
defparam \U2|Add3~0 .lut_mask = 16'h9977;
defparam \U2|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N2
cycloneive_lcell_comb \U2|Add8~0 (
// Equation(s):
// \U2|Add8~0_combout  = (\U2|Add4~0_combout  & (\U2|Add3~0_combout  $ (VCC))) # (!\U2|Add4~0_combout  & (\U2|Add3~0_combout  & VCC))
// \U2|Add8~1  = CARRY((\U2|Add4~0_combout  & \U2|Add3~0_combout ))

	.dataa(\U2|Add4~0_combout ),
	.datab(\U2|Add3~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U2|Add8~0_combout ),
	.cout(\U2|Add8~1 ));
// synopsys translate_off
defparam \U2|Add8~0 .lut_mask = 16'h6688;
defparam \U2|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N0
cycloneive_lcell_comb \U2|rom_in[1] (
// Equation(s):
// \U2|rom_in [1] = (GLOBAL(\U2|draw~clkctrl_outclk ) & (\U2|Add8~0_combout )) # (!GLOBAL(\U2|draw~clkctrl_outclk ) & ((\U2|rom_in [1])))

	.dataa(\U2|Add8~0_combout ),
	.datab(\U2|rom_in [1]),
	.datac(gnd),
	.datad(\U2|draw~clkctrl_outclk ),
	.cin(gnd),
	.combout(\U2|rom_in [1]),
	.cout());
// synopsys translate_off
defparam \U2|rom_in[1] .lut_mask = 16'hAACC;
defparam \U2|rom_in[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N4
cycloneive_lcell_comb \U2|Add3~2 (
// Equation(s):
// \U2|Add3~2_combout  = (\U2|Add2~0_combout  & ((\U2|Bird_Y_pos [1] & (!\U2|Add3~1 )) # (!\U2|Bird_Y_pos [1] & (\U2|Add3~1  & VCC)))) # (!\U2|Add2~0_combout  & ((\U2|Bird_Y_pos [1] & ((\U2|Add3~1 ) # (GND))) # (!\U2|Bird_Y_pos [1] & (!\U2|Add3~1 ))))
// \U2|Add3~3  = CARRY((\U2|Add2~0_combout  & (\U2|Bird_Y_pos [1] & !\U2|Add3~1 )) # (!\U2|Add2~0_combout  & ((\U2|Bird_Y_pos [1]) # (!\U2|Add3~1 ))))

	.dataa(\U2|Add2~0_combout ),
	.datab(\U2|Bird_Y_pos [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add3~1 ),
	.combout(\U2|Add3~2_combout ),
	.cout(\U2|Add3~3 ));
// synopsys translate_off
defparam \U2|Add3~2 .lut_mask = 16'h694D;
defparam \U2|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N4
cycloneive_lcell_comb \U2|Add8~2 (
// Equation(s):
// \U2|Add8~2_combout  = (\U2|Add3~2_combout  & ((\U2|Add4~2_combout  & (\U2|Add8~1  & VCC)) # (!\U2|Add4~2_combout  & (!\U2|Add8~1 )))) # (!\U2|Add3~2_combout  & ((\U2|Add4~2_combout  & (!\U2|Add8~1 )) # (!\U2|Add4~2_combout  & ((\U2|Add8~1 ) # (GND)))))
// \U2|Add8~3  = CARRY((\U2|Add3~2_combout  & (!\U2|Add4~2_combout  & !\U2|Add8~1 )) # (!\U2|Add3~2_combout  & ((!\U2|Add8~1 ) # (!\U2|Add4~2_combout ))))

	.dataa(\U2|Add3~2_combout ),
	.datab(\U2|Add4~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add8~1 ),
	.combout(\U2|Add8~2_combout ),
	.cout(\U2|Add8~3 ));
// synopsys translate_off
defparam \U2|Add8~2 .lut_mask = 16'h9617;
defparam \U2|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N0
cycloneive_lcell_comb \U2|rom_in[2] (
// Equation(s):
// \U2|rom_in [2] = (GLOBAL(\U2|draw~clkctrl_outclk ) & (\U2|Add8~2_combout )) # (!GLOBAL(\U2|draw~clkctrl_outclk ) & ((\U2|rom_in [2])))

	.dataa(\U2|Add8~2_combout ),
	.datab(\U2|rom_in [2]),
	.datac(gnd),
	.datad(\U2|draw~clkctrl_outclk ),
	.cin(gnd),
	.combout(\U2|rom_in [2]),
	.cout());
// synopsys translate_off
defparam \U2|rom_in[2] .lut_mask = 16'hAACC;
defparam \U2|rom_in[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N6
cycloneive_lcell_comb \U2|Add3~4 (
// Equation(s):
// \U2|Add3~4_combout  = ((\U2|Add2~2_combout  $ (\U2|Bird_Y_pos [2] $ (\U2|Add3~3 )))) # (GND)
// \U2|Add3~5  = CARRY((\U2|Add2~2_combout  & ((!\U2|Add3~3 ) # (!\U2|Bird_Y_pos [2]))) # (!\U2|Add2~2_combout  & (!\U2|Bird_Y_pos [2] & !\U2|Add3~3 )))

	.dataa(\U2|Add2~2_combout ),
	.datab(\U2|Bird_Y_pos [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add3~3 ),
	.combout(\U2|Add3~4_combout ),
	.cout(\U2|Add3~5 ));
// synopsys translate_off
defparam \U2|Add3~4 .lut_mask = 16'h962B;
defparam \U2|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N6
cycloneive_lcell_comb \U2|Add8~4 (
// Equation(s):
// \U2|Add8~4_combout  = ((\U2|Add3~4_combout  $ (\U2|Add4~4_combout  $ (!\U2|Add8~3 )))) # (GND)
// \U2|Add8~5  = CARRY((\U2|Add3~4_combout  & ((\U2|Add4~4_combout ) # (!\U2|Add8~3 ))) # (!\U2|Add3~4_combout  & (\U2|Add4~4_combout  & !\U2|Add8~3 )))

	.dataa(\U2|Add3~4_combout ),
	.datab(\U2|Add4~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add8~3 ),
	.combout(\U2|Add8~4_combout ),
	.cout(\U2|Add8~5 ));
// synopsys translate_off
defparam \U2|Add8~4 .lut_mask = 16'h698E;
defparam \U2|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N0
cycloneive_lcell_comb \U2|rom_in[3] (
// Equation(s):
// \U2|rom_in [3] = (GLOBAL(\U2|draw~clkctrl_outclk ) & (\U2|Add8~4_combout )) # (!GLOBAL(\U2|draw~clkctrl_outclk ) & ((\U2|rom_in [3])))

	.dataa(gnd),
	.datab(\U2|Add8~4_combout ),
	.datac(\U2|draw~clkctrl_outclk ),
	.datad(\U2|rom_in [3]),
	.cin(gnd),
	.combout(\U2|rom_in [3]),
	.cout());
// synopsys translate_off
defparam \U2|rom_in[3] .lut_mask = 16'hCFC0;
defparam \U2|rom_in[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N8
cycloneive_lcell_comb \U2|Add3~6 (
// Equation(s):
// \U2|Add3~6_combout  = (\U2|Bird_Y_pos [3] & ((\U2|Add2~4_combout  & (!\U2|Add3~5 )) # (!\U2|Add2~4_combout  & ((\U2|Add3~5 ) # (GND))))) # (!\U2|Bird_Y_pos [3] & ((\U2|Add2~4_combout  & (\U2|Add3~5  & VCC)) # (!\U2|Add2~4_combout  & (!\U2|Add3~5 ))))
// \U2|Add3~7  = CARRY((\U2|Bird_Y_pos [3] & ((!\U2|Add3~5 ) # (!\U2|Add2~4_combout ))) # (!\U2|Bird_Y_pos [3] & (!\U2|Add2~4_combout  & !\U2|Add3~5 )))

	.dataa(\U2|Bird_Y_pos [3]),
	.datab(\U2|Add2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add3~5 ),
	.combout(\U2|Add3~6_combout ),
	.cout(\U2|Add3~7 ));
// synopsys translate_off
defparam \U2|Add3~6 .lut_mask = 16'h692B;
defparam \U2|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N0
cycloneive_lcell_comb \U2|Add7~0 (
// Equation(s):
// \U2|Add7~0_combout  = (\U2|Add3~0_combout  & (\U2|Add3~6_combout  $ (VCC))) # (!\U2|Add3~0_combout  & (\U2|Add3~6_combout  & VCC))
// \U2|Add7~1  = CARRY((\U2|Add3~0_combout  & \U2|Add3~6_combout ))

	.dataa(\U2|Add3~0_combout ),
	.datab(\U2|Add3~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U2|Add7~0_combout ),
	.cout(\U2|Add7~1 ));
// synopsys translate_off
defparam \U2|Add7~0 .lut_mask = 16'h6688;
defparam \U2|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N4
cycloneive_lcell_comb \U2|Add5~0 (
// Equation(s):
// \U2|Add5~0_combout  = \U2|Add4~6_combout  $ (VCC)
// \U2|Add5~1  = CARRY(\U2|Add4~6_combout )

	.dataa(\U2|Add4~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U2|Add5~0_combout ),
	.cout(\U2|Add5~1 ));
// synopsys translate_off
defparam \U2|Add5~0 .lut_mask = 16'h55AA;
defparam \U2|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N8
cycloneive_lcell_comb \U2|Add8~6 (
// Equation(s):
// \U2|Add8~6_combout  = (\U2|Add7~0_combout  & ((\U2|Add5~0_combout  & (\U2|Add8~5  & VCC)) # (!\U2|Add5~0_combout  & (!\U2|Add8~5 )))) # (!\U2|Add7~0_combout  & ((\U2|Add5~0_combout  & (!\U2|Add8~5 )) # (!\U2|Add5~0_combout  & ((\U2|Add8~5 ) # (GND)))))
// \U2|Add8~7  = CARRY((\U2|Add7~0_combout  & (!\U2|Add5~0_combout  & !\U2|Add8~5 )) # (!\U2|Add7~0_combout  & ((!\U2|Add8~5 ) # (!\U2|Add5~0_combout ))))

	.dataa(\U2|Add7~0_combout ),
	.datab(\U2|Add5~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add8~5 ),
	.combout(\U2|Add8~6_combout ),
	.cout(\U2|Add8~7 ));
// synopsys translate_off
defparam \U2|Add8~6 .lut_mask = 16'h9617;
defparam \U2|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N30
cycloneive_lcell_comb \U2|rom_in[4] (
// Equation(s):
// \U2|rom_in [4] = (GLOBAL(\U2|draw~clkctrl_outclk ) & ((\U2|Add8~6_combout ))) # (!GLOBAL(\U2|draw~clkctrl_outclk ) & (\U2|rom_in [4]))

	.dataa(\U2|rom_in [4]),
	.datab(\U2|Add8~6_combout ),
	.datac(gnd),
	.datad(\U2|draw~clkctrl_outclk ),
	.cin(gnd),
	.combout(\U2|rom_in [4]),
	.cout());
// synopsys translate_off
defparam \U2|rom_in[4] .lut_mask = 16'hCCAA;
defparam \U2|rom_in[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N10
cycloneive_lcell_comb \U2|Add3~8 (
// Equation(s):
// \U2|Add3~8_combout  = ((\U2|Add2~6_combout  $ (\U2|Bird_Y_pos [4] $ (\U2|Add3~7 )))) # (GND)
// \U2|Add3~9  = CARRY((\U2|Add2~6_combout  & ((!\U2|Add3~7 ) # (!\U2|Bird_Y_pos [4]))) # (!\U2|Add2~6_combout  & (!\U2|Bird_Y_pos [4] & !\U2|Add3~7 )))

	.dataa(\U2|Add2~6_combout ),
	.datab(\U2|Bird_Y_pos [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add3~7 ),
	.combout(\U2|Add3~8_combout ),
	.cout(\U2|Add3~9 ));
// synopsys translate_off
defparam \U2|Add3~8 .lut_mask = 16'h962B;
defparam \U2|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N18
cycloneive_lcell_comb \U2|Add6~0 (
// Equation(s):
// \U2|Add6~0_combout  = (\U2|Add3~2_combout  & (\U2|Add3~0_combout  $ (VCC))) # (!\U2|Add3~2_combout  & (\U2|Add3~0_combout  & VCC))
// \U2|Add6~1  = CARRY((\U2|Add3~2_combout  & \U2|Add3~0_combout ))

	.dataa(\U2|Add3~2_combout ),
	.datab(\U2|Add3~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U2|Add6~0_combout ),
	.cout(\U2|Add6~1 ));
// synopsys translate_off
defparam \U2|Add6~0 .lut_mask = 16'h6688;
defparam \U2|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N2
cycloneive_lcell_comb \U2|Add7~2 (
// Equation(s):
// \U2|Add7~2_combout  = (\U2|Add3~8_combout  & ((\U2|Add6~0_combout  & (\U2|Add7~1  & VCC)) # (!\U2|Add6~0_combout  & (!\U2|Add7~1 )))) # (!\U2|Add3~8_combout  & ((\U2|Add6~0_combout  & (!\U2|Add7~1 )) # (!\U2|Add6~0_combout  & ((\U2|Add7~1 ) # (GND)))))
// \U2|Add7~3  = CARRY((\U2|Add3~8_combout  & (!\U2|Add6~0_combout  & !\U2|Add7~1 )) # (!\U2|Add3~8_combout  & ((!\U2|Add7~1 ) # (!\U2|Add6~0_combout ))))

	.dataa(\U2|Add3~8_combout ),
	.datab(\U2|Add6~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add7~1 ),
	.combout(\U2|Add7~2_combout ),
	.cout(\U2|Add7~3 ));
// synopsys translate_off
defparam \U2|Add7~2 .lut_mask = 16'h9617;
defparam \U2|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N6
cycloneive_lcell_comb \U2|Add5~2 (
// Equation(s):
// \U2|Add5~2_combout  = (\U2|Add4~8_combout  & (\U2|Add5~1  & VCC)) # (!\U2|Add4~8_combout  & (!\U2|Add5~1 ))
// \U2|Add5~3  = CARRY((!\U2|Add4~8_combout  & !\U2|Add5~1 ))

	.dataa(\U2|Add4~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add5~1 ),
	.combout(\U2|Add5~2_combout ),
	.cout(\U2|Add5~3 ));
// synopsys translate_off
defparam \U2|Add5~2 .lut_mask = 16'hA505;
defparam \U2|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N10
cycloneive_lcell_comb \U2|Add8~8 (
// Equation(s):
// \U2|Add8~8_combout  = ((\U2|Add7~2_combout  $ (\U2|Add5~2_combout  $ (!\U2|Add8~7 )))) # (GND)
// \U2|Add8~9  = CARRY((\U2|Add7~2_combout  & ((\U2|Add5~2_combout ) # (!\U2|Add8~7 ))) # (!\U2|Add7~2_combout  & (\U2|Add5~2_combout  & !\U2|Add8~7 )))

	.dataa(\U2|Add7~2_combout ),
	.datab(\U2|Add5~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add8~7 ),
	.combout(\U2|Add8~8_combout ),
	.cout(\U2|Add8~9 ));
// synopsys translate_off
defparam \U2|Add8~8 .lut_mask = 16'h698E;
defparam \U2|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N30
cycloneive_lcell_comb \U2|rom_in[5] (
// Equation(s):
// \U2|rom_in [5] = (GLOBAL(\U2|draw~clkctrl_outclk ) & (\U2|Add8~8_combout )) # (!GLOBAL(\U2|draw~clkctrl_outclk ) & ((\U2|rom_in [5])))

	.dataa(\U2|Add8~8_combout ),
	.datab(gnd),
	.datac(\U2|rom_in [5]),
	.datad(\U2|draw~clkctrl_outclk ),
	.cin(gnd),
	.combout(\U2|rom_in [5]),
	.cout());
// synopsys translate_off
defparam \U2|rom_in[5] .lut_mask = 16'hAAF0;
defparam \U2|rom_in[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N8
cycloneive_lcell_comb \U2|Add5~4 (
// Equation(s):
// \U2|Add5~4_combout  = (\U2|Add4~10_combout  & (\U2|Add5~3  $ (GND))) # (!\U2|Add4~10_combout  & (!\U2|Add5~3  & VCC))
// \U2|Add5~5  = CARRY((\U2|Add4~10_combout  & !\U2|Add5~3 ))

	.dataa(\U2|Add4~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add5~3 ),
	.combout(\U2|Add5~4_combout ),
	.cout(\U2|Add5~5 ));
// synopsys translate_off
defparam \U2|Add5~4 .lut_mask = 16'hA50A;
defparam \U2|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N12
cycloneive_lcell_comb \U2|Add3~10 (
// Equation(s):
// \U2|Add3~10_combout  = (\U2|Add2~8_combout  & ((\U2|Bird_Y_pos [5] & (!\U2|Add3~9 )) # (!\U2|Bird_Y_pos [5] & (\U2|Add3~9  & VCC)))) # (!\U2|Add2~8_combout  & ((\U2|Bird_Y_pos [5] & ((\U2|Add3~9 ) # (GND))) # (!\U2|Bird_Y_pos [5] & (!\U2|Add3~9 ))))
// \U2|Add3~11  = CARRY((\U2|Add2~8_combout  & (\U2|Bird_Y_pos [5] & !\U2|Add3~9 )) # (!\U2|Add2~8_combout  & ((\U2|Bird_Y_pos [5]) # (!\U2|Add3~9 ))))

	.dataa(\U2|Add2~8_combout ),
	.datab(\U2|Bird_Y_pos [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add3~9 ),
	.combout(\U2|Add3~10_combout ),
	.cout(\U2|Add3~11 ));
// synopsys translate_off
defparam \U2|Add3~10 .lut_mask = 16'h694D;
defparam \U2|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N20
cycloneive_lcell_comb \U2|Add6~2 (
// Equation(s):
// \U2|Add6~2_combout  = (\U2|Add3~2_combout  & ((\U2|Add3~4_combout  & (\U2|Add6~1  & VCC)) # (!\U2|Add3~4_combout  & (!\U2|Add6~1 )))) # (!\U2|Add3~2_combout  & ((\U2|Add3~4_combout  & (!\U2|Add6~1 )) # (!\U2|Add3~4_combout  & ((\U2|Add6~1 ) # (GND)))))
// \U2|Add6~3  = CARRY((\U2|Add3~2_combout  & (!\U2|Add3~4_combout  & !\U2|Add6~1 )) # (!\U2|Add3~2_combout  & ((!\U2|Add6~1 ) # (!\U2|Add3~4_combout ))))

	.dataa(\U2|Add3~2_combout ),
	.datab(\U2|Add3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add6~1 ),
	.combout(\U2|Add6~2_combout ),
	.cout(\U2|Add6~3 ));
// synopsys translate_off
defparam \U2|Add6~2 .lut_mask = 16'h9617;
defparam \U2|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N4
cycloneive_lcell_comb \U2|Add7~4 (
// Equation(s):
// \U2|Add7~4_combout  = ((\U2|Add3~10_combout  $ (\U2|Add6~2_combout  $ (!\U2|Add7~3 )))) # (GND)
// \U2|Add7~5  = CARRY((\U2|Add3~10_combout  & ((\U2|Add6~2_combout ) # (!\U2|Add7~3 ))) # (!\U2|Add3~10_combout  & (\U2|Add6~2_combout  & !\U2|Add7~3 )))

	.dataa(\U2|Add3~10_combout ),
	.datab(\U2|Add6~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add7~3 ),
	.combout(\U2|Add7~4_combout ),
	.cout(\U2|Add7~5 ));
// synopsys translate_off
defparam \U2|Add7~4 .lut_mask = 16'h698E;
defparam \U2|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N12
cycloneive_lcell_comb \U2|Add8~10 (
// Equation(s):
// \U2|Add8~10_combout  = (\U2|Add5~4_combout  & ((\U2|Add7~4_combout  & (\U2|Add8~9  & VCC)) # (!\U2|Add7~4_combout  & (!\U2|Add8~9 )))) # (!\U2|Add5~4_combout  & ((\U2|Add7~4_combout  & (!\U2|Add8~9 )) # (!\U2|Add7~4_combout  & ((\U2|Add8~9 ) # (GND)))))
// \U2|Add8~11  = CARRY((\U2|Add5~4_combout  & (!\U2|Add7~4_combout  & !\U2|Add8~9 )) # (!\U2|Add5~4_combout  & ((!\U2|Add8~9 ) # (!\U2|Add7~4_combout ))))

	.dataa(\U2|Add5~4_combout ),
	.datab(\U2|Add7~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add8~9 ),
	.combout(\U2|Add8~10_combout ),
	.cout(\U2|Add8~11 ));
// synopsys translate_off
defparam \U2|Add8~10 .lut_mask = 16'h9617;
defparam \U2|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N24
cycloneive_lcell_comb \U2|rom_in[6] (
// Equation(s):
// \U2|rom_in [6] = (GLOBAL(\U2|draw~clkctrl_outclk ) & (\U2|Add8~10_combout )) # (!GLOBAL(\U2|draw~clkctrl_outclk ) & ((\U2|rom_in [6])))

	.dataa(\U2|Add8~10_combout ),
	.datab(\U2|rom_in [6]),
	.datac(gnd),
	.datad(\U2|draw~clkctrl_outclk ),
	.cin(gnd),
	.combout(\U2|rom_in [6]),
	.cout());
// synopsys translate_off
defparam \U2|rom_in[6] .lut_mask = 16'hAACC;
defparam \U2|rom_in[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N10
cycloneive_lcell_comb \U2|Add5~6 (
// Equation(s):
// \U2|Add5~6_combout  = (\U2|Add4~12_combout  & (\U2|Add5~5  & VCC)) # (!\U2|Add4~12_combout  & (!\U2|Add5~5 ))
// \U2|Add5~7  = CARRY((!\U2|Add4~12_combout  & !\U2|Add5~5 ))

	.dataa(gnd),
	.datab(\U2|Add4~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add5~5 ),
	.combout(\U2|Add5~6_combout ),
	.cout(\U2|Add5~7 ));
// synopsys translate_off
defparam \U2|Add5~6 .lut_mask = 16'hC303;
defparam \U2|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N14
cycloneive_lcell_comb \U2|Add3~12 (
// Equation(s):
// \U2|Add3~12_combout  = ((\U2|Add2~10_combout  $ (\U2|Bird_Y_pos [6] $ (\U2|Add3~11 )))) # (GND)
// \U2|Add3~13  = CARRY((\U2|Add2~10_combout  & ((!\U2|Add3~11 ) # (!\U2|Bird_Y_pos [6]))) # (!\U2|Add2~10_combout  & (!\U2|Bird_Y_pos [6] & !\U2|Add3~11 )))

	.dataa(\U2|Add2~10_combout ),
	.datab(\U2|Bird_Y_pos [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add3~11 ),
	.combout(\U2|Add3~12_combout ),
	.cout(\U2|Add3~13 ));
// synopsys translate_off
defparam \U2|Add3~12 .lut_mask = 16'h962B;
defparam \U2|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N22
cycloneive_lcell_comb \U2|Add6~4 (
// Equation(s):
// \U2|Add6~4_combout  = ((\U2|Add3~6_combout  $ (\U2|Add3~4_combout  $ (!\U2|Add6~3 )))) # (GND)
// \U2|Add6~5  = CARRY((\U2|Add3~6_combout  & ((\U2|Add3~4_combout ) # (!\U2|Add6~3 ))) # (!\U2|Add3~6_combout  & (\U2|Add3~4_combout  & !\U2|Add6~3 )))

	.dataa(\U2|Add3~6_combout ),
	.datab(\U2|Add3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add6~3 ),
	.combout(\U2|Add6~4_combout ),
	.cout(\U2|Add6~5 ));
// synopsys translate_off
defparam \U2|Add6~4 .lut_mask = 16'h698E;
defparam \U2|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N6
cycloneive_lcell_comb \U2|Add7~6 (
// Equation(s):
// \U2|Add7~6_combout  = (\U2|Add3~12_combout  & ((\U2|Add6~4_combout  & (\U2|Add7~5  & VCC)) # (!\U2|Add6~4_combout  & (!\U2|Add7~5 )))) # (!\U2|Add3~12_combout  & ((\U2|Add6~4_combout  & (!\U2|Add7~5 )) # (!\U2|Add6~4_combout  & ((\U2|Add7~5 ) # (GND)))))
// \U2|Add7~7  = CARRY((\U2|Add3~12_combout  & (!\U2|Add6~4_combout  & !\U2|Add7~5 )) # (!\U2|Add3~12_combout  & ((!\U2|Add7~5 ) # (!\U2|Add6~4_combout ))))

	.dataa(\U2|Add3~12_combout ),
	.datab(\U2|Add6~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add7~5 ),
	.combout(\U2|Add7~6_combout ),
	.cout(\U2|Add7~7 ));
// synopsys translate_off
defparam \U2|Add7~6 .lut_mask = 16'h9617;
defparam \U2|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N14
cycloneive_lcell_comb \U2|Add8~12 (
// Equation(s):
// \U2|Add8~12_combout  = ((\U2|Add5~6_combout  $ (\U2|Add7~6_combout  $ (!\U2|Add8~11 )))) # (GND)
// \U2|Add8~13  = CARRY((\U2|Add5~6_combout  & ((\U2|Add7~6_combout ) # (!\U2|Add8~11 ))) # (!\U2|Add5~6_combout  & (\U2|Add7~6_combout  & !\U2|Add8~11 )))

	.dataa(\U2|Add5~6_combout ),
	.datab(\U2|Add7~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add8~11 ),
	.combout(\U2|Add8~12_combout ),
	.cout(\U2|Add8~13 ));
// synopsys translate_off
defparam \U2|Add8~12 .lut_mask = 16'h698E;
defparam \U2|Add8~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N0
cycloneive_lcell_comb \U2|rom_in[7] (
// Equation(s):
// \U2|rom_in [7] = (GLOBAL(\U2|draw~clkctrl_outclk ) & ((\U2|Add8~12_combout ))) # (!GLOBAL(\U2|draw~clkctrl_outclk ) & (\U2|rom_in [7]))

	.dataa(gnd),
	.datab(\U2|rom_in [7]),
	.datac(\U2|Add8~12_combout ),
	.datad(\U2|draw~clkctrl_outclk ),
	.cin(gnd),
	.combout(\U2|rom_in [7]),
	.cout());
// synopsys translate_off
defparam \U2|rom_in[7] .lut_mask = 16'hF0CC;
defparam \U2|rom_in[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N24
cycloneive_lcell_comb \U2|Add6~6 (
// Equation(s):
// \U2|Add6~6_combout  = (\U2|Add3~8_combout  & ((\U2|Add3~6_combout  & (\U2|Add6~5  & VCC)) # (!\U2|Add3~6_combout  & (!\U2|Add6~5 )))) # (!\U2|Add3~8_combout  & ((\U2|Add3~6_combout  & (!\U2|Add6~5 )) # (!\U2|Add3~6_combout  & ((\U2|Add6~5 ) # (GND)))))
// \U2|Add6~7  = CARRY((\U2|Add3~8_combout  & (!\U2|Add3~6_combout  & !\U2|Add6~5 )) # (!\U2|Add3~8_combout  & ((!\U2|Add6~5 ) # (!\U2|Add3~6_combout ))))

	.dataa(\U2|Add3~8_combout ),
	.datab(\U2|Add3~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add6~5 ),
	.combout(\U2|Add6~6_combout ),
	.cout(\U2|Add6~7 ));
// synopsys translate_off
defparam \U2|Add6~6 .lut_mask = 16'h9617;
defparam \U2|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N16
cycloneive_lcell_comb \U2|Add3~14 (
// Equation(s):
// \U2|Add3~14_combout  = (\U2|Add2~12_combout  & ((\U2|Bird_Y_pos [7] & (!\U2|Add3~13 )) # (!\U2|Bird_Y_pos [7] & (\U2|Add3~13  & VCC)))) # (!\U2|Add2~12_combout  & ((\U2|Bird_Y_pos [7] & ((\U2|Add3~13 ) # (GND))) # (!\U2|Bird_Y_pos [7] & (!\U2|Add3~13 ))))
// \U2|Add3~15  = CARRY((\U2|Add2~12_combout  & (\U2|Bird_Y_pos [7] & !\U2|Add3~13 )) # (!\U2|Add2~12_combout  & ((\U2|Bird_Y_pos [7]) # (!\U2|Add3~13 ))))

	.dataa(\U2|Add2~12_combout ),
	.datab(\U2|Bird_Y_pos [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add3~13 ),
	.combout(\U2|Add3~14_combout ),
	.cout(\U2|Add3~15 ));
// synopsys translate_off
defparam \U2|Add3~14 .lut_mask = 16'h694D;
defparam \U2|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N8
cycloneive_lcell_comb \U2|Add7~8 (
// Equation(s):
// \U2|Add7~8_combout  = ((\U2|Add6~6_combout  $ (\U2|Add3~14_combout  $ (!\U2|Add7~7 )))) # (GND)
// \U2|Add7~9  = CARRY((\U2|Add6~6_combout  & ((\U2|Add3~14_combout ) # (!\U2|Add7~7 ))) # (!\U2|Add6~6_combout  & (\U2|Add3~14_combout  & !\U2|Add7~7 )))

	.dataa(\U2|Add6~6_combout ),
	.datab(\U2|Add3~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add7~7 ),
	.combout(\U2|Add7~8_combout ),
	.cout(\U2|Add7~9 ));
// synopsys translate_off
defparam \U2|Add7~8 .lut_mask = 16'h698E;
defparam \U2|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N12
cycloneive_lcell_comb \U2|Add5~8 (
// Equation(s):
// \U2|Add5~8_combout  = (\U2|Add4~14_combout  & ((GND) # (!\U2|Add5~7 ))) # (!\U2|Add4~14_combout  & (\U2|Add5~7  $ (GND)))
// \U2|Add5~9  = CARRY((\U2|Add4~14_combout ) # (!\U2|Add5~7 ))

	.dataa(\U2|Add4~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add5~7 ),
	.combout(\U2|Add5~8_combout ),
	.cout(\U2|Add5~9 ));
// synopsys translate_off
defparam \U2|Add5~8 .lut_mask = 16'h5AAF;
defparam \U2|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N16
cycloneive_lcell_comb \U2|Add8~14 (
// Equation(s):
// \U2|Add8~14_combout  = (\U2|Add7~8_combout  & ((\U2|Add5~8_combout  & (\U2|Add8~13  & VCC)) # (!\U2|Add5~8_combout  & (!\U2|Add8~13 )))) # (!\U2|Add7~8_combout  & ((\U2|Add5~8_combout  & (!\U2|Add8~13 )) # (!\U2|Add5~8_combout  & ((\U2|Add8~13 ) # 
// (GND)))))
// \U2|Add8~15  = CARRY((\U2|Add7~8_combout  & (!\U2|Add5~8_combout  & !\U2|Add8~13 )) # (!\U2|Add7~8_combout  & ((!\U2|Add8~13 ) # (!\U2|Add5~8_combout ))))

	.dataa(\U2|Add7~8_combout ),
	.datab(\U2|Add5~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add8~13 ),
	.combout(\U2|Add8~14_combout ),
	.cout(\U2|Add8~15 ));
// synopsys translate_off
defparam \U2|Add8~14 .lut_mask = 16'h9617;
defparam \U2|Add8~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N0
cycloneive_lcell_comb \U2|rom_in[8] (
// Equation(s):
// \U2|rom_in [8] = (GLOBAL(\U2|draw~clkctrl_outclk ) & ((\U2|Add8~14_combout ))) # (!GLOBAL(\U2|draw~clkctrl_outclk ) & (\U2|rom_in [8]))

	.dataa(gnd),
	.datab(\U2|rom_in [8]),
	.datac(\U2|Add8~14_combout ),
	.datad(\U2|draw~clkctrl_outclk ),
	.cin(gnd),
	.combout(\U2|rom_in [8]),
	.cout());
// synopsys translate_off
defparam \U2|rom_in[8] .lut_mask = 16'hF0CC;
defparam \U2|rom_in[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N14
cycloneive_lcell_comb \U2|Add5~10 (
// Equation(s):
// \U2|Add5~10_combout  = (\U2|Add4~16_combout  & (\U2|Add5~9  & VCC)) # (!\U2|Add4~16_combout  & (!\U2|Add5~9 ))
// \U2|Add5~11  = CARRY((!\U2|Add4~16_combout  & !\U2|Add5~9 ))

	.dataa(\U2|Add4~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add5~9 ),
	.combout(\U2|Add5~10_combout ),
	.cout(\U2|Add5~11 ));
// synopsys translate_off
defparam \U2|Add5~10 .lut_mask = 16'hA505;
defparam \U2|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N18
cycloneive_lcell_comb \U2|Add3~16 (
// Equation(s):
// \U2|Add3~16_combout  = ((\U2|Add2~14_combout  $ (\U2|Bird_Y_pos [8] $ (\U2|Add3~15 )))) # (GND)
// \U2|Add3~17  = CARRY((\U2|Add2~14_combout  & ((!\U2|Add3~15 ) # (!\U2|Bird_Y_pos [8]))) # (!\U2|Add2~14_combout  & (!\U2|Bird_Y_pos [8] & !\U2|Add3~15 )))

	.dataa(\U2|Add2~14_combout ),
	.datab(\U2|Bird_Y_pos [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add3~15 ),
	.combout(\U2|Add3~16_combout ),
	.cout(\U2|Add3~17 ));
// synopsys translate_off
defparam \U2|Add3~16 .lut_mask = 16'h962B;
defparam \U2|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N26
cycloneive_lcell_comb \U2|Add6~8 (
// Equation(s):
// \U2|Add6~8_combout  = ((\U2|Add3~10_combout  $ (\U2|Add3~8_combout  $ (!\U2|Add6~7 )))) # (GND)
// \U2|Add6~9  = CARRY((\U2|Add3~10_combout  & ((\U2|Add3~8_combout ) # (!\U2|Add6~7 ))) # (!\U2|Add3~10_combout  & (\U2|Add3~8_combout  & !\U2|Add6~7 )))

	.dataa(\U2|Add3~10_combout ),
	.datab(\U2|Add3~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add6~7 ),
	.combout(\U2|Add6~8_combout ),
	.cout(\U2|Add6~9 ));
// synopsys translate_off
defparam \U2|Add6~8 .lut_mask = 16'h698E;
defparam \U2|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N10
cycloneive_lcell_comb \U2|Add7~10 (
// Equation(s):
// \U2|Add7~10_combout  = (\U2|Add3~16_combout  & ((\U2|Add6~8_combout  & (\U2|Add7~9  & VCC)) # (!\U2|Add6~8_combout  & (!\U2|Add7~9 )))) # (!\U2|Add3~16_combout  & ((\U2|Add6~8_combout  & (!\U2|Add7~9 )) # (!\U2|Add6~8_combout  & ((\U2|Add7~9 ) # (GND)))))
// \U2|Add7~11  = CARRY((\U2|Add3~16_combout  & (!\U2|Add6~8_combout  & !\U2|Add7~9 )) # (!\U2|Add3~16_combout  & ((!\U2|Add7~9 ) # (!\U2|Add6~8_combout ))))

	.dataa(\U2|Add3~16_combout ),
	.datab(\U2|Add6~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add7~9 ),
	.combout(\U2|Add7~10_combout ),
	.cout(\U2|Add7~11 ));
// synopsys translate_off
defparam \U2|Add7~10 .lut_mask = 16'h9617;
defparam \U2|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N18
cycloneive_lcell_comb \U2|Add8~16 (
// Equation(s):
// \U2|Add8~16_combout  = ((\U2|Add5~10_combout  $ (\U2|Add7~10_combout  $ (!\U2|Add8~15 )))) # (GND)
// \U2|Add8~17  = CARRY((\U2|Add5~10_combout  & ((\U2|Add7~10_combout ) # (!\U2|Add8~15 ))) # (!\U2|Add5~10_combout  & (\U2|Add7~10_combout  & !\U2|Add8~15 )))

	.dataa(\U2|Add5~10_combout ),
	.datab(\U2|Add7~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add8~15 ),
	.combout(\U2|Add8~16_combout ),
	.cout(\U2|Add8~17 ));
// synopsys translate_off
defparam \U2|Add8~16 .lut_mask = 16'h698E;
defparam \U2|Add8~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N26
cycloneive_lcell_comb \U2|rom_in[9] (
// Equation(s):
// \U2|rom_in [9] = (GLOBAL(\U2|draw~clkctrl_outclk ) & ((\U2|Add8~16_combout ))) # (!GLOBAL(\U2|draw~clkctrl_outclk ) & (\U2|rom_in [9]))

	.dataa(\U2|rom_in [9]),
	.datab(gnd),
	.datac(\U2|draw~clkctrl_outclk ),
	.datad(\U2|Add8~16_combout ),
	.cin(gnd),
	.combout(\U2|rom_in [9]),
	.cout());
// synopsys translate_off
defparam \U2|rom_in[9] .lut_mask = 16'hFA0A;
defparam \U2|rom_in[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N16
cycloneive_lcell_comb \U2|Add5~12 (
// Equation(s):
// \U2|Add5~12_combout  = \U2|Add5~11  $ (\U2|Add4~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|Add4~18_combout ),
	.cin(\U2|Add5~11 ),
	.combout(\U2|Add5~12_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Add5~12 .lut_mask = 16'h0FF0;
defparam \U2|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N28
cycloneive_lcell_comb \U2|Add6~10 (
// Equation(s):
// \U2|Add6~10_combout  = (\U2|Add3~10_combout  & ((\U2|Add3~12_combout  & (\U2|Add6~9  & VCC)) # (!\U2|Add3~12_combout  & (!\U2|Add6~9 )))) # (!\U2|Add3~10_combout  & ((\U2|Add3~12_combout  & (!\U2|Add6~9 )) # (!\U2|Add3~12_combout  & ((\U2|Add6~9 ) # 
// (GND)))))
// \U2|Add6~11  = CARRY((\U2|Add3~10_combout  & (!\U2|Add3~12_combout  & !\U2|Add6~9 )) # (!\U2|Add3~10_combout  & ((!\U2|Add6~9 ) # (!\U2|Add3~12_combout ))))

	.dataa(\U2|Add3~10_combout ),
	.datab(\U2|Add3~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add6~9 ),
	.combout(\U2|Add6~10_combout ),
	.cout(\U2|Add6~11 ));
// synopsys translate_off
defparam \U2|Add6~10 .lut_mask = 16'h9617;
defparam \U2|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N20
cycloneive_lcell_comb \U2|Add3~18 (
// Equation(s):
// \U2|Add3~18_combout  = (\U2|Bird_Y_pos [9] & ((\U2|Add2~16_combout  & (!\U2|Add3~17 )) # (!\U2|Add2~16_combout  & ((\U2|Add3~17 ) # (GND))))) # (!\U2|Bird_Y_pos [9] & ((\U2|Add2~16_combout  & (\U2|Add3~17  & VCC)) # (!\U2|Add2~16_combout  & (!\U2|Add3~17 
// ))))
// \U2|Add3~19  = CARRY((\U2|Bird_Y_pos [9] & ((!\U2|Add3~17 ) # (!\U2|Add2~16_combout ))) # (!\U2|Bird_Y_pos [9] & (!\U2|Add2~16_combout  & !\U2|Add3~17 )))

	.dataa(\U2|Bird_Y_pos [9]),
	.datab(\U2|Add2~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add3~17 ),
	.combout(\U2|Add3~18_combout ),
	.cout(\U2|Add3~19 ));
// synopsys translate_off
defparam \U2|Add3~18 .lut_mask = 16'h692B;
defparam \U2|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N12
cycloneive_lcell_comb \U2|Add7~12 (
// Equation(s):
// \U2|Add7~12_combout  = ((\U2|Add6~10_combout  $ (\U2|Add3~18_combout  $ (!\U2|Add7~11 )))) # (GND)
// \U2|Add7~13  = CARRY((\U2|Add6~10_combout  & ((\U2|Add3~18_combout ) # (!\U2|Add7~11 ))) # (!\U2|Add6~10_combout  & (\U2|Add3~18_combout  & !\U2|Add7~11 )))

	.dataa(\U2|Add6~10_combout ),
	.datab(\U2|Add3~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add7~11 ),
	.combout(\U2|Add7~12_combout ),
	.cout(\U2|Add7~13 ));
// synopsys translate_off
defparam \U2|Add7~12 .lut_mask = 16'h698E;
defparam \U2|Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N20
cycloneive_lcell_comb \U2|Add8~18 (
// Equation(s):
// \U2|Add8~18_combout  = (\U2|Add5~12_combout  & ((\U2|Add7~12_combout  & (\U2|Add8~17  & VCC)) # (!\U2|Add7~12_combout  & (!\U2|Add8~17 )))) # (!\U2|Add5~12_combout  & ((\U2|Add7~12_combout  & (!\U2|Add8~17 )) # (!\U2|Add7~12_combout  & ((\U2|Add8~17 ) # 
// (GND)))))
// \U2|Add8~19  = CARRY((\U2|Add5~12_combout  & (!\U2|Add7~12_combout  & !\U2|Add8~17 )) # (!\U2|Add5~12_combout  & ((!\U2|Add8~17 ) # (!\U2|Add7~12_combout ))))

	.dataa(\U2|Add5~12_combout ),
	.datab(\U2|Add7~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U2|Add8~17 ),
	.combout(\U2|Add8~18_combout ),
	.cout(\U2|Add8~19 ));
// synopsys translate_off
defparam \U2|Add8~18 .lut_mask = 16'h9617;
defparam \U2|Add8~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N28
cycloneive_lcell_comb \U2|rom_in[10] (
// Equation(s):
// \U2|rom_in [10] = (GLOBAL(\U2|draw~clkctrl_outclk ) & ((\U2|Add8~18_combout ))) # (!GLOBAL(\U2|draw~clkctrl_outclk ) & (\U2|rom_in [10]))

	.dataa(gnd),
	.datab(\U2|rom_in [10]),
	.datac(\U2|Add8~18_combout ),
	.datad(\U2|draw~clkctrl_outclk ),
	.cin(gnd),
	.combout(\U2|rom_in [10]),
	.cout());
// synopsys translate_off
defparam \U2|rom_in[10] .lut_mask = 16'hF0CC;
defparam \U2|rom_in[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N30
cycloneive_lcell_comb \U2|Add6~12 (
// Equation(s):
// \U2|Add6~12_combout  = \U2|Add3~12_combout  $ (\U2|Add6~11  $ (!\U2|Add3~14_combout ))

	.dataa(gnd),
	.datab(\U2|Add3~12_combout ),
	.datac(gnd),
	.datad(\U2|Add3~14_combout ),
	.cin(\U2|Add6~11 ),
	.combout(\U2|Add6~12_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Add6~12 .lut_mask = 16'h3CC3;
defparam \U2|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N22
cycloneive_lcell_comb \U2|Add3~20 (
// Equation(s):
// \U2|Add3~20_combout  = \U2|Add3~19  $ (\U2|Bird_Y_pos [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|Bird_Y_pos [10]),
	.cin(\U2|Add3~19 ),
	.combout(\U2|Add3~20_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Add3~20 .lut_mask = 16'h0FF0;
defparam \U2|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N14
cycloneive_lcell_comb \U2|Add7~14 (
// Equation(s):
// \U2|Add7~14_combout  = \U2|Add6~12_combout  $ (\U2|Add7~13  $ (\U2|Add3~20_combout ))

	.dataa(\U2|Add6~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|Add3~20_combout ),
	.cin(\U2|Add7~13 ),
	.combout(\U2|Add7~14_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Add7~14 .lut_mask = 16'hA55A;
defparam \U2|Add7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N22
cycloneive_lcell_comb \U2|Add8~20 (
// Equation(s):
// \U2|Add8~20_combout  = \U2|Add8~19  $ (!\U2|Add7~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U2|Add7~14_combout ),
	.cin(\U2|Add8~19 ),
	.combout(\U2|Add8~20_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Add8~20 .lut_mask = 16'hF00F;
defparam \U2|Add8~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N30
cycloneive_lcell_comb \U2|rom_in[11] (
// Equation(s):
// \U2|rom_in [11] = (GLOBAL(\U2|draw~clkctrl_outclk ) & (\U2|Add8~20_combout )) # (!GLOBAL(\U2|draw~clkctrl_outclk ) & ((\U2|rom_in [11])))

	.dataa(\U2|Add8~20_combout ),
	.datab(gnd),
	.datac(\U2|rom_in [11]),
	.datad(\U2|draw~clkctrl_outclk ),
	.cin(gnd),
	.combout(\U2|rom_in [11]),
	.cout());
// synopsys translate_off
defparam \U2|rom_in[11] .lut_mask = 16'hAAF0;
defparam \U2|rom_in[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \U3|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\U2|rom_in [11],\U2|rom_in [10],\U2|rom_in [9],\U2|rom_in [8],\U2|rom_in [7],\U2|rom_in [6],\U2|rom_in [5],\U2|rom_in [4],\U2|rom_in [3],\U2|rom_in [2],\U2|rom_in [1],\U2|rom_in [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \U3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \U3|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../bird.mif";
defparam \U3|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \U3|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "bird_image:U3|altsyncram:altsyncram_component|altsyncram_v7r3:auto_generated|ALTSYNCRAM";
defparam \U3|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \U3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \U3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \U3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \U3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \U3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \U3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \U3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \U3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \U3|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \U3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2500;
defparam \U3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \U3|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \U3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \U3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \U3|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \U3|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U3|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009555554000000000000000000C5555400000000000000000009555554000000000000000000D555559000080000;
defparam \U3|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h0008000007AAAAB5000200000000155555BAAAAA55555400000015555556EAAAA54BAA400000217FFFFF52AAAA51BFF14000021FFFFFF52AAAA57FFF14000021FFFFFF52AAAA5BFFF140000215555578D7AA03DAFF14000021555555916AA53FFFF14000001555555116AE73FFFF1400016AAAAAAAAD41497FFEF14000025555555755456BFFEB14000027FFFFFF55045EFFFFE140003E0000000510557FFFEBF800002155555510000555554400000215555551000455555440000021555555140005555544000000352000AD50000000014000000053FFCA450005555454000000053FFC0454000000454000000053C0CF9804000004540000000537CFFF54;
defparam \U3|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h40000045400000005314FFA5440000045400000005314FFA5440000051400000005314FFA5440003C40000000005314FFA5440003C50000000001334FFA5440003E50000000008714FF09440FF86800000000009BFFFFD440FFD5000000000009FFFFFD440FFD8000000000004BCFF39554BF7B00000000000014FF67FFF554000000000000004FF17FFF5440000000000000150016AAA554000000000000001AA1000000000000000000000255555550000000000000000038000000000000000000000002FFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \U3|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\U2|rom_in [11],\U2|rom_in [10],\U2|rom_in [9],\U2|rom_in [8],\U2|rom_in [7],\U2|rom_in [6],\U2|rom_in [5],\U2|rom_in [4],\U2|rom_in [3],\U2|rom_in [2],\U2|rom_in [1],\U2|rom_in [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \U3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \U3|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../bird.mif";
defparam \U3|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \U3|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "bird_image:U3|altsyncram:altsyncram_component|altsyncram_v7r3:auto_generated|ALTSYNCRAM";
defparam \U3|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \U3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \U3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \U3|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \U3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \U3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \U3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \U3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \U3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \U3|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \U3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 2500;
defparam \U3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 12;
defparam \U3|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \U3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \U3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \U3|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \U3|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U3|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000800000000000000000080000080000000000000000008000008000000000000AAAAAA800000AAAAA00000;
defparam \U3|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h0000000007FFFFF0000080000000000000FFFFFF0000080000002AAAAAA3FFFFF02AAA0000002280000083FFFF03FFFC000002200000083FFFF01FFFC000002200000083FFFF01FFFC0000020AAAAA8803FF017FFFC0000020000000A83FF03FFFFC0000020000000283FF23FFFFC00002A00000000815027FFFFC000002AAAAAAAA1550FFFFFFC0000028000000815507FFFFFC000028000000081550555555280000200000005555500000080000020000000555550000008000002000000055555000000800000000D555F015555555508000000007FFF5815555555508000000007FFF58155555555080000000077FF548155555550800000000769FF5C1;
defparam \U3|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h55555550800000000741FF5C155555550800000000741FF5C155555550800000000741FF5C155555500000000000741FF5C155555500000000000761FF5C155555500000000000A17FFFC1555542000000000008BFFFFC1555542000000000008BFFFFC155554200000000000A3FFF74155556800000000000001FFA1555000000000000000001FF81555000000000000000001FF81555000000000000000000000000000000000000000000200000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \U3|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\U2|rom_in [11],\U2|rom_in [10],\U2|rom_in [9],\U2|rom_in [8],\U2|rom_in [7],\U2|rom_in [6],\U2|rom_in [5],\U2|rom_in [4],\U2|rom_in [3],\U2|rom_in [2],\U2|rom_in [1],\U2|rom_in [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \U3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \U3|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../bird.mif";
defparam \U3|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \U3|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "bird_image:U3|altsyncram:altsyncram_component|altsyncram_v7r3:auto_generated|ALTSYNCRAM";
defparam \U3|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \U3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \U3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \U3|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \U3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \U3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \U3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 2;
defparam \U3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \U3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \U3|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \U3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 2500;
defparam \U3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 12;
defparam \U3|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \U3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \U3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 2;
defparam \U3|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \U3|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U3|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000002AAAAA80000000000000000000000008000000000000AAAAAA3FFFFF2AAAA00000;
defparam \U3|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h000AAAAAA555555CAAAA800000008000005FFFFDC800080000002AAAAAAD7FFFDCAAA88000000AAAAAAA89FFFDCADFFC000000AAAAAAA89FFFDCABFFC000000AAAAAAA89FFFDCABFFC000000AAAAAAA2017F2FD5FFC000000A000000A017F8FFFFFC0000028000000A01F5AFFFFFC00002A00000000BDF1A7FFF5C000028AAAAAAA89750B7FFFE0000028AAAAAAA8BFD2B7FFFF0000000AAAAAAA07FF02FFFDE8000000AAAAAA8FFFFF0AAAAA8000000AAAAAA8FFFFF0000028000000AA00000DFFFF00000A8000000085555F0FFFF7FFFFA8000000087FFF58BFFFFFFFF28000000087FFDF297FFFFFFF28000000087FFD5EFDFFFFFFF28000000087C1FF541;
defparam \U3|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hFFFFFFF28000000087C1FF549FFFFFFF28000000087C1FF549FFFFFF588000000087C1FF549FFFFDD200000000087C1FF549FFFFDD00000000008741FF549FFFFDD200000000008FDFF749FF555A0000000000083FFFFC9FF55420000000000003FFFFC3FF7F4A00000000000A35FFDC177FFC800000000000001FFA3D55000000000000000021FF835550A00000000000000035581557000000000000000002008AAAA0000000000000000000020000000000000000000000AAAAAAA000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \U3|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\U2|rom_in [11],\U2|rom_in [10],\U2|rom_in [9],\U2|rom_in [8],\U2|rom_in [7],\U2|rom_in [6],\U2|rom_in [5],\U2|rom_in [4],\U2|rom_in [3],\U2|rom_in [2],\U2|rom_in [1],\U2|rom_in [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \U3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \U3|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../bird.mif";
defparam \U3|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \U3|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "bird_image:U3|altsyncram:altsyncram_component|altsyncram_v7r3:auto_generated|ALTSYNCRAM";
defparam \U3|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \U3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \U3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \U3|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \U3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \U3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \U3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \U3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \U3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \U3|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \U3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2500;
defparam \U3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 12;
defparam \U3|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \U3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \U3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \U3|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \U3|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U3|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000555555000000000000000000055555500000000000000000005555550000000000000000000FFFFFF8000000000;
defparam \U3|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h000555555155555D555500000000555555100001D555500000000555555C00001D6AAB40000015AAAAAA590001D5BFF14000015AAAAAA590001D5AFF14000015AAAAAA590001D5AFF14000015555555AA8409EBFFF14000015555555A94405FFFFF14000005555555A94054FFFFF1400001AAAAAAAABD4FF7FFFF1400016AAAAAAA5A9856FFFFA1400016AAAAAAA595456FFFFA1400016AAAAAAAAD54A56AAA5D400001555555515555955555000000155555551555595555500000015555555255559555550000000056AAA5ED555400005000000005BFFFF99555555559000000005BFFFA8A955555559000000005B82FF3FD55555559000000005B56FFF55;
defparam \U3|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h55555559000000005B56FFF5555555559000000005B56FFF5555555555000000005B56FFF5555556850000000005B56FFF5555556850000000005B96FFF5555556850000000000BD7FFF5555AAB9000000000001FFFFF5555AAA4000000000005FFFFF5455AAA400000000000097FF53D99001000000000000016FF8EAAA954000000000000016FF9EAAA954000000000000015FF9EAA9954000000000000001AA5555500000000000000000155555550000000000000000015555555000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N24
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!\U3|altsyncram_component|auto_generated|q_a [7] & (!\U3|altsyncram_component|auto_generated|q_a [4] & (!\U3|altsyncram_component|auto_generated|q_a [5] & !\U3|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\U3|altsyncram_component|auto_generated|q_a [7]),
	.datab(\U3|altsyncram_component|auto_generated|q_a [4]),
	.datac(\U3|altsyncram_component|auto_generated|q_a [5]),
	.datad(\U3|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0001;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \U3|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\U2|rom_in [11],\U2|rom_in [10],\U2|rom_in [9],\U2|rom_in [8],\U2|rom_in [7],\U2|rom_in [6],\U2|rom_in [5],\U2|rom_in [4],\U2|rom_in [3],\U2|rom_in [2],\U2|rom_in [1],\U2|rom_in [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \U3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \U3|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../bird.mif";
defparam \U3|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \U3|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "bird_image:U3|altsyncram:altsyncram_component|altsyncram_v7r3:auto_generated|ALTSYNCRAM";
defparam \U3|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \U3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \U3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \U3|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \U3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \U3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \U3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \U3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \U3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \U3|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \U3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2500;
defparam \U3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 12;
defparam \U3|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \U3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \U3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \U3|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \U3|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U3|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000555555000000000000000000065555640000000000000000005555550000000000000555555C00000C555500000;
defparam \U3|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h000AAAAAA6AAAAA1AAAA400000009555556AAAAA155550000000055555516AAAA16AFF400000190000005EAAAA1B1FF540000190000005EAAAA17DFF540000190000005EAAAA1BDFF54000019555555569AAE2AFFF54000019555555455AA93FFFF54000019555555455AA93FFFF54000015555555582DCE3FFF5140002900000005FFD5C7FFF3D40002900000005FFD5C7FFF0D4000155555555A3FDAF2AAA394000019555555BFFFF95555600000019555555BFFFF95555600000019555555BFFFF9555560000000056AAA5E3FFFAAAAA9000000005BFFFA9FFFFFFFFF9000000005BFFFA9FFFFFFFFF9000000005B97FA317FFFFFFF9000000005B56FFA16;
defparam \U3|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hFFFFFFF9000000005B96FFA16FFFFFFF9000000005B96FFA16FFFFFFA9000000005B96FFA16FFFFFD60000000005B96FFA16FFFFFD50000000009B96FFA16FFFFFD50000000000B17FFF56FFFFCE000000000005FFFFF56FFFFE4000000000005FFFFF56FFFFE900000000000197FF97EFF955400000000000016FF9FFFF954000000000000026FFDFFFF964000000000000015FFDFFFF954000000000000001AA9AAAA0000000000000000015555555000000000000000001AAAAAAA000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N22
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!\U3|altsyncram_component|auto_generated|q_a [0] & (!\U3|altsyncram_component|auto_generated|q_a [2] & (!\U3|altsyncram_component|auto_generated|q_a [1] & !\U3|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\U3|altsyncram_component|auto_generated|q_a [0]),
	.datab(\U3|altsyncram_component|auto_generated|q_a [2]),
	.datac(\U3|altsyncram_component|auto_generated|q_a [1]),
	.datad(\U3|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \U3|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\U2|rom_in [11],\U2|rom_in [10],\U2|rom_in [9],\U2|rom_in [8],\U2|rom_in [7],\U2|rom_in [6],\U2|rom_in [5],\U2|rom_in [4],\U2|rom_in [3],\U2|rom_in [2],\U2|rom_in [1],\U2|rom_in [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \U3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \U3|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../bird.mif";
defparam \U3|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \U3|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "bird_image:U3|altsyncram:altsyncram_component|altsyncram_v7r3:auto_generated|ALTSYNCRAM";
defparam \U3|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \U3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \U3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \U3|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \U3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \U3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \U3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \U3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \U3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \U3|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \U3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 2500;
defparam \U3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 12;
defparam \U3|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U3|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \U3|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \U3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \U3|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \U3|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U3|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001555550000000000000000000155555000000000000000000015555500000000000000000001555550000000000;
defparam \U3|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h000555555400000555550000000055555500000055555000000005555554000005555540000005FFFFFF54000057FFF94000005FFFFFF54000057FFF94000005FFFFFF54000057FFF94000005555555B94005BFFFF94000005555555B94005BFFFF94000005555555F94004BFFFF9400001AAAAAAAA5555AFFFFF9400016FFFFFFF45555FFFFFF9400016FFFFFFF55555FFFFFF9400002FFFFFFF55555FFFFFF800000055555555555555555500000005555555555555555550000000555555555555555555000000005BFFFA55555555555000000005FFFFF55555555555000000005FFFFF55555555555000000005FEBFFA5555555555000000005FC3FFF95;
defparam \U3|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h55555555000000005FD7FFF9555555555000000005FD7FFF9555555555000000005FD7FFF9555555550000000005FD7FFF9555555550000000005FC7FFF95555555500000000005BFFFF955555540000000000017FFFF955555540000000000017FFFF955555540000000000006BFFE9555554000000000000017FF45555554000000000000017FF55555554000000000000017FF55555554000000000000001555555500000000000000000055555550000000000000000005555555000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N18
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!\U3|altsyncram_component|auto_generated|q_a [11] & (!\U3|altsyncram_component|auto_generated|q_a [9] & (!\U3|altsyncram_component|auto_generated|q_a [10] & !\U3|altsyncram_component|auto_generated|q_a [8])))

	.dataa(\U3|altsyncram_component|auto_generated|q_a [11]),
	.datab(\U3|altsyncram_component|auto_generated|q_a [9]),
	.datac(\U3|altsyncram_component|auto_generated|q_a [10]),
	.datad(\U3|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0001;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N30
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (\Equal0~1_combout  & (\Equal0~0_combout  & \Equal0~2_combout ))

	.dataa(gnd),
	.datab(\Equal0~1_combout ),
	.datac(\Equal0~0_combout ),
	.datad(\Equal0~2_combout ),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'hC000;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N10
cycloneive_lcell_comb \U5|Add2~0 (
// Equation(s):
// \U5|Add2~0_combout  = \U5|Bottom_Pipe1_X_Pos [0] $ (GND)
// \U5|Add2~1  = CARRY(!\U5|Bottom_Pipe1_X_Pos [0])

	.dataa(\U5|Bottom_Pipe1_X_Pos [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|Add2~0_combout ),
	.cout(\U5|Add2~1 ));
// synopsys translate_off
defparam \U5|Add2~0 .lut_mask = 16'hAA55;
defparam \U5|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N28
cycloneive_lcell_comb \U5|Add2~29 (
// Equation(s):
// \U5|Add2~29_combout  = (\SW[17]~input_o  & ((!\U5|Add2~0_combout ) # (!\U5|Bottom_Pipe1_X_Pos[7]~0_combout )))

	.dataa(\SW[17]~input_o ),
	.datab(\U5|Bottom_Pipe1_X_Pos[7]~0_combout ),
	.datac(\U5|Add2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U5|Add2~29_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add2~29 .lut_mask = 16'h2A2A;
defparam \U5|Add2~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N0
cycloneive_lcell_comb \U5|Bottom_Pipe0_X_Pos[2]~0 (
// Equation(s):
// \U5|Bottom_Pipe0_X_Pos[2]~0_combout  = (\SW[16]~input_o ) # (\SW[17]~input_o )

	.dataa(gnd),
	.datab(\SW[16]~input_o ),
	.datac(\SW[17]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U5|Bottom_Pipe0_X_Pos[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Bottom_Pipe0_X_Pos[2]~0 .lut_mask = 16'hFCFC;
defparam \U5|Bottom_Pipe0_X_Pos[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N29
dffeas \U5|Bottom_Pipe1_X_Pos[0] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Add2~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe0_X_Pos[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe1_X_Pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe1_X_Pos[0] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe1_X_Pos[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N12
cycloneive_lcell_comb \U5|Add2~2 (
// Equation(s):
// \U5|Add2~2_combout  = (\U5|Bottom_Pipe1_X_Pos [1] & ((\U5|Add2~1 ) # (GND))) # (!\U5|Bottom_Pipe1_X_Pos [1] & (!\U5|Add2~1 ))
// \U5|Add2~3  = CARRY((\U5|Bottom_Pipe1_X_Pos [1]) # (!\U5|Add2~1 ))

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe1_X_Pos [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add2~1 ),
	.combout(\U5|Add2~2_combout ),
	.cout(\U5|Add2~3 ));
// synopsys translate_off
defparam \U5|Add2~2 .lut_mask = 16'hC3CF;
defparam \U5|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N30
cycloneive_lcell_comb \U5|Add2~28 (
// Equation(s):
// \U5|Add2~28_combout  = (!\U5|Add2~2_combout  & \U5|Bottom_Pipe1_X_Pos[7]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|Add2~2_combout ),
	.datad(\U5|Bottom_Pipe1_X_Pos[7]~0_combout ),
	.cin(gnd),
	.combout(\U5|Add2~28_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add2~28 .lut_mask = 16'h0F00;
defparam \U5|Add2~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N31
dffeas \U5|Bottom_Pipe1_X_Pos[1] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Add2~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe0_X_Pos[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe1_X_Pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe1_X_Pos[1] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe1_X_Pos[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N14
cycloneive_lcell_comb \U5|Add2~4 (
// Equation(s):
// \U5|Add2~4_combout  = (\U5|Bottom_Pipe1_X_Pos [2] & (\U5|Add2~3  $ (GND))) # (!\U5|Bottom_Pipe1_X_Pos [2] & ((GND) # (!\U5|Add2~3 )))
// \U5|Add2~5  = CARRY((!\U5|Add2~3 ) # (!\U5|Bottom_Pipe1_X_Pos [2]))

	.dataa(\U5|Bottom_Pipe1_X_Pos [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add2~3 ),
	.combout(\U5|Add2~4_combout ),
	.cout(\U5|Add2~5 ));
// synopsys translate_off
defparam \U5|Add2~4 .lut_mask = 16'hA55F;
defparam \U5|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N6
cycloneive_lcell_comb \U5|Add2~27 (
// Equation(s):
// \U5|Add2~27_combout  = (\SW[17]~input_o  & ((!\U5|Add2~4_combout ) # (!\U5|Bottom_Pipe1_X_Pos[7]~0_combout )))

	.dataa(\SW[17]~input_o ),
	.datab(gnd),
	.datac(\U5|Bottom_Pipe1_X_Pos[7]~0_combout ),
	.datad(\U5|Add2~4_combout ),
	.cin(gnd),
	.combout(\U5|Add2~27_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add2~27 .lut_mask = 16'h0AAA;
defparam \U5|Add2~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N7
dffeas \U5|Bottom_Pipe1_X_Pos[2] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Add2~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe0_X_Pos[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe1_X_Pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe1_X_Pos[2] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe1_X_Pos[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N16
cycloneive_lcell_comb \U5|Add2~6 (
// Equation(s):
// \U5|Add2~6_combout  = (\U5|Bottom_Pipe1_X_Pos [3] & (\U5|Add2~5  & VCC)) # (!\U5|Bottom_Pipe1_X_Pos [3] & (!\U5|Add2~5 ))
// \U5|Add2~7  = CARRY((!\U5|Bottom_Pipe1_X_Pos [3] & !\U5|Add2~5 ))

	.dataa(\U5|Bottom_Pipe1_X_Pos [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add2~5 ),
	.combout(\U5|Add2~6_combout ),
	.cout(\U5|Add2~7 ));
// synopsys translate_off
defparam \U5|Add2~6 .lut_mask = 16'hA505;
defparam \U5|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N8
cycloneive_lcell_comb \U5|Add2~26 (
// Equation(s):
// \U5|Add2~26_combout  = (\U5|Bottom_Pipe1_X_Pos[7]~0_combout  & \U5|Add2~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|Bottom_Pipe1_X_Pos[7]~0_combout ),
	.datad(\U5|Add2~6_combout ),
	.cin(gnd),
	.combout(\U5|Add2~26_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add2~26 .lut_mask = 16'hF000;
defparam \U5|Add2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N9
dffeas \U5|Bottom_Pipe1_X_Pos[3] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Add2~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe0_X_Pos[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe1_X_Pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe1_X_Pos[3] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe1_X_Pos[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N18
cycloneive_lcell_comb \U5|Add2~8 (
// Equation(s):
// \U5|Add2~8_combout  = (\U5|Bottom_Pipe1_X_Pos [4] & (\U5|Add2~7  $ (GND))) # (!\U5|Bottom_Pipe1_X_Pos [4] & ((GND) # (!\U5|Add2~7 )))
// \U5|Add2~9  = CARRY((!\U5|Add2~7 ) # (!\U5|Bottom_Pipe1_X_Pos [4]))

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe1_X_Pos [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add2~7 ),
	.combout(\U5|Add2~8_combout ),
	.cout(\U5|Add2~9 ));
// synopsys translate_off
defparam \U5|Add2~8 .lut_mask = 16'hC33F;
defparam \U5|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N4
cycloneive_lcell_comb \U5|Add2~25 (
// Equation(s):
// \U5|Add2~25_combout  = (\SW[17]~input_o  & ((!\U5|Add2~8_combout ) # (!\U5|Bottom_Pipe1_X_Pos[7]~0_combout )))

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe1_X_Pos[7]~0_combout ),
	.datac(\SW[17]~input_o ),
	.datad(\U5|Add2~8_combout ),
	.cin(gnd),
	.combout(\U5|Add2~25_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add2~25 .lut_mask = 16'h30F0;
defparam \U5|Add2~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N5
dffeas \U5|Bottom_Pipe1_X_Pos[4] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Add2~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe0_X_Pos[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe1_X_Pos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe1_X_Pos[4] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe1_X_Pos[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N20
cycloneive_lcell_comb \U5|Add2~10 (
// Equation(s):
// \U5|Add2~10_combout  = (\U5|Bottom_Pipe1_X_Pos [5] & (\U5|Add2~9  & VCC)) # (!\U5|Bottom_Pipe1_X_Pos [5] & (!\U5|Add2~9 ))
// \U5|Add2~11  = CARRY((!\U5|Bottom_Pipe1_X_Pos [5] & !\U5|Add2~9 ))

	.dataa(\U5|Bottom_Pipe1_X_Pos [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add2~9 ),
	.combout(\U5|Add2~10_combout ),
	.cout(\U5|Add2~11 ));
// synopsys translate_off
defparam \U5|Add2~10 .lut_mask = 16'hA505;
defparam \U5|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N10
cycloneive_lcell_comb \U5|Add2~24 (
// Equation(s):
// \U5|Add2~24_combout  = (\U5|Bottom_Pipe1_X_Pos[7]~0_combout  & \U5|Add2~10_combout )

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe1_X_Pos[7]~0_combout ),
	.datac(\U5|Add2~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U5|Add2~24_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add2~24 .lut_mask = 16'hC0C0;
defparam \U5|Add2~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N11
dffeas \U5|Bottom_Pipe1_X_Pos[5] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Add2~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe0_X_Pos[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe1_X_Pos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe1_X_Pos[5] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe1_X_Pos[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N22
cycloneive_lcell_comb \U5|Add2~12 (
// Equation(s):
// \U5|Add2~12_combout  = (\U5|Bottom_Pipe1_X_Pos [6] & (\U5|Add2~11  $ (GND))) # (!\U5|Bottom_Pipe1_X_Pos [6] & ((GND) # (!\U5|Add2~11 )))
// \U5|Add2~13  = CARRY((!\U5|Add2~11 ) # (!\U5|Bottom_Pipe1_X_Pos [6]))

	.dataa(\U5|Bottom_Pipe1_X_Pos [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add2~11 ),
	.combout(\U5|Add2~12_combout ),
	.cout(\U5|Add2~13 ));
// synopsys translate_off
defparam \U5|Add2~12 .lut_mask = 16'hA55F;
defparam \U5|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N12
cycloneive_lcell_comb \U5|Add2~23 (
// Equation(s):
// \U5|Add2~23_combout  = (\SW[17]~input_o  & ((!\U5|Add2~12_combout ) # (!\U5|Bottom_Pipe1_X_Pos[7]~0_combout )))

	.dataa(\SW[17]~input_o ),
	.datab(gnd),
	.datac(\U5|Bottom_Pipe1_X_Pos[7]~0_combout ),
	.datad(\U5|Add2~12_combout ),
	.cin(gnd),
	.combout(\U5|Add2~23_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add2~23 .lut_mask = 16'h0AAA;
defparam \U5|Add2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N13
dffeas \U5|Bottom_Pipe1_X_Pos[6] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Add2~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe0_X_Pos[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe1_X_Pos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe1_X_Pos[6] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe1_X_Pos[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N0
cycloneive_lcell_comb \U5|LessThan1~0 (
// Equation(s):
// \U5|LessThan1~0_combout  = ((!\U5|Bottom_Pipe1_X_Pos [6]) # (!\U5|Bottom_Pipe1_X_Pos [4])) # (!\U5|Bottom_Pipe1_X_Pos [0])

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe1_X_Pos [0]),
	.datac(\U5|Bottom_Pipe1_X_Pos [4]),
	.datad(\U5|Bottom_Pipe1_X_Pos [6]),
	.cin(gnd),
	.combout(\U5|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U5|LessThan1~0 .lut_mask = 16'h3FFF;
defparam \U5|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N24
cycloneive_lcell_comb \U5|Add2~14 (
// Equation(s):
// \U5|Add2~14_combout  = (\U5|Bottom_Pipe1_X_Pos [7] & (\U5|Add2~13  & VCC)) # (!\U5|Bottom_Pipe1_X_Pos [7] & (!\U5|Add2~13 ))
// \U5|Add2~15  = CARRY((!\U5|Bottom_Pipe1_X_Pos [7] & !\U5|Add2~13 ))

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe1_X_Pos [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add2~13 ),
	.combout(\U5|Add2~14_combout ),
	.cout(\U5|Add2~15 ));
// synopsys translate_off
defparam \U5|Add2~14 .lut_mask = 16'hC303;
defparam \U5|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N2
cycloneive_lcell_comb \U5|Add2~22 (
// Equation(s):
// \U5|Add2~22_combout  = (\U5|Bottom_Pipe1_X_Pos[7]~0_combout  & ((\U5|Add2~14_combout ))) # (!\U5|Bottom_Pipe1_X_Pos[7]~0_combout  & (\SW[17]~input_o ))

	.dataa(\SW[17]~input_o ),
	.datab(gnd),
	.datac(\U5|Bottom_Pipe1_X_Pos[7]~0_combout ),
	.datad(\U5|Add2~14_combout ),
	.cin(gnd),
	.combout(\U5|Add2~22_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add2~22 .lut_mask = 16'hFA0A;
defparam \U5|Add2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N3
dffeas \U5|Bottom_Pipe1_X_Pos[7] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Add2~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe0_X_Pos[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe1_X_Pos [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe1_X_Pos[7] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe1_X_Pos[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N26
cycloneive_lcell_comb \U5|Add2~16 (
// Equation(s):
// \U5|Add2~16_combout  = (\U5|Bottom_Pipe1_X_Pos [8] & (\U5|Add2~15  $ (GND))) # (!\U5|Bottom_Pipe1_X_Pos [8] & ((GND) # (!\U5|Add2~15 )))
// \U5|Add2~17  = CARRY((!\U5|Add2~15 ) # (!\U5|Bottom_Pipe1_X_Pos [8]))

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe1_X_Pos [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add2~15 ),
	.combout(\U5|Add2~16_combout ),
	.cout(\U5|Add2~17 ));
// synopsys translate_off
defparam \U5|Add2~16 .lut_mask = 16'hC33F;
defparam \U5|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N4
cycloneive_lcell_comb \U5|Add2~21 (
// Equation(s):
// \U5|Add2~21_combout  = (\SW[17]~input_o  & ((!\U5|Bottom_Pipe1_X_Pos[7]~0_combout ) # (!\U5|Add2~16_combout )))

	.dataa(\SW[17]~input_o ),
	.datab(gnd),
	.datac(\U5|Add2~16_combout ),
	.datad(\U5|Bottom_Pipe1_X_Pos[7]~0_combout ),
	.cin(gnd),
	.combout(\U5|Add2~21_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add2~21 .lut_mask = 16'h0AAA;
defparam \U5|Add2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y28_N5
dffeas \U5|Bottom_Pipe1_X_Pos[8] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Add2~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe0_X_Pos[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe1_X_Pos [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe1_X_Pos[8] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe1_X_Pos[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N28
cycloneive_lcell_comb \U5|Add2~18 (
// Equation(s):
// \U5|Add2~18_combout  = (\U5|Bottom_Pipe1_X_Pos [9] & (!\U5|Add2~17 )) # (!\U5|Bottom_Pipe1_X_Pos [9] & (\U5|Add2~17  & VCC))
// \U5|Add2~19  = CARRY((\U5|Bottom_Pipe1_X_Pos [9] & !\U5|Add2~17 ))

	.dataa(\U5|Bottom_Pipe1_X_Pos [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add2~17 ),
	.combout(\U5|Add2~18_combout ),
	.cout(\U5|Add2~19 ));
// synopsys translate_off
defparam \U5|Add2~18 .lut_mask = 16'h5A0A;
defparam \U5|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N4
cycloneive_lcell_comb \U5|Add2~20 (
// Equation(s):
// \U5|Add2~20_combout  = (\U5|Bottom_Pipe1_X_Pos[7]~0_combout  & !\U5|Add2~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|Bottom_Pipe1_X_Pos[7]~0_combout ),
	.datad(\U5|Add2~18_combout ),
	.cin(gnd),
	.combout(\U5|Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add2~20 .lut_mask = 16'h00F0;
defparam \U5|Add2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N5
dffeas \U5|Bottom_Pipe1_X_Pos[9] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Add2~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe0_X_Pos[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe1_X_Pos [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe1_X_Pos[9] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe1_X_Pos[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N28
cycloneive_lcell_comb \U5|score~7 (
// Equation(s):
// \U5|score~7_combout  = (\U5|Bottom_Pipe1_X_Pos [2] & (!\U5|Bottom_Pipe1_X_Pos [3] & (!\U5|Bottom_Pipe1_X_Pos [5] & \U5|Bottom_Pipe1_X_Pos [9])))

	.dataa(\U5|Bottom_Pipe1_X_Pos [2]),
	.datab(\U5|Bottom_Pipe1_X_Pos [3]),
	.datac(\U5|Bottom_Pipe1_X_Pos [5]),
	.datad(\U5|Bottom_Pipe1_X_Pos [9]),
	.cin(gnd),
	.combout(\U5|score~7_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score~7 .lut_mask = 16'h0200;
defparam \U5|score~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N26
cycloneive_lcell_comb \U5|score~6 (
// Equation(s):
// \U5|score~6_combout  = (\U5|Bottom_Pipe1_X_Pos [8] & (\U5|Bottom_Pipe1_X_Pos [1] & (!\U5|Bottom_Pipe1_X_Pos [7] & !\U5|Bottom_Pipe1_X_Pos [10])))

	.dataa(\U5|Bottom_Pipe1_X_Pos [8]),
	.datab(\U5|Bottom_Pipe1_X_Pos [1]),
	.datac(\U5|Bottom_Pipe1_X_Pos [7]),
	.datad(\U5|Bottom_Pipe1_X_Pos [10]),
	.cin(gnd),
	.combout(\U5|score~6_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score~6 .lut_mask = 16'h0008;
defparam \U5|score~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N2
cycloneive_lcell_comb \U5|Bottom_Pipe1_X_Pos[7]~0 (
// Equation(s):
// \U5|Bottom_Pipe1_X_Pos[7]~0_combout  = (\SW[17]~input_o  & ((\U5|LessThan1~0_combout ) # ((!\U5|score~6_combout ) # (!\U5|score~7_combout ))))

	.dataa(\SW[17]~input_o ),
	.datab(\U5|LessThan1~0_combout ),
	.datac(\U5|score~7_combout ),
	.datad(\U5|score~6_combout ),
	.cin(gnd),
	.combout(\U5|Bottom_Pipe1_X_Pos[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Bottom_Pipe1_X_Pos[7]~0 .lut_mask = 16'h8AAA;
defparam \U5|Bottom_Pipe1_X_Pos[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N30
cycloneive_lcell_comb \U5|Add2~30 (
// Equation(s):
// \U5|Add2~30_combout  = \U5|Add2~19  $ (\U5|Bottom_Pipe1_X_Pos [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|Bottom_Pipe1_X_Pos [10]),
	.cin(\U5|Add2~19 ),
	.combout(\U5|Add2~30_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add2~30 .lut_mask = 16'h0FF0;
defparam \U5|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N0
cycloneive_lcell_comb \U5|Add2~32 (
// Equation(s):
// \U5|Add2~32_combout  = (\U5|Bottom_Pipe1_X_Pos[7]~0_combout  & \U5|Add2~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|Bottom_Pipe1_X_Pos[7]~0_combout ),
	.datad(\U5|Add2~30_combout ),
	.cin(gnd),
	.combout(\U5|Add2~32_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add2~32 .lut_mask = 16'hF000;
defparam \U5|Add2~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N1
dffeas \U5|Bottom_Pipe1_X_Pos[10] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Add2~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe0_X_Pos[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe1_X_Pos [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe1_X_Pos[10] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe1_X_Pos[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N14
cycloneive_lcell_comb \U5|Add10~1 (
// Equation(s):
// \U5|Add10~1_cout  = CARRY(!\U5|Bottom_Pipe1_X_Pos [2])

	.dataa(\U5|Bottom_Pipe1_X_Pos [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U5|Add10~1_cout ));
// synopsys translate_off
defparam \U5|Add10~1 .lut_mask = 16'h0055;
defparam \U5|Add10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N16
cycloneive_lcell_comb \U5|Add10~2 (
// Equation(s):
// \U5|Add10~2_combout  = (\U5|Bottom_Pipe1_X_Pos [3] & (\U5|Add10~1_cout  & VCC)) # (!\U5|Bottom_Pipe1_X_Pos [3] & (!\U5|Add10~1_cout ))
// \U5|Add10~3  = CARRY((!\U5|Bottom_Pipe1_X_Pos [3] & !\U5|Add10~1_cout ))

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe1_X_Pos [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add10~1_cout ),
	.combout(\U5|Add10~2_combout ),
	.cout(\U5|Add10~3 ));
// synopsys translate_off
defparam \U5|Add10~2 .lut_mask = 16'hC303;
defparam \U5|Add10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N18
cycloneive_lcell_comb \U5|Add10~4 (
// Equation(s):
// \U5|Add10~4_combout  = (\U5|Bottom_Pipe1_X_Pos [4] & (\U5|Add10~3  $ (GND))) # (!\U5|Bottom_Pipe1_X_Pos [4] & ((GND) # (!\U5|Add10~3 )))
// \U5|Add10~5  = CARRY((!\U5|Add10~3 ) # (!\U5|Bottom_Pipe1_X_Pos [4]))

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe1_X_Pos [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add10~3 ),
	.combout(\U5|Add10~4_combout ),
	.cout(\U5|Add10~5 ));
// synopsys translate_off
defparam \U5|Add10~4 .lut_mask = 16'hC33F;
defparam \U5|Add10~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N20
cycloneive_lcell_comb \U5|Add10~6 (
// Equation(s):
// \U5|Add10~6_combout  = (\U5|Bottom_Pipe1_X_Pos [5] & (!\U5|Add10~5 )) # (!\U5|Bottom_Pipe1_X_Pos [5] & ((\U5|Add10~5 ) # (GND)))
// \U5|Add10~7  = CARRY((!\U5|Add10~5 ) # (!\U5|Bottom_Pipe1_X_Pos [5]))

	.dataa(\U5|Bottom_Pipe1_X_Pos [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add10~5 ),
	.combout(\U5|Add10~6_combout ),
	.cout(\U5|Add10~7 ));
// synopsys translate_off
defparam \U5|Add10~6 .lut_mask = 16'h5A5F;
defparam \U5|Add10~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N22
cycloneive_lcell_comb \U5|Add10~8 (
// Equation(s):
// \U5|Add10~8_combout  = (\U5|Bottom_Pipe1_X_Pos [6] & (!\U5|Add10~7  & VCC)) # (!\U5|Bottom_Pipe1_X_Pos [6] & (\U5|Add10~7  $ (GND)))
// \U5|Add10~9  = CARRY((!\U5|Bottom_Pipe1_X_Pos [6] & !\U5|Add10~7 ))

	.dataa(\U5|Bottom_Pipe1_X_Pos [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add10~7 ),
	.combout(\U5|Add10~8_combout ),
	.cout(\U5|Add10~9 ));
// synopsys translate_off
defparam \U5|Add10~8 .lut_mask = 16'h5A05;
defparam \U5|Add10~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N24
cycloneive_lcell_comb \U5|Add10~10 (
// Equation(s):
// \U5|Add10~10_combout  = (\U5|Bottom_Pipe1_X_Pos [7] & (!\U5|Add10~9 )) # (!\U5|Bottom_Pipe1_X_Pos [7] & ((\U5|Add10~9 ) # (GND)))
// \U5|Add10~11  = CARRY((!\U5|Add10~9 ) # (!\U5|Bottom_Pipe1_X_Pos [7]))

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe1_X_Pos [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add10~9 ),
	.combout(\U5|Add10~10_combout ),
	.cout(\U5|Add10~11 ));
// synopsys translate_off
defparam \U5|Add10~10 .lut_mask = 16'h3C3F;
defparam \U5|Add10~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N26
cycloneive_lcell_comb \U5|Add10~12 (
// Equation(s):
// \U5|Add10~12_combout  = (\U5|Bottom_Pipe1_X_Pos [8] & (!\U5|Add10~11  & VCC)) # (!\U5|Bottom_Pipe1_X_Pos [8] & (\U5|Add10~11  $ (GND)))
// \U5|Add10~13  = CARRY((!\U5|Bottom_Pipe1_X_Pos [8] & !\U5|Add10~11 ))

	.dataa(\U5|Bottom_Pipe1_X_Pos [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add10~11 ),
	.combout(\U5|Add10~12_combout ),
	.cout(\U5|Add10~13 ));
// synopsys translate_off
defparam \U5|Add10~12 .lut_mask = 16'h5A05;
defparam \U5|Add10~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N28
cycloneive_lcell_comb \U5|Add10~14 (
// Equation(s):
// \U5|Add10~14_combout  = (\U5|Bottom_Pipe1_X_Pos [9] & ((\U5|Add10~13 ) # (GND))) # (!\U5|Bottom_Pipe1_X_Pos [9] & (!\U5|Add10~13 ))
// \U5|Add10~15  = CARRY((\U5|Bottom_Pipe1_X_Pos [9]) # (!\U5|Add10~13 ))

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe1_X_Pos [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add10~13 ),
	.combout(\U5|Add10~14_combout ),
	.cout(\U5|Add10~15 ));
// synopsys translate_off
defparam \U5|Add10~14 .lut_mask = 16'hC3CF;
defparam \U5|Add10~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N30
cycloneive_lcell_comb \U5|Add10~16 (
// Equation(s):
// \U5|Add10~16_combout  = \U5|Add10~15  $ (!\U5|Bottom_Pipe1_X_Pos [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|Bottom_Pipe1_X_Pos [10]),
	.cin(\U5|Add10~15 ),
	.combout(\U5|Add10~16_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add10~16 .lut_mask = 16'hF00F;
defparam \U5|Add10~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N8
cycloneive_lcell_comb \U5|LessThan7~1 (
// Equation(s):
// \U5|LessThan7~1_cout  = CARRY((\U1|pixel_column [0] & \U5|Bottom_Pipe1_X_Pos [0]))

	.dataa(\U1|pixel_column [0]),
	.datab(\U5|Bottom_Pipe1_X_Pos [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U5|LessThan7~1_cout ));
// synopsys translate_off
defparam \U5|LessThan7~1 .lut_mask = 16'h0088;
defparam \U5|LessThan7~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N10
cycloneive_lcell_comb \U5|LessThan7~3 (
// Equation(s):
// \U5|LessThan7~3_cout  = CARRY((\U5|Bottom_Pipe1_X_Pos [1] & (!\U1|pixel_column [1] & !\U5|LessThan7~1_cout )) # (!\U5|Bottom_Pipe1_X_Pos [1] & ((!\U5|LessThan7~1_cout ) # (!\U1|pixel_column [1]))))

	.dataa(\U5|Bottom_Pipe1_X_Pos [1]),
	.datab(\U1|pixel_column [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan7~1_cout ),
	.combout(),
	.cout(\U5|LessThan7~3_cout ));
// synopsys translate_off
defparam \U5|LessThan7~3 .lut_mask = 16'h0017;
defparam \U5|LessThan7~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N12
cycloneive_lcell_comb \U5|LessThan7~5 (
// Equation(s):
// \U5|LessThan7~5_cout  = CARRY((\U1|pixel_column [2] & ((\U5|Bottom_Pipe1_X_Pos [2]) # (!\U5|LessThan7~3_cout ))) # (!\U1|pixel_column [2] & (\U5|Bottom_Pipe1_X_Pos [2] & !\U5|LessThan7~3_cout )))

	.dataa(\U1|pixel_column [2]),
	.datab(\U5|Bottom_Pipe1_X_Pos [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan7~3_cout ),
	.combout(),
	.cout(\U5|LessThan7~5_cout ));
// synopsys translate_off
defparam \U5|LessThan7~5 .lut_mask = 16'h008E;
defparam \U5|LessThan7~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N14
cycloneive_lcell_comb \U5|LessThan7~7 (
// Equation(s):
// \U5|LessThan7~7_cout  = CARRY((\U1|pixel_column [3] & (\U5|Bottom_Pipe1_X_Pos [3] & !\U5|LessThan7~5_cout )) # (!\U1|pixel_column [3] & ((\U5|Bottom_Pipe1_X_Pos [3]) # (!\U5|LessThan7~5_cout ))))

	.dataa(\U1|pixel_column [3]),
	.datab(\U5|Bottom_Pipe1_X_Pos [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan7~5_cout ),
	.combout(),
	.cout(\U5|LessThan7~7_cout ));
// synopsys translate_off
defparam \U5|LessThan7~7 .lut_mask = 16'h004D;
defparam \U5|LessThan7~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N16
cycloneive_lcell_comb \U5|LessThan7~9 (
// Equation(s):
// \U5|LessThan7~9_cout  = CARRY((\U1|pixel_column [4] & ((\U5|Bottom_Pipe1_X_Pos [4]) # (!\U5|LessThan7~7_cout ))) # (!\U1|pixel_column [4] & (\U5|Bottom_Pipe1_X_Pos [4] & !\U5|LessThan7~7_cout )))

	.dataa(\U1|pixel_column [4]),
	.datab(\U5|Bottom_Pipe1_X_Pos [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan7~7_cout ),
	.combout(),
	.cout(\U5|LessThan7~9_cout ));
// synopsys translate_off
defparam \U5|LessThan7~9 .lut_mask = 16'h008E;
defparam \U5|LessThan7~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N18
cycloneive_lcell_comb \U5|LessThan7~11 (
// Equation(s):
// \U5|LessThan7~11_cout  = CARRY((\U5|Bottom_Pipe1_X_Pos [5] & ((!\U5|LessThan7~9_cout ) # (!\U1|pixel_column [5]))) # (!\U5|Bottom_Pipe1_X_Pos [5] & (!\U1|pixel_column [5] & !\U5|LessThan7~9_cout )))

	.dataa(\U5|Bottom_Pipe1_X_Pos [5]),
	.datab(\U1|pixel_column [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan7~9_cout ),
	.combout(),
	.cout(\U5|LessThan7~11_cout ));
// synopsys translate_off
defparam \U5|LessThan7~11 .lut_mask = 16'h002B;
defparam \U5|LessThan7~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N20
cycloneive_lcell_comb \U5|LessThan7~13 (
// Equation(s):
// \U5|LessThan7~13_cout  = CARRY((\U5|Bottom_Pipe1_X_Pos [6] & ((\U1|pixel_column [6]) # (!\U5|LessThan7~11_cout ))) # (!\U5|Bottom_Pipe1_X_Pos [6] & (\U1|pixel_column [6] & !\U5|LessThan7~11_cout )))

	.dataa(\U5|Bottom_Pipe1_X_Pos [6]),
	.datab(\U1|pixel_column [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan7~11_cout ),
	.combout(),
	.cout(\U5|LessThan7~13_cout ));
// synopsys translate_off
defparam \U5|LessThan7~13 .lut_mask = 16'h008E;
defparam \U5|LessThan7~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N22
cycloneive_lcell_comb \U5|LessThan7~15 (
// Equation(s):
// \U5|LessThan7~15_cout  = CARRY((\U5|Bottom_Pipe1_X_Pos [7] & ((!\U5|LessThan7~13_cout ) # (!\U1|pixel_column [7]))) # (!\U5|Bottom_Pipe1_X_Pos [7] & (!\U1|pixel_column [7] & !\U5|LessThan7~13_cout )))

	.dataa(\U5|Bottom_Pipe1_X_Pos [7]),
	.datab(\U1|pixel_column [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan7~13_cout ),
	.combout(),
	.cout(\U5|LessThan7~15_cout ));
// synopsys translate_off
defparam \U5|LessThan7~15 .lut_mask = 16'h002B;
defparam \U5|LessThan7~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N24
cycloneive_lcell_comb \U5|LessThan7~17 (
// Equation(s):
// \U5|LessThan7~17_cout  = CARRY((\U1|pixel_column [8] & ((\U5|Bottom_Pipe1_X_Pos [8]) # (!\U5|LessThan7~15_cout ))) # (!\U1|pixel_column [8] & (\U5|Bottom_Pipe1_X_Pos [8] & !\U5|LessThan7~15_cout )))

	.dataa(\U1|pixel_column [8]),
	.datab(\U5|Bottom_Pipe1_X_Pos [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan7~15_cout ),
	.combout(),
	.cout(\U5|LessThan7~17_cout ));
// synopsys translate_off
defparam \U5|LessThan7~17 .lut_mask = 16'h008E;
defparam \U5|LessThan7~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N26
cycloneive_lcell_comb \U5|LessThan7~18 (
// Equation(s):
// \U5|LessThan7~18_combout  = (\U1|pixel_column [9] & ((\U5|LessThan7~17_cout ) # (\U5|Bottom_Pipe1_X_Pos [9]))) # (!\U1|pixel_column [9] & (\U5|LessThan7~17_cout  & \U5|Bottom_Pipe1_X_Pos [9]))

	.dataa(gnd),
	.datab(\U1|pixel_column [9]),
	.datac(gnd),
	.datad(\U5|Bottom_Pipe1_X_Pos [9]),
	.cin(\U5|LessThan7~17_cout ),
	.combout(\U5|LessThan7~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|LessThan7~18 .lut_mask = 16'hFCC0;
defparam \U5|LessThan7~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N28
cycloneive_lcell_comb \U5|Draw~2 (
// Equation(s):
// \U5|Draw~2_combout  = (!\U5|Bottom_Pipe1_X_Pos [10] & \U5|LessThan7~18_combout )

	.dataa(\U5|Bottom_Pipe1_X_Pos [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|LessThan7~18_combout ),
	.cin(gnd),
	.combout(\U5|Draw~2_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Draw~2 .lut_mask = 16'h5500;
defparam \U5|Draw~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N18
cycloneive_lcell_comb \U5|rand_generator|rand~2 (
// Equation(s):
// \U5|rand_generator|rand~2_combout  = (\SW[15]~input_o  & ((!\SW[6]~input_o ))) # (!\SW[15]~input_o  & (\U5|rand_generator|rand [8]))

	.dataa(gnd),
	.datab(\SW[15]~input_o ),
	.datac(\U5|rand_generator|rand [8]),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\U5|rand_generator|rand~2_combout ),
	.cout());
// synopsys translate_off
defparam \U5|rand_generator|rand~2 .lut_mask = 16'h30FC;
defparam \U5|rand_generator|rand~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N8
cycloneive_lcell_comb \U5|rand_generator|rand[2]~1 (
// Equation(s):
// \U5|rand_generator|rand[2]~1_combout  = (\SW[17]~input_o ) # (\SW[15]~input_o )

	.dataa(\SW[17]~input_o ),
	.datab(\SW[15]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\U5|rand_generator|rand[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U5|rand_generator|rand[2]~1 .lut_mask = 16'hEEEE;
defparam \U5|rand_generator|rand[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y25_N19
dffeas \U5|rand_generator|rand[7] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|rand_generator|rand~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|rand_generator|rand[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|rand_generator|rand [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|rand_generator|rand[7] .is_wysiwyg = "true";
defparam \U5|rand_generator|rand[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N4
cycloneive_lcell_comb \U5|rand_generator|rand~3 (
// Equation(s):
// \U5|rand_generator|rand~3_combout  = (\SW[15]~input_o  & (((\SW[5]~input_o )))) # (!\SW[15]~input_o  & (\U5|rand_generator|rand [1] $ (((\U5|rand_generator|rand [7])))))

	.dataa(\U5|rand_generator|rand [1]),
	.datab(\SW[5]~input_o ),
	.datac(\SW[15]~input_o ),
	.datad(\U5|rand_generator|rand [7]),
	.cin(gnd),
	.combout(\U5|rand_generator|rand~3_combout ),
	.cout());
// synopsys translate_off
defparam \U5|rand_generator|rand~3 .lut_mask = 16'hC5CA;
defparam \U5|rand_generator|rand~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y25_N15
dffeas \U5|rand_generator|rand[6] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|rand_generator|rand~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U5|rand_generator|rand[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|rand_generator|rand [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|rand_generator|rand[6] .is_wysiwyg = "true";
defparam \U5|rand_generator|rand[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N2
cycloneive_lcell_comb \U5|rand_generator|rand~4 (
// Equation(s):
// \U5|rand_generator|rand~4_combout  = (\SW[15]~input_o  & (((\SW[4]~input_o )))) # (!\SW[15]~input_o  & (\U5|rand_generator|rand [1] $ ((!\U5|rand_generator|rand [6]))))

	.dataa(\U5|rand_generator|rand [1]),
	.datab(\U5|rand_generator|rand [6]),
	.datac(\SW[15]~input_o ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\U5|rand_generator|rand~4_combout ),
	.cout());
// synopsys translate_off
defparam \U5|rand_generator|rand~4 .lut_mask = 16'hF909;
defparam \U5|rand_generator|rand~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y25_N23
dffeas \U5|rand_generator|rand[5] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|rand_generator|rand~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U5|rand_generator|rand[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|rand_generator|rand [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|rand_generator|rand[5] .is_wysiwyg = "true";
defparam \U5|rand_generator|rand[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N0
cycloneive_lcell_comb \U5|rand_generator|rand~5 (
// Equation(s):
// \U5|rand_generator|rand~5_combout  = (\SW[15]~input_o  & (((!\SW[3]~input_o )))) # (!\SW[15]~input_o  & (\U5|rand_generator|rand [1] $ (((\U5|rand_generator|rand [5])))))

	.dataa(\U5|rand_generator|rand [1]),
	.datab(\SW[3]~input_o ),
	.datac(\SW[15]~input_o ),
	.datad(\U5|rand_generator|rand [5]),
	.cin(gnd),
	.combout(\U5|rand_generator|rand~5_combout ),
	.cout());
// synopsys translate_off
defparam \U5|rand_generator|rand~5 .lut_mask = 16'h353A;
defparam \U5|rand_generator|rand~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y25_N7
dffeas \U5|rand_generator|rand[4] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|rand_generator|rand~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U5|rand_generator|rand[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|rand_generator|rand [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|rand_generator|rand[4] .is_wysiwyg = "true";
defparam \U5|rand_generator|rand[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N2
cycloneive_lcell_comb \U5|rand_generator|rand~6 (
// Equation(s):
// \U5|rand_generator|rand~6_combout  = (\SW[15]~input_o  & ((\SW[2]~input_o ))) # (!\SW[15]~input_o  & (!\U5|rand_generator|rand [4]))

	.dataa(gnd),
	.datab(\SW[15]~input_o ),
	.datac(\U5|rand_generator|rand [4]),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\U5|rand_generator|rand~6_combout ),
	.cout());
// synopsys translate_off
defparam \U5|rand_generator|rand~6 .lut_mask = 16'hCF03;
defparam \U5|rand_generator|rand~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y25_N3
dffeas \U5|rand_generator|rand[3] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|rand_generator|rand~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|rand_generator|rand[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|rand_generator|rand [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|rand_generator|rand[3] .is_wysiwyg = "true";
defparam \U5|rand_generator|rand[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N10
cycloneive_lcell_comb \U5|rand_generator|rand~7 (
// Equation(s):
// \U5|rand_generator|rand~7_combout  = (\SW[15]~input_o  & ((!\SW[1]~input_o ))) # (!\SW[15]~input_o  & (!\U5|rand_generator|rand [3]))

	.dataa(gnd),
	.datab(\U5|rand_generator|rand [3]),
	.datac(\SW[15]~input_o ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\U5|rand_generator|rand~7_combout ),
	.cout());
// synopsys translate_off
defparam \U5|rand_generator|rand~7 .lut_mask = 16'h03F3;
defparam \U5|rand_generator|rand~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y25_N11
dffeas \U5|rand_generator|rand[2] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|rand_generator|rand~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|rand_generator|rand[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|rand_generator|rand [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|rand_generator|rand[2] .is_wysiwyg = "true";
defparam \U5|rand_generator|rand[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N12
cycloneive_lcell_comb \U5|rand_generator|rand~8 (
// Equation(s):
// \U5|rand_generator|rand~8_combout  = (\SW[15]~input_o  & ((!\SW[0]~input_o ))) # (!\SW[15]~input_o  & (\U5|rand_generator|rand [2]))

	.dataa(\U5|rand_generator|rand [2]),
	.datab(\SW[15]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U5|rand_generator|rand~8_combout ),
	.cout());
// synopsys translate_off
defparam \U5|rand_generator|rand~8 .lut_mask = 16'h2E2E;
defparam \U5|rand_generator|rand~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y25_N13
dffeas \U5|rand_generator|rand[1] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|rand_generator|rand~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|rand_generator|rand[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|rand_generator|rand [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|rand_generator|rand[1] .is_wysiwyg = "true";
defparam \U5|rand_generator|rand[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N6
cycloneive_lcell_comb \U5|rand_generator|rand~0 (
// Equation(s):
// \U5|rand_generator|rand~0_combout  = (\SW[15]~input_o  & ((!\SW[7]~input_o ))) # (!\SW[15]~input_o  & (\U5|rand_generator|rand [1]))

	.dataa(gnd),
	.datab(\SW[15]~input_o ),
	.datac(\U5|rand_generator|rand [1]),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\U5|rand_generator|rand~0_combout ),
	.cout());
// synopsys translate_off
defparam \U5|rand_generator|rand~0 .lut_mask = 16'h30FC;
defparam \U5|rand_generator|rand~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y25_N5
dffeas \U5|rand_generator|rand[8] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|rand_generator|rand~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U5|rand_generator|rand[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|rand_generator|rand [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|rand_generator|rand[8] .is_wysiwyg = "true";
defparam \U5|rand_generator|rand[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N4
cycloneive_lcell_comb \U5|Add3~0 (
// Equation(s):
// \U5|Add3~0_combout  = \U5|rand_generator|rand [3] $ (VCC)
// \U5|Add3~1  = CARRY(\U5|rand_generator|rand [3])

	.dataa(gnd),
	.datab(\U5|rand_generator|rand [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|Add3~0_combout ),
	.cout(\U5|Add3~1 ));
// synopsys translate_off
defparam \U5|Add3~0 .lut_mask = 16'h33CC;
defparam \U5|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N6
cycloneive_lcell_comb \U5|Add3~2 (
// Equation(s):
// \U5|Add3~2_combout  = (\U5|rand_generator|rand [4] & (!\U5|Add3~1 )) # (!\U5|rand_generator|rand [4] & (\U5|Add3~1  & VCC))
// \U5|Add3~3  = CARRY((\U5|rand_generator|rand [4] & !\U5|Add3~1 ))

	.dataa(\U5|rand_generator|rand [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add3~1 ),
	.combout(\U5|Add3~2_combout ),
	.cout(\U5|Add3~3 ));
// synopsys translate_off
defparam \U5|Add3~2 .lut_mask = 16'h5A0A;
defparam \U5|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N8
cycloneive_lcell_comb \U5|Add3~4 (
// Equation(s):
// \U5|Add3~4_combout  = (\U5|rand_generator|rand [5] & (\U5|Add3~3  $ (GND))) # (!\U5|rand_generator|rand [5] & (!\U5|Add3~3  & VCC))
// \U5|Add3~5  = CARRY((\U5|rand_generator|rand [5] & !\U5|Add3~3 ))

	.dataa(\U5|rand_generator|rand [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add3~3 ),
	.combout(\U5|Add3~4_combout ),
	.cout(\U5|Add3~5 ));
// synopsys translate_off
defparam \U5|Add3~4 .lut_mask = 16'hA50A;
defparam \U5|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N10
cycloneive_lcell_comb \U5|Add3~6 (
// Equation(s):
// \U5|Add3~6_combout  = (\U5|rand_generator|rand [6] & (!\U5|Add3~5 )) # (!\U5|rand_generator|rand [6] & ((\U5|Add3~5 ) # (GND)))
// \U5|Add3~7  = CARRY((!\U5|Add3~5 ) # (!\U5|rand_generator|rand [6]))

	.dataa(gnd),
	.datab(\U5|rand_generator|rand [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add3~5 ),
	.combout(\U5|Add3~6_combout ),
	.cout(\U5|Add3~7 ));
// synopsys translate_off
defparam \U5|Add3~6 .lut_mask = 16'h3C3F;
defparam \U5|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N12
cycloneive_lcell_comb \U5|Add3~8 (
// Equation(s):
// \U5|Add3~8_combout  = (\U5|rand_generator|rand [7] & (!\U5|Add3~7  & VCC)) # (!\U5|rand_generator|rand [7] & (\U5|Add3~7  $ (GND)))
// \U5|Add3~9  = CARRY((!\U5|rand_generator|rand [7] & !\U5|Add3~7 ))

	.dataa(gnd),
	.datab(\U5|rand_generator|rand [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add3~7 ),
	.combout(\U5|Add3~8_combout ),
	.cout(\U5|Add3~9 ));
// synopsys translate_off
defparam \U5|Add3~8 .lut_mask = 16'h3C03;
defparam \U5|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N14
cycloneive_lcell_comb \U5|Add3~10 (
// Equation(s):
// \U5|Add3~10_combout  = (\U5|rand_generator|rand [8] & ((\U5|Add3~9 ) # (GND))) # (!\U5|rand_generator|rand [8] & (!\U5|Add3~9 ))
// \U5|Add3~11  = CARRY((\U5|rand_generator|rand [8]) # (!\U5|Add3~9 ))

	.dataa(gnd),
	.datab(\U5|rand_generator|rand [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add3~9 ),
	.combout(\U5|Add3~10_combout ),
	.cout(\U5|Add3~11 ));
// synopsys translate_off
defparam \U5|Add3~10 .lut_mask = 16'hC3CF;
defparam \U5|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N16
cycloneive_lcell_comb \U5|Add3~12 (
// Equation(s):
// \U5|Add3~12_combout  = !\U5|Add3~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|Add3~11 ),
	.combout(\U5|Add3~12_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add3~12 .lut_mask = 16'h0F0F;
defparam \U5|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N20
cycloneive_lcell_comb \U5|Add4~0 (
// Equation(s):
// \U5|Add4~0_combout  = \U5|Add3~2_combout  $ (VCC)
// \U5|Add4~1  = CARRY(\U5|Add3~2_combout )

	.dataa(gnd),
	.datab(\U5|Add3~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|Add4~0_combout ),
	.cout(\U5|Add4~1 ));
// synopsys translate_off
defparam \U5|Add4~0 .lut_mask = 16'h33CC;
defparam \U5|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N22
cycloneive_lcell_comb \U5|Add4~2 (
// Equation(s):
// \U5|Add4~2_combout  = (\U5|Add3~4_combout  & (!\U5|Add4~1 )) # (!\U5|Add3~4_combout  & ((\U5|Add4~1 ) # (GND)))
// \U5|Add4~3  = CARRY((!\U5|Add4~1 ) # (!\U5|Add3~4_combout ))

	.dataa(gnd),
	.datab(\U5|Add3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add4~1 ),
	.combout(\U5|Add4~2_combout ),
	.cout(\U5|Add4~3 ));
// synopsys translate_off
defparam \U5|Add4~2 .lut_mask = 16'h3C3F;
defparam \U5|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N24
cycloneive_lcell_comb \U5|Add4~4 (
// Equation(s):
// \U5|Add4~4_combout  = (\U5|Add3~6_combout  & (\U5|Add4~3  $ (GND))) # (!\U5|Add3~6_combout  & (!\U5|Add4~3  & VCC))
// \U5|Add4~5  = CARRY((\U5|Add3~6_combout  & !\U5|Add4~3 ))

	.dataa(\U5|Add3~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add4~3 ),
	.combout(\U5|Add4~4_combout ),
	.cout(\U5|Add4~5 ));
// synopsys translate_off
defparam \U5|Add4~4 .lut_mask = 16'hA50A;
defparam \U5|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N26
cycloneive_lcell_comb \U5|Add4~6 (
// Equation(s):
// \U5|Add4~6_combout  = (\U5|Add3~8_combout  & (\U5|Add4~5  & VCC)) # (!\U5|Add3~8_combout  & (!\U5|Add4~5 ))
// \U5|Add4~7  = CARRY((!\U5|Add3~8_combout  & !\U5|Add4~5 ))

	.dataa(\U5|Add3~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add4~5 ),
	.combout(\U5|Add4~6_combout ),
	.cout(\U5|Add4~7 ));
// synopsys translate_off
defparam \U5|Add4~6 .lut_mask = 16'hA505;
defparam \U5|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N28
cycloneive_lcell_comb \U5|Add4~8 (
// Equation(s):
// \U5|Add4~8_combout  = (\U5|Add3~10_combout  & ((GND) # (!\U5|Add4~7 ))) # (!\U5|Add3~10_combout  & (\U5|Add4~7  $ (GND)))
// \U5|Add4~9  = CARRY((\U5|Add3~10_combout ) # (!\U5|Add4~7 ))

	.dataa(\U5|Add3~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add4~7 ),
	.combout(\U5|Add4~8_combout ),
	.cout(\U5|Add4~9 ));
// synopsys translate_off
defparam \U5|Add4~8 .lut_mask = 16'h5AAF;
defparam \U5|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N30
cycloneive_lcell_comb \U5|Add4~10 (
// Equation(s):
// \U5|Add4~10_combout  = \U5|Add4~9  $ (\U5|Add3~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|Add3~12_combout ),
	.cin(\U5|Add4~9 ),
	.combout(\U5|Add4~10_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add4~10 .lut_mask = 16'h0FF0;
defparam \U5|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N2
cycloneive_lcell_comb \U5|Add4~12 (
// Equation(s):
// \U5|Add4~12_combout  = (\U5|Add4~10_combout ) # (!\SW[17]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[17]~input_o ),
	.datad(\U5|Add4~10_combout ),
	.cin(gnd),
	.combout(\U5|Add4~12_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add4~12 .lut_mask = 16'hFF0F;
defparam \U5|Add4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N14
cycloneive_lcell_comb \U5|Bottom_Pipe1_Y_Pos[8]~4 (
// Equation(s):
// \U5|Bottom_Pipe1_Y_Pos[8]~4_combout  = !\U5|Add4~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|Add4~12_combout ),
	.cin(gnd),
	.combout(\U5|Bottom_Pipe1_Y_Pos[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Bottom_Pipe1_Y_Pos[8]~4 .lut_mask = 16'h00FF;
defparam \U5|Bottom_Pipe1_Y_Pos[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N24
cycloneive_lcell_comb \U5|Bottom_Pipe1_Y_Pos~0 (
// Equation(s):
// \U5|Bottom_Pipe1_Y_Pos~0_combout  = (\U5|Bottom_Pipe1_X_Pos [8] & (!\U5|Bottom_Pipe1_X_Pos [1] & (!\U5|Bottom_Pipe1_X_Pos [7] & !\U5|Bottom_Pipe1_X_Pos [10])))

	.dataa(\U5|Bottom_Pipe1_X_Pos [8]),
	.datab(\U5|Bottom_Pipe1_X_Pos [1]),
	.datac(\U5|Bottom_Pipe1_X_Pos [7]),
	.datad(\U5|Bottom_Pipe1_X_Pos [10]),
	.cin(gnd),
	.combout(\U5|Bottom_Pipe1_Y_Pos~0_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Bottom_Pipe1_Y_Pos~0 .lut_mask = 16'h0002;
defparam \U5|Bottom_Pipe1_Y_Pos~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N4
cycloneive_lcell_comb \U5|score~8 (
// Equation(s):
// \U5|score~8_combout  = (!\U5|Bottom_Pipe1_X_Pos [0] & (!\U5|Bottom_Pipe1_X_Pos [4] & !\U5|Bottom_Pipe1_X_Pos [6]))

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe1_X_Pos [0]),
	.datac(\U5|Bottom_Pipe1_X_Pos [4]),
	.datad(\U5|Bottom_Pipe1_X_Pos [6]),
	.cin(gnd),
	.combout(\U5|score~8_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score~8 .lut_mask = 16'h0003;
defparam \U5|score~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N6
cycloneive_lcell_comb \U5|Bottom_Pipe1_Y_Pos~1 (
// Equation(s):
// \U5|Bottom_Pipe1_Y_Pos~1_combout  = (!\U5|Bottom_Pipe1_X_Pos [2] & (\U5|Bottom_Pipe1_X_Pos [3] & (\U5|Bottom_Pipe1_X_Pos [5] & !\U5|Bottom_Pipe1_X_Pos [9])))

	.dataa(\U5|Bottom_Pipe1_X_Pos [2]),
	.datab(\U5|Bottom_Pipe1_X_Pos [3]),
	.datac(\U5|Bottom_Pipe1_X_Pos [5]),
	.datad(\U5|Bottom_Pipe1_X_Pos [9]),
	.cin(gnd),
	.combout(\U5|Bottom_Pipe1_Y_Pos~1_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Bottom_Pipe1_Y_Pos~1 .lut_mask = 16'h0040;
defparam \U5|Bottom_Pipe1_Y_Pos~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N18
cycloneive_lcell_comb \U5|Bottom_Pipe1_Y_Pos~2 (
// Equation(s):
// \U5|Bottom_Pipe1_Y_Pos~2_combout  = (\SW[17]~input_o  & (\U5|Bottom_Pipe1_Y_Pos~0_combout  & (\U5|score~8_combout  & \U5|Bottom_Pipe1_Y_Pos~1_combout )))

	.dataa(\SW[17]~input_o ),
	.datab(\U5|Bottom_Pipe1_Y_Pos~0_combout ),
	.datac(\U5|score~8_combout ),
	.datad(\U5|Bottom_Pipe1_Y_Pos~1_combout ),
	.cin(gnd),
	.combout(\U5|Bottom_Pipe1_Y_Pos~2_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Bottom_Pipe1_Y_Pos~2 .lut_mask = 16'h8000;
defparam \U5|Bottom_Pipe1_Y_Pos~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N16
cycloneive_lcell_comb \U5|Bottom_Pipe1_Y_Pos~3 (
// Equation(s):
// \U5|Bottom_Pipe1_Y_Pos~3_combout  = (\U5|Bottom_Pipe1_Y_Pos~2_combout ) # ((!\SW[17]~input_o  & \SW[16]~input_o ))

	.dataa(\SW[17]~input_o ),
	.datab(gnd),
	.datac(\SW[16]~input_o ),
	.datad(\U5|Bottom_Pipe1_Y_Pos~2_combout ),
	.cin(gnd),
	.combout(\U5|Bottom_Pipe1_Y_Pos~3_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Bottom_Pipe1_Y_Pos~3 .lut_mask = 16'hFF50;
defparam \U5|Bottom_Pipe1_Y_Pos~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y25_N15
dffeas \U5|Bottom_Pipe1_Y_Pos[8] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Bottom_Pipe1_Y_Pos[8]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe1_Y_Pos~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe1_Y_Pos [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe1_Y_Pos[8] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe1_Y_Pos[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N24
cycloneive_lcell_comb \U5|Add4~13 (
// Equation(s):
// \U5|Add4~13_combout  = (\SW[17]~input_o  & !\U5|Add4~8_combout )

	.dataa(gnd),
	.datab(\SW[17]~input_o ),
	.datac(gnd),
	.datad(\U5|Add4~8_combout ),
	.cin(gnd),
	.combout(\U5|Add4~13_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add4~13 .lut_mask = 16'h00CC;
defparam \U5|Add4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N8
cycloneive_lcell_comb \U5|Bottom_Pipe1_Y_Pos[7]~feeder (
// Equation(s):
// \U5|Bottom_Pipe1_Y_Pos[7]~feeder_combout  = \U5|Add4~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|Add4~13_combout ),
	.cin(gnd),
	.combout(\U5|Bottom_Pipe1_Y_Pos[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Bottom_Pipe1_Y_Pos[7]~feeder .lut_mask = 16'hFF00;
defparam \U5|Bottom_Pipe1_Y_Pos[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N9
dffeas \U5|Bottom_Pipe1_Y_Pos[7] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Bottom_Pipe1_Y_Pos[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe1_Y_Pos~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe1_Y_Pos [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe1_Y_Pos[7] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe1_Y_Pos[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N12
cycloneive_lcell_comb \U5|Add4~14 (
// Equation(s):
// \U5|Add4~14_combout  = (\U5|Add4~6_combout ) # (!\SW[17]~input_o )

	.dataa(\U5|Add4~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\U5|Add4~14_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add4~14 .lut_mask = 16'hAAFF;
defparam \U5|Add4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N8
cycloneive_lcell_comb \U5|Bottom_Pipe1_Y_Pos[6]~6 (
// Equation(s):
// \U5|Bottom_Pipe1_Y_Pos[6]~6_combout  = !\U5|Add4~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|Add4~14_combout ),
	.cin(gnd),
	.combout(\U5|Bottom_Pipe1_Y_Pos[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Bottom_Pipe1_Y_Pos[6]~6 .lut_mask = 16'h00FF;
defparam \U5|Bottom_Pipe1_Y_Pos[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y25_N9
dffeas \U5|Bottom_Pipe1_Y_Pos[6] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Bottom_Pipe1_Y_Pos[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe1_Y_Pos~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe1_Y_Pos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe1_Y_Pos[6] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe1_Y_Pos[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N30
cycloneive_lcell_comb \U5|Add4~15 (
// Equation(s):
// \U5|Add4~15_combout  = (\U5|Add4~4_combout ) # (!\SW[17]~input_o )

	.dataa(gnd),
	.datab(\SW[17]~input_o ),
	.datac(gnd),
	.datad(\U5|Add4~4_combout ),
	.cin(gnd),
	.combout(\U5|Add4~15_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add4~15 .lut_mask = 16'hFF33;
defparam \U5|Add4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N10
cycloneive_lcell_comb \U5|Bottom_Pipe1_Y_Pos[5]~7 (
// Equation(s):
// \U5|Bottom_Pipe1_Y_Pos[5]~7_combout  = !\U5|Add4~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|Add4~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U5|Bottom_Pipe1_Y_Pos[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Bottom_Pipe1_Y_Pos[5]~7 .lut_mask = 16'h0F0F;
defparam \U5|Bottom_Pipe1_Y_Pos[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N11
dffeas \U5|Bottom_Pipe1_Y_Pos[5] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Bottom_Pipe1_Y_Pos[5]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe1_Y_Pos~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe1_Y_Pos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe1_Y_Pos[5] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe1_Y_Pos[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N0
cycloneive_lcell_comb \U5|Add4~16 (
// Equation(s):
// \U5|Add4~16_combout  = (\SW[17]~input_o  & \U5|Add4~2_combout )

	.dataa(gnd),
	.datab(\SW[17]~input_o ),
	.datac(gnd),
	.datad(\U5|Add4~2_combout ),
	.cin(gnd),
	.combout(\U5|Add4~16_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add4~16 .lut_mask = 16'hCC00;
defparam \U5|Add4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N0
cycloneive_lcell_comb \U5|Bottom_Pipe1_Y_Pos[4]~feeder (
// Equation(s):
// \U5|Bottom_Pipe1_Y_Pos[4]~feeder_combout  = \U5|Add4~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|Add4~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U5|Bottom_Pipe1_Y_Pos[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Bottom_Pipe1_Y_Pos[4]~feeder .lut_mask = 16'hF0F0;
defparam \U5|Bottom_Pipe1_Y_Pos[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N1
dffeas \U5|Bottom_Pipe1_Y_Pos[4] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Bottom_Pipe1_Y_Pos[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe1_Y_Pos~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe1_Y_Pos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe1_Y_Pos[4] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe1_Y_Pos[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N2
cycloneive_lcell_comb \U5|Add4~17 (
// Equation(s):
// \U5|Add4~17_combout  = (\SW[17]~input_o  & \U5|Add4~0_combout )

	.dataa(gnd),
	.datab(\SW[17]~input_o ),
	.datac(gnd),
	.datad(\U5|Add4~0_combout ),
	.cin(gnd),
	.combout(\U5|Add4~17_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add4~17 .lut_mask = 16'hCC00;
defparam \U5|Add4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N6
cycloneive_lcell_comb \U5|Bottom_Pipe1_Y_Pos[3]~feeder (
// Equation(s):
// \U5|Bottom_Pipe1_Y_Pos[3]~feeder_combout  = \U5|Add4~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|Add4~17_combout ),
	.cin(gnd),
	.combout(\U5|Bottom_Pipe1_Y_Pos[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Bottom_Pipe1_Y_Pos[3]~feeder .lut_mask = 16'hFF00;
defparam \U5|Bottom_Pipe1_Y_Pos[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N7
dffeas \U5|Bottom_Pipe1_Y_Pos[3] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Bottom_Pipe1_Y_Pos[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe1_Y_Pos~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe1_Y_Pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe1_Y_Pos[3] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe1_Y_Pos[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N16
cycloneive_lcell_comb \U5|Add11~1 (
// Equation(s):
// \U5|Add11~1_cout  = CARRY(\U5|Bottom_Pipe1_Y_Pos [3])

	.dataa(\U5|Bottom_Pipe1_Y_Pos [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U5|Add11~1_cout ));
// synopsys translate_off
defparam \U5|Add11~1 .lut_mask = 16'h00AA;
defparam \U5|Add11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N18
cycloneive_lcell_comb \U5|Add11~2 (
// Equation(s):
// \U5|Add11~2_combout  = (\U5|Bottom_Pipe1_Y_Pos [4] & (\U5|Add11~1_cout  & VCC)) # (!\U5|Bottom_Pipe1_Y_Pos [4] & (!\U5|Add11~1_cout ))
// \U5|Add11~3  = CARRY((!\U5|Bottom_Pipe1_Y_Pos [4] & !\U5|Add11~1_cout ))

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe1_Y_Pos [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add11~1_cout ),
	.combout(\U5|Add11~2_combout ),
	.cout(\U5|Add11~3 ));
// synopsys translate_off
defparam \U5|Add11~2 .lut_mask = 16'hC303;
defparam \U5|Add11~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N20
cycloneive_lcell_comb \U5|Add11~4 (
// Equation(s):
// \U5|Add11~4_combout  = (\U5|Bottom_Pipe1_Y_Pos [5] & (\U5|Add11~3  $ (GND))) # (!\U5|Bottom_Pipe1_Y_Pos [5] & ((GND) # (!\U5|Add11~3 )))
// \U5|Add11~5  = CARRY((!\U5|Add11~3 ) # (!\U5|Bottom_Pipe1_Y_Pos [5]))

	.dataa(\U5|Bottom_Pipe1_Y_Pos [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add11~3 ),
	.combout(\U5|Add11~4_combout ),
	.cout(\U5|Add11~5 ));
// synopsys translate_off
defparam \U5|Add11~4 .lut_mask = 16'hA55F;
defparam \U5|Add11~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N22
cycloneive_lcell_comb \U5|Add11~6 (
// Equation(s):
// \U5|Add11~6_combout  = (\U5|Bottom_Pipe1_Y_Pos [6] & ((\U5|Add11~5 ) # (GND))) # (!\U5|Bottom_Pipe1_Y_Pos [6] & (!\U5|Add11~5 ))
// \U5|Add11~7  = CARRY((\U5|Bottom_Pipe1_Y_Pos [6]) # (!\U5|Add11~5 ))

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe1_Y_Pos [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add11~5 ),
	.combout(\U5|Add11~6_combout ),
	.cout(\U5|Add11~7 ));
// synopsys translate_off
defparam \U5|Add11~6 .lut_mask = 16'hC3CF;
defparam \U5|Add11~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N24
cycloneive_lcell_comb \U5|Add11~8 (
// Equation(s):
// \U5|Add11~8_combout  = (\U5|Bottom_Pipe1_Y_Pos [7] & (!\U5|Add11~7  & VCC)) # (!\U5|Bottom_Pipe1_Y_Pos [7] & (\U5|Add11~7  $ (GND)))
// \U5|Add11~9  = CARRY((!\U5|Bottom_Pipe1_Y_Pos [7] & !\U5|Add11~7 ))

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe1_Y_Pos [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add11~7 ),
	.combout(\U5|Add11~8_combout ),
	.cout(\U5|Add11~9 ));
// synopsys translate_off
defparam \U5|Add11~8 .lut_mask = 16'h3C03;
defparam \U5|Add11~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N26
cycloneive_lcell_comb \U5|Add11~10 (
// Equation(s):
// \U5|Add11~10_combout  = (\U5|Bottom_Pipe1_Y_Pos [8] & (!\U5|Add11~9 )) # (!\U5|Bottom_Pipe1_Y_Pos [8] & (\U5|Add11~9  & VCC))
// \U5|Add11~11  = CARRY((\U5|Bottom_Pipe1_Y_Pos [8] & !\U5|Add11~9 ))

	.dataa(\U5|Bottom_Pipe1_Y_Pos [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add11~9 ),
	.combout(\U5|Add11~10_combout ),
	.cout(\U5|Add11~11 ));
// synopsys translate_off
defparam \U5|Add11~10 .lut_mask = 16'h5A0A;
defparam \U5|Add11~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N28
cycloneive_lcell_comb \U5|Add11~12 (
// Equation(s):
// \U5|Add11~12_combout  = \U5|Add11~11  $ (GND)
// \U5|Add11~13  = CARRY(!\U5|Add11~11 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add11~11 ),
	.combout(\U5|Add11~12_combout ),
	.cout(\U5|Add11~13 ));
// synopsys translate_off
defparam \U5|Add11~12 .lut_mask = 16'hF00F;
defparam \U5|Add11~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N30
cycloneive_lcell_comb \U5|Add11~14 (
// Equation(s):
// \U5|Add11~14_combout  = !\U5|Add11~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|Add11~13 ),
	.combout(\U5|Add11~14_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add11~14 .lut_mask = 16'h0F0F;
defparam \U5|Add11~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N4
cycloneive_lcell_comb \U5|Bottom_Pipe0_Y_Pos~4 (
// Equation(s):
// \U5|Bottom_Pipe0_Y_Pos~4_combout  = (\SW[17]~input_o  & \U5|Add3~0_combout )

	.dataa(\SW[17]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|Add3~0_combout ),
	.cin(gnd),
	.combout(\U5|Bottom_Pipe0_Y_Pos~4_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Bottom_Pipe0_Y_Pos~4 .lut_mask = 16'hAA00;
defparam \U5|Bottom_Pipe0_Y_Pos~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N0
cycloneive_lcell_comb \U5|Bottom_Pipe1_Y_Pos[2]~feeder (
// Equation(s):
// \U5|Bottom_Pipe1_Y_Pos[2]~feeder_combout  = \U5|Bottom_Pipe0_Y_Pos~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|Bottom_Pipe0_Y_Pos~4_combout ),
	.cin(gnd),
	.combout(\U5|Bottom_Pipe1_Y_Pos[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Bottom_Pipe1_Y_Pos[2]~feeder .lut_mask = 16'hFF00;
defparam \U5|Bottom_Pipe1_Y_Pos[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N1
dffeas \U5|Bottom_Pipe1_Y_Pos[2] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Bottom_Pipe1_Y_Pos[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe1_Y_Pos~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe1_Y_Pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe1_Y_Pos[2] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe1_Y_Pos[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N0
cycloneive_lcell_comb \U5|Bottom_Pipe0_Y_Pos~5 (
// Equation(s):
// \U5|Bottom_Pipe0_Y_Pos~5_combout  = (\SW[17]~input_o  & !\U5|rand_generator|rand [2])

	.dataa(\SW[17]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|rand_generator|rand [2]),
	.cin(gnd),
	.combout(\U5|Bottom_Pipe0_Y_Pos~5_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Bottom_Pipe0_Y_Pos~5 .lut_mask = 16'h00AA;
defparam \U5|Bottom_Pipe0_Y_Pos~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N7
dffeas \U5|Bottom_Pipe1_Y_Pos[1] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|Bottom_Pipe0_Y_Pos~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U5|Bottom_Pipe1_Y_Pos~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe1_Y_Pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe1_Y_Pos[1] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe1_Y_Pos[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N28
cycloneive_lcell_comb \U5|Bottom_Pipe0_Y_Pos~6 (
// Equation(s):
// \U5|Bottom_Pipe0_Y_Pos~6_combout  = (\SW[17]~input_o  & !\U5|rand_generator|rand [1])

	.dataa(gnd),
	.datab(\SW[17]~input_o ),
	.datac(gnd),
	.datad(\U5|rand_generator|rand [1]),
	.cin(gnd),
	.combout(\U5|Bottom_Pipe0_Y_Pos~6_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Bottom_Pipe0_Y_Pos~6 .lut_mask = 16'h00CC;
defparam \U5|Bottom_Pipe0_Y_Pos~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N2
cycloneive_lcell_comb \U5|Bottom_Pipe1_Y_Pos[0]~feeder (
// Equation(s):
// \U5|Bottom_Pipe1_Y_Pos[0]~feeder_combout  = \U5|Bottom_Pipe0_Y_Pos~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|Bottom_Pipe0_Y_Pos~6_combout ),
	.cin(gnd),
	.combout(\U5|Bottom_Pipe1_Y_Pos[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Bottom_Pipe1_Y_Pos[0]~feeder .lut_mask = 16'hFF00;
defparam \U5|Bottom_Pipe1_Y_Pos[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N3
dffeas \U5|Bottom_Pipe1_Y_Pos[0] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Bottom_Pipe1_Y_Pos[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe1_Y_Pos~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe1_Y_Pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe1_Y_Pos[0] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe1_Y_Pos[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N4
cycloneive_lcell_comb \U5|LessThan10~1 (
// Equation(s):
// \U5|LessThan10~1_cout  = CARRY((!\U1|pixel_row [0] & \U5|Bottom_Pipe1_Y_Pos [0]))

	.dataa(\U1|pixel_row [0]),
	.datab(\U5|Bottom_Pipe1_Y_Pos [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U5|LessThan10~1_cout ));
// synopsys translate_off
defparam \U5|LessThan10~1 .lut_mask = 16'h0044;
defparam \U5|LessThan10~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N6
cycloneive_lcell_comb \U5|LessThan10~3 (
// Equation(s):
// \U5|LessThan10~3_cout  = CARRY((\U5|Bottom_Pipe1_Y_Pos [1] & (\U1|pixel_row [1] & !\U5|LessThan10~1_cout )) # (!\U5|Bottom_Pipe1_Y_Pos [1] & ((\U1|pixel_row [1]) # (!\U5|LessThan10~1_cout ))))

	.dataa(\U5|Bottom_Pipe1_Y_Pos [1]),
	.datab(\U1|pixel_row [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan10~1_cout ),
	.combout(),
	.cout(\U5|LessThan10~3_cout ));
// synopsys translate_off
defparam \U5|LessThan10~3 .lut_mask = 16'h004D;
defparam \U5|LessThan10~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N8
cycloneive_lcell_comb \U5|LessThan10~5 (
// Equation(s):
// \U5|LessThan10~5_cout  = CARRY((\U5|Bottom_Pipe1_Y_Pos [2] & ((!\U5|LessThan10~3_cout ) # (!\U1|pixel_row [2]))) # (!\U5|Bottom_Pipe1_Y_Pos [2] & (!\U1|pixel_row [2] & !\U5|LessThan10~3_cout )))

	.dataa(\U5|Bottom_Pipe1_Y_Pos [2]),
	.datab(\U1|pixel_row [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan10~3_cout ),
	.combout(),
	.cout(\U5|LessThan10~5_cout ));
// synopsys translate_off
defparam \U5|LessThan10~5 .lut_mask = 16'h002B;
defparam \U5|LessThan10~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N10
cycloneive_lcell_comb \U5|LessThan10~7 (
// Equation(s):
// \U5|LessThan10~7_cout  = CARRY((\U5|Bottom_Pipe1_Y_Pos [3] & ((\U1|pixel_row [3]) # (!\U5|LessThan10~5_cout ))) # (!\U5|Bottom_Pipe1_Y_Pos [3] & (\U1|pixel_row [3] & !\U5|LessThan10~5_cout )))

	.dataa(\U5|Bottom_Pipe1_Y_Pos [3]),
	.datab(\U1|pixel_row [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan10~5_cout ),
	.combout(),
	.cout(\U5|LessThan10~7_cout ));
// synopsys translate_off
defparam \U5|LessThan10~7 .lut_mask = 16'h008E;
defparam \U5|LessThan10~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N12
cycloneive_lcell_comb \U5|LessThan10~9 (
// Equation(s):
// \U5|LessThan10~9_cout  = CARRY((\U1|pixel_row [4] & (\U5|Add11~2_combout  & !\U5|LessThan10~7_cout )) # (!\U1|pixel_row [4] & ((\U5|Add11~2_combout ) # (!\U5|LessThan10~7_cout ))))

	.dataa(\U1|pixel_row [4]),
	.datab(\U5|Add11~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan10~7_cout ),
	.combout(),
	.cout(\U5|LessThan10~9_cout ));
// synopsys translate_off
defparam \U5|LessThan10~9 .lut_mask = 16'h004D;
defparam \U5|LessThan10~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N14
cycloneive_lcell_comb \U5|LessThan10~11 (
// Equation(s):
// \U5|LessThan10~11_cout  = CARRY((\U5|Add11~4_combout  & (\U1|pixel_row [5] & !\U5|LessThan10~9_cout )) # (!\U5|Add11~4_combout  & ((\U1|pixel_row [5]) # (!\U5|LessThan10~9_cout ))))

	.dataa(\U5|Add11~4_combout ),
	.datab(\U1|pixel_row [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan10~9_cout ),
	.combout(),
	.cout(\U5|LessThan10~11_cout ));
// synopsys translate_off
defparam \U5|LessThan10~11 .lut_mask = 16'h004D;
defparam \U5|LessThan10~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N16
cycloneive_lcell_comb \U5|LessThan10~13 (
// Equation(s):
// \U5|LessThan10~13_cout  = CARRY((\U1|pixel_row [6] & (\U5|Add11~6_combout  & !\U5|LessThan10~11_cout )) # (!\U1|pixel_row [6] & ((\U5|Add11~6_combout ) # (!\U5|LessThan10~11_cout ))))

	.dataa(\U1|pixel_row [6]),
	.datab(\U5|Add11~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan10~11_cout ),
	.combout(),
	.cout(\U5|LessThan10~13_cout ));
// synopsys translate_off
defparam \U5|LessThan10~13 .lut_mask = 16'h004D;
defparam \U5|LessThan10~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N18
cycloneive_lcell_comb \U5|LessThan10~15 (
// Equation(s):
// \U5|LessThan10~15_cout  = CARRY((\U1|pixel_row [7] & ((!\U5|LessThan10~13_cout ) # (!\U5|Add11~8_combout ))) # (!\U1|pixel_row [7] & (!\U5|Add11~8_combout  & !\U5|LessThan10~13_cout )))

	.dataa(\U1|pixel_row [7]),
	.datab(\U5|Add11~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan10~13_cout ),
	.combout(),
	.cout(\U5|LessThan10~15_cout ));
// synopsys translate_off
defparam \U5|LessThan10~15 .lut_mask = 16'h002B;
defparam \U5|LessThan10~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N20
cycloneive_lcell_comb \U5|LessThan10~16 (
// Equation(s):
// \U5|LessThan10~16_combout  = (\U1|pixel_row [8] & (!\U5|LessThan10~15_cout  & \U5|Add11~10_combout )) # (!\U1|pixel_row [8] & ((\U5|Add11~10_combout ) # (!\U5|LessThan10~15_cout )))

	.dataa(gnd),
	.datab(\U1|pixel_row [8]),
	.datac(gnd),
	.datad(\U5|Add11~10_combout ),
	.cin(\U5|LessThan10~15_cout ),
	.combout(\U5|LessThan10~16_combout ),
	.cout());
// synopsys translate_off
defparam \U5|LessThan10~16 .lut_mask = 16'h3F03;
defparam \U5|LessThan10~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N8
cycloneive_lcell_comb \U5|LessThan9~1 (
// Equation(s):
// \U5|LessThan9~1_cout  = CARRY((\U1|pixel_row [0] & !\U5|Bottom_Pipe1_Y_Pos [0]))

	.dataa(\U1|pixel_row [0]),
	.datab(\U5|Bottom_Pipe1_Y_Pos [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U5|LessThan9~1_cout ));
// synopsys translate_off
defparam \U5|LessThan9~1 .lut_mask = 16'h0022;
defparam \U5|LessThan9~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N10
cycloneive_lcell_comb \U5|LessThan9~3 (
// Equation(s):
// \U5|LessThan9~3_cout  = CARRY((\U5|Bottom_Pipe1_Y_Pos [1] & ((!\U5|LessThan9~1_cout ) # (!\U1|pixel_row [1]))) # (!\U5|Bottom_Pipe1_Y_Pos [1] & (!\U1|pixel_row [1] & !\U5|LessThan9~1_cout )))

	.dataa(\U5|Bottom_Pipe1_Y_Pos [1]),
	.datab(\U1|pixel_row [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan9~1_cout ),
	.combout(),
	.cout(\U5|LessThan9~3_cout ));
// synopsys translate_off
defparam \U5|LessThan9~3 .lut_mask = 16'h002B;
defparam \U5|LessThan9~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N12
cycloneive_lcell_comb \U5|LessThan9~5 (
// Equation(s):
// \U5|LessThan9~5_cout  = CARRY((\U1|pixel_row [2] & ((!\U5|LessThan9~3_cout ) # (!\U5|Bottom_Pipe1_Y_Pos [2]))) # (!\U1|pixel_row [2] & (!\U5|Bottom_Pipe1_Y_Pos [2] & !\U5|LessThan9~3_cout )))

	.dataa(\U1|pixel_row [2]),
	.datab(\U5|Bottom_Pipe1_Y_Pos [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan9~3_cout ),
	.combout(),
	.cout(\U5|LessThan9~5_cout ));
// synopsys translate_off
defparam \U5|LessThan9~5 .lut_mask = 16'h002B;
defparam \U5|LessThan9~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N14
cycloneive_lcell_comb \U5|LessThan9~7 (
// Equation(s):
// \U5|LessThan9~7_cout  = CARRY((\U5|Bottom_Pipe1_Y_Pos [3] & ((!\U5|LessThan9~5_cout ) # (!\U1|pixel_row [3]))) # (!\U5|Bottom_Pipe1_Y_Pos [3] & (!\U1|pixel_row [3] & !\U5|LessThan9~5_cout )))

	.dataa(\U5|Bottom_Pipe1_Y_Pos [3]),
	.datab(\U1|pixel_row [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan9~5_cout ),
	.combout(),
	.cout(\U5|LessThan9~7_cout ));
// synopsys translate_off
defparam \U5|LessThan9~7 .lut_mask = 16'h002B;
defparam \U5|LessThan9~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N16
cycloneive_lcell_comb \U5|LessThan9~9 (
// Equation(s):
// \U5|LessThan9~9_cout  = CARRY((\U1|pixel_row [4] & ((!\U5|LessThan9~7_cout ) # (!\U5|Bottom_Pipe1_Y_Pos [4]))) # (!\U1|pixel_row [4] & (!\U5|Bottom_Pipe1_Y_Pos [4] & !\U5|LessThan9~7_cout )))

	.dataa(\U1|pixel_row [4]),
	.datab(\U5|Bottom_Pipe1_Y_Pos [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan9~7_cout ),
	.combout(),
	.cout(\U5|LessThan9~9_cout ));
// synopsys translate_off
defparam \U5|LessThan9~9 .lut_mask = 16'h002B;
defparam \U5|LessThan9~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N18
cycloneive_lcell_comb \U5|LessThan9~11 (
// Equation(s):
// \U5|LessThan9~11_cout  = CARRY((\U1|pixel_row [5] & (!\U5|Bottom_Pipe1_Y_Pos [5] & !\U5|LessThan9~9_cout )) # (!\U1|pixel_row [5] & ((!\U5|LessThan9~9_cout ) # (!\U5|Bottom_Pipe1_Y_Pos [5]))))

	.dataa(\U1|pixel_row [5]),
	.datab(\U5|Bottom_Pipe1_Y_Pos [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan9~9_cout ),
	.combout(),
	.cout(\U5|LessThan9~11_cout ));
// synopsys translate_off
defparam \U5|LessThan9~11 .lut_mask = 16'h0017;
defparam \U5|LessThan9~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N20
cycloneive_lcell_comb \U5|LessThan9~13 (
// Equation(s):
// \U5|LessThan9~13_cout  = CARRY((\U1|pixel_row [6] & ((\U5|Bottom_Pipe1_Y_Pos [6]) # (!\U5|LessThan9~11_cout ))) # (!\U1|pixel_row [6] & (\U5|Bottom_Pipe1_Y_Pos [6] & !\U5|LessThan9~11_cout )))

	.dataa(\U1|pixel_row [6]),
	.datab(\U5|Bottom_Pipe1_Y_Pos [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan9~11_cout ),
	.combout(),
	.cout(\U5|LessThan9~13_cout ));
// synopsys translate_off
defparam \U5|LessThan9~13 .lut_mask = 16'h008E;
defparam \U5|LessThan9~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N22
cycloneive_lcell_comb \U5|LessThan9~15 (
// Equation(s):
// \U5|LessThan9~15_cout  = CARRY((\U1|pixel_row [7] & (!\U5|Bottom_Pipe1_Y_Pos [7] & !\U5|LessThan9~13_cout )) # (!\U1|pixel_row [7] & ((!\U5|LessThan9~13_cout ) # (!\U5|Bottom_Pipe1_Y_Pos [7]))))

	.dataa(\U1|pixel_row [7]),
	.datab(\U5|Bottom_Pipe1_Y_Pos [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan9~13_cout ),
	.combout(),
	.cout(\U5|LessThan9~15_cout ));
// synopsys translate_off
defparam \U5|LessThan9~15 .lut_mask = 16'h0017;
defparam \U5|LessThan9~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N24
cycloneive_lcell_comb \U5|LessThan9~16 (
// Equation(s):
// \U5|LessThan9~16_combout  = (\U1|pixel_row [8] & ((\U5|Bottom_Pipe1_Y_Pos [8]) # (!\U5|LessThan9~15_cout ))) # (!\U1|pixel_row [8] & (!\U5|LessThan9~15_cout  & \U5|Bottom_Pipe1_Y_Pos [8]))

	.dataa(gnd),
	.datab(\U1|pixel_row [8]),
	.datac(gnd),
	.datad(\U5|Bottom_Pipe1_Y_Pos [8]),
	.cin(\U5|LessThan9~15_cout ),
	.combout(\U5|LessThan9~16_combout ),
	.cout());
// synopsys translate_off
defparam \U5|LessThan9~16 .lut_mask = 16'hCF0C;
defparam \U5|LessThan9~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N26
cycloneive_lcell_comb \U5|RGB_Display~1 (
// Equation(s):
// \U5|RGB_Display~1_combout  = (\U5|Add11~12_combout ) # ((\U5|Add11~14_combout ) # ((\U5|LessThan10~16_combout ) # (\U5|LessThan9~16_combout )))

	.dataa(\U5|Add11~12_combout ),
	.datab(\U5|Add11~14_combout ),
	.datac(\U5|LessThan10~16_combout ),
	.datad(\U5|LessThan9~16_combout ),
	.cin(gnd),
	.combout(\U5|RGB_Display~1_combout ),
	.cout());
// synopsys translate_off
defparam \U5|RGB_Display~1 .lut_mask = 16'hFFFE;
defparam \U5|RGB_Display~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N8
cycloneive_lcell_comb \U5|LessThan8~1 (
// Equation(s):
// \U5|LessThan8~1_cout  = CARRY((!\U5|Bottom_Pipe1_X_Pos [0] & !\U1|pixel_column [0]))

	.dataa(\U5|Bottom_Pipe1_X_Pos [0]),
	.datab(\U1|pixel_column [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U5|LessThan8~1_cout ));
// synopsys translate_off
defparam \U5|LessThan8~1 .lut_mask = 16'h0011;
defparam \U5|LessThan8~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N10
cycloneive_lcell_comb \U5|LessThan8~3 (
// Equation(s):
// \U5|LessThan8~3_cout  = CARRY((\U1|pixel_column [1] & ((\U5|Bottom_Pipe1_X_Pos [1]) # (!\U5|LessThan8~1_cout ))) # (!\U1|pixel_column [1] & (\U5|Bottom_Pipe1_X_Pos [1] & !\U5|LessThan8~1_cout )))

	.dataa(\U1|pixel_column [1]),
	.datab(\U5|Bottom_Pipe1_X_Pos [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan8~1_cout ),
	.combout(),
	.cout(\U5|LessThan8~3_cout ));
// synopsys translate_off
defparam \U5|LessThan8~3 .lut_mask = 16'h008E;
defparam \U5|LessThan8~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N12
cycloneive_lcell_comb \U5|LessThan8~5 (
// Equation(s):
// \U5|LessThan8~5_cout  = CARRY((\U5|Bottom_Pipe1_X_Pos [2] & ((!\U5|LessThan8~3_cout ) # (!\U1|pixel_column [2]))) # (!\U5|Bottom_Pipe1_X_Pos [2] & (!\U1|pixel_column [2] & !\U5|LessThan8~3_cout )))

	.dataa(\U5|Bottom_Pipe1_X_Pos [2]),
	.datab(\U1|pixel_column [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan8~3_cout ),
	.combout(),
	.cout(\U5|LessThan8~5_cout ));
// synopsys translate_off
defparam \U5|LessThan8~5 .lut_mask = 16'h002B;
defparam \U5|LessThan8~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N14
cycloneive_lcell_comb \U5|LessThan8~7 (
// Equation(s):
// \U5|LessThan8~7_cout  = CARRY((\U1|pixel_column [3] & ((!\U5|LessThan8~5_cout ) # (!\U5|Add10~2_combout ))) # (!\U1|pixel_column [3] & (!\U5|Add10~2_combout  & !\U5|LessThan8~5_cout )))

	.dataa(\U1|pixel_column [3]),
	.datab(\U5|Add10~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan8~5_cout ),
	.combout(),
	.cout(\U5|LessThan8~7_cout ));
// synopsys translate_off
defparam \U5|LessThan8~7 .lut_mask = 16'h002B;
defparam \U5|LessThan8~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N16
cycloneive_lcell_comb \U5|LessThan8~9 (
// Equation(s):
// \U5|LessThan8~9_cout  = CARRY((\U1|pixel_column [4] & (\U5|Add10~4_combout  & !\U5|LessThan8~7_cout )) # (!\U1|pixel_column [4] & ((\U5|Add10~4_combout ) # (!\U5|LessThan8~7_cout ))))

	.dataa(\U1|pixel_column [4]),
	.datab(\U5|Add10~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan8~7_cout ),
	.combout(),
	.cout(\U5|LessThan8~9_cout ));
// synopsys translate_off
defparam \U5|LessThan8~9 .lut_mask = 16'h004D;
defparam \U5|LessThan8~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N18
cycloneive_lcell_comb \U5|LessThan8~11 (
// Equation(s):
// \U5|LessThan8~11_cout  = CARRY((\U5|Add10~6_combout  & (\U1|pixel_column [5] & !\U5|LessThan8~9_cout )) # (!\U5|Add10~6_combout  & ((\U1|pixel_column [5]) # (!\U5|LessThan8~9_cout ))))

	.dataa(\U5|Add10~6_combout ),
	.datab(\U1|pixel_column [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan8~9_cout ),
	.combout(),
	.cout(\U5|LessThan8~11_cout ));
// synopsys translate_off
defparam \U5|LessThan8~11 .lut_mask = 16'h004D;
defparam \U5|LessThan8~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N20
cycloneive_lcell_comb \U5|LessThan8~13 (
// Equation(s):
// \U5|LessThan8~13_cout  = CARRY((\U1|pixel_column [6] & (\U5|Add10~8_combout  & !\U5|LessThan8~11_cout )) # (!\U1|pixel_column [6] & ((\U5|Add10~8_combout ) # (!\U5|LessThan8~11_cout ))))

	.dataa(\U1|pixel_column [6]),
	.datab(\U5|Add10~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan8~11_cout ),
	.combout(),
	.cout(\U5|LessThan8~13_cout ));
// synopsys translate_off
defparam \U5|LessThan8~13 .lut_mask = 16'h004D;
defparam \U5|LessThan8~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N22
cycloneive_lcell_comb \U5|LessThan8~15 (
// Equation(s):
// \U5|LessThan8~15_cout  = CARRY((\U1|pixel_column [7] & ((!\U5|LessThan8~13_cout ) # (!\U5|Add10~10_combout ))) # (!\U1|pixel_column [7] & (!\U5|Add10~10_combout  & !\U5|LessThan8~13_cout )))

	.dataa(\U1|pixel_column [7]),
	.datab(\U5|Add10~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan8~13_cout ),
	.combout(),
	.cout(\U5|LessThan8~15_cout ));
// synopsys translate_off
defparam \U5|LessThan8~15 .lut_mask = 16'h002B;
defparam \U5|LessThan8~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N24
cycloneive_lcell_comb \U5|LessThan8~17 (
// Equation(s):
// \U5|LessThan8~17_cout  = CARRY((\U5|Add10~12_combout  & ((!\U5|LessThan8~15_cout ) # (!\U1|pixel_column [8]))) # (!\U5|Add10~12_combout  & (!\U1|pixel_column [8] & !\U5|LessThan8~15_cout )))

	.dataa(\U5|Add10~12_combout ),
	.datab(\U1|pixel_column [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan8~15_cout ),
	.combout(),
	.cout(\U5|LessThan8~17_cout ));
// synopsys translate_off
defparam \U5|LessThan8~17 .lut_mask = 16'h002B;
defparam \U5|LessThan8~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N26
cycloneive_lcell_comb \U5|LessThan8~18 (
// Equation(s):
// \U5|LessThan8~18_combout  = (\U1|pixel_column [9] & (\U5|LessThan8~17_cout  & \U5|Add10~14_combout )) # (!\U1|pixel_column [9] & ((\U5|LessThan8~17_cout ) # (\U5|Add10~14_combout )))

	.dataa(gnd),
	.datab(\U1|pixel_column [9]),
	.datac(gnd),
	.datad(\U5|Add10~14_combout ),
	.cin(\U5|LessThan8~17_cout ),
	.combout(\U5|LessThan8~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|LessThan8~18 .lut_mask = 16'hF330;
defparam \U5|LessThan8~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N22
cycloneive_lcell_comb \U5|Draw~3 (
// Equation(s):
// \U5|Draw~3_combout  = (\U5|Draw~2_combout  & (\U5|RGB_Display~1_combout  & ((\U5|Add10~16_combout ) # (\U5|LessThan8~18_combout ))))

	.dataa(\U5|Add10~16_combout ),
	.datab(\U5|Draw~2_combout ),
	.datac(\U5|RGB_Display~1_combout ),
	.datad(\U5|LessThan8~18_combout ),
	.cin(gnd),
	.combout(\U5|Draw~3_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Draw~3 .lut_mask = 16'hC080;
defparam \U5|Draw~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N0
cycloneive_lcell_comb \U5|Add1~0 (
// Equation(s):
// \U5|Add1~0_combout  = \U5|Bottom_Pipe0_X_Pos [0] $ (VCC)
// \U5|Add1~1  = CARRY(\U5|Bottom_Pipe0_X_Pos [0])

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe0_X_Pos [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|Add1~0_combout ),
	.cout(\U5|Add1~1 ));
// synopsys translate_off
defparam \U5|Add1~0 .lut_mask = 16'h33CC;
defparam \U5|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N24
cycloneive_lcell_comb \U5|Add1~29 (
// Equation(s):
// \U5|Add1~29_combout  = (\U5|Add1~0_combout  & \U5|Bottom_Pipe0_X_Pos[2]~1_combout )

	.dataa(\U5|Add1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|Bottom_Pipe0_X_Pos[2]~1_combout ),
	.cin(gnd),
	.combout(\U5|Add1~29_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add1~29 .lut_mask = 16'hAA00;
defparam \U5|Add1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N25
dffeas \U5|Bottom_Pipe0_X_Pos[0] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Add1~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe0_X_Pos[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe0_X_Pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe0_X_Pos[0] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe0_X_Pos[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N2
cycloneive_lcell_comb \U5|Add1~2 (
// Equation(s):
// \U5|Add1~2_combout  = (\U5|Bottom_Pipe0_X_Pos [1] & ((\U5|Add1~1 ) # (GND))) # (!\U5|Bottom_Pipe0_X_Pos [1] & (!\U5|Add1~1 ))
// \U5|Add1~3  = CARRY((\U5|Bottom_Pipe0_X_Pos [1]) # (!\U5|Add1~1 ))

	.dataa(\U5|Bottom_Pipe0_X_Pos [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add1~1 ),
	.combout(\U5|Add1~2_combout ),
	.cout(\U5|Add1~3 ));
// synopsys translate_off
defparam \U5|Add1~2 .lut_mask = 16'hA5AF;
defparam \U5|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N0
cycloneive_lcell_comb \U5|Add1~28 (
// Equation(s):
// \U5|Add1~28_combout  = (\U5|Bottom_Pipe0_X_Pos[2]~1_combout  & !\U5|Add1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|Bottom_Pipe0_X_Pos[2]~1_combout ),
	.datad(\U5|Add1~2_combout ),
	.cin(gnd),
	.combout(\U5|Add1~28_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add1~28 .lut_mask = 16'h00F0;
defparam \U5|Add1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y28_N1
dffeas \U5|Bottom_Pipe0_X_Pos[1] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Add1~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe0_X_Pos[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe0_X_Pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe0_X_Pos[1] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe0_X_Pos[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N4
cycloneive_lcell_comb \U5|Add1~4 (
// Equation(s):
// \U5|Add1~4_combout  = (\U5|Bottom_Pipe0_X_Pos [2] & ((GND) # (!\U5|Add1~3 ))) # (!\U5|Bottom_Pipe0_X_Pos [2] & (\U5|Add1~3  $ (GND)))
// \U5|Add1~5  = CARRY((\U5|Bottom_Pipe0_X_Pos [2]) # (!\U5|Add1~3 ))

	.dataa(\U5|Bottom_Pipe0_X_Pos [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add1~3 ),
	.combout(\U5|Add1~4_combout ),
	.cout(\U5|Add1~5 ));
// synopsys translate_off
defparam \U5|Add1~4 .lut_mask = 16'h5AAF;
defparam \U5|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N2
cycloneive_lcell_comb \U5|Add1~27 (
// Equation(s):
// \U5|Add1~27_combout  = (\U5|Add1~4_combout  & \U5|Bottom_Pipe0_X_Pos[2]~1_combout )

	.dataa(\U5|Add1~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|Bottom_Pipe0_X_Pos[2]~1_combout ),
	.cin(gnd),
	.combout(\U5|Add1~27_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add1~27 .lut_mask = 16'hAA00;
defparam \U5|Add1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y29_N3
dffeas \U5|Bottom_Pipe0_X_Pos[2] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Add1~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe0_X_Pos[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe0_X_Pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe0_X_Pos[2] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe0_X_Pos[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N6
cycloneive_lcell_comb \U5|Add1~6 (
// Equation(s):
// \U5|Add1~6_combout  = (\U5|Bottom_Pipe0_X_Pos [3] & (\U5|Add1~5  & VCC)) # (!\U5|Bottom_Pipe0_X_Pos [3] & (!\U5|Add1~5 ))
// \U5|Add1~7  = CARRY((!\U5|Bottom_Pipe0_X_Pos [3] & !\U5|Add1~5 ))

	.dataa(\U5|Bottom_Pipe0_X_Pos [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add1~5 ),
	.combout(\U5|Add1~6_combout ),
	.cout(\U5|Add1~7 ));
// synopsys translate_off
defparam \U5|Add1~6 .lut_mask = 16'hA505;
defparam \U5|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N0
cycloneive_lcell_comb \U5|Add1~26 (
// Equation(s):
// \U5|Add1~26_combout  = (\U5|Add1~6_combout  & \U5|Bottom_Pipe0_X_Pos[2]~1_combout )

	.dataa(\U5|Add1~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|Bottom_Pipe0_X_Pos[2]~1_combout ),
	.cin(gnd),
	.combout(\U5|Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add1~26 .lut_mask = 16'hAA00;
defparam \U5|Add1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y29_N1
dffeas \U5|Bottom_Pipe0_X_Pos[3] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Add1~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe0_X_Pos[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe0_X_Pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe0_X_Pos[3] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe0_X_Pos[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N8
cycloneive_lcell_comb \U5|Add1~8 (
// Equation(s):
// \U5|Add1~8_combout  = (\U5|Bottom_Pipe0_X_Pos [4] & ((GND) # (!\U5|Add1~7 ))) # (!\U5|Bottom_Pipe0_X_Pos [4] & (\U5|Add1~7  $ (GND)))
// \U5|Add1~9  = CARRY((\U5|Bottom_Pipe0_X_Pos [4]) # (!\U5|Add1~7 ))

	.dataa(\U5|Bottom_Pipe0_X_Pos [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add1~7 ),
	.combout(\U5|Add1~8_combout ),
	.cout(\U5|Add1~9 ));
// synopsys translate_off
defparam \U5|Add1~8 .lut_mask = 16'h5AAF;
defparam \U5|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N10
cycloneive_lcell_comb \U5|Add1~25 (
// Equation(s):
// \U5|Add1~25_combout  = (\U5|Add1~8_combout  & \U5|Bottom_Pipe0_X_Pos[2]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|Add1~8_combout ),
	.datad(\U5|Bottom_Pipe0_X_Pos[2]~1_combout ),
	.cin(gnd),
	.combout(\U5|Add1~25_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add1~25 .lut_mask = 16'hF000;
defparam \U5|Add1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y29_N11
dffeas \U5|Bottom_Pipe0_X_Pos[4] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Add1~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe0_X_Pos[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe0_X_Pos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe0_X_Pos[4] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe0_X_Pos[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N10
cycloneive_lcell_comb \U5|Add1~10 (
// Equation(s):
// \U5|Add1~10_combout  = (\U5|Bottom_Pipe0_X_Pos [5] & (\U5|Add1~9  & VCC)) # (!\U5|Bottom_Pipe0_X_Pos [5] & (!\U5|Add1~9 ))
// \U5|Add1~11  = CARRY((!\U5|Bottom_Pipe0_X_Pos [5] & !\U5|Add1~9 ))

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe0_X_Pos [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add1~9 ),
	.combout(\U5|Add1~10_combout ),
	.cout(\U5|Add1~11 ));
// synopsys translate_off
defparam \U5|Add1~10 .lut_mask = 16'hC303;
defparam \U5|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N4
cycloneive_lcell_comb \U5|Add1~24 (
// Equation(s):
// \U5|Add1~24_combout  = (\U5|Add1~10_combout  & \U5|Bottom_Pipe0_X_Pos[2]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|Add1~10_combout ),
	.datad(\U5|Bottom_Pipe0_X_Pos[2]~1_combout ),
	.cin(gnd),
	.combout(\U5|Add1~24_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add1~24 .lut_mask = 16'hF000;
defparam \U5|Add1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y29_N5
dffeas \U5|Bottom_Pipe0_X_Pos[5] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Add1~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe0_X_Pos[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe0_X_Pos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe0_X_Pos[5] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe0_X_Pos[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N12
cycloneive_lcell_comb \U5|Add1~12 (
// Equation(s):
// \U5|Add1~12_combout  = (\U5|Bottom_Pipe0_X_Pos [6] & ((GND) # (!\U5|Add1~11 ))) # (!\U5|Bottom_Pipe0_X_Pos [6] & (\U5|Add1~11  $ (GND)))
// \U5|Add1~13  = CARRY((\U5|Bottom_Pipe0_X_Pos [6]) # (!\U5|Add1~11 ))

	.dataa(\U5|Bottom_Pipe0_X_Pos [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add1~11 ),
	.combout(\U5|Add1~12_combout ),
	.cout(\U5|Add1~13 ));
// synopsys translate_off
defparam \U5|Add1~12 .lut_mask = 16'h5AAF;
defparam \U5|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N30
cycloneive_lcell_comb \U5|Add1~23 (
// Equation(s):
// \U5|Add1~23_combout  = (\U5|Add1~12_combout  & \U5|Bottom_Pipe0_X_Pos[2]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|Add1~12_combout ),
	.datad(\U5|Bottom_Pipe0_X_Pos[2]~1_combout ),
	.cin(gnd),
	.combout(\U5|Add1~23_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add1~23 .lut_mask = 16'hF000;
defparam \U5|Add1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N31
dffeas \U5|Bottom_Pipe0_X_Pos[6] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Add1~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe0_X_Pos[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe0_X_Pos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe0_X_Pos[6] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe0_X_Pos[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N14
cycloneive_lcell_comb \U5|Add1~14 (
// Equation(s):
// \U5|Add1~14_combout  = (\U5|Bottom_Pipe0_X_Pos [7] & (!\U5|Add1~13 )) # (!\U5|Bottom_Pipe0_X_Pos [7] & (\U5|Add1~13  & VCC))
// \U5|Add1~15  = CARRY((\U5|Bottom_Pipe0_X_Pos [7] & !\U5|Add1~13 ))

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe0_X_Pos [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add1~13 ),
	.combout(\U5|Add1~14_combout ),
	.cout(\U5|Add1~15 ));
// synopsys translate_off
defparam \U5|Add1~14 .lut_mask = 16'h3C0C;
defparam \U5|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N6
cycloneive_lcell_comb \U5|Add1~22 (
// Equation(s):
// \U5|Add1~22_combout  = (!\U5|Add1~14_combout  & \U5|Bottom_Pipe0_X_Pos[2]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|Add1~14_combout ),
	.datad(\U5|Bottom_Pipe0_X_Pos[2]~1_combout ),
	.cin(gnd),
	.combout(\U5|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add1~22 .lut_mask = 16'h0F00;
defparam \U5|Add1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y29_N7
dffeas \U5|Bottom_Pipe0_X_Pos[7] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Add1~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe0_X_Pos[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe0_X_Pos [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe0_X_Pos[7] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe0_X_Pos[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N16
cycloneive_lcell_comb \U5|Add1~16 (
// Equation(s):
// \U5|Add1~16_combout  = (\U5|Bottom_Pipe0_X_Pos [8] & ((GND) # (!\U5|Add1~15 ))) # (!\U5|Bottom_Pipe0_X_Pos [8] & (\U5|Add1~15  $ (GND)))
// \U5|Add1~17  = CARRY((\U5|Bottom_Pipe0_X_Pos [8]) # (!\U5|Add1~15 ))

	.dataa(\U5|Bottom_Pipe0_X_Pos [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add1~15 ),
	.combout(\U5|Add1~16_combout ),
	.cout(\U5|Add1~17 ));
// synopsys translate_off
defparam \U5|Add1~16 .lut_mask = 16'h5AAF;
defparam \U5|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N8
cycloneive_lcell_comb \U5|Add1~21 (
// Equation(s):
// \U5|Add1~21_combout  = (\U5|Bottom_Pipe0_X_Pos[2]~1_combout  & \U5|Add1~16_combout )

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe0_X_Pos[2]~1_combout ),
	.datac(gnd),
	.datad(\U5|Add1~16_combout ),
	.cin(gnd),
	.combout(\U5|Add1~21_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add1~21 .lut_mask = 16'hCC00;
defparam \U5|Add1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y29_N9
dffeas \U5|Bottom_Pipe0_X_Pos[8] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Add1~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe0_X_Pos[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe0_X_Pos [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe0_X_Pos[8] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe0_X_Pos[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N8
cycloneive_lcell_comb \U5|score~3 (
// Equation(s):
// \U5|score~3_combout  = (\U5|Bottom_Pipe0_X_Pos [7] & (\U5|Bottom_Pipe0_X_Pos [1] & (!\U5|Bottom_Pipe0_X_Pos [10] & !\U5|Bottom_Pipe0_X_Pos [8])))

	.dataa(\U5|Bottom_Pipe0_X_Pos [7]),
	.datab(\U5|Bottom_Pipe0_X_Pos [1]),
	.datac(\U5|Bottom_Pipe0_X_Pos [10]),
	.datad(\U5|Bottom_Pipe0_X_Pos [8]),
	.cin(gnd),
	.combout(\U5|score~3_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score~3 .lut_mask = 16'h0008;
defparam \U5|score~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N18
cycloneive_lcell_comb \U5|Add1~18 (
// Equation(s):
// \U5|Add1~18_combout  = (\U5|Bottom_Pipe0_X_Pos [9] & (!\U5|Add1~17 )) # (!\U5|Bottom_Pipe0_X_Pos [9] & (\U5|Add1~17  & VCC))
// \U5|Add1~19  = CARRY((\U5|Bottom_Pipe0_X_Pos [9] & !\U5|Add1~17 ))

	.dataa(\U5|Bottom_Pipe0_X_Pos [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add1~17 ),
	.combout(\U5|Add1~18_combout ),
	.cout(\U5|Add1~19 ));
// synopsys translate_off
defparam \U5|Add1~18 .lut_mask = 16'h5A0A;
defparam \U5|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N22
cycloneive_lcell_comb \U5|Add1~20 (
// Equation(s):
// \U5|Add1~20_combout  = (\U5|Bottom_Pipe0_X_Pos[2]~1_combout  & !\U5|Add1~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|Bottom_Pipe0_X_Pos[2]~1_combout ),
	.datad(\U5|Add1~18_combout ),
	.cin(gnd),
	.combout(\U5|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add1~20 .lut_mask = 16'h00F0;
defparam \U5|Add1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y29_N23
dffeas \U5|Bottom_Pipe0_X_Pos[9] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Add1~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe0_X_Pos[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe0_X_Pos [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe0_X_Pos[9] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe0_X_Pos[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y29_N28
cycloneive_lcell_comb \U5|score~4 (
// Equation(s):
// \U5|score~4_combout  = (!\U5|Bottom_Pipe0_X_Pos [2] & (!\U5|Bottom_Pipe0_X_Pos [3] & (!\U5|Bottom_Pipe0_X_Pos [5] & \U5|Bottom_Pipe0_X_Pos [9])))

	.dataa(\U5|Bottom_Pipe0_X_Pos [2]),
	.datab(\U5|Bottom_Pipe0_X_Pos [3]),
	.datac(\U5|Bottom_Pipe0_X_Pos [5]),
	.datad(\U5|Bottom_Pipe0_X_Pos [9]),
	.cin(gnd),
	.combout(\U5|score~4_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score~4 .lut_mask = 16'h0100;
defparam \U5|score~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N22
cycloneive_lcell_comb \U5|LessThan0~0 (
// Equation(s):
// \U5|LessThan0~0_combout  = (\U5|Bottom_Pipe0_X_Pos [6]) # ((\U5|Bottom_Pipe0_X_Pos [0]) # (\U5|Bottom_Pipe0_X_Pos [4]))

	.dataa(\U5|Bottom_Pipe0_X_Pos [6]),
	.datab(\U5|Bottom_Pipe0_X_Pos [0]),
	.datac(gnd),
	.datad(\U5|Bottom_Pipe0_X_Pos [4]),
	.cin(gnd),
	.combout(\U5|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U5|LessThan0~0 .lut_mask = 16'hFFEE;
defparam \U5|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N30
cycloneive_lcell_comb \U5|Bottom_Pipe0_X_Pos[2]~1 (
// Equation(s):
// \U5|Bottom_Pipe0_X_Pos[2]~1_combout  = (\SW[17]~input_o  & (((\U5|LessThan0~0_combout ) # (!\U5|score~4_combout )) # (!\U5|score~3_combout )))

	.dataa(\SW[17]~input_o ),
	.datab(\U5|score~3_combout ),
	.datac(\U5|score~4_combout ),
	.datad(\U5|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\U5|Bottom_Pipe0_X_Pos[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Bottom_Pipe0_X_Pos[2]~1 .lut_mask = 16'hAA2A;
defparam \U5|Bottom_Pipe0_X_Pos[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N20
cycloneive_lcell_comb \U5|Add1~30 (
// Equation(s):
// \U5|Add1~30_combout  = \U5|Add1~19  $ (\U5|Bottom_Pipe0_X_Pos [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|Bottom_Pipe0_X_Pos [10]),
	.cin(\U5|Add1~19 ),
	.combout(\U5|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add1~30 .lut_mask = 16'h0FF0;
defparam \U5|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N22
cycloneive_lcell_comb \U5|Add1~32 (
// Equation(s):
// \U5|Add1~32_combout  = (\U5|Bottom_Pipe0_X_Pos[2]~1_combout  & \U5|Add1~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|Bottom_Pipe0_X_Pos[2]~1_combout ),
	.datad(\U5|Add1~30_combout ),
	.cin(gnd),
	.combout(\U5|Add1~32_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add1~32 .lut_mask = 16'hF000;
defparam \U5|Add1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y28_N23
dffeas \U5|Bottom_Pipe0_X_Pos[10] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Add1~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe0_X_Pos[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe0_X_Pos [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe0_X_Pos[10] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe0_X_Pos[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N0
cycloneive_lcell_comb \U5|LessThan3~1 (
// Equation(s):
// \U5|LessThan3~1_cout  = CARRY((\U1|pixel_column [0] & !\U5|Bottom_Pipe0_X_Pos [0]))

	.dataa(\U1|pixel_column [0]),
	.datab(\U5|Bottom_Pipe0_X_Pos [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U5|LessThan3~1_cout ));
// synopsys translate_off
defparam \U5|LessThan3~1 .lut_mask = 16'h0022;
defparam \U5|LessThan3~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N2
cycloneive_lcell_comb \U5|LessThan3~3 (
// Equation(s):
// \U5|LessThan3~3_cout  = CARRY((\U1|pixel_column [1] & (!\U5|Bottom_Pipe0_X_Pos [1] & !\U5|LessThan3~1_cout )) # (!\U1|pixel_column [1] & ((!\U5|LessThan3~1_cout ) # (!\U5|Bottom_Pipe0_X_Pos [1]))))

	.dataa(\U1|pixel_column [1]),
	.datab(\U5|Bottom_Pipe0_X_Pos [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan3~1_cout ),
	.combout(),
	.cout(\U5|LessThan3~3_cout ));
// synopsys translate_off
defparam \U5|LessThan3~3 .lut_mask = 16'h0017;
defparam \U5|LessThan3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N4
cycloneive_lcell_comb \U5|LessThan3~5 (
// Equation(s):
// \U5|LessThan3~5_cout  = CARRY((\U1|pixel_column [2] & ((!\U5|LessThan3~3_cout ) # (!\U5|Bottom_Pipe0_X_Pos [2]))) # (!\U1|pixel_column [2] & (!\U5|Bottom_Pipe0_X_Pos [2] & !\U5|LessThan3~3_cout )))

	.dataa(\U1|pixel_column [2]),
	.datab(\U5|Bottom_Pipe0_X_Pos [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan3~3_cout ),
	.combout(),
	.cout(\U5|LessThan3~5_cout ));
// synopsys translate_off
defparam \U5|LessThan3~5 .lut_mask = 16'h002B;
defparam \U5|LessThan3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N6
cycloneive_lcell_comb \U5|LessThan3~7 (
// Equation(s):
// \U5|LessThan3~7_cout  = CARRY((\U1|pixel_column [3] & (\U5|Bottom_Pipe0_X_Pos [3] & !\U5|LessThan3~5_cout )) # (!\U1|pixel_column [3] & ((\U5|Bottom_Pipe0_X_Pos [3]) # (!\U5|LessThan3~5_cout ))))

	.dataa(\U1|pixel_column [3]),
	.datab(\U5|Bottom_Pipe0_X_Pos [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan3~5_cout ),
	.combout(),
	.cout(\U5|LessThan3~7_cout ));
// synopsys translate_off
defparam \U5|LessThan3~7 .lut_mask = 16'h004D;
defparam \U5|LessThan3~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N8
cycloneive_lcell_comb \U5|LessThan3~9 (
// Equation(s):
// \U5|LessThan3~9_cout  = CARRY((\U1|pixel_column [4] & ((!\U5|LessThan3~7_cout ) # (!\U5|Bottom_Pipe0_X_Pos [4]))) # (!\U1|pixel_column [4] & (!\U5|Bottom_Pipe0_X_Pos [4] & !\U5|LessThan3~7_cout )))

	.dataa(\U1|pixel_column [4]),
	.datab(\U5|Bottom_Pipe0_X_Pos [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan3~7_cout ),
	.combout(),
	.cout(\U5|LessThan3~9_cout ));
// synopsys translate_off
defparam \U5|LessThan3~9 .lut_mask = 16'h002B;
defparam \U5|LessThan3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N10
cycloneive_lcell_comb \U5|LessThan3~11 (
// Equation(s):
// \U5|LessThan3~11_cout  = CARRY((\U1|pixel_column [5] & (\U5|Bottom_Pipe0_X_Pos [5] & !\U5|LessThan3~9_cout )) # (!\U1|pixel_column [5] & ((\U5|Bottom_Pipe0_X_Pos [5]) # (!\U5|LessThan3~9_cout ))))

	.dataa(\U1|pixel_column [5]),
	.datab(\U5|Bottom_Pipe0_X_Pos [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan3~9_cout ),
	.combout(),
	.cout(\U5|LessThan3~11_cout ));
// synopsys translate_off
defparam \U5|LessThan3~11 .lut_mask = 16'h004D;
defparam \U5|LessThan3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N12
cycloneive_lcell_comb \U5|LessThan3~13 (
// Equation(s):
// \U5|LessThan3~13_cout  = CARRY((\U5|Bottom_Pipe0_X_Pos [6] & (\U1|pixel_column [6] & !\U5|LessThan3~11_cout )) # (!\U5|Bottom_Pipe0_X_Pos [6] & ((\U1|pixel_column [6]) # (!\U5|LessThan3~11_cout ))))

	.dataa(\U5|Bottom_Pipe0_X_Pos [6]),
	.datab(\U1|pixel_column [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan3~11_cout ),
	.combout(),
	.cout(\U5|LessThan3~13_cout ));
// synopsys translate_off
defparam \U5|LessThan3~13 .lut_mask = 16'h004D;
defparam \U5|LessThan3~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N14
cycloneive_lcell_comb \U5|LessThan3~15 (
// Equation(s):
// \U5|LessThan3~15_cout  = CARRY((\U5|Bottom_Pipe0_X_Pos [7] & (!\U1|pixel_column [7] & !\U5|LessThan3~13_cout )) # (!\U5|Bottom_Pipe0_X_Pos [7] & ((!\U5|LessThan3~13_cout ) # (!\U1|pixel_column [7]))))

	.dataa(\U5|Bottom_Pipe0_X_Pos [7]),
	.datab(\U1|pixel_column [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan3~13_cout ),
	.combout(),
	.cout(\U5|LessThan3~15_cout ));
// synopsys translate_off
defparam \U5|LessThan3~15 .lut_mask = 16'h0017;
defparam \U5|LessThan3~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N16
cycloneive_lcell_comb \U5|LessThan3~17 (
// Equation(s):
// \U5|LessThan3~17_cout  = CARRY((\U5|Bottom_Pipe0_X_Pos [8] & (\U1|pixel_column [8] & !\U5|LessThan3~15_cout )) # (!\U5|Bottom_Pipe0_X_Pos [8] & ((\U1|pixel_column [8]) # (!\U5|LessThan3~15_cout ))))

	.dataa(\U5|Bottom_Pipe0_X_Pos [8]),
	.datab(\U1|pixel_column [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan3~15_cout ),
	.combout(),
	.cout(\U5|LessThan3~17_cout ));
// synopsys translate_off
defparam \U5|LessThan3~17 .lut_mask = 16'h004D;
defparam \U5|LessThan3~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N18
cycloneive_lcell_comb \U5|LessThan3~18 (
// Equation(s):
// \U5|LessThan3~18_combout  = (\U1|pixel_column [9] & ((\U5|LessThan3~17_cout ) # (\U5|Bottom_Pipe0_X_Pos [9]))) # (!\U1|pixel_column [9] & (\U5|LessThan3~17_cout  & \U5|Bottom_Pipe0_X_Pos [9]))

	.dataa(\U1|pixel_column [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|Bottom_Pipe0_X_Pos [9]),
	.cin(\U5|LessThan3~17_cout ),
	.combout(\U5|LessThan3~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|LessThan3~18 .lut_mask = 16'hFAA0;
defparam \U5|LessThan3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N26
cycloneive_lcell_comb \U5|Draw~0 (
// Equation(s):
// \U5|Draw~0_combout  = (!\U5|Bottom_Pipe0_X_Pos [10] & \U5|LessThan3~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|Bottom_Pipe0_X_Pos [10]),
	.datad(\U5|LessThan3~18_combout ),
	.cin(gnd),
	.combout(\U5|Draw~0_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Draw~0 .lut_mask = 16'h0F00;
defparam \U5|Draw~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N12
cycloneive_lcell_comb \U5|Add8~1 (
// Equation(s):
// \U5|Add8~1_cout  = CARRY(\U5|Bottom_Pipe0_X_Pos [2])

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe0_X_Pos [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U5|Add8~1_cout ));
// synopsys translate_off
defparam \U5|Add8~1 .lut_mask = 16'h00CC;
defparam \U5|Add8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N14
cycloneive_lcell_comb \U5|Add8~2 (
// Equation(s):
// \U5|Add8~2_combout  = (\U5|Bottom_Pipe0_X_Pos [3] & (\U5|Add8~1_cout  & VCC)) # (!\U5|Bottom_Pipe0_X_Pos [3] & (!\U5|Add8~1_cout ))
// \U5|Add8~3  = CARRY((!\U5|Bottom_Pipe0_X_Pos [3] & !\U5|Add8~1_cout ))

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe0_X_Pos [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add8~1_cout ),
	.combout(\U5|Add8~2_combout ),
	.cout(\U5|Add8~3 ));
// synopsys translate_off
defparam \U5|Add8~2 .lut_mask = 16'hC303;
defparam \U5|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N16
cycloneive_lcell_comb \U5|Add8~4 (
// Equation(s):
// \U5|Add8~4_combout  = (\U5|Bottom_Pipe0_X_Pos [4] & ((GND) # (!\U5|Add8~3 ))) # (!\U5|Bottom_Pipe0_X_Pos [4] & (\U5|Add8~3  $ (GND)))
// \U5|Add8~5  = CARRY((\U5|Bottom_Pipe0_X_Pos [4]) # (!\U5|Add8~3 ))

	.dataa(\U5|Bottom_Pipe0_X_Pos [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add8~3 ),
	.combout(\U5|Add8~4_combout ),
	.cout(\U5|Add8~5 ));
// synopsys translate_off
defparam \U5|Add8~4 .lut_mask = 16'h5AAF;
defparam \U5|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N18
cycloneive_lcell_comb \U5|Add8~6 (
// Equation(s):
// \U5|Add8~6_combout  = (\U5|Bottom_Pipe0_X_Pos [5] & (!\U5|Add8~5 )) # (!\U5|Bottom_Pipe0_X_Pos [5] & ((\U5|Add8~5 ) # (GND)))
// \U5|Add8~7  = CARRY((!\U5|Add8~5 ) # (!\U5|Bottom_Pipe0_X_Pos [5]))

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe0_X_Pos [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add8~5 ),
	.combout(\U5|Add8~6_combout ),
	.cout(\U5|Add8~7 ));
// synopsys translate_off
defparam \U5|Add8~6 .lut_mask = 16'h3C3F;
defparam \U5|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N20
cycloneive_lcell_comb \U5|Add8~8 (
// Equation(s):
// \U5|Add8~8_combout  = (\U5|Bottom_Pipe0_X_Pos [6] & (\U5|Add8~7  $ (GND))) # (!\U5|Bottom_Pipe0_X_Pos [6] & (!\U5|Add8~7  & VCC))
// \U5|Add8~9  = CARRY((\U5|Bottom_Pipe0_X_Pos [6] & !\U5|Add8~7 ))

	.dataa(\U5|Bottom_Pipe0_X_Pos [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add8~7 ),
	.combout(\U5|Add8~8_combout ),
	.cout(\U5|Add8~9 ));
// synopsys translate_off
defparam \U5|Add8~8 .lut_mask = 16'hA50A;
defparam \U5|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N22
cycloneive_lcell_comb \U5|Add8~10 (
// Equation(s):
// \U5|Add8~10_combout  = (\U5|Bottom_Pipe0_X_Pos [7] & ((\U5|Add8~9 ) # (GND))) # (!\U5|Bottom_Pipe0_X_Pos [7] & (!\U5|Add8~9 ))
// \U5|Add8~11  = CARRY((\U5|Bottom_Pipe0_X_Pos [7]) # (!\U5|Add8~9 ))

	.dataa(\U5|Bottom_Pipe0_X_Pos [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add8~9 ),
	.combout(\U5|Add8~10_combout ),
	.cout(\U5|Add8~11 ));
// synopsys translate_off
defparam \U5|Add8~10 .lut_mask = 16'hA5AF;
defparam \U5|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N24
cycloneive_lcell_comb \U5|Add8~12 (
// Equation(s):
// \U5|Add8~12_combout  = (\U5|Bottom_Pipe0_X_Pos [8] & (\U5|Add8~11  $ (GND))) # (!\U5|Bottom_Pipe0_X_Pos [8] & (!\U5|Add8~11  & VCC))
// \U5|Add8~13  = CARRY((\U5|Bottom_Pipe0_X_Pos [8] & !\U5|Add8~11 ))

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe0_X_Pos [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add8~11 ),
	.combout(\U5|Add8~12_combout ),
	.cout(\U5|Add8~13 ));
// synopsys translate_off
defparam \U5|Add8~12 .lut_mask = 16'hC30C;
defparam \U5|Add8~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N26
cycloneive_lcell_comb \U5|Add8~14 (
// Equation(s):
// \U5|Add8~14_combout  = (\U5|Bottom_Pipe0_X_Pos [9] & ((\U5|Add8~13 ) # (GND))) # (!\U5|Bottom_Pipe0_X_Pos [9] & (!\U5|Add8~13 ))
// \U5|Add8~15  = CARRY((\U5|Bottom_Pipe0_X_Pos [9]) # (!\U5|Add8~13 ))

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe0_X_Pos [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add8~13 ),
	.combout(\U5|Add8~14_combout ),
	.cout(\U5|Add8~15 ));
// synopsys translate_off
defparam \U5|Add8~14 .lut_mask = 16'hC3CF;
defparam \U5|Add8~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N28
cycloneive_lcell_comb \U5|Add8~16 (
// Equation(s):
// \U5|Add8~16_combout  = \U5|Add8~15  $ (!\U5|Bottom_Pipe0_X_Pos [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|Bottom_Pipe0_X_Pos [10]),
	.cin(\U5|Add8~15 ),
	.combout(\U5|Add8~16_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add8~16 .lut_mask = 16'hF00F;
defparam \U5|Add8~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y29_N6
cycloneive_lcell_comb \U5|LessThan4~1 (
// Equation(s):
// \U5|LessThan4~1_cout  = CARRY((\U5|Bottom_Pipe0_X_Pos [0] & !\U1|pixel_column [0]))

	.dataa(\U5|Bottom_Pipe0_X_Pos [0]),
	.datab(\U1|pixel_column [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U5|LessThan4~1_cout ));
// synopsys translate_off
defparam \U5|LessThan4~1 .lut_mask = 16'h0022;
defparam \U5|LessThan4~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y29_N8
cycloneive_lcell_comb \U5|LessThan4~3 (
// Equation(s):
// \U5|LessThan4~3_cout  = CARRY((\U1|pixel_column [1] & ((\U5|Bottom_Pipe0_X_Pos [1]) # (!\U5|LessThan4~1_cout ))) # (!\U1|pixel_column [1] & (\U5|Bottom_Pipe0_X_Pos [1] & !\U5|LessThan4~1_cout )))

	.dataa(\U1|pixel_column [1]),
	.datab(\U5|Bottom_Pipe0_X_Pos [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan4~1_cout ),
	.combout(),
	.cout(\U5|LessThan4~3_cout ));
// synopsys translate_off
defparam \U5|LessThan4~3 .lut_mask = 16'h008E;
defparam \U5|LessThan4~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y29_N10
cycloneive_lcell_comb \U5|LessThan4~5 (
// Equation(s):
// \U5|LessThan4~5_cout  = CARRY((\U5|Bottom_Pipe0_X_Pos [2] & (!\U1|pixel_column [2] & !\U5|LessThan4~3_cout )) # (!\U5|Bottom_Pipe0_X_Pos [2] & ((!\U5|LessThan4~3_cout ) # (!\U1|pixel_column [2]))))

	.dataa(\U5|Bottom_Pipe0_X_Pos [2]),
	.datab(\U1|pixel_column [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan4~3_cout ),
	.combout(),
	.cout(\U5|LessThan4~5_cout ));
// synopsys translate_off
defparam \U5|LessThan4~5 .lut_mask = 16'h0017;
defparam \U5|LessThan4~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y29_N12
cycloneive_lcell_comb \U5|LessThan4~7 (
// Equation(s):
// \U5|LessThan4~7_cout  = CARRY((\U1|pixel_column [3] & ((!\U5|LessThan4~5_cout ) # (!\U5|Add8~2_combout ))) # (!\U1|pixel_column [3] & (!\U5|Add8~2_combout  & !\U5|LessThan4~5_cout )))

	.dataa(\U1|pixel_column [3]),
	.datab(\U5|Add8~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan4~5_cout ),
	.combout(),
	.cout(\U5|LessThan4~7_cout ));
// synopsys translate_off
defparam \U5|LessThan4~7 .lut_mask = 16'h002B;
defparam \U5|LessThan4~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y29_N14
cycloneive_lcell_comb \U5|LessThan4~9 (
// Equation(s):
// \U5|LessThan4~9_cout  = CARRY((\U1|pixel_column [4] & (\U5|Add8~4_combout  & !\U5|LessThan4~7_cout )) # (!\U1|pixel_column [4] & ((\U5|Add8~4_combout ) # (!\U5|LessThan4~7_cout ))))

	.dataa(\U1|pixel_column [4]),
	.datab(\U5|Add8~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan4~7_cout ),
	.combout(),
	.cout(\U5|LessThan4~9_cout ));
// synopsys translate_off
defparam \U5|LessThan4~9 .lut_mask = 16'h004D;
defparam \U5|LessThan4~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y29_N16
cycloneive_lcell_comb \U5|LessThan4~11 (
// Equation(s):
// \U5|LessThan4~11_cout  = CARRY((\U1|pixel_column [5] & ((!\U5|LessThan4~9_cout ) # (!\U5|Add8~6_combout ))) # (!\U1|pixel_column [5] & (!\U5|Add8~6_combout  & !\U5|LessThan4~9_cout )))

	.dataa(\U1|pixel_column [5]),
	.datab(\U5|Add8~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan4~9_cout ),
	.combout(),
	.cout(\U5|LessThan4~11_cout ));
// synopsys translate_off
defparam \U5|LessThan4~11 .lut_mask = 16'h002B;
defparam \U5|LessThan4~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y29_N18
cycloneive_lcell_comb \U5|LessThan4~13 (
// Equation(s):
// \U5|LessThan4~13_cout  = CARRY((\U5|Add8~8_combout  & ((!\U5|LessThan4~11_cout ) # (!\U1|pixel_column [6]))) # (!\U5|Add8~8_combout  & (!\U1|pixel_column [6] & !\U5|LessThan4~11_cout )))

	.dataa(\U5|Add8~8_combout ),
	.datab(\U1|pixel_column [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan4~11_cout ),
	.combout(),
	.cout(\U5|LessThan4~13_cout ));
// synopsys translate_off
defparam \U5|LessThan4~13 .lut_mask = 16'h002B;
defparam \U5|LessThan4~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y29_N20
cycloneive_lcell_comb \U5|LessThan4~15 (
// Equation(s):
// \U5|LessThan4~15_cout  = CARRY((\U1|pixel_column [7] & ((!\U5|LessThan4~13_cout ) # (!\U5|Add8~10_combout ))) # (!\U1|pixel_column [7] & (!\U5|Add8~10_combout  & !\U5|LessThan4~13_cout )))

	.dataa(\U1|pixel_column [7]),
	.datab(\U5|Add8~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan4~13_cout ),
	.combout(),
	.cout(\U5|LessThan4~15_cout ));
// synopsys translate_off
defparam \U5|LessThan4~15 .lut_mask = 16'h002B;
defparam \U5|LessThan4~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y29_N22
cycloneive_lcell_comb \U5|LessThan4~17 (
// Equation(s):
// \U5|LessThan4~17_cout  = CARRY((\U1|pixel_column [8] & (\U5|Add8~12_combout  & !\U5|LessThan4~15_cout )) # (!\U1|pixel_column [8] & ((\U5|Add8~12_combout ) # (!\U5|LessThan4~15_cout ))))

	.dataa(\U1|pixel_column [8]),
	.datab(\U5|Add8~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan4~15_cout ),
	.combout(),
	.cout(\U5|LessThan4~17_cout ));
// synopsys translate_off
defparam \U5|LessThan4~17 .lut_mask = 16'h004D;
defparam \U5|LessThan4~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y29_N24
cycloneive_lcell_comb \U5|LessThan4~18 (
// Equation(s):
// \U5|LessThan4~18_combout  = (\U1|pixel_column [9] & (\U5|LessThan4~17_cout  & \U5|Add8~14_combout )) # (!\U1|pixel_column [9] & ((\U5|LessThan4~17_cout ) # (\U5|Add8~14_combout )))

	.dataa(gnd),
	.datab(\U1|pixel_column [9]),
	.datac(gnd),
	.datad(\U5|Add8~14_combout ),
	.cin(\U5|LessThan4~17_cout ),
	.combout(\U5|LessThan4~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|LessThan4~18 .lut_mask = 16'hF330;
defparam \U5|LessThan4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N28
cycloneive_lcell_comb \U5|score~5 (
// Equation(s):
// \U5|score~5_combout  = (\U5|Bottom_Pipe0_X_Pos [6] & (\U5|Bottom_Pipe0_X_Pos [4] & \U5|Bottom_Pipe0_X_Pos [0]))

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe0_X_Pos [6]),
	.datac(\U5|Bottom_Pipe0_X_Pos [4]),
	.datad(\U5|Bottom_Pipe0_X_Pos [0]),
	.cin(gnd),
	.combout(\U5|score~5_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score~5 .lut_mask = 16'hC000;
defparam \U5|score~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N30
cycloneive_lcell_comb \U5|Bottom_Pipe0_Y_Pos~1 (
// Equation(s):
// \U5|Bottom_Pipe0_Y_Pos~1_combout  = (\U5|Bottom_Pipe0_X_Pos [3] & (\U5|Bottom_Pipe0_X_Pos [2] & (\U5|Bottom_Pipe0_X_Pos [5] & !\U5|Bottom_Pipe0_X_Pos [9])))

	.dataa(\U5|Bottom_Pipe0_X_Pos [3]),
	.datab(\U5|Bottom_Pipe0_X_Pos [2]),
	.datac(\U5|Bottom_Pipe0_X_Pos [5]),
	.datad(\U5|Bottom_Pipe0_X_Pos [9]),
	.cin(gnd),
	.combout(\U5|Bottom_Pipe0_Y_Pos~1_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Bottom_Pipe0_Y_Pos~1 .lut_mask = 16'h0080;
defparam \U5|Bottom_Pipe0_Y_Pos~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N28
cycloneive_lcell_comb \U5|Bottom_Pipe0_Y_Pos~0 (
// Equation(s):
// \U5|Bottom_Pipe0_Y_Pos~0_combout  = (\U5|Bottom_Pipe0_X_Pos [7] & (!\U5|Bottom_Pipe0_X_Pos [1] & (!\U5|Bottom_Pipe0_X_Pos [10] & !\U5|Bottom_Pipe0_X_Pos [8])))

	.dataa(\U5|Bottom_Pipe0_X_Pos [7]),
	.datab(\U5|Bottom_Pipe0_X_Pos [1]),
	.datac(\U5|Bottom_Pipe0_X_Pos [10]),
	.datad(\U5|Bottom_Pipe0_X_Pos [8]),
	.cin(gnd),
	.combout(\U5|Bottom_Pipe0_Y_Pos~0_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Bottom_Pipe0_Y_Pos~0 .lut_mask = 16'h0002;
defparam \U5|Bottom_Pipe0_Y_Pos~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N2
cycloneive_lcell_comb \U5|Bottom_Pipe0_Y_Pos~2 (
// Equation(s):
// \U5|Bottom_Pipe0_Y_Pos~2_combout  = (\U5|score~5_combout  & (\SW[17]~input_o  & (\U5|Bottom_Pipe0_Y_Pos~1_combout  & \U5|Bottom_Pipe0_Y_Pos~0_combout )))

	.dataa(\U5|score~5_combout ),
	.datab(\SW[17]~input_o ),
	.datac(\U5|Bottom_Pipe0_Y_Pos~1_combout ),
	.datad(\U5|Bottom_Pipe0_Y_Pos~0_combout ),
	.cin(gnd),
	.combout(\U5|Bottom_Pipe0_Y_Pos~2_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Bottom_Pipe0_Y_Pos~2 .lut_mask = 16'h8000;
defparam \U5|Bottom_Pipe0_Y_Pos~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N12
cycloneive_lcell_comb \U5|Bottom_Pipe0_Y_Pos~3 (
// Equation(s):
// \U5|Bottom_Pipe0_Y_Pos~3_combout  = (\U5|Bottom_Pipe0_Y_Pos~2_combout ) # ((!\SW[17]~input_o  & \SW[16]~input_o ))

	.dataa(\SW[17]~input_o ),
	.datab(gnd),
	.datac(\SW[16]~input_o ),
	.datad(\U5|Bottom_Pipe0_Y_Pos~2_combout ),
	.cin(gnd),
	.combout(\U5|Bottom_Pipe0_Y_Pos~3_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Bottom_Pipe0_Y_Pos~3 .lut_mask = 16'hFF50;
defparam \U5|Bottom_Pipe0_Y_Pos~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y25_N13
dffeas \U5|Bottom_Pipe0_Y_Pos[8] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|Add4~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U5|Bottom_Pipe0_Y_Pos~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe0_Y_Pos [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe0_Y_Pos[8] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe0_Y_Pos[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N10
cycloneive_lcell_comb \U5|Bottom_Pipe0_Y_Pos[7]~feeder (
// Equation(s):
// \U5|Bottom_Pipe0_Y_Pos[7]~feeder_combout  = \U5|Add4~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|Add4~13_combout ),
	.cin(gnd),
	.combout(\U5|Bottom_Pipe0_Y_Pos[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Bottom_Pipe0_Y_Pos[7]~feeder .lut_mask = 16'hFF00;
defparam \U5|Bottom_Pipe0_Y_Pos[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y25_N11
dffeas \U5|Bottom_Pipe0_Y_Pos[7] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Bottom_Pipe0_Y_Pos[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe0_Y_Pos~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe0_Y_Pos [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe0_Y_Pos[7] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe0_Y_Pos[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y25_N1
dffeas \U5|Bottom_Pipe0_Y_Pos[6] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|Add4~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U5|Bottom_Pipe0_Y_Pos~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe0_Y_Pos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe0_Y_Pos[6] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe0_Y_Pos[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y25_N1
dffeas \U5|Bottom_Pipe0_Y_Pos[5] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|Add4~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U5|Bottom_Pipe0_Y_Pos~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe0_Y_Pos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe0_Y_Pos[5] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe0_Y_Pos[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N6
cycloneive_lcell_comb \U5|Bottom_Pipe0_Y_Pos[4]~8 (
// Equation(s):
// \U5|Bottom_Pipe0_Y_Pos[4]~8_combout  = !\U5|Add4~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|Add4~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U5|Bottom_Pipe0_Y_Pos[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Bottom_Pipe0_Y_Pos[4]~8 .lut_mask = 16'h0F0F;
defparam \U5|Bottom_Pipe0_Y_Pos[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y25_N7
dffeas \U5|Bottom_Pipe0_Y_Pos[4] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Bottom_Pipe0_Y_Pos[4]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe0_Y_Pos~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe0_Y_Pos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe0_Y_Pos[4] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe0_Y_Pos[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y25_N5
dffeas \U5|Bottom_Pipe0_Y_Pos[3] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|Add4~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U5|Bottom_Pipe0_Y_Pos~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe0_Y_Pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe0_Y_Pos[3] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe0_Y_Pos[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N16
cycloneive_lcell_comb \U5|Add9~1 (
// Equation(s):
// \U5|Add9~1_cout  = CARRY(\U5|Bottom_Pipe0_Y_Pos [3])

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe0_Y_Pos [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U5|Add9~1_cout ));
// synopsys translate_off
defparam \U5|Add9~1 .lut_mask = 16'h00CC;
defparam \U5|Add9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N18
cycloneive_lcell_comb \U5|Add9~2 (
// Equation(s):
// \U5|Add9~2_combout  = (\U5|Bottom_Pipe0_Y_Pos [4] & (!\U5|Add9~1_cout )) # (!\U5|Bottom_Pipe0_Y_Pos [4] & (\U5|Add9~1_cout  & VCC))
// \U5|Add9~3  = CARRY((\U5|Bottom_Pipe0_Y_Pos [4] & !\U5|Add9~1_cout ))

	.dataa(\U5|Bottom_Pipe0_Y_Pos [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add9~1_cout ),
	.combout(\U5|Add9~2_combout ),
	.cout(\U5|Add9~3 ));
// synopsys translate_off
defparam \U5|Add9~2 .lut_mask = 16'h5A0A;
defparam \U5|Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N20
cycloneive_lcell_comb \U5|Add9~4 (
// Equation(s):
// \U5|Add9~4_combout  = (\U5|Bottom_Pipe0_Y_Pos [5] & ((GND) # (!\U5|Add9~3 ))) # (!\U5|Bottom_Pipe0_Y_Pos [5] & (\U5|Add9~3  $ (GND)))
// \U5|Add9~5  = CARRY((\U5|Bottom_Pipe0_Y_Pos [5]) # (!\U5|Add9~3 ))

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe0_Y_Pos [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add9~3 ),
	.combout(\U5|Add9~4_combout ),
	.cout(\U5|Add9~5 ));
// synopsys translate_off
defparam \U5|Add9~4 .lut_mask = 16'h3CCF;
defparam \U5|Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N22
cycloneive_lcell_comb \U5|Add9~6 (
// Equation(s):
// \U5|Add9~6_combout  = (\U5|Bottom_Pipe0_Y_Pos [6] & (!\U5|Add9~5 )) # (!\U5|Bottom_Pipe0_Y_Pos [6] & ((\U5|Add9~5 ) # (GND)))
// \U5|Add9~7  = CARRY((!\U5|Add9~5 ) # (!\U5|Bottom_Pipe0_Y_Pos [6]))

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe0_Y_Pos [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add9~5 ),
	.combout(\U5|Add9~6_combout ),
	.cout(\U5|Add9~7 ));
// synopsys translate_off
defparam \U5|Add9~6 .lut_mask = 16'h3C3F;
defparam \U5|Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N24
cycloneive_lcell_comb \U5|Add9~8 (
// Equation(s):
// \U5|Add9~8_combout  = (\U5|Bottom_Pipe0_Y_Pos [7] & (!\U5|Add9~7  & VCC)) # (!\U5|Bottom_Pipe0_Y_Pos [7] & (\U5|Add9~7  $ (GND)))
// \U5|Add9~9  = CARRY((!\U5|Bottom_Pipe0_Y_Pos [7] & !\U5|Add9~7 ))

	.dataa(\U5|Bottom_Pipe0_Y_Pos [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add9~7 ),
	.combout(\U5|Add9~8_combout ),
	.cout(\U5|Add9~9 ));
// synopsys translate_off
defparam \U5|Add9~8 .lut_mask = 16'h5A05;
defparam \U5|Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N26
cycloneive_lcell_comb \U5|Add9~10 (
// Equation(s):
// \U5|Add9~10_combout  = (\U5|Bottom_Pipe0_Y_Pos [8] & (\U5|Add9~9  & VCC)) # (!\U5|Bottom_Pipe0_Y_Pos [8] & (!\U5|Add9~9 ))
// \U5|Add9~11  = CARRY((!\U5|Bottom_Pipe0_Y_Pos [8] & !\U5|Add9~9 ))

	.dataa(\U5|Bottom_Pipe0_Y_Pos [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add9~9 ),
	.combout(\U5|Add9~10_combout ),
	.cout(\U5|Add9~11 ));
// synopsys translate_off
defparam \U5|Add9~10 .lut_mask = 16'hA505;
defparam \U5|Add9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N28
cycloneive_lcell_comb \U5|Add9~12 (
// Equation(s):
// \U5|Add9~12_combout  = \U5|Add9~11  $ (GND)
// \U5|Add9~13  = CARRY(!\U5|Add9~11 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add9~11 ),
	.combout(\U5|Add9~12_combout ),
	.cout(\U5|Add9~13 ));
// synopsys translate_off
defparam \U5|Add9~12 .lut_mask = 16'hF00F;
defparam \U5|Add9~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N26
cycloneive_lcell_comb \U5|Bottom_Pipe0_Y_Pos[2]~9 (
// Equation(s):
// \U5|Bottom_Pipe0_Y_Pos[2]~9_combout  = !\U5|Bottom_Pipe0_Y_Pos~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|Bottom_Pipe0_Y_Pos~4_combout ),
	.cin(gnd),
	.combout(\U5|Bottom_Pipe0_Y_Pos[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Bottom_Pipe0_Y_Pos[2]~9 .lut_mask = 16'h00FF;
defparam \U5|Bottom_Pipe0_Y_Pos[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y25_N27
dffeas \U5|Bottom_Pipe0_Y_Pos[2] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Bottom_Pipe0_Y_Pos[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe0_Y_Pos~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe0_Y_Pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe0_Y_Pos[2] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe0_Y_Pos[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N24
cycloneive_lcell_comb \U5|Bottom_Pipe0_Y_Pos[1]~10 (
// Equation(s):
// \U5|Bottom_Pipe0_Y_Pos[1]~10_combout  = !\U5|Bottom_Pipe0_Y_Pos~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|Bottom_Pipe0_Y_Pos~5_combout ),
	.cin(gnd),
	.combout(\U5|Bottom_Pipe0_Y_Pos[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Bottom_Pipe0_Y_Pos[1]~10 .lut_mask = 16'h00FF;
defparam \U5|Bottom_Pipe0_Y_Pos[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y25_N25
dffeas \U5|Bottom_Pipe0_Y_Pos[1] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Bottom_Pipe0_Y_Pos[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe0_Y_Pos~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe0_Y_Pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe0_Y_Pos[1] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe0_Y_Pos[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y25_N9
dffeas \U5|Bottom_Pipe0_Y_Pos[0] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|Bottom_Pipe0_Y_Pos~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U5|Bottom_Pipe0_Y_Pos~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe0_Y_Pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe0_Y_Pos[0] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe0_Y_Pos[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N14
cycloneive_lcell_comb \U5|LessThan5~1 (
// Equation(s):
// \U5|LessThan5~1_cout  = CARRY((\U1|pixel_row [0] & !\U5|Bottom_Pipe0_Y_Pos [0]))

	.dataa(\U1|pixel_row [0]),
	.datab(\U5|Bottom_Pipe0_Y_Pos [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U5|LessThan5~1_cout ));
// synopsys translate_off
defparam \U5|LessThan5~1 .lut_mask = 16'h0022;
defparam \U5|LessThan5~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N16
cycloneive_lcell_comb \U5|LessThan5~3 (
// Equation(s):
// \U5|LessThan5~3_cout  = CARRY((\U5|Bottom_Pipe0_Y_Pos [1] & (!\U1|pixel_row [1] & !\U5|LessThan5~1_cout )) # (!\U5|Bottom_Pipe0_Y_Pos [1] & ((!\U5|LessThan5~1_cout ) # (!\U1|pixel_row [1]))))

	.dataa(\U5|Bottom_Pipe0_Y_Pos [1]),
	.datab(\U1|pixel_row [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan5~1_cout ),
	.combout(),
	.cout(\U5|LessThan5~3_cout ));
// synopsys translate_off
defparam \U5|LessThan5~3 .lut_mask = 16'h0017;
defparam \U5|LessThan5~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N18
cycloneive_lcell_comb \U5|LessThan5~5 (
// Equation(s):
// \U5|LessThan5~5_cout  = CARRY((\U5|Bottom_Pipe0_Y_Pos [2] & ((\U1|pixel_row [2]) # (!\U5|LessThan5~3_cout ))) # (!\U5|Bottom_Pipe0_Y_Pos [2] & (\U1|pixel_row [2] & !\U5|LessThan5~3_cout )))

	.dataa(\U5|Bottom_Pipe0_Y_Pos [2]),
	.datab(\U1|pixel_row [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan5~3_cout ),
	.combout(),
	.cout(\U5|LessThan5~5_cout ));
// synopsys translate_off
defparam \U5|LessThan5~5 .lut_mask = 16'h008E;
defparam \U5|LessThan5~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N20
cycloneive_lcell_comb \U5|LessThan5~7 (
// Equation(s):
// \U5|LessThan5~7_cout  = CARRY((\U5|Bottom_Pipe0_Y_Pos [3] & ((!\U5|LessThan5~5_cout ) # (!\U1|pixel_row [3]))) # (!\U5|Bottom_Pipe0_Y_Pos [3] & (!\U1|pixel_row [3] & !\U5|LessThan5~5_cout )))

	.dataa(\U5|Bottom_Pipe0_Y_Pos [3]),
	.datab(\U1|pixel_row [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan5~5_cout ),
	.combout(),
	.cout(\U5|LessThan5~7_cout ));
// synopsys translate_off
defparam \U5|LessThan5~7 .lut_mask = 16'h002B;
defparam \U5|LessThan5~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N22
cycloneive_lcell_comb \U5|LessThan5~9 (
// Equation(s):
// \U5|LessThan5~9_cout  = CARRY((\U5|Bottom_Pipe0_Y_Pos [4] & ((\U1|pixel_row [4]) # (!\U5|LessThan5~7_cout ))) # (!\U5|Bottom_Pipe0_Y_Pos [4] & (\U1|pixel_row [4] & !\U5|LessThan5~7_cout )))

	.dataa(\U5|Bottom_Pipe0_Y_Pos [4]),
	.datab(\U1|pixel_row [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan5~7_cout ),
	.combout(),
	.cout(\U5|LessThan5~9_cout ));
// synopsys translate_off
defparam \U5|LessThan5~9 .lut_mask = 16'h008E;
defparam \U5|LessThan5~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N24
cycloneive_lcell_comb \U5|LessThan5~11 (
// Equation(s):
// \U5|LessThan5~11_cout  = CARRY((\U5|Bottom_Pipe0_Y_Pos [5] & ((!\U5|LessThan5~9_cout ) # (!\U1|pixel_row [5]))) # (!\U5|Bottom_Pipe0_Y_Pos [5] & (!\U1|pixel_row [5] & !\U5|LessThan5~9_cout )))

	.dataa(\U5|Bottom_Pipe0_Y_Pos [5]),
	.datab(\U1|pixel_row [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan5~9_cout ),
	.combout(),
	.cout(\U5|LessThan5~11_cout ));
// synopsys translate_off
defparam \U5|LessThan5~11 .lut_mask = 16'h002B;
defparam \U5|LessThan5~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N26
cycloneive_lcell_comb \U5|LessThan5~13 (
// Equation(s):
// \U5|LessThan5~13_cout  = CARRY((\U1|pixel_row [6] & ((!\U5|LessThan5~11_cout ) # (!\U5|Bottom_Pipe0_Y_Pos [6]))) # (!\U1|pixel_row [6] & (!\U5|Bottom_Pipe0_Y_Pos [6] & !\U5|LessThan5~11_cout )))

	.dataa(\U1|pixel_row [6]),
	.datab(\U5|Bottom_Pipe0_Y_Pos [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan5~11_cout ),
	.combout(),
	.cout(\U5|LessThan5~13_cout ));
// synopsys translate_off
defparam \U5|LessThan5~13 .lut_mask = 16'h002B;
defparam \U5|LessThan5~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N28
cycloneive_lcell_comb \U5|LessThan5~15 (
// Equation(s):
// \U5|LessThan5~15_cout  = CARRY((\U1|pixel_row [7] & (!\U5|Bottom_Pipe0_Y_Pos [7] & !\U5|LessThan5~13_cout )) # (!\U1|pixel_row [7] & ((!\U5|LessThan5~13_cout ) # (!\U5|Bottom_Pipe0_Y_Pos [7]))))

	.dataa(\U1|pixel_row [7]),
	.datab(\U5|Bottom_Pipe0_Y_Pos [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan5~13_cout ),
	.combout(),
	.cout(\U5|LessThan5~15_cout ));
// synopsys translate_off
defparam \U5|LessThan5~15 .lut_mask = 16'h0017;
defparam \U5|LessThan5~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N30
cycloneive_lcell_comb \U5|LessThan5~16 (
// Equation(s):
// \U5|LessThan5~16_combout  = (\U1|pixel_row [8] & ((!\U5|Bottom_Pipe0_Y_Pos [8]) # (!\U5|LessThan5~15_cout ))) # (!\U1|pixel_row [8] & (!\U5|LessThan5~15_cout  & !\U5|Bottom_Pipe0_Y_Pos [8]))

	.dataa(gnd),
	.datab(\U1|pixel_row [8]),
	.datac(gnd),
	.datad(\U5|Bottom_Pipe0_Y_Pos [8]),
	.cin(\U5|LessThan5~15_cout ),
	.combout(\U5|LessThan5~16_combout ),
	.cout());
// synopsys translate_off
defparam \U5|LessThan5~16 .lut_mask = 16'h0CCF;
defparam \U5|LessThan5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N30
cycloneive_lcell_comb \U5|Add9~14 (
// Equation(s):
// \U5|Add9~14_combout  = !\U5|Add9~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|Add9~13 ),
	.combout(\U5|Add9~14_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add9~14 .lut_mask = 16'h0F0F;
defparam \U5|Add9~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N0
cycloneive_lcell_comb \U5|LessThan6~1 (
// Equation(s):
// \U5|LessThan6~1_cout  = CARRY((\U5|Bottom_Pipe0_Y_Pos [0] & !\U1|pixel_row [0]))

	.dataa(\U5|Bottom_Pipe0_Y_Pos [0]),
	.datab(\U1|pixel_row [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U5|LessThan6~1_cout ));
// synopsys translate_off
defparam \U5|LessThan6~1 .lut_mask = 16'h0022;
defparam \U5|LessThan6~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N2
cycloneive_lcell_comb \U5|LessThan6~3 (
// Equation(s):
// \U5|LessThan6~3_cout  = CARRY((\U1|pixel_row [1] & ((\U5|Bottom_Pipe0_Y_Pos [1]) # (!\U5|LessThan6~1_cout ))) # (!\U1|pixel_row [1] & (\U5|Bottom_Pipe0_Y_Pos [1] & !\U5|LessThan6~1_cout )))

	.dataa(\U1|pixel_row [1]),
	.datab(\U5|Bottom_Pipe0_Y_Pos [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan6~1_cout ),
	.combout(),
	.cout(\U5|LessThan6~3_cout ));
// synopsys translate_off
defparam \U5|LessThan6~3 .lut_mask = 16'h008E;
defparam \U5|LessThan6~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N4
cycloneive_lcell_comb \U5|LessThan6~5 (
// Equation(s):
// \U5|LessThan6~5_cout  = CARRY((\U5|Bottom_Pipe0_Y_Pos [2] & (!\U1|pixel_row [2] & !\U5|LessThan6~3_cout )) # (!\U5|Bottom_Pipe0_Y_Pos [2] & ((!\U5|LessThan6~3_cout ) # (!\U1|pixel_row [2]))))

	.dataa(\U5|Bottom_Pipe0_Y_Pos [2]),
	.datab(\U1|pixel_row [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan6~3_cout ),
	.combout(),
	.cout(\U5|LessThan6~5_cout ));
// synopsys translate_off
defparam \U5|LessThan6~5 .lut_mask = 16'h0017;
defparam \U5|LessThan6~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N6
cycloneive_lcell_comb \U5|LessThan6~7 (
// Equation(s):
// \U5|LessThan6~7_cout  = CARRY((\U1|pixel_row [3] & ((\U5|Bottom_Pipe0_Y_Pos [3]) # (!\U5|LessThan6~5_cout ))) # (!\U1|pixel_row [3] & (\U5|Bottom_Pipe0_Y_Pos [3] & !\U5|LessThan6~5_cout )))

	.dataa(\U1|pixel_row [3]),
	.datab(\U5|Bottom_Pipe0_Y_Pos [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan6~5_cout ),
	.combout(),
	.cout(\U5|LessThan6~7_cout ));
// synopsys translate_off
defparam \U5|LessThan6~7 .lut_mask = 16'h008E;
defparam \U5|LessThan6~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N8
cycloneive_lcell_comb \U5|LessThan6~9 (
// Equation(s):
// \U5|LessThan6~9_cout  = CARRY((\U1|pixel_row [4] & (\U5|Add9~2_combout  & !\U5|LessThan6~7_cout )) # (!\U1|pixel_row [4] & ((\U5|Add9~2_combout ) # (!\U5|LessThan6~7_cout ))))

	.dataa(\U1|pixel_row [4]),
	.datab(\U5|Add9~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan6~7_cout ),
	.combout(),
	.cout(\U5|LessThan6~9_cout ));
// synopsys translate_off
defparam \U5|LessThan6~9 .lut_mask = 16'h004D;
defparam \U5|LessThan6~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N10
cycloneive_lcell_comb \U5|LessThan6~11 (
// Equation(s):
// \U5|LessThan6~11_cout  = CARRY((\U5|Add9~4_combout  & (\U1|pixel_row [5] & !\U5|LessThan6~9_cout )) # (!\U5|Add9~4_combout  & ((\U1|pixel_row [5]) # (!\U5|LessThan6~9_cout ))))

	.dataa(\U5|Add9~4_combout ),
	.datab(\U1|pixel_row [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan6~9_cout ),
	.combout(),
	.cout(\U5|LessThan6~11_cout ));
// synopsys translate_off
defparam \U5|LessThan6~11 .lut_mask = 16'h004D;
defparam \U5|LessThan6~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N12
cycloneive_lcell_comb \U5|LessThan6~13 (
// Equation(s):
// \U5|LessThan6~13_cout  = CARRY((\U1|pixel_row [6] & (\U5|Add9~6_combout  & !\U5|LessThan6~11_cout )) # (!\U1|pixel_row [6] & ((\U5|Add9~6_combout ) # (!\U5|LessThan6~11_cout ))))

	.dataa(\U1|pixel_row [6]),
	.datab(\U5|Add9~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan6~11_cout ),
	.combout(),
	.cout(\U5|LessThan6~13_cout ));
// synopsys translate_off
defparam \U5|LessThan6~13 .lut_mask = 16'h004D;
defparam \U5|LessThan6~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N14
cycloneive_lcell_comb \U5|LessThan6~15 (
// Equation(s):
// \U5|LessThan6~15_cout  = CARRY((\U1|pixel_row [7] & ((!\U5|LessThan6~13_cout ) # (!\U5|Add9~8_combout ))) # (!\U1|pixel_row [7] & (!\U5|Add9~8_combout  & !\U5|LessThan6~13_cout )))

	.dataa(\U1|pixel_row [7]),
	.datab(\U5|Add9~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan6~13_cout ),
	.combout(),
	.cout(\U5|LessThan6~15_cout ));
// synopsys translate_off
defparam \U5|LessThan6~15 .lut_mask = 16'h002B;
defparam \U5|LessThan6~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N16
cycloneive_lcell_comb \U5|LessThan6~16 (
// Equation(s):
// \U5|LessThan6~16_combout  = (\U1|pixel_row [8] & (!\U5|LessThan6~15_cout  & \U5|Add9~10_combout )) # (!\U1|pixel_row [8] & ((\U5|Add9~10_combout ) # (!\U5|LessThan6~15_cout )))

	.dataa(\U1|pixel_row [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|Add9~10_combout ),
	.cin(\U5|LessThan6~15_cout ),
	.combout(\U5|LessThan6~16_combout ),
	.cout());
// synopsys translate_off
defparam \U5|LessThan6~16 .lut_mask = 16'h5F05;
defparam \U5|LessThan6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N10
cycloneive_lcell_comb \U5|RGB_Display~0 (
// Equation(s):
// \U5|RGB_Display~0_combout  = (\U5|Add9~12_combout ) # ((\U5|LessThan5~16_combout ) # ((\U5|Add9~14_combout ) # (\U5|LessThan6~16_combout )))

	.dataa(\U5|Add9~12_combout ),
	.datab(\U5|LessThan5~16_combout ),
	.datac(\U5|Add9~14_combout ),
	.datad(\U5|LessThan6~16_combout ),
	.cin(gnd),
	.combout(\U5|RGB_Display~0_combout ),
	.cout());
// synopsys translate_off
defparam \U5|RGB_Display~0 .lut_mask = 16'hFFFE;
defparam \U5|RGB_Display~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N8
cycloneive_lcell_comb \U5|Draw~1 (
// Equation(s):
// \U5|Draw~1_combout  = (\U5|Draw~0_combout  & (\U5|RGB_Display~0_combout  & ((\U5|Add8~16_combout ) # (\U5|LessThan4~18_combout ))))

	.dataa(\U5|Draw~0_combout ),
	.datab(\U5|Add8~16_combout ),
	.datac(\U5|LessThan4~18_combout ),
	.datad(\U5|RGB_Display~0_combout ),
	.cin(gnd),
	.combout(\U5|Draw~1_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Draw~1 .lut_mask = 16'hA800;
defparam \U5|Draw~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N0
cycloneive_lcell_comb \U5|Add5~0 (
// Equation(s):
// \U5|Add5~0_combout  = \U5|Bottom_Pipe2_X_Pos [0] $ (GND)
// \U5|Add5~1  = CARRY(!\U5|Bottom_Pipe2_X_Pos [0])

	.dataa(\U5|Bottom_Pipe2_X_Pos [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|Add5~0_combout ),
	.cout(\U5|Add5~1 ));
// synopsys translate_off
defparam \U5|Add5~0 .lut_mask = 16'hAA55;
defparam \U5|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N30
cycloneive_lcell_comb \U5|Add5~32 (
// Equation(s):
// \U5|Add5~32_combout  = (\SW[17]~input_o  & ((!\U5|Bottom_Pipe2_X_Pos[3]~0_combout ) # (!\U5|Add5~0_combout )))

	.dataa(gnd),
	.datab(\SW[17]~input_o ),
	.datac(\U5|Add5~0_combout ),
	.datad(\U5|Bottom_Pipe2_X_Pos[3]~0_combout ),
	.cin(gnd),
	.combout(\U5|Add5~32_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add5~32 .lut_mask = 16'h0CCC;
defparam \U5|Add5~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N31
dffeas \U5|Bottom_Pipe2_X_Pos[0] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Add5~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe0_X_Pos[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe2_X_Pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe2_X_Pos[0] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe2_X_Pos[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N2
cycloneive_lcell_comb \U5|Add5~2 (
// Equation(s):
// \U5|Add5~2_combout  = (\U5|Bottom_Pipe2_X_Pos [1] & ((\U5|Add5~1 ) # (GND))) # (!\U5|Bottom_Pipe2_X_Pos [1] & (!\U5|Add5~1 ))
// \U5|Add5~3  = CARRY((\U5|Bottom_Pipe2_X_Pos [1]) # (!\U5|Add5~1 ))

	.dataa(\U5|Bottom_Pipe2_X_Pos [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add5~1 ),
	.combout(\U5|Add5~2_combout ),
	.cout(\U5|Add5~3 ));
// synopsys translate_off
defparam \U5|Add5~2 .lut_mask = 16'hA5AF;
defparam \U5|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N22
cycloneive_lcell_comb \U5|Add5~31 (
// Equation(s):
// \U5|Add5~31_combout  = (!\U5|Add5~2_combout  & \U5|Bottom_Pipe2_X_Pos[3]~0_combout )

	.dataa(gnd),
	.datab(\U5|Add5~2_combout ),
	.datac(\U5|Bottom_Pipe2_X_Pos[3]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U5|Add5~31_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add5~31 .lut_mask = 16'h3030;
defparam \U5|Add5~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N23
dffeas \U5|Bottom_Pipe2_X_Pos[1] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Add5~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe0_X_Pos[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe2_X_Pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe2_X_Pos[1] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe2_X_Pos[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N4
cycloneive_lcell_comb \U5|Add5~4 (
// Equation(s):
// \U5|Add5~4_combout  = (\U5|Bottom_Pipe2_X_Pos [2] & (\U5|Add5~3  $ (GND))) # (!\U5|Bottom_Pipe2_X_Pos [2] & ((GND) # (!\U5|Add5~3 )))
// \U5|Add5~5  = CARRY((!\U5|Add5~3 ) # (!\U5|Bottom_Pipe2_X_Pos [2]))

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe2_X_Pos [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add5~3 ),
	.combout(\U5|Add5~4_combout ),
	.cout(\U5|Add5~5 ));
// synopsys translate_off
defparam \U5|Add5~4 .lut_mask = 16'hC33F;
defparam \U5|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N0
cycloneive_lcell_comb \U5|Add5~30 (
// Equation(s):
// \U5|Add5~30_combout  = (\SW[17]~input_o  & ((!\U5|Bottom_Pipe2_X_Pos[3]~0_combout ) # (!\U5|Add5~4_combout )))

	.dataa(\SW[17]~input_o ),
	.datab(gnd),
	.datac(\U5|Add5~4_combout ),
	.datad(\U5|Bottom_Pipe2_X_Pos[3]~0_combout ),
	.cin(gnd),
	.combout(\U5|Add5~30_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add5~30 .lut_mask = 16'h0AAA;
defparam \U5|Add5~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y27_N1
dffeas \U5|Bottom_Pipe2_X_Pos[2] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Add5~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe0_X_Pos[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe2_X_Pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe2_X_Pos[2] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe2_X_Pos[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N6
cycloneive_lcell_comb \U5|Add5~6 (
// Equation(s):
// \U5|Add5~6_combout  = (\U5|Bottom_Pipe2_X_Pos [3] & (!\U5|Add5~5 )) # (!\U5|Bottom_Pipe2_X_Pos [3] & (\U5|Add5~5  & VCC))
// \U5|Add5~7  = CARRY((\U5|Bottom_Pipe2_X_Pos [3] & !\U5|Add5~5 ))

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe2_X_Pos [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add5~5 ),
	.combout(\U5|Add5~6_combout ),
	.cout(\U5|Add5~7 ));
// synopsys translate_off
defparam \U5|Add5~6 .lut_mask = 16'h3C0C;
defparam \U5|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N26
cycloneive_lcell_comb \U5|Add5~29 (
// Equation(s):
// \U5|Add5~29_combout  = (\SW[17]~input_o  & ((!\U5|Bottom_Pipe2_X_Pos[3]~0_combout ) # (!\U5|Add5~6_combout )))

	.dataa(\SW[17]~input_o ),
	.datab(gnd),
	.datac(\U5|Add5~6_combout ),
	.datad(\U5|Bottom_Pipe2_X_Pos[3]~0_combout ),
	.cin(gnd),
	.combout(\U5|Add5~29_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add5~29 .lut_mask = 16'h0AAA;
defparam \U5|Add5~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y27_N27
dffeas \U5|Bottom_Pipe2_X_Pos[3] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Add5~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe0_X_Pos[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe2_X_Pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe2_X_Pos[3] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe2_X_Pos[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N8
cycloneive_lcell_comb \U5|Add5~8 (
// Equation(s):
// \U5|Add5~8_combout  = (\U5|Bottom_Pipe2_X_Pos [4] & ((GND) # (!\U5|Add5~7 ))) # (!\U5|Bottom_Pipe2_X_Pos [4] & (\U5|Add5~7  $ (GND)))
// \U5|Add5~9  = CARRY((\U5|Bottom_Pipe2_X_Pos [4]) # (!\U5|Add5~7 ))

	.dataa(\U5|Bottom_Pipe2_X_Pos [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add5~7 ),
	.combout(\U5|Add5~8_combout ),
	.cout(\U5|Add5~9 ));
// synopsys translate_off
defparam \U5|Add5~8 .lut_mask = 16'h5AAF;
defparam \U5|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N28
cycloneive_lcell_comb \U5|Add5~28 (
// Equation(s):
// \U5|Add5~28_combout  = (\U5|Add5~8_combout  & \U5|Bottom_Pipe2_X_Pos[3]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|Add5~8_combout ),
	.datad(\U5|Bottom_Pipe2_X_Pos[3]~0_combout ),
	.cin(gnd),
	.combout(\U5|Add5~28_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add5~28 .lut_mask = 16'hF000;
defparam \U5|Add5~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N29
dffeas \U5|Bottom_Pipe2_X_Pos[4] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Add5~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe0_X_Pos[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe2_X_Pos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe2_X_Pos[4] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe2_X_Pos[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N10
cycloneive_lcell_comb \U5|Add5~10 (
// Equation(s):
// \U5|Add5~10_combout  = (\U5|Bottom_Pipe2_X_Pos [5] & (!\U5|Add5~9 )) # (!\U5|Bottom_Pipe2_X_Pos [5] & (\U5|Add5~9  & VCC))
// \U5|Add5~11  = CARRY((\U5|Bottom_Pipe2_X_Pos [5] & !\U5|Add5~9 ))

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe2_X_Pos [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add5~9 ),
	.combout(\U5|Add5~10_combout ),
	.cout(\U5|Add5~11 ));
// synopsys translate_off
defparam \U5|Add5~10 .lut_mask = 16'h3C0C;
defparam \U5|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N28
cycloneive_lcell_comb \U5|Add5~27 (
// Equation(s):
// \U5|Add5~27_combout  = (\SW[17]~input_o  & ((!\U5|Bottom_Pipe2_X_Pos[3]~0_combout ) # (!\U5|Add5~10_combout )))

	.dataa(\SW[17]~input_o ),
	.datab(gnd),
	.datac(\U5|Add5~10_combout ),
	.datad(\U5|Bottom_Pipe2_X_Pos[3]~0_combout ),
	.cin(gnd),
	.combout(\U5|Add5~27_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add5~27 .lut_mask = 16'h0AAA;
defparam \U5|Add5~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y27_N29
dffeas \U5|Bottom_Pipe2_X_Pos[5] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Add5~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe0_X_Pos[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe2_X_Pos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe2_X_Pos[5] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe2_X_Pos[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N12
cycloneive_lcell_comb \U5|Add5~12 (
// Equation(s):
// \U5|Add5~12_combout  = (\U5|Bottom_Pipe2_X_Pos [6] & ((GND) # (!\U5|Add5~11 ))) # (!\U5|Bottom_Pipe2_X_Pos [6] & (\U5|Add5~11  $ (GND)))
// \U5|Add5~13  = CARRY((\U5|Bottom_Pipe2_X_Pos [6]) # (!\U5|Add5~11 ))

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe2_X_Pos [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add5~11 ),
	.combout(\U5|Add5~12_combout ),
	.cout(\U5|Add5~13 ));
// synopsys translate_off
defparam \U5|Add5~12 .lut_mask = 16'h3CCF;
defparam \U5|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N2
cycloneive_lcell_comb \U5|Add5~26 (
// Equation(s):
// \U5|Add5~26_combout  = (\U5|Add5~12_combout  & \U5|Bottom_Pipe2_X_Pos[3]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|Add5~12_combout ),
	.datad(\U5|Bottom_Pipe2_X_Pos[3]~0_combout ),
	.cin(gnd),
	.combout(\U5|Add5~26_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add5~26 .lut_mask = 16'hF000;
defparam \U5|Add5~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y27_N3
dffeas \U5|Bottom_Pipe2_X_Pos[6] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Add5~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe0_X_Pos[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe2_X_Pos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe2_X_Pos[6] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe2_X_Pos[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N28
cycloneive_lcell_comb \U5|LessThan2~0 (
// Equation(s):
// \U5|LessThan2~0_combout  = (\U5|Bottom_Pipe2_X_Pos [4]) # ((\U5|Bottom_Pipe2_X_Pos [6]) # (!\U5|Bottom_Pipe2_X_Pos [0]))

	.dataa(\U5|Bottom_Pipe2_X_Pos [4]),
	.datab(gnd),
	.datac(\U5|Bottom_Pipe2_X_Pos [6]),
	.datad(\U5|Bottom_Pipe2_X_Pos [0]),
	.cin(gnd),
	.combout(\U5|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U5|LessThan2~0 .lut_mask = 16'hFAFF;
defparam \U5|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N14
cycloneive_lcell_comb \U5|Add5~14 (
// Equation(s):
// \U5|Add5~14_combout  = (\U5|Bottom_Pipe2_X_Pos [7] & (\U5|Add5~13  & VCC)) # (!\U5|Bottom_Pipe2_X_Pos [7] & (!\U5|Add5~13 ))
// \U5|Add5~15  = CARRY((!\U5|Bottom_Pipe2_X_Pos [7] & !\U5|Add5~13 ))

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe2_X_Pos [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add5~13 ),
	.combout(\U5|Add5~14_combout ),
	.cout(\U5|Add5~15 ));
// synopsys translate_off
defparam \U5|Add5~14 .lut_mask = 16'hC303;
defparam \U5|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N24
cycloneive_lcell_comb \U5|Add5~25 (
// Equation(s):
// \U5|Add5~25_combout  = (\U5|Bottom_Pipe2_X_Pos[3]~0_combout  & ((\U5|Add5~14_combout ))) # (!\U5|Bottom_Pipe2_X_Pos[3]~0_combout  & (\SW[17]~input_o ))

	.dataa(\SW[17]~input_o ),
	.datab(\U5|Add5~14_combout ),
	.datac(\U5|Bottom_Pipe2_X_Pos[3]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U5|Add5~25_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add5~25 .lut_mask = 16'hCACA;
defparam \U5|Add5~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N25
dffeas \U5|Bottom_Pipe2_X_Pos[7] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Add5~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe0_X_Pos[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe2_X_Pos [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe2_X_Pos[7] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe2_X_Pos[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N16
cycloneive_lcell_comb \U5|Add5~16 (
// Equation(s):
// \U5|Add5~16_combout  = (\U5|Bottom_Pipe2_X_Pos [8] & ((GND) # (!\U5|Add5~15 ))) # (!\U5|Bottom_Pipe2_X_Pos [8] & (\U5|Add5~15  $ (GND)))
// \U5|Add5~17  = CARRY((\U5|Bottom_Pipe2_X_Pos [8]) # (!\U5|Add5~15 ))

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe2_X_Pos [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add5~15 ),
	.combout(\U5|Add5~16_combout ),
	.cout(\U5|Add5~17 ));
// synopsys translate_off
defparam \U5|Add5~16 .lut_mask = 16'h3CCF;
defparam \U5|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N22
cycloneive_lcell_comb \U5|Add5~24 (
// Equation(s):
// \U5|Add5~24_combout  = (\U5|Bottom_Pipe2_X_Pos[3]~0_combout  & \U5|Add5~16_combout )

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe2_X_Pos[3]~0_combout ),
	.datac(gnd),
	.datad(\U5|Add5~16_combout ),
	.cin(gnd),
	.combout(\U5|Add5~24_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add5~24 .lut_mask = 16'hCC00;
defparam \U5|Add5~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y27_N23
dffeas \U5|Bottom_Pipe2_X_Pos[8] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Add5~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe0_X_Pos[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe2_X_Pos [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe2_X_Pos[8] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe2_X_Pos[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N28
cycloneive_lcell_comb \U5|score~9 (
// Equation(s):
// \U5|score~9_combout  = (\U5|Bottom_Pipe2_X_Pos [1] & (!\U5|Bottom_Pipe2_X_Pos [7] & (\U5|Bottom_Pipe2_X_Pos [10] & !\U5|Bottom_Pipe2_X_Pos [8])))

	.dataa(\U5|Bottom_Pipe2_X_Pos [1]),
	.datab(\U5|Bottom_Pipe2_X_Pos [7]),
	.datac(\U5|Bottom_Pipe2_X_Pos [10]),
	.datad(\U5|Bottom_Pipe2_X_Pos [8]),
	.cin(gnd),
	.combout(\U5|score~9_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score~9 .lut_mask = 16'h0020;
defparam \U5|score~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N30
cycloneive_lcell_comb \U5|score~10 (
// Equation(s):
// \U5|score~10_combout  = (\U5|Bottom_Pipe2_X_Pos [3] & (!\U5|Bottom_Pipe2_X_Pos [9] & (\U5|Bottom_Pipe2_X_Pos [5] & \U5|Bottom_Pipe2_X_Pos [2])))

	.dataa(\U5|Bottom_Pipe2_X_Pos [3]),
	.datab(\U5|Bottom_Pipe2_X_Pos [9]),
	.datac(\U5|Bottom_Pipe2_X_Pos [5]),
	.datad(\U5|Bottom_Pipe2_X_Pos [2]),
	.cin(gnd),
	.combout(\U5|score~10_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score~10 .lut_mask = 16'h2000;
defparam \U5|score~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N30
cycloneive_lcell_comb \U5|Bottom_Pipe2_X_Pos[3]~0 (
// Equation(s):
// \U5|Bottom_Pipe2_X_Pos[3]~0_combout  = (\SW[17]~input_o  & ((\U5|LessThan2~0_combout ) # ((!\U5|score~10_combout ) # (!\U5|score~9_combout ))))

	.dataa(\SW[17]~input_o ),
	.datab(\U5|LessThan2~0_combout ),
	.datac(\U5|score~9_combout ),
	.datad(\U5|score~10_combout ),
	.cin(gnd),
	.combout(\U5|Bottom_Pipe2_X_Pos[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Bottom_Pipe2_X_Pos[3]~0 .lut_mask = 16'h8AAA;
defparam \U5|Bottom_Pipe2_X_Pos[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N18
cycloneive_lcell_comb \U5|Add5~18 (
// Equation(s):
// \U5|Add5~18_combout  = (\U5|Bottom_Pipe2_X_Pos [9] & (\U5|Add5~17  & VCC)) # (!\U5|Bottom_Pipe2_X_Pos [9] & (!\U5|Add5~17 ))
// \U5|Add5~19  = CARRY((!\U5|Bottom_Pipe2_X_Pos [9] & !\U5|Add5~17 ))

	.dataa(\U5|Bottom_Pipe2_X_Pos [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add5~17 ),
	.combout(\U5|Add5~18_combout ),
	.cout(\U5|Add5~19 ));
// synopsys translate_off
defparam \U5|Add5~18 .lut_mask = 16'hA505;
defparam \U5|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N24
cycloneive_lcell_comb \U5|Add5~23 (
// Equation(s):
// \U5|Add5~23_combout  = (\U5|Bottom_Pipe2_X_Pos[3]~0_combout  & ((\U5|Add5~18_combout ))) # (!\U5|Bottom_Pipe2_X_Pos[3]~0_combout  & (\SW[17]~input_o ))

	.dataa(\SW[17]~input_o ),
	.datab(\U5|Bottom_Pipe2_X_Pos[3]~0_combout ),
	.datac(gnd),
	.datad(\U5|Add5~18_combout ),
	.cin(gnd),
	.combout(\U5|Add5~23_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add5~23 .lut_mask = 16'hEE22;
defparam \U5|Add5~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y27_N25
dffeas \U5|Bottom_Pipe2_X_Pos[9] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Add5~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe0_X_Pos[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe2_X_Pos [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe2_X_Pos[9] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe2_X_Pos[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N20
cycloneive_lcell_comb \U5|Add5~20 (
// Equation(s):
// \U5|Add5~20_combout  = \U5|Add5~19  $ (!\U5|Bottom_Pipe2_X_Pos [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|Bottom_Pipe2_X_Pos [10]),
	.cin(\U5|Add5~19 ),
	.combout(\U5|Add5~20_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add5~20 .lut_mask = 16'hF00F;
defparam \U5|Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N26
cycloneive_lcell_comb \U5|Add5~22 (
// Equation(s):
// \U5|Add5~22_combout  = (\SW[17]~input_o  & ((!\U5|Bottom_Pipe2_X_Pos[3]~0_combout ) # (!\U5|Add5~20_combout )))

	.dataa(\SW[17]~input_o ),
	.datab(\U5|Add5~20_combout ),
	.datac(\U5|Bottom_Pipe2_X_Pos[3]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U5|Add5~22_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add5~22 .lut_mask = 16'h2A2A;
defparam \U5|Add5~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N27
dffeas \U5|Bottom_Pipe2_X_Pos[10] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Add5~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe0_X_Pos[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe2_X_Pos [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe2_X_Pos[10] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe2_X_Pos[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N4
cycloneive_lcell_comb \U5|Add12~1 (
// Equation(s):
// \U5|Add12~1_cout  = CARRY(!\U5|Bottom_Pipe2_X_Pos [2])

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe2_X_Pos [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U5|Add12~1_cout ));
// synopsys translate_off
defparam \U5|Add12~1 .lut_mask = 16'h0033;
defparam \U5|Add12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N6
cycloneive_lcell_comb \U5|Add12~2 (
// Equation(s):
// \U5|Add12~2_combout  = (\U5|Bottom_Pipe2_X_Pos [3] & (!\U5|Add12~1_cout )) # (!\U5|Bottom_Pipe2_X_Pos [3] & (\U5|Add12~1_cout  & VCC))
// \U5|Add12~3  = CARRY((\U5|Bottom_Pipe2_X_Pos [3] & !\U5|Add12~1_cout ))

	.dataa(\U5|Bottom_Pipe2_X_Pos [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add12~1_cout ),
	.combout(\U5|Add12~2_combout ),
	.cout(\U5|Add12~3 ));
// synopsys translate_off
defparam \U5|Add12~2 .lut_mask = 16'h5A0A;
defparam \U5|Add12~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N8
cycloneive_lcell_comb \U5|Add12~4 (
// Equation(s):
// \U5|Add12~4_combout  = (\U5|Bottom_Pipe2_X_Pos [4] & ((GND) # (!\U5|Add12~3 ))) # (!\U5|Bottom_Pipe2_X_Pos [4] & (\U5|Add12~3  $ (GND)))
// \U5|Add12~5  = CARRY((\U5|Bottom_Pipe2_X_Pos [4]) # (!\U5|Add12~3 ))

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe2_X_Pos [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add12~3 ),
	.combout(\U5|Add12~4_combout ),
	.cout(\U5|Add12~5 ));
// synopsys translate_off
defparam \U5|Add12~4 .lut_mask = 16'h3CCF;
defparam \U5|Add12~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N10
cycloneive_lcell_comb \U5|Add12~6 (
// Equation(s):
// \U5|Add12~6_combout  = (\U5|Bottom_Pipe2_X_Pos [5] & ((\U5|Add12~5 ) # (GND))) # (!\U5|Bottom_Pipe2_X_Pos [5] & (!\U5|Add12~5 ))
// \U5|Add12~7  = CARRY((\U5|Bottom_Pipe2_X_Pos [5]) # (!\U5|Add12~5 ))

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe2_X_Pos [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add12~5 ),
	.combout(\U5|Add12~6_combout ),
	.cout(\U5|Add12~7 ));
// synopsys translate_off
defparam \U5|Add12~6 .lut_mask = 16'hC3CF;
defparam \U5|Add12~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N12
cycloneive_lcell_comb \U5|Add12~8 (
// Equation(s):
// \U5|Add12~8_combout  = (\U5|Bottom_Pipe2_X_Pos [6] & (\U5|Add12~7  $ (GND))) # (!\U5|Bottom_Pipe2_X_Pos [6] & (!\U5|Add12~7  & VCC))
// \U5|Add12~9  = CARRY((\U5|Bottom_Pipe2_X_Pos [6] & !\U5|Add12~7 ))

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe2_X_Pos [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add12~7 ),
	.combout(\U5|Add12~8_combout ),
	.cout(\U5|Add12~9 ));
// synopsys translate_off
defparam \U5|Add12~8 .lut_mask = 16'hC30C;
defparam \U5|Add12~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N14
cycloneive_lcell_comb \U5|Add12~10 (
// Equation(s):
// \U5|Add12~10_combout  = (\U5|Bottom_Pipe2_X_Pos [7] & (!\U5|Add12~9 )) # (!\U5|Bottom_Pipe2_X_Pos [7] & ((\U5|Add12~9 ) # (GND)))
// \U5|Add12~11  = CARRY((!\U5|Add12~9 ) # (!\U5|Bottom_Pipe2_X_Pos [7]))

	.dataa(\U5|Bottom_Pipe2_X_Pos [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add12~9 ),
	.combout(\U5|Add12~10_combout ),
	.cout(\U5|Add12~11 ));
// synopsys translate_off
defparam \U5|Add12~10 .lut_mask = 16'h5A5F;
defparam \U5|Add12~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N16
cycloneive_lcell_comb \U5|Add12~12 (
// Equation(s):
// \U5|Add12~12_combout  = (\U5|Bottom_Pipe2_X_Pos [8] & (\U5|Add12~11  $ (GND))) # (!\U5|Bottom_Pipe2_X_Pos [8] & (!\U5|Add12~11  & VCC))
// \U5|Add12~13  = CARRY((\U5|Bottom_Pipe2_X_Pos [8] & !\U5|Add12~11 ))

	.dataa(\U5|Bottom_Pipe2_X_Pos [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add12~11 ),
	.combout(\U5|Add12~12_combout ),
	.cout(\U5|Add12~13 ));
// synopsys translate_off
defparam \U5|Add12~12 .lut_mask = 16'hA50A;
defparam \U5|Add12~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N18
cycloneive_lcell_comb \U5|Add12~14 (
// Equation(s):
// \U5|Add12~14_combout  = (\U5|Bottom_Pipe2_X_Pos [9] & (!\U5|Add12~13 )) # (!\U5|Bottom_Pipe2_X_Pos [9] & ((\U5|Add12~13 ) # (GND)))
// \U5|Add12~15  = CARRY((!\U5|Add12~13 ) # (!\U5|Bottom_Pipe2_X_Pos [9]))

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe2_X_Pos [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add12~13 ),
	.combout(\U5|Add12~14_combout ),
	.cout(\U5|Add12~15 ));
// synopsys translate_off
defparam \U5|Add12~14 .lut_mask = 16'h3C3F;
defparam \U5|Add12~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N20
cycloneive_lcell_comb \U5|Add12~16 (
// Equation(s):
// \U5|Add12~16_combout  = \U5|Add12~15  $ (\U5|Bottom_Pipe2_X_Pos [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|Bottom_Pipe2_X_Pos [10]),
	.cin(\U5|Add12~15 ),
	.combout(\U5|Add12~16_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add12~16 .lut_mask = 16'h0FF0;
defparam \U5|Add12~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N8
cycloneive_lcell_comb \U5|LessThan12~1 (
// Equation(s):
// \U5|LessThan12~1_cout  = CARRY((!\U5|Bottom_Pipe2_X_Pos [0] & !\U1|pixel_column [0]))

	.dataa(\U5|Bottom_Pipe2_X_Pos [0]),
	.datab(\U1|pixel_column [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U5|LessThan12~1_cout ));
// synopsys translate_off
defparam \U5|LessThan12~1 .lut_mask = 16'h0011;
defparam \U5|LessThan12~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N10
cycloneive_lcell_comb \U5|LessThan12~3 (
// Equation(s):
// \U5|LessThan12~3_cout  = CARRY((\U5|Bottom_Pipe2_X_Pos [1] & ((\U1|pixel_column [1]) # (!\U5|LessThan12~1_cout ))) # (!\U5|Bottom_Pipe2_X_Pos [1] & (\U1|pixel_column [1] & !\U5|LessThan12~1_cout )))

	.dataa(\U5|Bottom_Pipe2_X_Pos [1]),
	.datab(\U1|pixel_column [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan12~1_cout ),
	.combout(),
	.cout(\U5|LessThan12~3_cout ));
// synopsys translate_off
defparam \U5|LessThan12~3 .lut_mask = 16'h008E;
defparam \U5|LessThan12~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N12
cycloneive_lcell_comb \U5|LessThan12~5 (
// Equation(s):
// \U5|LessThan12~5_cout  = CARRY((\U1|pixel_column [2] & (\U5|Bottom_Pipe2_X_Pos [2] & !\U5|LessThan12~3_cout )) # (!\U1|pixel_column [2] & ((\U5|Bottom_Pipe2_X_Pos [2]) # (!\U5|LessThan12~3_cout ))))

	.dataa(\U1|pixel_column [2]),
	.datab(\U5|Bottom_Pipe2_X_Pos [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan12~3_cout ),
	.combout(),
	.cout(\U5|LessThan12~5_cout ));
// synopsys translate_off
defparam \U5|LessThan12~5 .lut_mask = 16'h004D;
defparam \U5|LessThan12~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N14
cycloneive_lcell_comb \U5|LessThan12~7 (
// Equation(s):
// \U5|LessThan12~7_cout  = CARRY((\U5|Add12~2_combout  & (\U1|pixel_column [3] & !\U5|LessThan12~5_cout )) # (!\U5|Add12~2_combout  & ((\U1|pixel_column [3]) # (!\U5|LessThan12~5_cout ))))

	.dataa(\U5|Add12~2_combout ),
	.datab(\U1|pixel_column [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan12~5_cout ),
	.combout(),
	.cout(\U5|LessThan12~7_cout ));
// synopsys translate_off
defparam \U5|LessThan12~7 .lut_mask = 16'h004D;
defparam \U5|LessThan12~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N16
cycloneive_lcell_comb \U5|LessThan12~9 (
// Equation(s):
// \U5|LessThan12~9_cout  = CARRY((\U1|pixel_column [4] & (\U5|Add12~4_combout  & !\U5|LessThan12~7_cout )) # (!\U1|pixel_column [4] & ((\U5|Add12~4_combout ) # (!\U5|LessThan12~7_cout ))))

	.dataa(\U1|pixel_column [4]),
	.datab(\U5|Add12~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan12~7_cout ),
	.combout(),
	.cout(\U5|LessThan12~9_cout ));
// synopsys translate_off
defparam \U5|LessThan12~9 .lut_mask = 16'h004D;
defparam \U5|LessThan12~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N18
cycloneive_lcell_comb \U5|LessThan12~11 (
// Equation(s):
// \U5|LessThan12~11_cout  = CARRY((\U1|pixel_column [5] & ((!\U5|LessThan12~9_cout ) # (!\U5|Add12~6_combout ))) # (!\U1|pixel_column [5] & (!\U5|Add12~6_combout  & !\U5|LessThan12~9_cout )))

	.dataa(\U1|pixel_column [5]),
	.datab(\U5|Add12~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan12~9_cout ),
	.combout(),
	.cout(\U5|LessThan12~11_cout ));
// synopsys translate_off
defparam \U5|LessThan12~11 .lut_mask = 16'h002B;
defparam \U5|LessThan12~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N20
cycloneive_lcell_comb \U5|LessThan12~13 (
// Equation(s):
// \U5|LessThan12~13_cout  = CARRY((\U1|pixel_column [6] & (\U5|Add12~8_combout  & !\U5|LessThan12~11_cout )) # (!\U1|pixel_column [6] & ((\U5|Add12~8_combout ) # (!\U5|LessThan12~11_cout ))))

	.dataa(\U1|pixel_column [6]),
	.datab(\U5|Add12~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan12~11_cout ),
	.combout(),
	.cout(\U5|LessThan12~13_cout ));
// synopsys translate_off
defparam \U5|LessThan12~13 .lut_mask = 16'h004D;
defparam \U5|LessThan12~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N22
cycloneive_lcell_comb \U5|LessThan12~15 (
// Equation(s):
// \U5|LessThan12~15_cout  = CARRY((\U1|pixel_column [7] & ((!\U5|LessThan12~13_cout ) # (!\U5|Add12~10_combout ))) # (!\U1|pixel_column [7] & (!\U5|Add12~10_combout  & !\U5|LessThan12~13_cout )))

	.dataa(\U1|pixel_column [7]),
	.datab(\U5|Add12~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan12~13_cout ),
	.combout(),
	.cout(\U5|LessThan12~15_cout ));
// synopsys translate_off
defparam \U5|LessThan12~15 .lut_mask = 16'h002B;
defparam \U5|LessThan12~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N24
cycloneive_lcell_comb \U5|LessThan12~17 (
// Equation(s):
// \U5|LessThan12~17_cout  = CARRY((\U1|pixel_column [8] & (\U5|Add12~12_combout  & !\U5|LessThan12~15_cout )) # (!\U1|pixel_column [8] & ((\U5|Add12~12_combout ) # (!\U5|LessThan12~15_cout ))))

	.dataa(\U1|pixel_column [8]),
	.datab(\U5|Add12~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan12~15_cout ),
	.combout(),
	.cout(\U5|LessThan12~17_cout ));
// synopsys translate_off
defparam \U5|LessThan12~17 .lut_mask = 16'h004D;
defparam \U5|LessThan12~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N26
cycloneive_lcell_comb \U5|LessThan12~18 (
// Equation(s):
// \U5|LessThan12~18_combout  = (\U1|pixel_column [9] & (\U5|LessThan12~17_cout  & \U5|Add12~14_combout )) # (!\U1|pixel_column [9] & ((\U5|LessThan12~17_cout ) # (\U5|Add12~14_combout )))

	.dataa(\U1|pixel_column [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|Add12~14_combout ),
	.cin(\U5|LessThan12~17_cout ),
	.combout(\U5|LessThan12~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|LessThan12~18 .lut_mask = 16'hF550;
defparam \U5|LessThan12~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N8
cycloneive_lcell_comb \U5|LessThan11~1 (
// Equation(s):
// \U5|LessThan11~1_cout  = CARRY((\U1|pixel_column [0] & \U5|Bottom_Pipe2_X_Pos [0]))

	.dataa(\U1|pixel_column [0]),
	.datab(\U5|Bottom_Pipe2_X_Pos [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U5|LessThan11~1_cout ));
// synopsys translate_off
defparam \U5|LessThan11~1 .lut_mask = 16'h0088;
defparam \U5|LessThan11~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N10
cycloneive_lcell_comb \U5|LessThan11~3 (
// Equation(s):
// \U5|LessThan11~3_cout  = CARRY((\U1|pixel_column [1] & (!\U5|Bottom_Pipe2_X_Pos [1] & !\U5|LessThan11~1_cout )) # (!\U1|pixel_column [1] & ((!\U5|LessThan11~1_cout ) # (!\U5|Bottom_Pipe2_X_Pos [1]))))

	.dataa(\U1|pixel_column [1]),
	.datab(\U5|Bottom_Pipe2_X_Pos [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan11~1_cout ),
	.combout(),
	.cout(\U5|LessThan11~3_cout ));
// synopsys translate_off
defparam \U5|LessThan11~3 .lut_mask = 16'h0017;
defparam \U5|LessThan11~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N12
cycloneive_lcell_comb \U5|LessThan11~5 (
// Equation(s):
// \U5|LessThan11~5_cout  = CARRY((\U1|pixel_column [2] & ((\U5|Bottom_Pipe2_X_Pos [2]) # (!\U5|LessThan11~3_cout ))) # (!\U1|pixel_column [2] & (\U5|Bottom_Pipe2_X_Pos [2] & !\U5|LessThan11~3_cout )))

	.dataa(\U1|pixel_column [2]),
	.datab(\U5|Bottom_Pipe2_X_Pos [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan11~3_cout ),
	.combout(),
	.cout(\U5|LessThan11~5_cout ));
// synopsys translate_off
defparam \U5|LessThan11~5 .lut_mask = 16'h008E;
defparam \U5|LessThan11~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N14
cycloneive_lcell_comb \U5|LessThan11~7 (
// Equation(s):
// \U5|LessThan11~7_cout  = CARRY((\U5|Bottom_Pipe2_X_Pos [3] & (!\U1|pixel_column [3] & !\U5|LessThan11~5_cout )) # (!\U5|Bottom_Pipe2_X_Pos [3] & ((!\U5|LessThan11~5_cout ) # (!\U1|pixel_column [3]))))

	.dataa(\U5|Bottom_Pipe2_X_Pos [3]),
	.datab(\U1|pixel_column [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan11~5_cout ),
	.combout(),
	.cout(\U5|LessThan11~7_cout ));
// synopsys translate_off
defparam \U5|LessThan11~7 .lut_mask = 16'h0017;
defparam \U5|LessThan11~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N16
cycloneive_lcell_comb \U5|LessThan11~9 (
// Equation(s):
// \U5|LessThan11~9_cout  = CARRY((\U5|Bottom_Pipe2_X_Pos [4] & (\U1|pixel_column [4] & !\U5|LessThan11~7_cout )) # (!\U5|Bottom_Pipe2_X_Pos [4] & ((\U1|pixel_column [4]) # (!\U5|LessThan11~7_cout ))))

	.dataa(\U5|Bottom_Pipe2_X_Pos [4]),
	.datab(\U1|pixel_column [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan11~7_cout ),
	.combout(),
	.cout(\U5|LessThan11~9_cout ));
// synopsys translate_off
defparam \U5|LessThan11~9 .lut_mask = 16'h004D;
defparam \U5|LessThan11~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N18
cycloneive_lcell_comb \U5|LessThan11~11 (
// Equation(s):
// \U5|LessThan11~11_cout  = CARRY((\U5|Bottom_Pipe2_X_Pos [5] & (!\U1|pixel_column [5] & !\U5|LessThan11~9_cout )) # (!\U5|Bottom_Pipe2_X_Pos [5] & ((!\U5|LessThan11~9_cout ) # (!\U1|pixel_column [5]))))

	.dataa(\U5|Bottom_Pipe2_X_Pos [5]),
	.datab(\U1|pixel_column [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan11~9_cout ),
	.combout(),
	.cout(\U5|LessThan11~11_cout ));
// synopsys translate_off
defparam \U5|LessThan11~11 .lut_mask = 16'h0017;
defparam \U5|LessThan11~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N20
cycloneive_lcell_comb \U5|LessThan11~13 (
// Equation(s):
// \U5|LessThan11~13_cout  = CARRY((\U5|Bottom_Pipe2_X_Pos [6] & (\U1|pixel_column [6] & !\U5|LessThan11~11_cout )) # (!\U5|Bottom_Pipe2_X_Pos [6] & ((\U1|pixel_column [6]) # (!\U5|LessThan11~11_cout ))))

	.dataa(\U5|Bottom_Pipe2_X_Pos [6]),
	.datab(\U1|pixel_column [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan11~11_cout ),
	.combout(),
	.cout(\U5|LessThan11~13_cout ));
// synopsys translate_off
defparam \U5|LessThan11~13 .lut_mask = 16'h004D;
defparam \U5|LessThan11~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N22
cycloneive_lcell_comb \U5|LessThan11~15 (
// Equation(s):
// \U5|LessThan11~15_cout  = CARRY((\U1|pixel_column [7] & (\U5|Bottom_Pipe2_X_Pos [7] & !\U5|LessThan11~13_cout )) # (!\U1|pixel_column [7] & ((\U5|Bottom_Pipe2_X_Pos [7]) # (!\U5|LessThan11~13_cout ))))

	.dataa(\U1|pixel_column [7]),
	.datab(\U5|Bottom_Pipe2_X_Pos [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan11~13_cout ),
	.combout(),
	.cout(\U5|LessThan11~15_cout ));
// synopsys translate_off
defparam \U5|LessThan11~15 .lut_mask = 16'h004D;
defparam \U5|LessThan11~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N24
cycloneive_lcell_comb \U5|LessThan11~17 (
// Equation(s):
// \U5|LessThan11~17_cout  = CARRY((\U1|pixel_column [8] & ((!\U5|LessThan11~15_cout ) # (!\U5|Bottom_Pipe2_X_Pos [8]))) # (!\U1|pixel_column [8] & (!\U5|Bottom_Pipe2_X_Pos [8] & !\U5|LessThan11~15_cout )))

	.dataa(\U1|pixel_column [8]),
	.datab(\U5|Bottom_Pipe2_X_Pos [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan11~15_cout ),
	.combout(),
	.cout(\U5|LessThan11~17_cout ));
// synopsys translate_off
defparam \U5|LessThan11~17 .lut_mask = 16'h002B;
defparam \U5|LessThan11~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N26
cycloneive_lcell_comb \U5|LessThan11~18 (
// Equation(s):
// \U5|LessThan11~18_combout  = (\U1|pixel_column [9] & ((\U5|LessThan11~17_cout ) # (!\U5|Bottom_Pipe2_X_Pos [9]))) # (!\U1|pixel_column [9] & (\U5|LessThan11~17_cout  & !\U5|Bottom_Pipe2_X_Pos [9]))

	.dataa(\U1|pixel_column [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|Bottom_Pipe2_X_Pos [9]),
	.cin(\U5|LessThan11~17_cout ),
	.combout(\U5|LessThan11~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|LessThan11~18 .lut_mask = 16'hA0FA;
defparam \U5|LessThan11~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N4
cycloneive_lcell_comb \U5|Draw~4 (
// Equation(s):
// \U5|Draw~4_combout  = (\U5|Bottom_Pipe2_X_Pos [10] & (\U5|LessThan11~18_combout  & ((\U5|Add12~16_combout ) # (\U5|LessThan12~18_combout ))))

	.dataa(\U5|Add12~16_combout ),
	.datab(\U5|Bottom_Pipe2_X_Pos [10]),
	.datac(\U5|LessThan12~18_combout ),
	.datad(\U5|LessThan11~18_combout ),
	.cin(gnd),
	.combout(\U5|Draw~4_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Draw~4 .lut_mask = 16'hC800;
defparam \U5|Draw~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N22
cycloneive_lcell_comb \U5|Bottom_Pipe2_Y_Pos[8]~4 (
// Equation(s):
// \U5|Bottom_Pipe2_Y_Pos[8]~4_combout  = !\U5|Add4~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|Add4~12_combout ),
	.cin(gnd),
	.combout(\U5|Bottom_Pipe2_Y_Pos[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Bottom_Pipe2_Y_Pos[8]~4 .lut_mask = 16'h00FF;
defparam \U5|Bottom_Pipe2_Y_Pos[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N4
cycloneive_lcell_comb \U5|Bottom_Pipe2_Y_Pos~1 (
// Equation(s):
// \U5|Bottom_Pipe2_Y_Pos~1_combout  = (!\U5|Bottom_Pipe2_X_Pos [3] & (!\U5|Bottom_Pipe2_X_Pos [2] & (!\U5|Bottom_Pipe2_X_Pos [5] & \U5|Bottom_Pipe2_X_Pos [9])))

	.dataa(\U5|Bottom_Pipe2_X_Pos [3]),
	.datab(\U5|Bottom_Pipe2_X_Pos [2]),
	.datac(\U5|Bottom_Pipe2_X_Pos [5]),
	.datad(\U5|Bottom_Pipe2_X_Pos [9]),
	.cin(gnd),
	.combout(\U5|Bottom_Pipe2_Y_Pos~1_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Bottom_Pipe2_Y_Pos~1 .lut_mask = 16'h0100;
defparam \U5|Bottom_Pipe2_Y_Pos~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N6
cycloneive_lcell_comb \U5|score~11 (
// Equation(s):
// \U5|score~11_combout  = (\U5|Bottom_Pipe2_X_Pos [4] & (!\U5|Bottom_Pipe2_X_Pos [0] & \U5|Bottom_Pipe2_X_Pos [6]))

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe2_X_Pos [4]),
	.datac(\U5|Bottom_Pipe2_X_Pos [0]),
	.datad(\U5|Bottom_Pipe2_X_Pos [6]),
	.cin(gnd),
	.combout(\U5|score~11_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score~11 .lut_mask = 16'h0C00;
defparam \U5|score~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N30
cycloneive_lcell_comb \U5|Bottom_Pipe2_Y_Pos~0 (
// Equation(s):
// \U5|Bottom_Pipe2_Y_Pos~0_combout  = (!\U5|Bottom_Pipe2_X_Pos [1] & (!\U5|Bottom_Pipe2_X_Pos [7] & (\U5|Bottom_Pipe2_X_Pos [10] & !\U5|Bottom_Pipe2_X_Pos [8])))

	.dataa(\U5|Bottom_Pipe2_X_Pos [1]),
	.datab(\U5|Bottom_Pipe2_X_Pos [7]),
	.datac(\U5|Bottom_Pipe2_X_Pos [10]),
	.datad(\U5|Bottom_Pipe2_X_Pos [8]),
	.cin(gnd),
	.combout(\U5|Bottom_Pipe2_Y_Pos~0_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Bottom_Pipe2_Y_Pos~0 .lut_mask = 16'h0010;
defparam \U5|Bottom_Pipe2_Y_Pos~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N6
cycloneive_lcell_comb \U5|Bottom_Pipe2_Y_Pos~2 (
// Equation(s):
// \U5|Bottom_Pipe2_Y_Pos~2_combout  = (\SW[17]~input_o  & (\U5|Bottom_Pipe2_Y_Pos~1_combout  & (\U5|score~11_combout  & \U5|Bottom_Pipe2_Y_Pos~0_combout )))

	.dataa(\SW[17]~input_o ),
	.datab(\U5|Bottom_Pipe2_Y_Pos~1_combout ),
	.datac(\U5|score~11_combout ),
	.datad(\U5|Bottom_Pipe2_Y_Pos~0_combout ),
	.cin(gnd),
	.combout(\U5|Bottom_Pipe2_Y_Pos~2_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Bottom_Pipe2_Y_Pos~2 .lut_mask = 16'h8000;
defparam \U5|Bottom_Pipe2_Y_Pos~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N0
cycloneive_lcell_comb \U5|Bottom_Pipe2_Y_Pos~3 (
// Equation(s):
// \U5|Bottom_Pipe2_Y_Pos~3_combout  = (\U5|Bottom_Pipe2_Y_Pos~2_combout ) # ((\SW[16]~input_o  & !\SW[17]~input_o ))

	.dataa(\SW[16]~input_o ),
	.datab(\SW[17]~input_o ),
	.datac(gnd),
	.datad(\U5|Bottom_Pipe2_Y_Pos~2_combout ),
	.cin(gnd),
	.combout(\U5|Bottom_Pipe2_Y_Pos~3_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Bottom_Pipe2_Y_Pos~3 .lut_mask = 16'hFF22;
defparam \U5|Bottom_Pipe2_Y_Pos~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y25_N23
dffeas \U5|Bottom_Pipe2_Y_Pos[8] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Bottom_Pipe2_Y_Pos[8]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe2_Y_Pos~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe2_Y_Pos [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe2_Y_Pos[8] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe2_Y_Pos[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y25_N29
dffeas \U5|Bottom_Pipe2_Y_Pos[7] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U5|Add4~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U5|Bottom_Pipe2_Y_Pos~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe2_Y_Pos [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe2_Y_Pos[7] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe2_Y_Pos[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N26
cycloneive_lcell_comb \U5|Bottom_Pipe2_Y_Pos[6]~6 (
// Equation(s):
// \U5|Bottom_Pipe2_Y_Pos[6]~6_combout  = !\U5|Add4~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|Add4~14_combout ),
	.cin(gnd),
	.combout(\U5|Bottom_Pipe2_Y_Pos[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Bottom_Pipe2_Y_Pos[6]~6 .lut_mask = 16'h00FF;
defparam \U5|Bottom_Pipe2_Y_Pos[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y25_N27
dffeas \U5|Bottom_Pipe2_Y_Pos[6] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Bottom_Pipe2_Y_Pos[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe2_Y_Pos~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe2_Y_Pos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe2_Y_Pos[6] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe2_Y_Pos[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N20
cycloneive_lcell_comb \U5|Bottom_Pipe2_Y_Pos[5]~7 (
// Equation(s):
// \U5|Bottom_Pipe2_Y_Pos[5]~7_combout  = !\U5|Add4~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U5|Add4~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U5|Bottom_Pipe2_Y_Pos[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Bottom_Pipe2_Y_Pos[5]~7 .lut_mask = 16'h0F0F;
defparam \U5|Bottom_Pipe2_Y_Pos[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y25_N21
dffeas \U5|Bottom_Pipe2_Y_Pos[5] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Bottom_Pipe2_Y_Pos[5]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe2_Y_Pos~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe2_Y_Pos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe2_Y_Pos[5] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe2_Y_Pos[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y25_N1
dffeas \U5|Bottom_Pipe2_Y_Pos[4] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Add4~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe2_Y_Pos~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe2_Y_Pos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe2_Y_Pos[4] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe2_Y_Pos[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y25_N3
dffeas \U5|Bottom_Pipe2_Y_Pos[3] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Add4~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe2_Y_Pos~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe2_Y_Pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe2_Y_Pos[3] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe2_Y_Pos[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N4
cycloneive_lcell_comb \U5|Add13~1 (
// Equation(s):
// \U5|Add13~1_cout  = CARRY(\U5|Bottom_Pipe2_Y_Pos [3])

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe2_Y_Pos [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U5|Add13~1_cout ));
// synopsys translate_off
defparam \U5|Add13~1 .lut_mask = 16'h00CC;
defparam \U5|Add13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N6
cycloneive_lcell_comb \U5|Add13~2 (
// Equation(s):
// \U5|Add13~2_combout  = (\U5|Bottom_Pipe2_Y_Pos [4] & (\U5|Add13~1_cout  & VCC)) # (!\U5|Bottom_Pipe2_Y_Pos [4] & (!\U5|Add13~1_cout ))
// \U5|Add13~3  = CARRY((!\U5|Bottom_Pipe2_Y_Pos [4] & !\U5|Add13~1_cout ))

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe2_Y_Pos [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add13~1_cout ),
	.combout(\U5|Add13~2_combout ),
	.cout(\U5|Add13~3 ));
// synopsys translate_off
defparam \U5|Add13~2 .lut_mask = 16'hC303;
defparam \U5|Add13~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N8
cycloneive_lcell_comb \U5|Add13~4 (
// Equation(s):
// \U5|Add13~4_combout  = (\U5|Bottom_Pipe2_Y_Pos [5] & (\U5|Add13~3  $ (GND))) # (!\U5|Bottom_Pipe2_Y_Pos [5] & ((GND) # (!\U5|Add13~3 )))
// \U5|Add13~5  = CARRY((!\U5|Add13~3 ) # (!\U5|Bottom_Pipe2_Y_Pos [5]))

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe2_Y_Pos [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add13~3 ),
	.combout(\U5|Add13~4_combout ),
	.cout(\U5|Add13~5 ));
// synopsys translate_off
defparam \U5|Add13~4 .lut_mask = 16'hC33F;
defparam \U5|Add13~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N10
cycloneive_lcell_comb \U5|Add13~6 (
// Equation(s):
// \U5|Add13~6_combout  = (\U5|Bottom_Pipe2_Y_Pos [6] & ((\U5|Add13~5 ) # (GND))) # (!\U5|Bottom_Pipe2_Y_Pos [6] & (!\U5|Add13~5 ))
// \U5|Add13~7  = CARRY((\U5|Bottom_Pipe2_Y_Pos [6]) # (!\U5|Add13~5 ))

	.dataa(\U5|Bottom_Pipe2_Y_Pos [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add13~5 ),
	.combout(\U5|Add13~6_combout ),
	.cout(\U5|Add13~7 ));
// synopsys translate_off
defparam \U5|Add13~6 .lut_mask = 16'hA5AF;
defparam \U5|Add13~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N12
cycloneive_lcell_comb \U5|Add13~8 (
// Equation(s):
// \U5|Add13~8_combout  = (\U5|Bottom_Pipe2_Y_Pos [7] & (!\U5|Add13~7  & VCC)) # (!\U5|Bottom_Pipe2_Y_Pos [7] & (\U5|Add13~7  $ (GND)))
// \U5|Add13~9  = CARRY((!\U5|Bottom_Pipe2_Y_Pos [7] & !\U5|Add13~7 ))

	.dataa(gnd),
	.datab(\U5|Bottom_Pipe2_Y_Pos [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add13~7 ),
	.combout(\U5|Add13~8_combout ),
	.cout(\U5|Add13~9 ));
// synopsys translate_off
defparam \U5|Add13~8 .lut_mask = 16'h3C03;
defparam \U5|Add13~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N14
cycloneive_lcell_comb \U5|Add13~10 (
// Equation(s):
// \U5|Add13~10_combout  = (\U5|Bottom_Pipe2_Y_Pos [8] & (!\U5|Add13~9 )) # (!\U5|Bottom_Pipe2_Y_Pos [8] & (\U5|Add13~9  & VCC))
// \U5|Add13~11  = CARRY((\U5|Bottom_Pipe2_Y_Pos [8] & !\U5|Add13~9 ))

	.dataa(\U5|Bottom_Pipe2_Y_Pos [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add13~9 ),
	.combout(\U5|Add13~10_combout ),
	.cout(\U5|Add13~11 ));
// synopsys translate_off
defparam \U5|Add13~10 .lut_mask = 16'h5A0A;
defparam \U5|Add13~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N16
cycloneive_lcell_comb \U5|Add13~12 (
// Equation(s):
// \U5|Add13~12_combout  = \U5|Add13~11  $ (GND)
// \U5|Add13~13  = CARRY(!\U5|Add13~11 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add13~11 ),
	.combout(\U5|Add13~12_combout ),
	.cout(\U5|Add13~13 ));
// synopsys translate_off
defparam \U5|Add13~12 .lut_mask = 16'hF00F;
defparam \U5|Add13~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N12
cycloneive_lcell_comb \U5|Bottom_Pipe2_Y_Pos[2]~feeder (
// Equation(s):
// \U5|Bottom_Pipe2_Y_Pos[2]~feeder_combout  = \U5|Bottom_Pipe0_Y_Pos~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|Bottom_Pipe0_Y_Pos~4_combout ),
	.cin(gnd),
	.combout(\U5|Bottom_Pipe2_Y_Pos[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Bottom_Pipe2_Y_Pos[2]~feeder .lut_mask = 16'hFF00;
defparam \U5|Bottom_Pipe2_Y_Pos[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N13
dffeas \U5|Bottom_Pipe2_Y_Pos[2] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Bottom_Pipe2_Y_Pos[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe2_Y_Pos~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe2_Y_Pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe2_Y_Pos[2] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe2_Y_Pos[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N6
cycloneive_lcell_comb \U5|Bottom_Pipe2_Y_Pos[1]~feeder (
// Equation(s):
// \U5|Bottom_Pipe2_Y_Pos[1]~feeder_combout  = \U5|Bottom_Pipe0_Y_Pos~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|Bottom_Pipe0_Y_Pos~5_combout ),
	.cin(gnd),
	.combout(\U5|Bottom_Pipe2_Y_Pos[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Bottom_Pipe2_Y_Pos[1]~feeder .lut_mask = 16'hFF00;
defparam \U5|Bottom_Pipe2_Y_Pos[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N7
dffeas \U5|Bottom_Pipe2_Y_Pos[1] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Bottom_Pipe2_Y_Pos[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe2_Y_Pos~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe2_Y_Pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe2_Y_Pos[1] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe2_Y_Pos[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N8
cycloneive_lcell_comb \U5|Bottom_Pipe2_Y_Pos[0]~feeder (
// Equation(s):
// \U5|Bottom_Pipe2_Y_Pos[0]~feeder_combout  = \U5|Bottom_Pipe0_Y_Pos~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|Bottom_Pipe0_Y_Pos~6_combout ),
	.cin(gnd),
	.combout(\U5|Bottom_Pipe2_Y_Pos[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Bottom_Pipe2_Y_Pos[0]~feeder .lut_mask = 16'hFF00;
defparam \U5|Bottom_Pipe2_Y_Pos[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y25_N9
dffeas \U5|Bottom_Pipe2_Y_Pos[0] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|Bottom_Pipe2_Y_Pos[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Bottom_Pipe2_Y_Pos~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Bottom_Pipe2_Y_Pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Bottom_Pipe2_Y_Pos[0] .is_wysiwyg = "true";
defparam \U5|Bottom_Pipe2_Y_Pos[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N14
cycloneive_lcell_comb \U5|LessThan13~1 (
// Equation(s):
// \U5|LessThan13~1_cout  = CARRY((\U1|pixel_row [0] & !\U5|Bottom_Pipe2_Y_Pos [0]))

	.dataa(\U1|pixel_row [0]),
	.datab(\U5|Bottom_Pipe2_Y_Pos [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U5|LessThan13~1_cout ));
// synopsys translate_off
defparam \U5|LessThan13~1 .lut_mask = 16'h0022;
defparam \U5|LessThan13~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N16
cycloneive_lcell_comb \U5|LessThan13~3 (
// Equation(s):
// \U5|LessThan13~3_cout  = CARRY((\U5|Bottom_Pipe2_Y_Pos [1] & ((!\U5|LessThan13~1_cout ) # (!\U1|pixel_row [1]))) # (!\U5|Bottom_Pipe2_Y_Pos [1] & (!\U1|pixel_row [1] & !\U5|LessThan13~1_cout )))

	.dataa(\U5|Bottom_Pipe2_Y_Pos [1]),
	.datab(\U1|pixel_row [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan13~1_cout ),
	.combout(),
	.cout(\U5|LessThan13~3_cout ));
// synopsys translate_off
defparam \U5|LessThan13~3 .lut_mask = 16'h002B;
defparam \U5|LessThan13~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N18
cycloneive_lcell_comb \U5|LessThan13~5 (
// Equation(s):
// \U5|LessThan13~5_cout  = CARRY((\U5|Bottom_Pipe2_Y_Pos [2] & (\U1|pixel_row [2] & !\U5|LessThan13~3_cout )) # (!\U5|Bottom_Pipe2_Y_Pos [2] & ((\U1|pixel_row [2]) # (!\U5|LessThan13~3_cout ))))

	.dataa(\U5|Bottom_Pipe2_Y_Pos [2]),
	.datab(\U1|pixel_row [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan13~3_cout ),
	.combout(),
	.cout(\U5|LessThan13~5_cout ));
// synopsys translate_off
defparam \U5|LessThan13~5 .lut_mask = 16'h004D;
defparam \U5|LessThan13~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N20
cycloneive_lcell_comb \U5|LessThan13~7 (
// Equation(s):
// \U5|LessThan13~7_cout  = CARRY((\U5|Bottom_Pipe2_Y_Pos [3] & ((!\U5|LessThan13~5_cout ) # (!\U1|pixel_row [3]))) # (!\U5|Bottom_Pipe2_Y_Pos [3] & (!\U1|pixel_row [3] & !\U5|LessThan13~5_cout )))

	.dataa(\U5|Bottom_Pipe2_Y_Pos [3]),
	.datab(\U1|pixel_row [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan13~5_cout ),
	.combout(),
	.cout(\U5|LessThan13~7_cout ));
// synopsys translate_off
defparam \U5|LessThan13~7 .lut_mask = 16'h002B;
defparam \U5|LessThan13~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N22
cycloneive_lcell_comb \U5|LessThan13~9 (
// Equation(s):
// \U5|LessThan13~9_cout  = CARRY((\U1|pixel_row [4] & ((!\U5|LessThan13~7_cout ) # (!\U5|Bottom_Pipe2_Y_Pos [4]))) # (!\U1|pixel_row [4] & (!\U5|Bottom_Pipe2_Y_Pos [4] & !\U5|LessThan13~7_cout )))

	.dataa(\U1|pixel_row [4]),
	.datab(\U5|Bottom_Pipe2_Y_Pos [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan13~7_cout ),
	.combout(),
	.cout(\U5|LessThan13~9_cout ));
// synopsys translate_off
defparam \U5|LessThan13~9 .lut_mask = 16'h002B;
defparam \U5|LessThan13~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N24
cycloneive_lcell_comb \U5|LessThan13~11 (
// Equation(s):
// \U5|LessThan13~11_cout  = CARRY((\U1|pixel_row [5] & (!\U5|Bottom_Pipe2_Y_Pos [5] & !\U5|LessThan13~9_cout )) # (!\U1|pixel_row [5] & ((!\U5|LessThan13~9_cout ) # (!\U5|Bottom_Pipe2_Y_Pos [5]))))

	.dataa(\U1|pixel_row [5]),
	.datab(\U5|Bottom_Pipe2_Y_Pos [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan13~9_cout ),
	.combout(),
	.cout(\U5|LessThan13~11_cout ));
// synopsys translate_off
defparam \U5|LessThan13~11 .lut_mask = 16'h0017;
defparam \U5|LessThan13~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N26
cycloneive_lcell_comb \U5|LessThan13~13 (
// Equation(s):
// \U5|LessThan13~13_cout  = CARRY((\U5|Bottom_Pipe2_Y_Pos [6] & ((\U1|pixel_row [6]) # (!\U5|LessThan13~11_cout ))) # (!\U5|Bottom_Pipe2_Y_Pos [6] & (\U1|pixel_row [6] & !\U5|LessThan13~11_cout )))

	.dataa(\U5|Bottom_Pipe2_Y_Pos [6]),
	.datab(\U1|pixel_row [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan13~11_cout ),
	.combout(),
	.cout(\U5|LessThan13~13_cout ));
// synopsys translate_off
defparam \U5|LessThan13~13 .lut_mask = 16'h008E;
defparam \U5|LessThan13~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N28
cycloneive_lcell_comb \U5|LessThan13~15 (
// Equation(s):
// \U5|LessThan13~15_cout  = CARRY((\U1|pixel_row [7] & (!\U5|Bottom_Pipe2_Y_Pos [7] & !\U5|LessThan13~13_cout )) # (!\U1|pixel_row [7] & ((!\U5|LessThan13~13_cout ) # (!\U5|Bottom_Pipe2_Y_Pos [7]))))

	.dataa(\U1|pixel_row [7]),
	.datab(\U5|Bottom_Pipe2_Y_Pos [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan13~13_cout ),
	.combout(),
	.cout(\U5|LessThan13~15_cout ));
// synopsys translate_off
defparam \U5|LessThan13~15 .lut_mask = 16'h0017;
defparam \U5|LessThan13~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N30
cycloneive_lcell_comb \U5|LessThan13~16 (
// Equation(s):
// \U5|LessThan13~16_combout  = (\U1|pixel_row [8] & ((\U5|Bottom_Pipe2_Y_Pos [8]) # (!\U5|LessThan13~15_cout ))) # (!\U1|pixel_row [8] & (!\U5|LessThan13~15_cout  & \U5|Bottom_Pipe2_Y_Pos [8]))

	.dataa(\U1|pixel_row [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|Bottom_Pipe2_Y_Pos [8]),
	.cin(\U5|LessThan13~15_cout ),
	.combout(\U5|LessThan13~16_combout ),
	.cout());
// synopsys translate_off
defparam \U5|LessThan13~16 .lut_mask = 16'hAF0A;
defparam \U5|LessThan13~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N18
cycloneive_lcell_comb \U5|Add13~14 (
// Equation(s):
// \U5|Add13~14_combout  = !\U5|Add13~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U5|Add13~13 ),
	.combout(\U5|Add13~14_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add13~14 .lut_mask = 16'h0F0F;
defparam \U5|Add13~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N8
cycloneive_lcell_comb \U5|LessThan14~1 (
// Equation(s):
// \U5|LessThan14~1_cout  = CARRY((\U5|Bottom_Pipe2_Y_Pos [0] & !\U1|pixel_row [0]))

	.dataa(\U5|Bottom_Pipe2_Y_Pos [0]),
	.datab(\U1|pixel_row [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U5|LessThan14~1_cout ));
// synopsys translate_off
defparam \U5|LessThan14~1 .lut_mask = 16'h0022;
defparam \U5|LessThan14~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N10
cycloneive_lcell_comb \U5|LessThan14~3 (
// Equation(s):
// \U5|LessThan14~3_cout  = CARRY((\U1|pixel_row [1] & ((!\U5|LessThan14~1_cout ) # (!\U5|Bottom_Pipe2_Y_Pos [1]))) # (!\U1|pixel_row [1] & (!\U5|Bottom_Pipe2_Y_Pos [1] & !\U5|LessThan14~1_cout )))

	.dataa(\U1|pixel_row [1]),
	.datab(\U5|Bottom_Pipe2_Y_Pos [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan14~1_cout ),
	.combout(),
	.cout(\U5|LessThan14~3_cout ));
// synopsys translate_off
defparam \U5|LessThan14~3 .lut_mask = 16'h002B;
defparam \U5|LessThan14~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N12
cycloneive_lcell_comb \U5|LessThan14~5 (
// Equation(s):
// \U5|LessThan14~5_cout  = CARRY((\U5|Bottom_Pipe2_Y_Pos [2] & ((!\U5|LessThan14~3_cout ) # (!\U1|pixel_row [2]))) # (!\U5|Bottom_Pipe2_Y_Pos [2] & (!\U1|pixel_row [2] & !\U5|LessThan14~3_cout )))

	.dataa(\U5|Bottom_Pipe2_Y_Pos [2]),
	.datab(\U1|pixel_row [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan14~3_cout ),
	.combout(),
	.cout(\U5|LessThan14~5_cout ));
// synopsys translate_off
defparam \U5|LessThan14~5 .lut_mask = 16'h002B;
defparam \U5|LessThan14~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N14
cycloneive_lcell_comb \U5|LessThan14~7 (
// Equation(s):
// \U5|LessThan14~7_cout  = CARRY((\U1|pixel_row [3] & ((\U5|Bottom_Pipe2_Y_Pos [3]) # (!\U5|LessThan14~5_cout ))) # (!\U1|pixel_row [3] & (\U5|Bottom_Pipe2_Y_Pos [3] & !\U5|LessThan14~5_cout )))

	.dataa(\U1|pixel_row [3]),
	.datab(\U5|Bottom_Pipe2_Y_Pos [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan14~5_cout ),
	.combout(),
	.cout(\U5|LessThan14~7_cout ));
// synopsys translate_off
defparam \U5|LessThan14~7 .lut_mask = 16'h008E;
defparam \U5|LessThan14~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N16
cycloneive_lcell_comb \U5|LessThan14~9 (
// Equation(s):
// \U5|LessThan14~9_cout  = CARRY((\U5|Add13~2_combout  & ((!\U5|LessThan14~7_cout ) # (!\U1|pixel_row [4]))) # (!\U5|Add13~2_combout  & (!\U1|pixel_row [4] & !\U5|LessThan14~7_cout )))

	.dataa(\U5|Add13~2_combout ),
	.datab(\U1|pixel_row [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan14~7_cout ),
	.combout(),
	.cout(\U5|LessThan14~9_cout ));
// synopsys translate_off
defparam \U5|LessThan14~9 .lut_mask = 16'h002B;
defparam \U5|LessThan14~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N18
cycloneive_lcell_comb \U5|LessThan14~11 (
// Equation(s):
// \U5|LessThan14~11_cout  = CARRY((\U5|Add13~4_combout  & (\U1|pixel_row [5] & !\U5|LessThan14~9_cout )) # (!\U5|Add13~4_combout  & ((\U1|pixel_row [5]) # (!\U5|LessThan14~9_cout ))))

	.dataa(\U5|Add13~4_combout ),
	.datab(\U1|pixel_row [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan14~9_cout ),
	.combout(),
	.cout(\U5|LessThan14~11_cout ));
// synopsys translate_off
defparam \U5|LessThan14~11 .lut_mask = 16'h004D;
defparam \U5|LessThan14~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N20
cycloneive_lcell_comb \U5|LessThan14~13 (
// Equation(s):
// \U5|LessThan14~13_cout  = CARRY((\U5|Add13~6_combout  & ((!\U5|LessThan14~11_cout ) # (!\U1|pixel_row [6]))) # (!\U5|Add13~6_combout  & (!\U1|pixel_row [6] & !\U5|LessThan14~11_cout )))

	.dataa(\U5|Add13~6_combout ),
	.datab(\U1|pixel_row [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan14~11_cout ),
	.combout(),
	.cout(\U5|LessThan14~13_cout ));
// synopsys translate_off
defparam \U5|LessThan14~13 .lut_mask = 16'h002B;
defparam \U5|LessThan14~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N22
cycloneive_lcell_comb \U5|LessThan14~15 (
// Equation(s):
// \U5|LessThan14~15_cout  = CARRY((\U1|pixel_row [7] & ((!\U5|LessThan14~13_cout ) # (!\U5|Add13~8_combout ))) # (!\U1|pixel_row [7] & (!\U5|Add13~8_combout  & !\U5|LessThan14~13_cout )))

	.dataa(\U1|pixel_row [7]),
	.datab(\U5|Add13~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|LessThan14~13_cout ),
	.combout(),
	.cout(\U5|LessThan14~15_cout ));
// synopsys translate_off
defparam \U5|LessThan14~15 .lut_mask = 16'h002B;
defparam \U5|LessThan14~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N24
cycloneive_lcell_comb \U5|LessThan14~16 (
// Equation(s):
// \U5|LessThan14~16_combout  = (\U1|pixel_row [8] & (!\U5|LessThan14~15_cout  & \U5|Add13~10_combout )) # (!\U1|pixel_row [8] & ((\U5|Add13~10_combout ) # (!\U5|LessThan14~15_cout )))

	.dataa(\U1|pixel_row [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|Add13~10_combout ),
	.cin(\U5|LessThan14~15_cout ),
	.combout(\U5|LessThan14~16_combout ),
	.cout());
// synopsys translate_off
defparam \U5|LessThan14~16 .lut_mask = 16'h5F05;
defparam \U5|LessThan14~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N4
cycloneive_lcell_comb \U5|RGB_Display~2 (
// Equation(s):
// \U5|RGB_Display~2_combout  = (\U5|Add13~12_combout ) # ((\U5|LessThan13~16_combout ) # ((\U5|Add13~14_combout ) # (\U5|LessThan14~16_combout )))

	.dataa(\U5|Add13~12_combout ),
	.datab(\U5|LessThan13~16_combout ),
	.datac(\U5|Add13~14_combout ),
	.datad(\U5|LessThan14~16_combout ),
	.cin(gnd),
	.combout(\U5|RGB_Display~2_combout ),
	.cout());
// synopsys translate_off
defparam \U5|RGB_Display~2 .lut_mask = 16'hFFFE;
defparam \U5|RGB_Display~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N12
cycloneive_lcell_comb \U5|Draw~5 (
// Equation(s):
// \U5|Draw~5_combout  = (\U5|Draw~3_combout ) # ((\U5|Draw~1_combout ) # ((\U5|Draw~4_combout  & \U5|RGB_Display~2_combout )))

	.dataa(\U5|Draw~3_combout ),
	.datab(\U5|Draw~1_combout ),
	.datac(\U5|Draw~4_combout ),
	.datad(\U5|RGB_Display~2_combout ),
	.cin(gnd),
	.combout(\U5|Draw~5_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Draw~5 .lut_mask = 16'hFEEE;
defparam \U5|Draw~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N16
cycloneive_lcell_comb \U1|red_out~16 (
// Equation(s):
// \U1|red_out~16_combout  = (\U1|video_on~combout  & (!\Equal0~3_combout  & (\U2|draw~combout  & !\U5|Draw~5_combout )))

	.dataa(\U1|video_on~combout ),
	.datab(\Equal0~3_combout ),
	.datac(\U2|draw~combout ),
	.datad(\U5|Draw~5_combout ),
	.cin(gnd),
	.combout(\U1|red_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~16 .lut_mask = 16'h0020;
defparam \U1|red_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N2
cycloneive_lcell_comb \U1|red_out~15 (
// Equation(s):
// \U1|red_out~15_combout  = (\U1|video_on~combout  & (!\U5|Draw~5_combout  & ((\Equal0~3_combout ) # (!\U2|draw~combout ))))

	.dataa(\U1|video_on~combout ),
	.datab(\Equal0~3_combout ),
	.datac(\U2|draw~combout ),
	.datad(\U5|Draw~5_combout ),
	.cin(gnd),
	.combout(\U1|red_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~15 .lut_mask = 16'h008A;
defparam \U1|red_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N24
cycloneive_lcell_comb \U1|red_out~17 (
// Equation(s):
// \U1|red_out~17_combout  = (\U1|red_out~14_combout  & ((\U1|red_out~15_combout ) # ((\U3|altsyncram_component|auto_generated|q_a [8] & \U1|red_out~16_combout )))) # (!\U1|red_out~14_combout  & (\U3|altsyncram_component|auto_generated|q_a [8] & 
// (\U1|red_out~16_combout )))

	.dataa(\U1|red_out~14_combout ),
	.datab(\U3|altsyncram_component|auto_generated|q_a [8]),
	.datac(\U1|red_out~16_combout ),
	.datad(\U1|red_out~15_combout ),
	.cin(gnd),
	.combout(\U1|red_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~17 .lut_mask = 16'hEAC0;
defparam \U1|red_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N25
dffeas \U1|red_out[0] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|red_out~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|red_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|red_out[0] .is_wysiwyg = "true";
defparam \U1|red_out[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y25_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1009w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a45 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 9;
defparam \U4|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = 2048'h6FFFFFFFFFFF80000000000000000000000FFFFFFFFFFFFFFFC000FFFFFFFFFFE000000000000000000000007FFFFFFFFFFFFFFE0003FFFFFFFFFF000000000000000000000003FFFFFFFFFFFFFFF8000FFFFFFFFFFC00000000000000000000000FFFFFFFFFFFFFFFC000FFFFFFFFFFE000000000000000000000007FFFFFFFFFFFFFFE0003FFFFFFFFFF000000000000000000000003FFFFFFFFFFFFFFFC000FFFFFFFFFFC00000000000000000000000FFFFFFFFFFFFFFFC000FFFFFFFFFFE000000000000000000000007FFFFFFFFFFFFFFE0007FFFFFFFFFF000000000000000000000003FFFFFFFFFFFFFFFC000FFFFFFFFFFC00000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = 2048'h0001FFFFFFFFFFFFFE0000007FFFFFE00000000000000000000000000FFFFFFFFFFFFFF0000003FFFFFF800000000000000000000000007FFFFFFFFFFFFFE000001FFFFFF800000000000000000000000003FFFFFFFFFFFFFF000000FFFFFFE00000000000000000000000001FFFFFFFFFFFFFF8000001FFFFFF000000000000000000000000003FFFFFFFFFFFFFC000000FFFFFF800000000000000000000000001FFFFFFFFFFFFFF000000FFFFFFE00000000000000000000000001FFFFFFFFFFFFFF0000001FFFFFF000000000000000000000000003FFFFFFFFFFFFFC000000FFFFFF800000000000000000000000003FFFFFFFFFFFFBE0000007FFFFFC0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = 2048'h0000000000000000000000000DFFFFFFFFFFFFF8000003FFFFFE000000000000000000000000007FFFFFFFFFFFF7E000000FFFFFF8000000000000000000000000003FFFFFFFFFFFC00000000000000000000000000000000000000001FFFFFFFFFFFE00000000000000000000000000000000000000000FFFFFFFFFFFF000000000000000000000000000000000000000003FFFFFFFFFFFC00000000000000000000000000000000000000001FFFFFFFFFFFE00000000000000000000000000000000000000000FFFFFFFFFFFF000000000000000000000000000000000000000007FFFFFFFFFFFC00000000000000000000000000000000000000001FFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 2048'hFFFFFE000000000000000000000000000000000000000007FFFFFFFFFFF0000000000000000000000000000000000000000001FFFFFFFFFE0000000000000000000000000000000000000000000FFFFFFFFFF00000000000000000000000000000000000000000007FFFFFFFFF80000000000000000000000000000000000000000003FFFFFFFFFC00000000000000000000000000000000000000000007FFFFFFFFF80000000000000000000000000000000000000000003FFFFFFFFF80000000000000000000000000000000000000000003FFFFFFFFFE0000000000000000000000000000000000000000000FFFFFFFFFF800000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y9_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode989w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 9;
defparam \U4|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode999w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a33 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \U4|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000000000000003FFFFFFFFF8000000000000000000000000000000000000000000007FFFFFE02000000000000000000000000000000000000000000083FFFFFE00000000000000000000000000000000000000000000001FFFFFFC0400000000000000000000000000000000000000000000FFFFFFC00000000000000000000000000000000000000000000003FFFFFF00000000000000000000000000000000000000000000000FFFFFFC0000000000000000000000000000000000000000000000FFFFFFC00000000000000000000000000000000000000000000003FFFFFF00000000000000000000000000000000000000000000000FFFFFFC0000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = 2048'h0000000000000000000000000000000000000007FFFFFC00000000000000000000000000000000000000000000003FFFFFF00000000000000000000000000000000000000000000000FFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y18_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode972w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \U4|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N16
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~6 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~6_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|out_address_reg_a [1])) # (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] 
// & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a33~portadataout )) # (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\U4|altsyncram_component|auto_generated|ram_block1a9~portadataout )))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~6 .lut_mask = 16'hD9C8;
defparam \U4|altsyncram_component|auto_generated|mux2|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N26
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~7 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~7_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|mux2|_~6_combout  & (\U4|altsyncram_component|auto_generated|ram_block1a45~portadataout 
// )) # (!\U4|altsyncram_component|auto_generated|mux2|_~6_combout  & ((\U4|altsyncram_component|auto_generated|ram_block1a21~portadataout ))))) # (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\U4|altsyncram_component|auto_generated|mux2|_~6_combout ))))

	.dataa(\U4|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~7 .lut_mask = 16'hAFC0;
defparam \U4|altsyncram_component|auto_generated|mux2|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y30_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1029w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a69 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 9;
defparam \U4|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800007;
defparam \U4|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC00003EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF600001F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = 2048'hFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC400000047FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y14_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1039w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a81 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 9;
defparam \U4|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1019w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a57 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \U4|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000007FEFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFBFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = 2048'hFFFC00000000000FFFFE007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000FFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000FFFFE007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001FFFFE01BFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFEC00000000000FFFFF00FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFB000000000003FFFF8037FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF800000000001FFFFE007FFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFF00000000000000000001FFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = 2048'hFFFFFFFFE7FFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFE00000000000000000003FFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFE00000000000000000001FFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFF80000000000000000000FFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFE00000000000000000003FFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFE00000000000000000001FFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFF80000000000000000000FFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFE000000000000000000037FFFFFFFFFFFFFFFF0FBFFFFFFFFFFFBE00000000000000000000DFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFF80000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = 2048'h0000000000007FFFFFFFFFFFFFFFFF1F7FFFFFFFFFFFFC00000000000000000000FFFFFFFFFFFFFFFFF003FFFFFFFFFFF80000000000000000000001FFFFFFFFFFFFFFFFE01FFFFFFFFFFFE0000000000000000000000FFFFFFFFFFFFFFFFF00FFFFFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFFF803FFFFFFFFFFF80000000000000000000003FFFFFFFFFFFFFFFFE01FFFFFFFFFFFF0000000000000000000000FFFFFFFFFFFFFFFFF00FFFFFFFFFFFF80000000000000000000006FFFFFFFFFFFFFFFF007FFFFFFFFFFF80000000000000000000001FFFFFFFFFFFFFFFEC01FFFFFFFFFFF60000000000000000000001DFFFFFFFFFFFFFFFF00;
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N14
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~4 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~4_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\U4|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\U4|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a81~portadataout )) # (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\U4|altsyncram_component|auto_generated|ram_block1a57~portadataout )))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~4 .lut_mask = 16'hE5E0;
defparam \U4|altsyncram_component|auto_generated|mux2|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y16_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1049w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a93 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 9;
defparam \U4|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a93 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = 2048'hFFFF8801047FFFFFFFFFFFFFFFFFFFF8800047FFFFFFFFFFFFFFFFFFFE002007FFFFFFFFFFFFFFFFFFFFC400023FFFFFFFFFFFFFFFFFFFF201003FFFFFFFFFFFFFFFFFFFFF801201FFFFFFFFFFFFFFFFFFFF8801047FFFFFFFFFFFFFFFFFFFF8800047FFFFFFFFFFFFFFFFFFFE002007FFFFFFFFFFFFFFFFFFFFC400023FFFFFFFFFFFFFFFFFFFF201003FFFFFFFFFFFFFFFFFFFFF801201FFFFFFFFFFFFFFFFFFFF8801047FFFFFFFFFFFFFFFFFFFF8800047FFFFFFFFFFFFFFFFFFFE002407FFFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFFFF800001FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFFF8;
defparam \U4|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = 2048'h000007FFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFFFF800001FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFFFE000003;
defparam \U4|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N16
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~5 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~5_combout  = (\U4|altsyncram_component|auto_generated|mux2|_~4_combout  & (((\U4|altsyncram_component|auto_generated|ram_block1a93~portadataout ) # (!\U4|altsyncram_component|auto_generated|out_address_reg_a 
// [0])))) # (!\U4|altsyncram_component|auto_generated|mux2|_~4_combout  & (\U4|altsyncram_component|auto_generated|ram_block1a69~portadataout  & (\U4|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\U4|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datab(\U4|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~5 .lut_mask = 16'hEC2C;
defparam \U4|altsyncram_component|auto_generated|mux2|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a213 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1174w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a213 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a213 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a213 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a213 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a213 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_bit_number = 9;
defparam \U4|altsyncram_component|auto_generated|ram_block1a213 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a213 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a213 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a213 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a213 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a213 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a213 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FF;
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a225 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1184w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a225 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a225 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a225 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a225 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a225 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_bit_number = 9;
defparam \U4|altsyncram_component|auto_generated|ram_block1a225 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a225 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a225 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a225 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a225 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a225 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a225 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a201 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a201 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a201 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a201 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a201 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_bit_number = 9;
defparam \U4|altsyncram_component|auto_generated|ram_block1a201 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a201 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a201 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a201 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a201 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFF807FFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFC03FFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFF00FFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFF807FFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFC03FFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFF00FFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFF9FFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a201 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFF00BF83FFFFFFFFFFFFFF07FFFFFFFFFFFCBFFFFFFFFFFE03FFFFFC03FE0FFFFFFFFFFFFFFC1FFFFFFFFFFFF3FFFFFFFFFFF00FFFFFE017F87FFFFFFFFFFFFFE0FFFFFFFFFFFF9FFFFFFFFFFFC03FFFFF00FF83FFFFFFF3FFFFFF07FFFFFFFFFFFCFFFFFFFFFFFE03FFFFFC03FE0FFFFFFF9FFFFFFC3FFFFFFFFFFFF3FFFFFFFFFFF00FFFFFF01FF87FFFFFFE7FFFFFE0FFFFFFFFFFFF9FFFFFFFFFFFC07FFFFF00FF83FFFFFFF3FFFFFF07FFFFFFFFFFFCFFFFFFFFFFFE03FFFFFC03FE0FFFFFFF9FFFFFFC3FFFFFFFFFFFF3FFFFFFFFFFF00FFFFFF01FF87FFFFFFE7FFFFFE0FFFFFFFFFFFF9FFFFFFFFFFFC07;
defparam \U4|altsyncram_component|auto_generated|ram_block1a201 .mem_init0 = 2048'hFFFFF3FFF9FFFFFFFE3FFFFFFE7FFFFFFFFFFFCFFFFFFFFFFFFF1FFFFF8FFFE7FFFFFFF9FFFFFFF9FFFFFFFFFFFE3FFFFFFFFFFFFCFFFFFE7FFF1FFFFFFFC7FFFFFFC7FFFFFFFFFFF9FFFFFFFFFFFFE3000003FFE1FFFFFFF83FFFFFFE0FFFFFFFFFFE0FFFFFFFFFFFFF0000000FFF07FFFFFFC1FFFFFFF87FFFFFFFFFF83FFFFFFFFFFFFC0000007FFC1FFFFFFF07FFFFFFC1FFFFFFFFFFC1FFFFFFFFFFFFE0000003FFE1FFFFFFF83FFFFFFE0FFFFFFFFFFE0FFFFFFFFFFFFF0000000FFF07FFFFFFC1FFFFFFF07FFFFFFFFFF83FFFFFFFFFFFFC0000003FFC1FFFFFFF07FFFFFFC1FFFFFFFFFFE1FFFFFFFFFFFFE000FFFFFFFFFFFFFFF9FFFFFFFFCFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N30
cycloneive_lcell_comb \U1|red_out~18 (
// Equation(s):
// \U1|red_out~18_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a225~portadataout )) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a201~portadataout )))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a225~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a201~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\U1|red_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~18 .lut_mask = 16'h4450;
defparam \U1|red_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N20
cycloneive_lcell_comb \U1|red_out~19 (
// Equation(s):
// \U1|red_out~19_combout  = (\U1|red_out~18_combout ) # ((\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|ram_block1a213~portadataout  & !\U4|altsyncram_component|auto_generated|out_address_reg_a 
// [1])))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a213~portadataout ),
	.datac(\U1|red_out~18_combout ),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\U1|red_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~19 .lut_mask = 16'hF0F8;
defparam \U1|red_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N26
cycloneive_lcell_comb \U1|red_out~20 (
// Equation(s):
// \U1|red_out~20_combout  = (\U1|red_out~3_combout  & ((\U1|red_out~19_combout ) # ((\U4|altsyncram_component|auto_generated|mux2|_~5_combout  & \U1|red_out~4_combout )))) # (!\U1|red_out~3_combout  & 
// (\U4|altsyncram_component|auto_generated|mux2|_~5_combout  & (\U1|red_out~4_combout )))

	.dataa(\U1|red_out~3_combout ),
	.datab(\U4|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.datac(\U1|red_out~4_combout ),
	.datad(\U1|red_out~19_combout ),
	.cin(gnd),
	.combout(\U1|red_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~20 .lut_mask = 16'hEAC0;
defparam \U1|red_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1122w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a165 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 9;
defparam \U4|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a165 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a165 .mem_init3 = 2048'hFFFE0FFFE003FFFFFFE000000101FFFFFFFFC3FFFFFFFFFFF80FFFFFF07FFF001FFFFFFF010000000FFFFFFFFE0FFFFFFFFFFFC03FFFFFC3FFFC00FFFFFFF8000000003FFFFFFFF87FFFFFFFFFFF00FFFFFE0FFFE003FFFFFFE000000101FFFFFFFFC3FFFFFFFFFFF80FFFFFF07FFF001FFFFFFD000000000BFFFFFFFE0FFFFFFFFFFFC02FFFFFC1FFFC00BFFFFFF8000000003FFFFFFFF83FFFFFFFFFFF00FFFFFE0FFFE003FFFFFFE0000001017FFFFFFF8FFFFFFFFFFFFFC7FFFFFFFFFFE01FFFFFFF1B030C0C0FFFFFFFFE7FFFFFFFFFFFFF3FFFFFFFFFFF00FFFFFFF9F80C20713FFFFFFFF9FFFFFFFFFFFFFCFFFFFFFFFFFC03FFFFFFE3606180C1FFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a165 .mem_init2 = 2048'hFFF01FFFFFFFFFFFFFC000001FFFFFA000FFFFC01C039C02C03FFFFF805FFFFFFFFFFFFF0000007FFFFF0003FFFF01E41C704301FFFFFE01FFFFFFFFFFFFFC000003FFFFF4001FFFF8078071801007FFFFF01FFFFFFFFFFFFFC000001FFFFFE000FFFFC01C039C02403FFFFF807FFFFFFFFFFFFF0000007FFFFF0003FFFF01C41C704901FFFFFE01FFFFFFFFFFFFFC000003FFFFFC001FFFF8078071800807FFFFF39FFFFFFFFFFFFFE000001FFFFFE000FFFFCF9C039C025E3FFFFF8E7FFFFFFFFFFFFF0000007FFFFF8003FFFF3FC41C704979FFFFFE71FFFFFFFFFFFFFC000003FFFFFC001FFFF8F78071800BE7FF00023FFFFFFFFFFFFF3FFFFFFFFFFFFC;
defparam \U4|altsyncram_component|auto_generated|ram_block1a165 .mem_init1 = 2048'h00000007FC039C023000000013FFFFFFFFFFFFF9FFFFFFFFFFFFE00000001FC41C7049C000000047FFFFFFFFFFFFE7FFFFFFFFFFFF80000000FF80718007000000023FFFFFFFFFFFFF3FFFFFFFFFFFFC00000007FC039C023000000013FFFFFFFFFFFFF9FFFFFFFFFFFFE00000001FC41C7049C000000047FFFFFFFFFFFFE7FFFFFFFFFFFF80000000FF80718007000000023FFFFFFFFFFFFF3FFFFFFFFFFFFC00000007FC039C023100000013FFFFFFFFFFFFF97FFFFFFFFFFFE00000001FC41C7049C000000047FFFFFFFFFFFFE7FFFFFFFFFFFE80000001FF807180070000FFFC0FFFFFFFFFFFFF3FFFFFFFFFFFFF630C3DF7FC039C0201FFDBFFF27FFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a165 .mem_init0 = 2048'hFFFFFFF9FFFFFFFFFFFFFF0C71B7FFC41C704807FF6FFF81FFFFFFFFFFFFE7FFFFFFFFFFFFEC6186FEFF807180003FFB000003FFFFFFFFFFF80FFFFFFFFFFFE71C6181FFFC039C0200000400024FFFFFFFFFFFC03FFFFFFFFFFF3A638E07FFC41C704800008000093FFFFFFFFFFF00FFFFFFFFFFFCA38E313FFF807180000000000003FFFFFFFFFFF80FFFFFFFFFFFE71C6381FFFC039C0200000400024FFFFFFFFFFFC03FFFFFFFFFFF38638E47FFC41C704800008000093FFFFFFFFFFF00FFFFFFFFFFFCF38E313FFF80718000000000000FFFFFFFFFFFF9FFFFFFFFFFFFED1C6381FFFC031C0200000400027FFFFFFFFFFFC7FFFFFFFFFFFFE8638E47FFC4;
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a189 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1142w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a189 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a189 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a189 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a189 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_bit_number = 9;
defparam \U4|altsyncram_component|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a189 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a189 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a189 .mem_init3 = 2048'hFFFFFE0FFFFFFFFFFFFF3C03FFFFFFFFFFFFFFC7FFFFFFFE7FFFFFFFFFF83FFFFFFFFFFFFCE01FFFFFFFFFFFFFFF3FFFFFFFF9FFFFFFFFFFC1FFFFFFFFFFFFE300BFFFC03FFFFFFFC1FFFFFFFF41FFFFFFFFF00FFFFFFFFFFFF83403FFFF01FFFFFFFE0FFFFFFFFE0FFFFFFFFFC03FFFFFFFFFFFE0F01FFFF807FFFFFFF83FFFFFFFE83FFFFFFFFF01FFFFFFFFFFFF8700FFFFC03FFFFFFFC1FFFFFFFFC1FFFFFFFFF80FFFFFFFFFFFF83C03FFFF01FFFFFFFF0FFFFFFFFE0FFFFFFFFFC03FFFFFFFFFFFE0F01FFFF807FFFFFFF83FFFFFFFF83FFFFFFFFF01FFFFFFFFFFFF8700FFFFC03FFFFFFFC1FFFFFFFFC1FFFFFFFFF80FFFFFFFFFFFF83C03FFFF01FF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a189 .mem_init2 = 2048'hFFFFFF0FFFFFFFFE0FFFFFFFFFC03FFFFFFFFFFFE0F01FFFF807FFFFFFF83FFFFFFFF83FFFFFFFFF01FFFFFFFFFFFF87007FFF8FFFFFFFFE8FFFFFFFFFF9FFFFFFFFF3C5FFFFFFFFFFF81803FFFE3FFFFFFFFE7FFFFFFFFFC7FFFFFFFF8F3FFFFFFFFFFFC0600FFFF9FFFFFFFFF1FFFFFFFFFF3FFFFFFFDE38FFFFFFFFFFFF030000000FFFFFFFFE0FFFFFFFFFF80FFFFFFE03C1FFFFFFFFFFE0000000003FFFFFFFF87FFFFFFFFFC03FFFFFF00F07FFFFFFFFFF0000000001FFFFFFFFC1FFFFFFFFFF01FFFFFFC0383FFFFFFFFFFC000000000FFFFFFFFE0FFFFFFFFFF80FFFFFFA03C17FFFFFFFFFE0000000003FFFFFFFF83FFFFFFFFFC03FFFFFF00B07FF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a189 .mem_init1 = 2048'hFFFFFFFF0000000001FFFFFFFFC1FFFFFFFFFF01FFFFFF40382FFFFFFFFFFC00FFFFFE0FFFFFFFFFFFFFFFFFFFFFCFFFFFFFF1FFFFFFFFFFFFE707FFFFF83FFFFFFFFFFFFFFFFFFFFF3FFFFFFFCFFFFFFFFFFFFF3C1FFFFFC1FFFFFFFFFFFFFFFFFFFFF9FFFFFFFF3FFFFFFFFFFFFCE0FFFFFE0FFFFFFF82FFFFFFFFFFFFC0000003F87D3FFFFFFFFF0705FFFFE83FFFFFFE0FFFFFFFFFFFFD0000000FC1F8FFFFFFFFF8241FFFFFC1FFFFFFF07FFFFFFFFFFFF80000005F07E7FFFFFFFFE0E0FFFFFE0FFFFFFF83FFFFFFFFFFFFC0000003F87F3FFFFFFFFF0707FFFFF83FFFFFFE0FFFFFFFFFFFFF0000000FC1F9FFFFFFFFF83C1FFFFFC1FFFFFFF87FFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a189 .mem_init0 = 2048'hFFFFFFF80000007F0FE7FFFFFFFFE0E0FFFFFE0FFFFFFF83FFFFFFFFFFFFC0000003F87F3FFFFFFFFF0707FFFFF83FFFFFFE0FFFFFFFFFFFFF0000000FC1F9FFFFFFFFF83C1FFFFFC1FFFFFFF87FFFFFFFFFFFF80000007F0FE7FFFFFFFFE0E0FFFFFFF801FC001FFFFFFFFFFFFFFFFFFFFFFE0FE1FFFFFFC03C3FFFFFFFE007F0047FFFFFFFFFFFFFFFFFFFFFF83F07FFFFFF01E8FFFFFFFF003F8001FFFFFFFFFFFFFFFFFFFFFFE1FC1FFFFFF84787FFFFFFF801FC001FFFFFFFFFFFFFFFFFFFFFFE0FE0FFFFFFC0383FFFFFFFC007F0007FFFFFFFFFFFFFFFFFFFFFF83F07FFFFFF01E0FFFFFFFF001F8001FFFFFFFFFFFFFFFFFFFFFFE1FC1FFFFFF80787;
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N12
cycloneive_lcell_comb \U1|red_out~25 (
// Equation(s):
// \U1|red_out~25_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a189~portadataout ))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a165~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a165~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a189~portadataout ),
	.cin(gnd),
	.combout(\U1|red_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~25 .lut_mask = 16'hA820;
defparam \U1|red_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a141 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1102w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a141 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a141 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a141 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a141 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_bit_number = 9;
defparam \U4|altsyncram_component|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a141 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a141 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a141 .mem_init3 = 2048'h0003C038C000000040001C638E47FFC41C70480000800009C71880000E40C7008040090004E38E313FFF80718000000000000E31C7FFFFF20E382403FF8000271C6381FFFC030C02000004000231C73FFFFFC038C0001FFE40001C638E47FFC41C70480000800009C718FFFFFE40C700807FF10004E38E313FFF80718000000000000E31C703FFF2000024E38C4000271C6381FFFC00000231C704000231C7189FFFC00000038C7040001C638E47FFC4000049C718800009C718E0FFFE4000009C71C90004E38E313FFF8000000738E000000E31C707FFF2000024E38C4000271C6381FFFC00000231C704000231C7189FFFC00000038C7040001C638E47FFC4;
defparam \U4|altsyncram_component|auto_generated|ram_block1a141 .mem_init2 = 2048'h000049C718800009C718E0FFFE4000009C71C90004E38E313FFF8000000718E000000E31C707FFF2000024E38C4000271C7381FFFC00000231C704000031C7189FFFC00000038C7040001C638E47FFC4000049C718800009C738E0FFFE4000009C71C80004E38E313FFF8000000718E0FFFF80000007FFF2063824E38C4FFFC4000001FFFC030C0231C703FFFC4000009FFFC038C0038C703FFF00000047FFC40C7049C7189FFFF0000000FFFE40C7009C71C8FFF88000013FFF8061800718E0000000000007FFF20E3824E38C400000000001FFFC039C0231C70000004000009FFFC038C0038C70000000000047FFC41C7049C718800000000000FFFE41C700;
defparam \U4|altsyncram_component|auto_generated|ram_block1a141 .mem_init1 = 2048'h9C71C800008000013FFF8071800718E0000000000007FFF20E3824E38C400000000001FFFC039C0231C70000004000009FFFC038C0038C70000000000047FFC41C7049C718800000000000FFFE40C7009C71C800008000013FFF8071800718E0FF0010000007FFF20E3824E38C4FC000000001FFFC039C0231C703FC004000009FFFC038C0038C703E0020000047FFC41C7049C7189FE000000000FFFE40C7009C71C8F8008000013FFF8071800718E0FF138E31C707FFF20E3824E38C4FC8C71C7381FFFC039C0231C707FC0E31C7189FFFC038C0038C707E071C638E47FFC41C7049C7189FE271C738E0FFFE40C7009C71C8F81CE38E313FFF8071800718E0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a141 .mem_init0 = 2048'hFF138E31C707FFF20E3824E38C4FC8C71C6381FFFC039C0231C707FC0E31C7189FFFC038C0038C707E071C638E47FFC41C7049C7189FE271C718E0FFFE40C7009C71C8F81CE38E313FFF8071800718E0FF138E31C707FFF20E3824E38E4FC8C71C6381FFFC039C0231C707FC0E31C7189FFFC038C0038C707E071C638E47FFC41C7049C7189FE271C718E0FFFE40C7009C71C8F81CE38E313FFF8071800738E0FF138E31C707FFF20E382400004FC8C71C6381FFFC039C02000007FC0E31C7189FFFC038C00000007E071C638E47FFC41C704800009FE271C718E0FFFE40C700800008F81CE38E313FFF807180000000FF138E31C707FFF20E382400004FC8C7;
// synopsys translate_on

// Location: M9K_X15_Y36_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1092w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a129 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a129 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 9;
defparam \U4|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a129 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a129 .mem_init3 = 2048'h1C6381FFFC039C02000007FC0E31C7189FFFC038C00000007E071C638E47FFC41C704800009FE271C718E0FFFE40C700800008F81CE38E313FFF807180000000FF138E31C707FFF20E382400004FC8C71C6381FFFC039C02000007FC0E31C7189FFFC038C00000007E071C638E47FFC41C704800009FE271C718E0FFFE41C700800008F81CE38E313FFF807180000000FF138E31C707FFF206382400004FC8C71C6381FFFC030C02000007FC0E31C7189FFFC038C00000007E071C638E47FFC41C704800009FE271C718E0FFFE40C700800008F81CE38E313FFF807180000000FF138E31C707FFF2000024E38E4FC8C71C6381FFFC00000231C707FC0E31C718;
defparam \U4|altsyncram_component|auto_generated|ram_block1a129 .mem_init2 = 2048'h9FFFC00000038C707E071C638E47FFC4000049C7189FE271C718E0FFFE4000009C71C8F81CE38E313FFF8000000738E0FF138E31C707FFF2000024E38C4FC8C71C6381FFFC00000231C707FC0E31C7189FFFC00000038C707E071C638E47FFC4000049C7189FE271C718E0FFFE4000009C71C8F81CE38E313FFF8000000718E0FF138E31C707FFF2000024E38C4FC8C71C7381FFFC00000231C707FC0E31C7189FFFC00000038C707E071C638E47FFC4000049C7189FE271C738E0FFFE4000009C71C8F81CE38E313FFF8000000718E0FF1000000007FFF2000024E38C4FC800000001FFFC00000231C707FC000000009FFFC00000038C707E0000000047FFC4;
defparam \U4|altsyncram_component|auto_generated|ram_block1a129 .mem_init1 = 2048'h000049C7189FE200000000FFFE4000009C71C8F8000000013FFF8000000718E0FF1000000007FFF2000024E38C4FC800000001FFFC00000231C707FC000000009FFFC00000038C707E0000000047FFC4000049C7189FE200000000FFFE4000009C71C8F8000000013FFF8000000718E0FF1000000007FFF2000024E38C4FC800000001FFFC00000231C707FC000000009FFFC00000038C707E0000000007FFC4000049C7189FE200000000FFFE4000009C71C8F8000000013FFF8000000718E0FF1000000027FFF2000024E38C4FC000000001FFFC00000231C707FC000000009FFFC00000038C707E2000000047FFC4000049C7189FE200000004FFFE400000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a129 .mem_init0 = 2048'h9C71C8F8000000003FFF8000000718E0FF0000000007FFF2000024E38C4FC000000001FFFC00000231C707FC000000001FFFC00000038C707E0000000007FFC4000049C7189FE000000000FFFE4000009C71C8F8000000003FFF8000000718E0FF0000000007FFF2000024E38C4FC000000001FFFC00000231C707FC000000001FFFC00000038C707E0000000007FFC4000049C7189FE000000000FFFE4000009C71C8F8000000003FFF8000000718E0FF0000000007FFF2000024E38E4FC000000001FFFC00000231C707FC000000001FFFC00000038C707E0000000007FFC4000049C7189FE000000000FFFE4000009C71C8F8000000003FFF8000000738E0;
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N0
cycloneive_lcell_comb \U1|red_out~21 (
// Equation(s):
// \U1|red_out~21_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|ram_block1a141~portadataout )) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|ram_block1a129~portadataout )))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a141~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a129~portadataout ),
	.cin(gnd),
	.combout(\U1|red_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~21 .lut_mask = 16'hD080;
defparam \U1|red_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1071w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a105 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \U4|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a105 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = 2048'h9C71C8F8000003FFFFFFFFFFFE0718E0FF0000003FFFFFFFFFFFC4E38C4FC000000FFFFFFFFFFFF231C707FC000001FFFFFFFFFFFF838C707E0000007FFFFFFFFFFF89C7189FE0000003FFFFFFFFFFF89C71C8F8000003FFFFFFFFFFFE0718E0FFFFFFFFFFFFFFFFFFFFC400004FFFFFFFFFFFFFFFFFFFF2000007FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFF8800009FFFFFFFFFFFFFFFFFFFF8800008FFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFC400004FFFFFFFFFFFFFFFFFFFF2000007FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFF8800009FFFFFFFFFFFFFFFFFFFF8800008FFFFFFFFFFFFFFFFFFFE000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFC400004FFFFFFFFFFFFFFFFFFFF2000007FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFF8800009FFFFFFFFFFFFFFFFFFFF8800008FFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFC403FFCFFFFFFFFFFFFFFFFFFFF200FFE7FFFFFFFFFFFFFFFFFFFF800FFE7FFFFFFFFFFFFFFFFFFF8807FF1FFFFFFFFFFFFFFFFFFFF8807FF8FFFFFFFFFFFFFFFFFFFE001FFCFFFFFFFFFFFFFFFFFFFFC4E0000FFFFFFFFFFFFFFFFFFFF2310007FFFFFFFFFFFFFFFFFFFF8390007FFFFFFFFFFFFFFFFFFF89C0001FFFFFFFFFFFFFFFFFFFF89C0000FFFFFFFFFFFFFFFFFFFE072000FFFFFFFFFFFFFFFFFFFFC4E0000FFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = 2048'hFFFFFFFFFFFFFFF2310007FFFFFFFFFFFFFFFFFFFF8390007FFFFFFFFFFFFFFFFFFF89C0001FFFFFFFFFFFFFFFFFFFF89C0000FFFFFFFFFFFFFFFFFFFE072000FFFFFFFFFFFFFFFFFFFFC4E0000FFFFFFFFFFFFFFFFFFFF2310007FFFFFFFFFFFFFFFFFFFF8390007FFFFFFFFFFFFFFFFFFF89C0001FFFFFFFFFFFFFFFFFFFF89C0000FFFFFFFFFFFFFFFFFFFE072000FFFFFFFFFFFFFFFFFFFFC4E0023FFFFFFFFFFFFFFFFFFFF231003FFFFFFFFFFFFFFFFFFFFF839201FFFFFFFFFFFFFFFFFFFF89C1047FFFFFFFFFFFFFFFFFFFF89C0047FFFFFFFFFFFFFFFFFFFE072403FFFFFFFFFFFFFFFFFFFFC4E0023FFFFFFFFFFFFFFFFFFFF231003FFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = 2048'hFFFFFFFFFF839201FFFFFFFFFFFFFFFFFFFF89C1047FFFFFFFFFFFFFFFFFFFF89C0047FFFFFFFFFFFFFFFFFFFE072007FFFFFFFFFFFFFFFFFFFFC4E0023FFFFFFFFFFFFFFFFFFFF231003FFFFFFFFFFFFFFFFFFFFF839201FFFFFFFFFFFFFFFFFFFF89C1047FFFFFFFFFFFFFFFFFFFF89C0047FFFFFFFFFFFFFFFFFFFE072007FFFFFFFFFFFFFFFFFFFFC460023FFFFFFFFFFFFFFFFFFFF231003FFFFFFFFFFFFFFFFFFFFF831201FFFFFFFFFFFFFFFFFFFF8881047FFFFFFFFFFFFFFFFFFFF88C0047FFFFFFFFFFFFFFFFFFFE062007FFFFFFFFFFFFFFFFFFFFC400023FFFFFFFFFFFFFFFFFFFF201003FFFFFFFFFFFFFFFFFFFFF801201FFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y53_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1082w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a117 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 9;
defparam \U4|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a117 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = 2048'hFF138E791FFFFFF000000400004FC9E71C9FFFFFFC000002000007FC0E79C1FFFFFFC000000000007E271CF23FFFFFC000000800009FE271C723FFFFFE000000800008F81CE383FFFFFF800000000000FF138E313FFFFFF000000400004FC8C71C0FFFFFFC000002000007FC0E31C1FFFFFFC000000000007E071C627FFFFFC000000800009FE271C723FFFFFE000000800008F81CE383FFFFFF800000000000FF138E313FFFFFF000000400004FC8C71C0FFFFFF8000002000007FC0E31C1FFFFFFC000000000007E071C627FFFFFC000000800009FE271C723FFFFFE000000800008F81CE383FFFFFF800000000000FF138E313FFFFFFFFFC7C400004FC8C7;
defparam \U4|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = 2048'h1C0FFFFFFFFFE3F2000007FC0E31C1FFFFFFBFFF1F0000007E071C627FFFFFFFFF8F8800009FE271C723FFFFFFFFF8FC800008F81CE383FFFFFF7FFE3E000000FF138E313FFFFFFFFFC024E38E4FC8C71C0FFFFFFFFFF00231C707FC0E31C1FFFFFFFFFE20038C707E071C627FFFFFFFFF8049C7189FE271C723FFFFFFFFFC009C71C8F81CE383FFFFFFFFFC400738E0FF138E313FFFFFFFFFC024E38C4FC8C71C0FFFFFFFFFF00231C707FC0E31C1FFFFFFFFFE20038C707E071C627FFFFFFFFF8049C7189FE271C723FFFFFFFFFC009C71C8F81CE383FFFFFFFFFC400718E0FF138E313FFFFFFFFFC024E38C4FC8C71C0FFFFFFFFFF00231C707FC0E31C1FF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = 2048'hFFFFFFFE20038C707E071C627FFFFFFFFF8049C7189FE271C723FFFFFFFFFC009C71C8F81CE383FFFFFFFFFC400718E0FF1000013FFFFFFFFFC004E38C4FC800000FFFFFFFFFF00231C707FC000001FFFFFFFFFE00038C707E0000027FFFFFFFFF8009C7189FE2000023FFFFFFFFFC009C71C8F8000003FFFFFFFFFC000718E0FF1000013FFFFFFFFFC004E38C4FC800000FFFFFFFFFF00231C707FC000001FFFFFFFFFE00038C707E0000027FFFFFFFFF8009C7189FE2000023FFFFFFFFFC009C71C8F8000003FFFFFFFFFC000718E0FF1000013FFFFFFFFFC004E38C4FC800000FFFFFFFFFF00231C707FC000001FFFFFFFFFE00038C707E0000027FFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = 2048'hFF8009C7189FE2000023FFFFFFFFFC009C71C8F8000003FFFFFFFFFC000718E0FF1FFFFE3FFFFFFFFFFFE4E38C4FC7FFFF8FFFFFFFFFEFF231C707FC7FFFF9FFFFFFFFFEFF038C707E3FFFFC7FFFFFFFFFFFC9C7189FE3FFFFE3FFFFFFFFFBFC9C71C8F8FFFFF3FFFFFFFFFDFE0718E0FF0000003FFFFFFFFFFFC4E38C4FC000000FFFFFFFFFFFF231C707FC000001FFFFFFFFFFFF838C707E0000007FFFFFFFFFFF89C7189FE0000003FFFFFFFFFFFC9C71C8F8000003FFFFFFFFFFFE0718E0FF0000003FFFFFFFFFFFC4E38C4FC000000FFFFFFFFFFFF231C707FC000001FFFFFFFFFFFF838C707E0000007FFFFFFFFFFF89C7189FE0000003FFFFFFFFFFF8;
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N18
cycloneive_lcell_comb \U1|red_out~22 (
// Equation(s):
// \U1|red_out~22_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|ram_block1a117~portadataout ))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|ram_block1a105~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.cin(gnd),
	.combout(\U1|red_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~22 .lut_mask = 16'h3210;
defparam \U1|red_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N4
cycloneive_lcell_comb \U1|red_out~23 (
// Equation(s):
// \U1|red_out~23_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\U1|red_out~21_combout ) # (\U1|red_out~22_combout )))

	.dataa(gnd),
	.datab(\U1|red_out~21_combout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\U1|red_out~22_combout ),
	.cin(gnd),
	.combout(\U1|red_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~23 .lut_mask = 16'h0F0C;
defparam \U1|red_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y38_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1112w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a153 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a153 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 9;
defparam \U4|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a153 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a153 .mem_init3 = 2048'h1C70480000800009FFFFFFFFFFFF3FFFFFFFFFFFFCB38E313FFF807180000000E39C0C7FFFFFFFFFC0003FFFFFFFF8271C6381FFFC00000231C7031C7279FFFFFFFFFF0800FFFFFFFFE01C638E47FFC4000049C7189C7189CFFFFFFFFFF82087FFFFFFFF04E38E313FFF8000000718E0E39C0C7FFFFFFFFFC1003FFFFFFFF8271C6381FFFC00000231C7031C7239FFFFFFFFFF0800FFFFFFFFE01C638E47FFC4000049C7189C7189CFFFFFFFFFF82087FFFFFFFF04E38E313FFF8000000718E0E39C0C5FFFFFFFFF41002FFFFFFFF8271C7381FFFC00000231C7031C7239FFFFFFFFFF0800FFFFFFFFE01C638E47FFC4000049C7189C7189C7FFFFFFFFF82007;
defparam \U4|altsyncram_component|auto_generated|ram_block1a153 .mem_init2 = 2048'hFFFFFFFF04E38E313FFF8000000718E0E39C01BFFFFFFFFFC83E3FFFFFFFF9C4000001FFFC030C0231C7031C724FFFFFFFFFFE40FCFFFFFFFFE300000047FFC40C6049C7189C718837FFFFFFFFF923C7FFFFFFFF388000013FFF8061800718E0E39C00C1FFFFFFFE063907FFFFFFC0A0000001FFFC039C0231C7031C72410FFFFFFFF878C81FFFFFFF0000000047FFC41C7049C7189C7188083FFFFFFFC0C700FFFFFFF8348000013FFF8071800718E0E39C0041FFFFFFFE063907FFFFFFC020000001FFFC039C0231C7031C72410FFFFFFFF878C01FFFFFFF0000000047FFC41C7049C7189C7188083FFFFFFFC0C700FFFFFFF8248000013FFF8071800718E0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a153 .mem_init1 = 2048'hE39C0079FFFFFFFFF639FFFFFFFFFE24000001FFFC039C0231C7031C7241CFFFFFFFFFF8C3FFFFFFFFF800000047FFC41C7049C7189C71880F3FFFFFFFFEC71FFFFFFFFFC48000013FFF8071800718E0E39C0E3001FFFC000E382400FE0047271C7381FFFC039C0231C7031C7231E007FFF00838C00003F000381C638E47FFC41C7049C7189C7189C6001FFFC040C700800FC000E4E38E313FFF8071800718E0E39C0E3001FFFE000E382400FE0047271C6381FFFC039C0231C7031C7231E007FFF00838C00003F800381C638E47FFC41C7049C7189C7189C6001FFFC040C700800FC000E4E38E313FFF8071800718E0E39C0E3801FFFE000E382400FA004727;
defparam \U4|altsyncram_component|auto_generated|ram_block1a153 .mem_init0 = 2048'h1C6381FFFC039C0231C7031C7231C005FFF00838C00003F800381C638E47FFC41C7049C7189C7189C6001FFFC040C700800FC000E4E38E313FFF8071800738E000000E3E3CFFFC9C0E3827FC7E5FC0271C6381FFFC039C02000004000231F8C7FFF03038C01FE3F2BE001C638E47FFC41C70480000800009C7E79FFF8880C7007FCFCAF804E38E313FFF80718000000000000E31C40000F20E382402000000271C6381FFFC039C02000004000231C7600003C038C000300240001C638E47FFC41C70480000800009C71880000E40C7008040080004E38E313FFF80718000000000000E31C40000F20E382400004000271C6381FFFC039C02000004000231C720;
// synopsys translate_on

// Location: M9K_X15_Y33_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a177 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1132w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a177 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a177 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a177 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a177 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_bit_number = 9;
defparam \U4|altsyncram_component|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a177 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a177 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a177 .mem_init3 = 2048'hFFFFFFF801F4001FFFFFFFFFFFFFFFFFFFFFFE0BE0FFFFFFC0383FFFFFFFC005F0007FFFFFFFFFFFFFFFFFFFFFF83F05FFFFFF01E0FFFFFFFF001F8001FFFFFFFFFFFFFFFFFFFFFFC1FC1FFFFFF80787FFFFFFF9F8FCFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFC03FFFFFFFFFC7E7E3FFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFF01FFFFFFFFFF3F1F9FFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFF807FFFFFFFFF9F800BFF3FFFFFFFFFFFE0FFFFFFFFFC1FF0000000007FFFFFFFFCFA003FF4FFFFFFFFFFFF83FFFFFFFFF07F4000000002FFFFFFFFF2F8017FE7FFFFFFFFFFFE0FFFFFFFFF83FF000000000FFFFFFFFF9F800FFF3FFFFFFFFFFFE0FFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a177 .mem_init2 = 2048'hFFFFFFC1FF0000000007FFFFFFFFCFE003FFCFFFFFFFFFFFF83FFFFFFFFF07FC000000003FFFFFFFFF3F801FFE7FFFFFFFFFFFE1FFFFFFFFF83FF000000000FFFFFFFFF9F800FFF3FFFFFFFFFFFE0FFFFFFFFFC1FF0000000007FFFFFFFFCFE003FFCFFFFFFFFFFFF83FFFFFFFFF07FC000000003FFFFFFFFF3F801FFE7FFFFFFFFFFFE1FFFFFFFFF83FF000000000FFFFFFFFCFFFFFFFFE7FFFFFFFFFF8003FFFFFFFFF07FF800001FFFFFFFFFF3FFFFFFFF9FFFFFFFFFFC000FFFFFFFFFC3FFE00000FFFFFFFFFF9FFFFFFFFCFFFFFFFFFFF0007FFFFFFFFE0FFF000003FFFFFFFFFCFFFFFFFFE7FFFFFFFFFF8003FFFFFFFFF07FF800001FFFFFFFFFF3FFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a177 .mem_init1 = 2048'hFFFFF9FFFFFFFFFFC000FFFFFFFFF83FFE00000FFFFFFFFFF9FFFFFFFFCFFFFFFFFFFF0007FFFFFFFFE0FFF000003FFFFFFFFFCFFFFFFFFE5FFFFFFFFFF8002FFFFFFFFF07FE800001FFFFFFFFFF3FFFFFFFF9FFFFFFFFFFC000FFFFFFFFF83FFE000007FFFFFFFFF9FFFFFFFFCBFFFFFFFFFD0005FFFFFFFFE0FFF000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C03FFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF00FFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3807FFFFFFFFFFFFF0000FFFFFFFFFFE5FFFFFFFFF41FFFFFFFFC1C007FFFFFFFFFC0000005FFFFFFFFFF9FFFFFFFFFE0FFFFFFFFE09001FFFFFFFFFE0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a177 .mem_init0 = 2048'h000001FFFFFFFFFFCFFFFFFFFFF83FFFFFFFF83800FFFFFFFFFF8000000FFFFFFFFFFE7FFFFFFFFFC1FFFFFFFFC1C007FFFFFFFFFC0000007FFFFFFFFFF9FFFFFFFFFF0FFFFFFFFE0F003FFFFFFFFFE0000001FFFFFFFFFFCFFFFFFFFFF83FFFFFFFF83800FFFFFFFFFF8000000FFFFFFFFFFE7FFFFFFFFFC1FFFFFFFFC1C007FFFFFFFFFCFFFFE07FFFFFFFFFF9FFFFFFFFFF0FFFFFFFFE0F003FFFFFFFFFE3FFFF81FFFFFFFFFFCFFFFFFFFFF83FFFFFFFF83C00FFFFFFFFFF8FFFFE0FFFFFFFFFC3FFFFFFFFFFF80FFFFFF07FFF001FFFFFFF010000000FFFFFFFFE0FFFFFFFFFFFC03FFFFFC3FFFC00FFFFFFFC000000003FFFFFFFF87FFFFFFFFFFF00FF;
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N2
cycloneive_lcell_comb \U1|red_out~24 (
// Equation(s):
// \U1|red_out~24_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a177~portadataout ))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a153~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|ram_block1a153~portadataout ),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a177~portadataout ),
	.cin(gnd),
	.combout(\U1|red_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~24 .lut_mask = 16'h0E02;
defparam \U1|red_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N22
cycloneive_lcell_comb \U1|red_out~26 (
// Equation(s):
// \U1|red_out~26_combout  = (\U1|red_out~23_combout ) # ((\U4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\U1|red_out~25_combout ) # (\U1|red_out~24_combout ))))

	.dataa(\U1|red_out~25_combout ),
	.datab(\U1|red_out~23_combout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\U1|red_out~24_combout ),
	.cin(gnd),
	.combout(\U1|red_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~26 .lut_mask = 16'hFCEC;
defparam \U1|red_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N6
cycloneive_lcell_comb \U1|red_out~27 (
// Equation(s):
// \U1|red_out~27_combout  = (\U1|red_out~20_combout ) # ((\U1|red_out~26_combout  & (!\U4|altsyncram_component|auto_generated|out_address_reg_a [4] & \U4|altsyncram_component|auto_generated|out_address_reg_a [3])))

	.dataa(\U1|red_out~20_combout ),
	.datab(\U1|red_out~26_combout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.cin(gnd),
	.combout(\U1|red_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~27 .lut_mask = 16'hAEAA;
defparam \U1|red_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N8
cycloneive_lcell_comb \U1|red_out~28 (
// Equation(s):
// \U1|red_out~28_combout  = (\U1|red_out~27_combout ) # ((\U1|red_out~13_combout  & \U4|altsyncram_component|auto_generated|mux2|_~7_combout ))

	.dataa(\U1|red_out~13_combout ),
	.datab(\U4|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.datac(gnd),
	.datad(\U1|red_out~27_combout ),
	.cin(gnd),
	.combout(\U1|red_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~28 .lut_mask = 16'hFF88;
defparam \U1|red_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N30
cycloneive_lcell_comb \U1|red_out~29 (
// Equation(s):
// \U1|red_out~29_combout  = (\U3|altsyncram_component|auto_generated|q_a [9] & ((\U1|red_out~16_combout ) # ((\U1|red_out~28_combout  & \U1|red_out~15_combout )))) # (!\U3|altsyncram_component|auto_generated|q_a [9] & (\U1|red_out~28_combout  & 
// ((\U1|red_out~15_combout ))))

	.dataa(\U3|altsyncram_component|auto_generated|q_a [9]),
	.datab(\U1|red_out~28_combout ),
	.datac(\U1|red_out~16_combout ),
	.datad(\U1|red_out~15_combout ),
	.cin(gnd),
	.combout(\U1|red_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~29 .lut_mask = 16'hECA0;
defparam \U1|red_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N31
dffeas \U1|red_out[1] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|red_out~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|red_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|red_out[1] .is_wysiwyg = "true";
defparam \U1|red_out[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y37_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1009w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a46 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 10;
defparam \U4|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = 2048'h9FFFFFFFFFFC00000000000000000000000FFFFFFFFFFFFFFFC0007FFFFFFFFFE000000000000000000000007FFFFFFFFFFFFFFE0003FFFFFFFFFF000000000000000000000003FFFFFFFFFFFFFFF8000FFFFFFFFFFC00000000000000000000000FFFFFFFFFFFFFFFC0007FFFFFFFFFE000000000000000000000007FFFFFFFFFFFFFFE0003FFFFFFFFFF000000000000000000000003FFFFFFFFFFFFFFF8000FFFFFFFFFFC00000000000000000000000FFFFFFFFFFFFFFFC0007FFFFFFFFFE000000000000000000000007FFFFFFFFFFFFFFE0003FFFFFFFFFF000000000000000000000003FFFFFFFFFFFFFFF8000FFFFFFFFFFC00000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = 2048'h0003FFFFFFFFFFFFFF000000FFFFFFE00000000000000000000000001FFFFFFFFFFFFFF8000001FFFFFF000000000000000000000000003FFFFFFFFFFFFFE000000FFFFFF800000000000000000000000001FFFFFFFFFFFFFE0000007FFFFFE00000000000000000000000000FFFFFFFFFFFFFF0000001FFFFFF000000000000000000000000003FFFFFFFFFFFFFE000000FFFFFF800000000000000000000000003FFFFFFFFFFFFFE0000007FFFFFE00000000000000000000000000FFFFFFFFFFFFFF8000001FFFFFF000000000000000000000000003FFFFFFFFFFFFFE000000FFFFFF8000000000000000000000000027FFFFFFFFFFFC000000000000020;
defparam \U4|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000003FFFFFFFFFFFE08000002000000000000000000000000000000004FFFFFFFFFFFF800000000000004000000000000000000000000007FFFFFFFFFFFC00000000000000000000000000000000000000003FFFFFFFFFFFE000000000000000000000000000000000000000007FFFFFFFFFFF000000000000000000000000000000000000000007FFFFFFFFFFFC00000000000000000000000000000000000000003FFFFFFFFFFFE000000000000000000000000000000000000000007FFFFFFFFFFF000000000000000000000000000000000000000007FFFFFFFFFFFC00000000000000000000000000000000000000003FFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 2048'hFFFFFE00000000000000000000000000000000000000000FFFFFFFFFFFF0000000000000000000000000000000000000000003FFFFFFFFFC00000000000000000000000000000000000000000007FFFFFFFFF80000000000000000000000000000000000000000003FFFFFFFFFC0000000000000000000000000000000000000000001FFFFFFFFFC00000000000000000000000000000000000000000007FFFFFFFFF00000000000000000000000000000000000000000003FFFFFFFFFC0000000000000000000000000000000000000000001FFFFFFFFFC00000000000000000000000000000000000000000007FFFFFFFFF000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode989w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 10;
defparam \U4|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y15_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode972w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \U4|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y14_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode999w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a34 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \U4|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000003FFFFFFFFFC00000000000000000000000000000000000000000000FFFFFFC02000000000000000000000000000000000000000000083FFFFFF00000000000000000000000000000000000000000000000FFFFFF80400000000000000000000000000000000000000000000FFFFFFC00000000000000000000000000000000000000000000003FFFFFE00000000000000000000000000000000000000000000001FFFFFF80000000000000000000000000000000000000000000000FFFFFFC00000000000000000000000000000000000000000000003FFFFFE00000000000000000000000000000000000000000000001FFFFFF80000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = 2048'h0000000000000000000000000000000000000007FFFFFC00000000000000000000000000000000000000000000003FFFFFE00000000000000000000000000000000000000000000001FFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N8
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~10 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~10_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\U4|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a10~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~10 .lut_mask = 16'hF4A4;
defparam \U4|altsyncram_component|auto_generated|mux2|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N26
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~11 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~11_combout  = (\U4|altsyncram_component|auto_generated|mux2|_~10_combout  & ((\U4|altsyncram_component|auto_generated|ram_block1a46~portadataout ) # 
// ((!\U4|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\U4|altsyncram_component|auto_generated|mux2|_~10_combout  & (((\U4|altsyncram_component|auto_generated|ram_block1a22~portadataout  & 
// \U4|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\U4|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~11 .lut_mask = 16'hACF0;
defparam \U4|altsyncram_component|auto_generated|mux2|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1049w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a94 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 10;
defparam \U4|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a94 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = 2048'hFFFFC7F8F8FFFFFFFFFFFFFFFFFFFFFC7F8F8FFFFFFFFFFFFFFFFFFFFE3FC7E3FFFFFFFFFFFFFFFFFFFFE3FC7C7FFFFFFFFFFFFFFFFFFFF1FE3F1FFFFFFFFFFFFFFFFFFFFF1FE1F1FFFFFFFFFFFFFFFFFFFFC7F8F8FFFFFFFFFFFFFFFFFFFFFC7F8F8FFFFFFFFFFFFFFFFFFFFE3FC7E3FFFFFFFFFFFFFFFFFFFFE3FC7C7FFFFFFFFFFFFFFFFFFFF1FE3F1FFFFFFFFFFFFFFFFFFFFF1FE1F1FFFFFFFFFFFFFFFFFFFFC7F8F8FFFFFFFFFFFFFFFFFFFFFC7F8F8FFFFFFFFFFFFFFFFFFFFE3FC3E3FFFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFC;
defparam \U4|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = 2048'h00000FFFFFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1029w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a70 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 10;
defparam \U4|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800007;
defparam \U4|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = 2048'hFFFFFFFFFFFFFFF80000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1019w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a58 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \U4|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000001FFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = 2048'hFFFE00000000000FFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000001FFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000FFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001FFFFE007FFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFF20000000000000000009FFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFC0000000000040000400FFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFE40000000000000000003FFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFF00000000000000000000FFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = 2048'hFFFFFFFFE3FFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFC00000000000000000007FFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFE00000000000000000000FFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFC00000000000000000007FFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFE00000000000000000000FFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFF803FFFFFFFFFFFC0000000000000000000003FFFFFFFFFFFFFFFFE01FFFFFFFFFFFF000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = 2048'h0000000000001FFFFFFFFFFFFFFFFF007FFFFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFFF803FFFFFFFFFFFC0000000000000000000003FFFFFFFFFFFFFFFFE01FFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFF00FFFFFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFFF803FFFFFFFFFFFC0000000000000000000003FFFFFFFFFFFFFFFFE01FFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFF00FFFFFFFFFFFF80000000000000000000009FFFFFFFFFFFFFFFC004FFFFFFFFFFE000000000000000000000007FFFFFFFFFFFFFFF2003FFFFFFFFFF900000000000000000000003FFFFFFFFFFFFFFF800;
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1039w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a82 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 10;
defparam \U4|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N20
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~8 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~8_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\U4|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\U4|altsyncram_component|auto_generated|ram_block1a82~portadataout )))) # (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a58~portadataout  & 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~8 .lut_mask = 16'hAEA4;
defparam \U4|altsyncram_component|auto_generated|mux2|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N10
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~9 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~9_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|mux2|_~8_combout  & (\U4|altsyncram_component|auto_generated|ram_block1a94~portadataout 
// )) # (!\U4|altsyncram_component|auto_generated|mux2|_~8_combout  & ((\U4|altsyncram_component|auto_generated|ram_block1a70~portadataout ))))) # (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\U4|altsyncram_component|auto_generated|mux2|_~8_combout ))))

	.dataa(\U4|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~9 .lut_mask = 16'hAFC0;
defparam \U4|altsyncram_component|auto_generated|mux2|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a202 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a202 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a202 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a202 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a202 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_bit_number = 10;
defparam \U4|altsyncram_component|auto_generated|ram_block1a202 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a202 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a202 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a202 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a202 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a202 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a202 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a226 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1184w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a226 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a226 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a226 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a226 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_bit_number = 10;
defparam \U4|altsyncram_component|auto_generated|ram_block1a226 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a226 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a226 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a226 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a226 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a226 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a226 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N4
cycloneive_lcell_comb \U1|red_out~30 (
// Equation(s):
// \U1|red_out~30_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a226~portadataout ))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a202~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a202~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a226~portadataout ),
	.cin(gnd),
	.combout(\U1|red_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~30 .lut_mask = 16'h0E04;
defparam \U1|red_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a214 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1174w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a214 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a214 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a214 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a214 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a214 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_bit_number = 10;
defparam \U4|altsyncram_component|auto_generated|ram_block1a214 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a214 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a214 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a214 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a214 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a214 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a214 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N6
cycloneive_lcell_comb \U1|red_out~31 (
// Equation(s):
// \U1|red_out~31_combout  = (\U1|red_out~30_combout ) # ((\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & \U4|altsyncram_component|auto_generated|ram_block1a214~portadataout 
// )))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U1|red_out~30_combout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a214~portadataout ),
	.cin(gnd),
	.combout(\U1|red_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~31 .lut_mask = 16'hCECC;
defparam \U1|red_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N8
cycloneive_lcell_comb \U1|red_out~32 (
// Equation(s):
// \U1|red_out~32_combout  = (\U4|altsyncram_component|auto_generated|mux2|_~9_combout  & ((\U1|red_out~4_combout ) # ((\U1|red_out~3_combout  & \U1|red_out~31_combout )))) # (!\U4|altsyncram_component|auto_generated|mux2|_~9_combout  & 
// (((\U1|red_out~3_combout  & \U1|red_out~31_combout ))))

	.dataa(\U4|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.datab(\U1|red_out~4_combout ),
	.datac(\U1|red_out~3_combout ),
	.datad(\U1|red_out~31_combout ),
	.cin(gnd),
	.combout(\U1|red_out~32_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~32 .lut_mask = 16'hF888;
defparam \U1|red_out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a178 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1132w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a178 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a178 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a178 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a178 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_bit_number = 10;
defparam \U4|altsyncram_component|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a178 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a178 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a178 .mem_init3 = 2048'hFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a178 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a178 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFEFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFDFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a178 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1112w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a154 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a154 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 10;
defparam \U4|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a154 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a154 .mem_init3 = 2048'hE38F87FFFF1FFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFAC71CE3FFF1F8E7E3FFFFC1C6381FFFFFFFFFFFFFFFFFFFFFFFFE0E39C71FFF8FFFFF1CE38E0E38C0FFFFFFFFFFFFFDFFFFFFFFFFF039C718FFFE3FFFF8638E7038E703FFFFFFFFFFFDFFFFFFFFFFFFC1C71CE3FFF1FFFFE38E71C1C6381FFFFFFFFFFFEFFFFFFFFFFFFE0E39C71FFF8FFFFF1CE38E0E38C0FFFFFFFFFFFFFDFFFFFFFFFFF039C718FFFE3FFFF8638E7038E703FFFFFFFFFFFDFFFFFFFFFFFFC1C71CE3FFF1FFFFE38E71C1C6381DFFFFFFFFF7EFFEFFFFFFFFFE0E38C71FFF8FFFFF1CE38E0E38C0FFFFFFFFFFFFFDFFFFFFFFFFF039C718FFFE3FFFF8638E7038E703FFFFFFFFFFFDFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a154 .mem_init2 = 2048'hFFFFFFFFFC1C71CE3FFF1FFFFE38E71C1C638E3FFFFFFFFFF9C0FFFFFFFFFF03FFFFF1FFF8FCF3F1CE38E0E38C31FFFFFFFFFFC707FFFFFFFFF81FFFFF8FFFE3F39F8638E7038E71C7FFFFFFFFFF1C1FFFFFFFFFE07FFFFE3FFF1F9E7E38E71C1C638FBFFFFFFFFFF1C6FFFFFFFFFEC7FFFFF1FFF8FC63F1CE38E0E38C3FFFFFFFFFFFC73BFFFFFFFFFF1FFFFF8FFFE3E38F8638E7038E71F7FFFFFFFFFE38FFFFFFFFFFF87FFFFE3FFF1F8E7E38E71C1C638FBFFFFFFFFFF1C6FFFFFFFFFEC7FFFFF1FFF8FC63F1CE38E0E38C3FFFFFFFFFFFC73BFFFFFFFFFF1FFFFF8FFFE3E38F8638E7038E71F7FFFFFFFFFE38FFFFFFFFFFF87FFFFE3FFF1F8E7E38E71C;
defparam \U4|altsyncram_component|auto_generated|ram_block1a154 .mem_init1 = 2048'h1C638FBFFFFFFFFFF1C6FFFFFFFFFEC3FFFFF1FFF8FC63F1CE38E0E38C3FFFFFFFFFFFC73BFFFFFFFFFF1FFFFF8FFFE3E38F8638E7038E71F7FFFFFFFFFE38FFFFFFFFFFD87FFFFE3FFF1F8E7E38E71C1C6381C7FFFFFFFDF1C7C7FFFFFFF8C0E38C71FFF8FC63F1CE38E0E38C0E3FFFFFFFF7C73F1FFFFFFEC7039C718FFFE3E38F8638E7038E7038FFFFFFFFFF38FCFFFFFFFF181C71CE3FFF1F8E7E38E71C1C6381C7FFFFFFFDF1C7C7FFFFFFF8C0E39C71FFF8FC63F1CE38E0E38C0E3FFFFFFFF7C73F1FFFFFFEC7039C718FFFE3E38F8638E7038E7038FFFFFFFFFF38FCFFFFFFFF181C71CE3FFF1F8E7E38E71C1C6381CFFFFFFFFDF1C7C7FFFBFFF8C0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a154 .mem_init0 = 2048'hE39C71FFF8FC63F1CE38E0E38C0E3FFDFFFFF7C73F1FFFFFFEC7039C718FFFE3E38F8638E7038E7038FFFFFFFFFF38FCFFFFFFFF181C71CE3FFF1F8E7E38C71CFFFF81C007FFFFEDF1C7C003FFD03FC0E39C71FFF8FC63F1FFFFE3FFFC0E001FFFFDBFC73F000FFE81FF039C718FFFE3E38F87FFFF1FFFF03800FFFFF6BF38FC007FFA07F81C71CE3FFF1F8E7E3FFFFCFFFF81CE3FFFFFF1F1C7C3FFFF8FFFC0E39C71FFF8FC63F1FFFFE3FFFC0E38DFFFFD8FC73F1FEFFE3FFF039C718FFFE3E38F87FFFF1FFFF038E7FFFFFE3F38FC7FFFF9FFF81C71CE3FFF1F8E7E3FFFFCFFFF81CE3FFFFFF1F1C7C3FFFFCFFFC0E39C71FFF8FC63F1FFFFE3FFFC0E38DF;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N6
cycloneive_lcell_comb \U1|red_out~36 (
// Equation(s):
// \U1|red_out~36_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a178~portadataout )) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a154~portadataout )))))

	.dataa(\U4|altsyncram_component|auto_generated|ram_block1a178~portadataout ),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a154~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\U1|red_out~36_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~36 .lut_mask = 16'h00AC;
defparam \U1|red_out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1092w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a130 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a130 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 10;
defparam \U4|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a130 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a130 .mem_init3 = 2048'hE39C71FFF8FC63F1FFFFE3FC71CE38E71FFF8FC73F1FFFFE3F38E39C718FFFE3E38F87FFFF1FF18E38E71C7FFE3F38FC7FFFF1F8E31C71CE3FFF1F8E7E3FFFFCFF8C71CE38E3FFF1F1C7C3FFFF8FC738E39C71FFF8FC63F1FFFFE3FC71CE38E71FFF8FC73F1FFFFE3F38E39C718FFFE3E38F87FFFF1FF18E38E71C7FFE3E38FC7FFFF1F8E31C71CE3FFF1F8E7E3FFFFCFF8C71CE38E3FFF1F9C7C3FFFF8FC738E39C71FFF8FCF3F1FFFFE3FC71CE38E71FFF8FC73F1FFFFE3F38E39C718FFFE3E38F87FFFF1FF18E38E71C7FFE3F38FC7FFFF1F8E31C71CE3FFF1F8E7E3FFFFCFF8C71CE38E3FFF1FFFFC31C718FC738E39C71FFF8FFFFF1CE38E3FC71CE38E7;
defparam \U4|altsyncram_component|auto_generated|ram_block1a130 .mem_init2 = 2048'h1FFF8FFFFF1C738E3F38E39C718FFFE3FFFF8638E71FF18E38E71C7FFE3FFFFC638E31F8E31C71CE3FFF1FFFFE38C71CFF8C71CE38E3FFF1FFFFC31C738FC738E39C71FFF8FFFFF1CE38E3FC71CE38E71FFF8FFFFF1C738E3F38E39C718FFFE3FFFF8638E71FF18E38E71C7FFE3FFFFC638E31F8E31C71CE3FFF1FFFFE38E71CFF8C71CE38E3FFF1FFFFC31C738FC738E38C71FFF8FFFFF1CE38E3FC71CE38E71FFF8FFFFF1C738E3F38E39C718FFFE3FFFF8638E71FF18E38C71C7FFE3FFFFC638E31F8E31C71CE3FFF1FFFFE38E71CFF8FFFFFFFE3FFF1FFFFC31C738FC7FFFFFFF1FFF8FFFFF1CE38E3FC7FFFFFFF1FFF8FFFFF1C738E3F3FFFFFFF8FFFE3;
defparam \U4|altsyncram_component|auto_generated|ram_block1a130 .mem_init1 = 2048'hFFFF8638E71FF1FFFFFFFC7FFE3FFFFC638E31F8FFFFFFFE3FFF1FFFFE38E71CFF8FFFFFFFE3FFF1FFFFC31C738FC7FFFFFFF1FFF8FFFFF1CE38E3FC7FFFFFFF1FFF8FFFFF1C738E3F3FFFFFFF8FFFE3FFFF8638E71FF1FFFFFFFC7FFE3FFFFC638E31F8FFFFFFFE3FFF1FFFFE38E71CFF8FFFFFFFE3FFF1FFFFC31C738FC7FFFFFFF1FFF8FFFFF1CE38E3FC7FFFFFFF1FFF8FFFFF1C738E3F3FFFFFFFCFFFE3FFFF8638E71FF1FFFFFFFC7FFE3FFFFC638E31F8FFFFFFFE3FFF1FFFFE38E71CFF8FFFFFFFC3FFF1FFFFC31C738FC7FFFFFFF1FFF8FFFFF1CE38E3FC7FFFFFFF1FFF8FFFFF1C738E3F1FFFFFFF8FFFE3FFFF8638E71FF1FFFFFFF87FFE3FFFFC;
defparam \U4|altsyncram_component|auto_generated|ram_block1a130 .mem_init0 = 2048'h638E31F8FFFFFFFE3FFF1FFFFE38E71CFF8000000003FFF1FFFFC31C738FC000000001FFF8FFFFF1CE38E3FC000000001FFF8FFFFF1C738E3F000000000FFFE3FFFF8638E71FF0000000007FFE3FFFFC638E31F8000000003FFF1FFFFE38E71CFF8000000003FFF1FFFFC31C738FC000000001FFF8FFFFF1CE38E3FC000000001FFF8FFFFF1C738E3F000000000FFFE3FFFF8638E71FF0000000007FFE3FFFFC638E31F8000000003FFF1FFFFE38E71CFF8000000003FFF1FFFFC31C718FC000000001FFF8FFFFF1CE38E3FC000000001FFF8FFFFF1C738E3F000000000FFFE3FFFF8638E71FF0000000007FFE3FFFFC638E31F8000000003FFF1FFFFE38C71C;
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a142 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1102w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a142 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a142 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a142 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a142 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_bit_number = 10;
defparam \U4|altsyncram_component|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a142 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a142 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a142 .mem_init3 = 2048'hFFFD8FC73F1FEFFE3FFF039C718FFFE3E38F87FFFF1FFFF038E7FFFFFE3F38FC7FFFF8FFF81C71CE3FFF1F8E7E3FFFFCFFFF81CE3FFFFFF1F1C7C3FFFF8FFFC0E39C71FFF8FCF3F1FFFFE3FFFC0E38DFFFFD8FC73F1FEFFE3FFF039C718FFFE3E38F87FFFF1FFFF038E7FFFFFE3F38FC7FFFF0FFF81C71CE3FFF1F8E7E3FFFFCFFFF81CE38E7FFF1FFFFC31C738FFFC0E39C71FFF8FFFFF1CE38E3FFFC0E38E71FFF8FFFFF1C738E3FFF039C718FFFE3FFFF8638E71FFFF038E71C7FFE3FFFFC638E30FFF81C71CE3FFF1FFFFE38C71CFFFF81CE38E3FFF1FFFFC31C738FFFC0E39C71FFF8FFFFF1CE38E3FFFC0E38E71FFF8FFFFF1C738E3FFF039C718FFFE3;
defparam \U4|altsyncram_component|auto_generated|ram_block1a142 .mem_init2 = 2048'hFFFF8638E71FFFF038E71C7FFE3FFFFC638E30FFF81C71CE3FFF1FFFFE38E71CFFFF81CE38E3FFF1FFFFC31C738FFFC0E38C71FFF8FFFFF1CE38E3FFFE0E38E71FFF8FFFFF1C738E3FFF039C718FFFE3FFFF8638E71FFFF038C71C7FFE3FFFFC638E31FFF81C71CE3FFF1FFFFE38E71C00000FFFFFE3FFF1F9C7C31C73800003FFFFF1FFF8FCF3F1CE38E000003FFFFF1FFF8FC73F1C738E00001FFFFF8FFFE3F38F8638E7000001FFFFFC7FFE3F38FC638E3000007FFFFE3FFF1F9E7E38E71C00000FFFFFE3FFF1F1C7C31C73800007FFFFF1FFF8FC63F1CE38E000003FFFFF1FFF8FC73F1C738E00001FFFFF8FFFE3E38F8638E7000001FFFFFC7FFE3E38FC;
defparam \U4|altsyncram_component|auto_generated|ram_block1a142 .mem_init1 = 2048'h638E3000007FFFFE3FFF1F8E7E38E71C00000FFFFFE3FFF1F1C7C31C73800007FFFFF1FFF8FC63F1CE38E000003FFFFF1FFF8FC73F1C738E00001FFFFF8FFFE3E38F8638E7000001FFFFFC7FFE3F38FC638E3000007FFFFE3FFF1F8E7E38E71C00000FFFFFE3FFF1F1C7C31C73800007FFFFF1FFF8FC63F1CE38E000003FFFFF1FFF8FC73F1C738E00001FFFFF8FFFE3E38F8638E7000001FFFFFC7FFE3F38FC638E3000007FFFFE3FFF1F8E7E38E71CFF8C71CE38E3FFF1F1C7C31C738FC738E38C71FFF8FC63F1CE38E3FC71CE38E71FFF8FC73F1C738E3F38E39C718FFFE3E38F8638E71FF18E38C71C7FFE3F38FC638E31F8E31C71CE3FFF1F8E7E38E71C;
defparam \U4|altsyncram_component|auto_generated|ram_block1a142 .mem_init0 = 2048'hFF8C71CE38E3FFF1F1C7C31C738FC738E39C71FFF8FC63F1CE38E3FC71CE38E71FFF8FC73F1C738E3F38E39C718FFFE3E38F8638E71FF18E38E71C7FFE3F38FC638E31F8E31C71CE3FFF1F8E7E38E71CFF8C71CE38E3FFF1F1C7C31C718FC738E39C71FFF8FC63F1CE38E3FC71CE38E71FFF8FC73F1C738E3F38E39C718FFFE3E38F8638E71FF18E38E71C7FFE3F38FC638E31F8E31C71CE3FFF1F8E7E38C71CFF8C71CE38E3FFF1F1C7C3FFFF8FC738E39C71FFF8FC63F1FFFFE3FC71CE38E71FFF8FC73F1FFFFE3F38E39C718FFFE3E38F87FFFF1FF18E38E71C7FFE3F38FC7FFFF1F8E31C71CE3FFF1F8E7E3FFFFCFF8C71CE38E3FFF1F1C7C3FFFF8FC738;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N16
cycloneive_lcell_comb \U1|red_out~33 (
// Equation(s):
// \U1|red_out~33_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|ram_block1a142~portadataout ))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|ram_block1a130~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a130~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a142~portadataout ),
	.cin(gnd),
	.combout(\U1|red_out~33_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~33 .lut_mask = 16'hC840;
defparam \U1|red_out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1082w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a118 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 10;
defparam \U4|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a118 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = 2048'hFF8C71863FFFFFF0000003FFFF8FC618E30FFFFFF8000001FFFFE3FC718638FFFFFF8000001FFFFE3F18E30C7FFFFFE0000007FFFF1FF18E38C7FFFFFE0000007FFFF1F8E31C71FFFFFF0000003FFFFCFF8C71CE3FFFFFF0000003FFFF8FC738E39FFFFFF8000001FFFFE3FC71CE38FFFFFF8000001FFFFE3F38E39C7FFFFFE0000007FFFF1FF18E38C7FFFFFE0000007FFFF1F8E31C71FFFFFF0000003FFFFCFF8C71CE3FFFFFF0000003FFFF8FC738E39FFFFFF8000001FFFFE3FC71CE38FFFFFF8000001FFFFE3F38E39C7FFFFFE0000007FFFF1FF18E38C7FFFFFE0000007FFFF1F8E31C71FFFFFF0000003FFFFCFF8C71CE3FFFFFF0000003FFFF8FC738;
defparam \U4|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = 2048'hE39FFFFFF8000001FFFFE3FC71CE38FFFFFFC000001FFFFE3F38E39C7FFFFFE0000007FFFF1FF18E38C7FFFFFE0000007FFFF1F8E31C71FFFFFF8000003FFFFCFF8C71CE3FFFFFFFFFC7C31C718FC738E39FFFFFFFFFE3F1CE38E3FC71CE38FFFFFFFFFF1F1C738E3F38E39C7FFFFFFFFF8F8638E71FF18E38C7FFFFFFFFF8FC638E31F8E31C71FFFFFFFFFE3E38C71CFF8C71CE3FFFFFFFFFC7C31C738FC738E39FFFFFFFFFE3F1CE38E3FC71CE38FFFFFFFFFF1F1C738E3F38E39C7FFFFFFFFF8F8638E71FF18E38C7FFFFFFFFF8FC638E31F8E31C71FFFFFFFFFE3E38E71CFF8C71CE3FFFFFFFFFC7C31C738FC738E39FFFFFFFFFE3F1CE38E3FC71CE38FF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = 2048'hFFFFFFFF1F1C738E3F38E39C7FFFFFFFFF8F8638E71FF18E38C7FFFFFFFFF8FC638E31F8E31C71FFFFFFFFFE3E38E71CFF8FFFFE3FFFFFFFFFC0031C738FC7FFFF9FFFFFFFFFE001CE38E3FC7FFFF8FFFFFFFFFF001C738E3F3FFFFC7FFFFFFFFF800638E71FF1FFFFC7FFFFFFFFF800638E31F8FFFFF1FFFFFFFFFE0038E71CFF8FFFFE3FFFFFFFFFC0031C738FC7FFFF9FFFFFFFFFE001CE38E3FC7FFFF8FFFFFFFFFF001C738E3F3FFFFC7FFFFFFFFF800638E71FF1FFFFC7FFFFFFFFF800638E31F8FFFFF1FFFFFFFFFE0038E71CFF8FFFFE3FFFFFFFFFC0031C738FC7FFFF9FFFFFFFFFE001CE38E3FC7FFFF8FFFFFFFFFF001C738E3F3FFFFC7FFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = 2048'hFF800638E71FF1FFFFC7FFFFFFFFF800638E31F8FFFFF1FFFFFFFFFE0038E71CFF8000003FFFFFFFFFC0031C738FC000001FFFFFFFFFF001CE38E3FC000000FFFFFFFFFF001C738E3F0000007FFFFFFFFF800638E71FF0000007FFFFFFFFFC00638E31F8000001FFFFFFFFFE0038E71CFF8000003FFFFFFFFFFFE31C738FC000001FFFFFFFFFFFF1CE38E3FC000000FFFFFFFFFFFF1C738E3F0000007FFFFFFFFFFFC638E71FF0000007FFFFFFFFFFFC638E31F8000001FFFFFFFFFFFE38E71CFF8000003FFFFFFFFFFFE31C738FC000001FFFFFFFFFFFF1CE38E3FC000000FFFFFFFFFFFF1C738E3F0000007FFFFFFFFFFFC638E71FF0000007FFFFFFFFFFFC;
// synopsys translate_on

// Location: M9K_X64_Y60_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1071w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a106 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \U4|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a106 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = 2048'h638E31F8000001FFFFFFFFFFFE38E71CFF8000003FFFFFFFFFFFE31C738FC000001FFFFFFFFFFFF1CE38E3FC000000FFFFFFFFFFFF1C738E3F0000007FFFFFFFFFFFC638E71FF0000007FFFFFFFFFFFC638E31F8000001FFFFFFFFFFFE38E71CFFFFFFFFFFFFFFFFFFFFE3FFFF8FFFFFFFFFFFFFFFFFFFF1FFFFE3FFFFFFFFFFFFFFFFFFFF1FFFFE3FFFFFFFFFFFFFFFFFFFC7FFFF1FFFFFFFFFFFFFFFFFFFFC7FFFF1FFFFFFFFFFFFFFFFFFFE3FFFFCFFFFFFFFFFFFFFFFFFFFE3FFFF8FFFFFFFFFFFFFFFFFFFF1FFFFE3FFFFFFFFFFFFFFFFFFFF1FFFFE3FFFFFFFFFFFFFFFFFFFC7FFFF1FFFFFFFFFFFFFFFFFFFFC7FFFF1FFFFFFFFFFFFFFFFFFFE3FFFFC;
defparam \U4|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFE3FFFF8FFFFFFFFFFFFFFFFFFFF1FFFFE3FFFFFFFFFFFFFFFFFFFF1FFFFE3FFFFFFFFFFFFFFFFFFFC7FFFF1FFFFFFFFFFFFFFFFFFFFC7FFFF1FFFFFFFFFFFFFFFFFFFE3FFFFCFFFFFFFFFFFFFFFFFFFFE3FC000FFFFFFFFFFFFFFFFFFFF1FF0003FFFFFFFFFFFFFFFFFFFF1FF0003FFFFFFFFFFFFFFFFFFFC7F8001FFFFFFFFFFFFFFFFFFFFC7F8001FFFFFFFFFFFFFFFFFFFE3FE000FFFFFFFFFFFFFFFFFFFFE31C000FFFFFFFFFFFFFFFFFFFF1CE0003FFFFFFFFFFFFFFFFFFFF1C60003FFFFFFFFFFFFFFFFFFFC638001FFFFFFFFFFFFFFFFFFFFC638001FFFFFFFFFFFFFFFFFFFE38C000FFFFFFFFFFFFFFFFFFFFE31C000FFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = 2048'hFFFFFFFFFFFFFFF1CE0003FFFFFFFFFFFFFFFFFFFF1C60003FFFFFFFFFFFFFFFFFFFC638001FFFFFFFFFFFFFFFFFFFFC638001FFFFFFFFFFFFFFFFFFFE38C000FFFFFFFFFFFFFFFFFFFFE31C000FFFFFFFFFFFFFFFFFFFF1CE0003FFFFFFFFFFFFFFFFFFFF1C60003FFFFFFFFFFFFFFFFFFFC638001FFFFFFFFFFFFFFFFFFFFC638001FFFFFFFFFFFFFFFFFFFE38C000FFFFFFFFFFFFFFFFFFFFE31C7C7FFFFFFFFFFFFFFFFFFFF1CE3F1FFFFFFFFFFFFFFFFFFFFF1C61F1FFFFFFFFFFFFFFFFFFFFC638F8FFFFFFFFFFFFFFFFFFFFFC638F8FFFFFFFFFFFFFFFFFFFFE38C3E3FFFFFFFFFFFFFFFFFFFFE31C7C7FFFFFFFFFFFFFFFFFFFF1CE3F1FFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = 2048'hFFFFFFFFFF1C61F1FFFFFFFFFFFFFFFFFFFFC638F8FFFFFFFFFFFFFFFFFFFFFC638F8FFFFFFFFFFFFFFFFFFFFE38C7E3FFFFFFFFFFFFFFFFFFFFE31C7C7FFFFFFFFFFFFFFFFFFFF1CE3F1FFFFFFFFFFFFFFFFFFFFF1C61F1FFFFFFFFFFFFFFFFFFFFC638F8FFFFFFFFFFFFFFFFFFFFFC638F8FFFFFFFFFFFFFFFFFFFFE38C7E3FFFFFFFFFFFFFFFFFFFFE39C7C7FFFFFFFFFFFFFFFFFFFF1CE3F1FFFFFFFFFFFFFFFFFFFFF1CE1F1FFFFFFFFFFFFFFFFFFFFC778F8FFFFFFFFFFFFFFFFFFFFFC738F8FFFFFFFFFFFFFFFFFFFFE39C7E3FFFFFFFFFFFFFFFFFFFFE3FC7C7FFFFFFFFFFFFFFFFFFFF1FE3F1FFFFFFFFFFFFFFFFFFFFF1FE1F1FFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N2
cycloneive_lcell_comb \U1|red_out~34 (
// Equation(s):
// \U1|red_out~34_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|ram_block1a118~portadataout )) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|ram_block1a106~portadataout )))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.cin(gnd),
	.combout(\U1|red_out~34_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~34 .lut_mask = 16'h0D08;
defparam \U1|red_out~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N24
cycloneive_lcell_comb \U1|red_out~35 (
// Equation(s):
// \U1|red_out~35_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\U1|red_out~33_combout ) # (\U1|red_out~34_combout )))

	.dataa(gnd),
	.datab(\U1|red_out~33_combout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\U1|red_out~34_combout ),
	.cin(gnd),
	.combout(\U1|red_out~35_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~35 .lut_mask = 16'h0F0C;
defparam \U1|red_out~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y42_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1122w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a166 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 10;
defparam \U4|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a166 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a166 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFBFFFFFFFFBFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FCF3FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1BF3DFB1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87F9E7EC7FFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a166 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF8FC63F1BFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3E38F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFB1F8E7E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FC63F1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3E38F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB1F8E7E37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FC63F1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3E38F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB1F8E7E37FFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a166 .mem_init1 = 2048'hFFFFFFF7F8FC63F1CEFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3E38F863FFFFFFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF1F8E7E38DFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F8FC63F1CEFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3E38F863FFFFFFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF1F8E7E38DFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F8FC63F1CFFFFFFFFDFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFE3E38F863FFFFFFFB7FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFF1F8E7E38DFFF00038FFFFFFFFFFFFFFFFFFFFFFFFFFF00000C0FF8FC63F1FE0018000C7FFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a166 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFC0000303FE3E38F87F800600071FFFFFFFFFFFFFFFFFFFFFFFFFFE00000C1FF1F8E7E3FC003FFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFE39E71FFF8FC63F1FFFFE3FFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFB9C71CFFFE3E38F87FFFF1FFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFBC71CE3FFF1F8E7E3FFFFCFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFE39C71FFF8FC63F1FFFFE3FFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFB9C718FFFE3E38F87FFFF1FFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFEC71CE3FFF1F8E7E3FFFFCFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFDE39C71FFF8FCE3F1FFFFE3FFFC7FFFFFFFFFFFFFFFFFFFFFFFFFEB9C718FFFE3;
// synopsys translate_on

// Location: M9K_X64_Y59_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a190 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1142w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a190 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a190 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a190 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a190 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_bit_number = 10;
defparam \U4|altsyncram_component|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a190 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a190 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a190 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a190 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a190 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFDFFFFEFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a190 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N28
cycloneive_lcell_comb \U1|red_out~37 (
// Equation(s):
// \U1|red_out~37_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a190~portadataout ))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a166~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|ram_block1a166~portadataout ),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a190~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\U1|red_out~37_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~37 .lut_mask = 16'hCA00;
defparam \U1|red_out~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N18
cycloneive_lcell_comb \U1|red_out~38 (
// Equation(s):
// \U1|red_out~38_combout  = (\U1|red_out~35_combout ) # ((\U4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\U1|red_out~36_combout ) # (\U1|red_out~37_combout ))))

	.dataa(\U1|red_out~36_combout ),
	.datab(\U1|red_out~35_combout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\U1|red_out~37_combout ),
	.cin(gnd),
	.combout(\U1|red_out~38_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~38 .lut_mask = 16'hFCEC;
defparam \U1|red_out~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N10
cycloneive_lcell_comb \U1|red_out~39 (
// Equation(s):
// \U1|red_out~39_combout  = (\U1|red_out~32_combout ) # ((\U4|altsyncram_component|auto_generated|out_address_reg_a [3] & (!\U4|altsyncram_component|auto_generated|out_address_reg_a [4] & \U1|red_out~38_combout )))

	.dataa(\U1|red_out~32_combout ),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datad(\U1|red_out~38_combout ),
	.cin(gnd),
	.combout(\U1|red_out~39_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~39 .lut_mask = 16'hAEAA;
defparam \U1|red_out~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N4
cycloneive_lcell_comb \U1|red_out~40 (
// Equation(s):
// \U1|red_out~40_combout  = (\U1|red_out~39_combout ) # ((\U1|red_out~13_combout  & \U4|altsyncram_component|auto_generated|mux2|_~11_combout ))

	.dataa(\U1|red_out~13_combout ),
	.datab(\U4|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.datac(gnd),
	.datad(\U1|red_out~39_combout ),
	.cin(gnd),
	.combout(\U1|red_out~40_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~40 .lut_mask = 16'hFF88;
defparam \U1|red_out~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N2
cycloneive_lcell_comb \U1|red_out~41 (
// Equation(s):
// \U1|red_out~41_combout  = (\U3|altsyncram_component|auto_generated|q_a [10] & ((\U1|red_out~16_combout ) # ((\U1|red_out~40_combout  & \U1|red_out~15_combout )))) # (!\U3|altsyncram_component|auto_generated|q_a [10] & (\U1|red_out~40_combout  & 
// ((\U1|red_out~15_combout ))))

	.dataa(\U3|altsyncram_component|auto_generated|q_a [10]),
	.datab(\U1|red_out~40_combout ),
	.datac(\U1|red_out~16_combout ),
	.datad(\U1|red_out~15_combout ),
	.cin(gnd),
	.combout(\U1|red_out~41_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~41 .lut_mask = 16'hECA0;
defparam \U1|red_out~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N3
dffeas \U1|red_out[2] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|red_out~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|red_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|red_out[2] .is_wysiwyg = "true";
defparam \U1|red_out[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y14_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1039w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a83 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 11;
defparam \U4|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1019w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a59 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \U4|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000FFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000FFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001FFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = 2048'hFFFC00000000000FFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001FFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000FFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000001FFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000FFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001FFFFE003FFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFE00000000000000000001FFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = 2048'hFFFFFFFFC7FFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFE00000000000000000003FFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFF00000000000000000001FFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFE00000000000000000003FFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFF00000000000000000001FFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFE00000000000000000000FFFFFFFFFFFFFFFFF807FFFFFFFFFFFC0000000000000000000003FFFFFFFFFFFFFFFFC01FFFFFFFFFFFE000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = 2048'h0000000000000FFFFFFFFFFFFFFFFF00FFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFF807FFFFFFFFFFFC0000000000000000000003FFFFFFFFFFFFFFFFC01FFFFFFFFFFFE0000000000000000000000FFFFFFFFFFFFFFFFF007FFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFF807FFFFFFFFFFFC0000000000000000000003FFFFFFFFFFFFFFFFC01FFFFFFFFFFFE0000000000000000000000FFFFFFFFFFFFFFFFF007FFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFF803FFFFFFFFFFFC0000000000000000000003FFFFFFFFFFFFFFFFC01FFFFFFFFFFFE0000000000000000000000FFFFFFFFFFFFFFFFF00;
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N0
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~12 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~12_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a83~portadataout ) # 
// ((\U4|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \U4|altsyncram_component|auto_generated|ram_block1a59~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~12 .lut_mask = 16'hADA8;
defparam \U4|altsyncram_component|auto_generated|mux2|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y18_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1049w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a95 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 11;
defparam \U4|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a95 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1029w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a71 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 11;
defparam \U4|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00003;
defparam \U4|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = 2048'hFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000FFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N10
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~13 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~13_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|mux2|_~12_combout  & 
// (\U4|altsyncram_component|auto_generated|ram_block1a95~portadataout )) # (!\U4|altsyncram_component|auto_generated|mux2|_~12_combout  & ((\U4|altsyncram_component|auto_generated|ram_block1a71~portadataout ))))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|mux2|_~12_combout ))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~13 .lut_mask = 16'hE6C4;
defparam \U4|altsyncram_component|auto_generated|mux2|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a215 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1174w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a215 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a215 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a215 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a215 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a215 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_bit_number = 11;
defparam \U4|altsyncram_component|auto_generated|ram_block1a215 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a215 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a215 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a215 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a215 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a215 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a215 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a203 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a203 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a203 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a203 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a203 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_bit_number = 11;
defparam \U4|altsyncram_component|auto_generated|ram_block1a203 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a203 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a203 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a203 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a203 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a203 .mem_init1 = 2048'h00000000000000000000000000000000000000040000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a203 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N28
cycloneive_lcell_comb \U1|red_out~49 (
// Equation(s):
// \U1|red_out~49_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|ram_block1a215~portadataout )) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|ram_block1a203~portadataout )))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a215~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a203~portadataout ),
	.cin(gnd),
	.combout(\U1|red_out~49_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~49 .lut_mask = 16'h0D08;
defparam \U1|red_out~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a227 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1184w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a227 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a227 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a227 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a227 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_bit_number = 11;
defparam \U4|altsyncram_component|auto_generated|ram_block1a227 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a227 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a227 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a227 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a227 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a227 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a227 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N2
cycloneive_lcell_comb \U1|red_out~50 (
// Equation(s):
// \U1|red_out~50_combout  = (\U1|red_out~49_combout ) # ((!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & \U4|altsyncram_component|auto_generated|ram_block1a227~portadataout 
// )))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U1|red_out~49_combout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a227~portadataout ),
	.cin(gnd),
	.combout(\U1|red_out~50_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~50 .lut_mask = 16'hDCCC;
defparam \U1|red_out~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N12
cycloneive_lcell_comb \U1|red_out~51 (
// Equation(s):
// \U1|red_out~51_combout  = (\U4|altsyncram_component|auto_generated|mux2|_~13_combout  & ((\U1|red_out~4_combout ) # ((\U1|red_out~3_combout  & \U1|red_out~50_combout )))) # (!\U4|altsyncram_component|auto_generated|mux2|_~13_combout  & 
// (\U1|red_out~3_combout  & ((\U1|red_out~50_combout ))))

	.dataa(\U4|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.datab(\U1|red_out~3_combout ),
	.datac(\U1|red_out~4_combout ),
	.datad(\U1|red_out~50_combout ),
	.cin(gnd),
	.combout(\U1|red_out~51_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~51 .lut_mask = 16'hECA0;
defparam \U1|red_out~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1009w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a47 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 11;
defparam \U4|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = 2048'h7FFFFFFFFFFF80000000000000000000001FFFFFFFFFFFFFFFC000FFFFFFFFFFE000000000000000000000007FFFFFFFFFFFFFFF0003FFFFFFFFFF800000000000000000000001FFFFFFFFFFFFFFF8001FFFFFFFFFFC00000000000000000000001FFFFFFFFFFFFFFFC000FFFFFFFFFFE000000000000000000000007FFFFFFFFFFFFFFF0003FFFFFFFFFF800000000000000000000001FFFFFFFFFFFFFFF8001FFFFFFFFFFC00000000000000000000001FFFFFFFFFFFFFFFC000FFFFFFFFFFE000000000000000000000007FFFFFFFFFFFFFFF0003FFFFFFFFFF800000000000000000000001FFFFFFFFFFFFFFF8001FFFFFFFFFFC00000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = 2048'h0003FFFFFFFFFFFFFE0000007FFFFFC00000000000000000000000000FFFFFFFFFFFFFF8000003FFFFFF000000000000000000000000007FFFFFFFFFFFFFC000000FFFFFFC00000000000000000000000003FFFFFFFFFFFFFE0000007FFFFFC00000000000000000000000000FFFFFFFFFFFFFF8000003FFFFFF000000000000000000000000007FFFFFFFFFFFFFC000000FFFFFFC00000000000000000000000003FFFFFFFFFFFFFE0000007FFFFFC00000000000000000000000000FFFFFFFFFFFFFF8000003FFFFFF000000000000000000000000007FFFFFFFFFFFFFC000000FFFFFFC00000000000000000000000001FFFFFFFFFFFFFE0000007FFFFFC0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = 2048'h0000000000000000000000000FFFFFFFFFFFFFF0000001FFFFFF000000000000000000000000003FFFFFFFFFFFFFC000000FFFFFF8000000000000000000000000007FFFFFFFFFFF800000000000000000000000000000000000000001FFFFFFFFFFFE00000000000000000000000000000000000000000FFFFFFFFFFFF800000000000000000000000000000000000000007FFFFFFFFFFF800000000000000000000000000000000000000001FFFFFFFFFFFE00000000000000000000000000000000000000000FFFFFFFFFFFF800000000000000000000000000000000000000007FFFFFFFFFFF800000000000000000000000000000000000000001FFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 2048'hFFFFFE00000000000000000000000000000000000000000FFFFFFFFFFFF8000000000000000000000000000000000000000001FFFFFFFFFE0000000000000000000000000000000000000000000FFFFFFFFFF00000000000000000000000000000000000000000003FFFFFFFFFC0000000000000000000000000000000000000000001FFFFFFFFFE0000000000000000000000000000000000000000000FFFFFFFFFF00000000000000000000000000000000000000000003FFFFFFFFFC0000000000000000000000000000000000000000001FFFFFFFFFE0000000000000000000000000000000000000000000FFFFFFFFFF000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y10_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode989w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 11;
defparam \U4|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y13_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode972w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \U4|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode999w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a35 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \U4|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000003FFFFFFFFFC0000000000000000000000000000000000000000001FFFFFFFFFC00000000000000000000000000000000000000000007FFFFFFFFF00000000000000000000000000000000000000000003FFFFFFFFF8000000000000000000000000000000000000000000007FFFFFC00000000000000000000000000000000000000000000003FFFFFF00000000000000000000000000000000000000000000000FFFFFF800000000000000000000000000000000000000000000007FFFFFC00000000000000000000000000000000000000000000003FFFFFF00000000000000000000000000000000000000000000000FFFFFF80000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = 2048'h000000000000000000000000000000000000000FFFFFFC00000000000000000000000000000000000000000000003FFFFFF00000000000000000000000000000000000000000000000FFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N16
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~14 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~14_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\U4|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\U4|altsyncram_component|auto_generated|ram_block1a35~portadataout )))) # (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a11~portadataout  & 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\U4|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~14 .lut_mask = 16'hCEC2;
defparam \U4|altsyncram_component|auto_generated|mux2|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N2
cycloneive_lcell_comb \U1|red_out[3]~52 (
// Equation(s):
// \U1|red_out[3]~52_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|mux2|_~14_combout  & (\U4|altsyncram_component|auto_generated|ram_block1a47~portadataout )) # 
// (!\U4|altsyncram_component|auto_generated|mux2|_~14_combout  & ((\U4|altsyncram_component|auto_generated|ram_block1a23~portadataout ))))) # (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\U4|altsyncram_component|auto_generated|mux2|_~14_combout ))))

	.dataa(\U4|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.cin(gnd),
	.combout(\U1|red_out[3]~52_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out[3]~52 .lut_mask = 16'hAFC0;
defparam \U1|red_out[3]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N12
cycloneive_lcell_comb \U1|red_out[3]~53 (
// Equation(s):
// \U1|red_out[3]~53_combout  = (\U1|red_out~51_combout ) # ((\U1|red_out~13_combout  & \U1|red_out[3]~52_combout ))

	.dataa(gnd),
	.datab(\U1|red_out~13_combout ),
	.datac(\U1|red_out~51_combout ),
	.datad(\U1|red_out[3]~52_combout ),
	.cin(gnd),
	.combout(\U1|red_out[3]~53_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out[3]~53 .lut_mask = 16'hFCF0;
defparam \U1|red_out[3]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y58_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a179 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1132w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a179 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a179 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a179 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a179 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_bit_number = 11;
defparam \U4|altsyncram_component|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a179 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a179 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a179 .mem_init3 = 2048'h00000000000800000000000000000000000000040000000000000000000000020000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000004000008000000000000000000000000008000000001000000000100008000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a179 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a179 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000010000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000040000000002000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000080000000000000000000000000000000200000000000000000000000000000000600000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a179 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFF0000000000000000000000000000000000000000000000007FFFFC000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1112w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a155 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a155 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 11;
defparam \U4|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a155 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a155 .mem_init3 = 2048'hFFFFFFFFFFFFFFFE000000000000000000000000005FFFFFFFFFFFFFFFFFFFFFFFFFFE000000000001F800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000007E00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000003F000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000001F800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000007E00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000003F000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFE200000000081F810000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000007E00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000003F00;
defparam \U4|altsyncram_component|auto_generated|ram_block1a155 .mem_init2 = 2048'h0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000007FF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000003FF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000FFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000FFF0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000003FFC0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000001FFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000FFF0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000003FFC0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000001FFE0000000001FFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a155 .mem_init1 = 2048'hFFFFFFC0000000000FFF0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000003FFC0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000001FFE0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000003FFFFF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFFE0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000003FFFFF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFFE0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFFFF80004003FFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a155 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00200000FFFFFE0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000073FFFFFFFC002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00003CFFFFFFFF0017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000F7FFFFFFF8005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800007FFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00003FFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800007FFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0;
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N24
cycloneive_lcell_comb \U1|red_out~45 (
// Equation(s):
// \U1|red_out~45_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a179~portadataout )) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a155~portadataout )))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a179~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a155~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\U1|red_out~45_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~45 .lut_mask = 16'h00D8;
defparam \U1|red_out~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1122w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a167 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 11;
defparam \U4|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a167 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a167 .mem_init3 = 2048'h000000000000000000001FFFFE000000000000000000000000000000000000000000000000FFFFF0000000000000000000000000000000000000000000000007FFFFC000000000000000000000000000000000000000000000001FFFFE000000000000000000000000000000000000000000000200FFFFF0040000000000000000000000100000000000004000000007FFFFC000000000000000000000000000000000000000000000001FFFFE00800000000000000000000000000000000000000000003CFFFFF3C000000000000000000000000000000000000000000000E7FFFFCE00000000000000000000000000000000000000000000079FFFFF380000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a167 .mem_init2 = 2048'h00000000000000000000000000000040000000003FFFFFFFC000000000200000000000000000000000000000000000FFFFFFFE0000000000000000000000000000000000080000000007FFFFFFF8000000000000000000000000000000000000000000003FFFFFFFC000000000000000000000000000000000000000000000FFFFFFFE0000000000000000000000000000000000000000000007FFFFFFF8000000000000000000000000000000000000000000003FFFFFFFC000000000000000000000000000000000000000000000FFFFFFFE0000000000000000000000000000000000000000000007FFFFFFF800000003C000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a167 .mem_init1 = 2048'h0000000FFFFFFFFFFF0000000E00000000000000000000000000000000003FFFFFFFFFF8000000780000000000000000000000000000000001FFFFFFFFFFE0000003C0000000000000000000000000000000000FFFFFFFFFFF0000000E00000000000000000000000000000000003FFFFFFFFFF8000000780000000000000000000000000000000001FFFFFFFFFFE0000003C0000000000000000000000000000000000FFFFFFFFFFE0000000E00000000000000800000000000000000003FFFFFFFFFF8000000780000000000000000000000000100000000FFFFFFFFFFE000FFFFF000000000000000000000000000FFFFF3FFFFFFFFFFFFFFE7FFFF800000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a167 .mem_init0 = 2048'h0000000000000000000003FFFFCFFFFFFFFFFFFFFF9FFFFE000000000000000000000000001FFFFF3FFFFFFFFFFFFFFCFFFFF000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000005FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000017FFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y58_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a191 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1142w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a191 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a191 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a191 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a191 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_bit_number = 11;
defparam \U4|altsyncram_component|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a191 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a191 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a191 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000008000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a191 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000080000000000000000000000000000000000000000000000000040000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a191 .mem_init1 = 2048'h00000000000000000000000000000000000000000000008000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000200000000000002000010000000000000000000000200000000000000000000001800000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a191 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N22
cycloneive_lcell_comb \U1|red_out~46 (
// Equation(s):
// \U1|red_out~46_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a191~portadataout ))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a167~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a167~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a191~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\U1|red_out~46_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~46 .lut_mask = 16'hA088;
defparam \U1|red_out~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1092w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a131 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a131 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 11;
defparam \U4|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a131 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a131 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a131 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a131 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a131 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y57_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1071w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a107 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \U4|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a107 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N14
cycloneive_lcell_comb \U1|red_out~42 (
// Equation(s):
// \U1|red_out~42_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a131~portadataout )) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a107~portadataout )))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a131~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.cin(gnd),
	.combout(\U1|red_out~42_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~42 .lut_mask = 16'h0D08;
defparam \U1|red_out~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y53_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1082w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a119 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 11;
defparam \U4|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a119 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a143 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1102w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a143 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a143 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a143 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a143 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_bit_number = 11;
defparam \U4|altsyncram_component|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a143 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a143 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a143 .mem_init3 = 2048'h0003FFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800007FFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00003FFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a143 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a143 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a143 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N0
cycloneive_lcell_comb \U1|red_out~43 (
// Equation(s):
// \U1|red_out~43_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a143~portadataout ))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a119~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a143~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\U1|red_out~43_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~43 .lut_mask = 16'hA088;
defparam \U1|red_out~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N2
cycloneive_lcell_comb \U1|red_out~44 (
// Equation(s):
// \U1|red_out~44_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\U1|red_out~42_combout ) # (\U1|red_out~43_combout )))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(\U1|red_out~42_combout ),
	.datad(\U1|red_out~43_combout ),
	.cin(gnd),
	.combout(\U1|red_out~44_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out~44 .lut_mask = 16'h5550;
defparam \U1|red_out~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N16
cycloneive_lcell_comb \U1|red_out[3]~47 (
// Equation(s):
// \U1|red_out[3]~47_combout  = (\U1|red_out~44_combout ) # ((\U4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\U1|red_out~45_combout ) # (\U1|red_out~46_combout ))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\U1|red_out~45_combout ),
	.datac(\U1|red_out~46_combout ),
	.datad(\U1|red_out~44_combout ),
	.cin(gnd),
	.combout(\U1|red_out[3]~47_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out[3]~47 .lut_mask = 16'hFFA8;
defparam \U1|red_out[3]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N16
cycloneive_lcell_comb \U1|red_out[3]~48 (
// Equation(s):
// \U1|red_out[3]~48_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [3] & (!\U4|altsyncram_component|auto_generated|out_address_reg_a [4] & \U1|red_out[3]~47_combout ))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(gnd),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datad(\U1|red_out[3]~47_combout ),
	.cin(gnd),
	.combout(\U1|red_out[3]~48_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out[3]~48 .lut_mask = 16'h0A00;
defparam \U1|red_out[3]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N24
cycloneive_lcell_comb \U1|red_out[3]~0 (
// Equation(s):
// \U1|red_out[3]~0_combout  = (\U5|Draw~5_combout  & (\U2|draw~combout )) # (!\U5|Draw~5_combout  & (((\U1|red_out[3]~53_combout ) # (\U1|red_out[3]~48_combout ))))

	.dataa(\U2|draw~combout ),
	.datab(\U1|red_out[3]~53_combout ),
	.datac(\U1|red_out[3]~48_combout ),
	.datad(\U5|Draw~5_combout ),
	.cin(gnd),
	.combout(\U1|red_out[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out[3]~0 .lut_mask = 16'hAAFC;
defparam \U1|red_out[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N20
cycloneive_lcell_comb \U1|red_out[3]~feeder (
// Equation(s):
// \U1|red_out[3]~feeder_combout  = \U1|red_out[3]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|red_out[3]~0_combout ),
	.cin(gnd),
	.combout(\U1|red_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out[3]~feeder .lut_mask = 16'hFF00;
defparam \U1|red_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N4
cycloneive_lcell_comb \draw~1 (
// Equation(s):
// \draw~1_combout  = (\U2|draw~7_combout  & (!\U5|Draw~3_combout  & \U2|draw~3_combout ))

	.dataa(gnd),
	.datab(\U2|draw~7_combout ),
	.datac(\U5|Draw~3_combout ),
	.datad(\U2|draw~3_combout ),
	.cin(gnd),
	.combout(\draw~1_combout ),
	.cout());
// synopsys translate_off
defparam \draw~1 .lut_mask = 16'h0C00;
defparam \draw~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N6
cycloneive_lcell_comb \draw~0 (
// Equation(s):
// \draw~0_combout  = (\U2|draw~5_combout  & (!\Equal0~3_combout  & ((!\U5|RGB_Display~2_combout ) # (!\U5|Draw~4_combout ))))

	.dataa(\U2|draw~5_combout ),
	.datab(\Equal0~3_combout ),
	.datac(\U5|Draw~4_combout ),
	.datad(\U5|RGB_Display~2_combout ),
	.cin(gnd),
	.combout(\draw~0_combout ),
	.cout());
// synopsys translate_off
defparam \draw~0 .lut_mask = 16'h0222;
defparam \draw~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N14
cycloneive_lcell_comb \draw~2 (
// Equation(s):
// \draw~2_combout  = (\U2|draw~6_combout  & (!\U5|Draw~1_combout  & (\draw~1_combout  & \draw~0_combout )))

	.dataa(\U2|draw~6_combout ),
	.datab(\U5|Draw~1_combout ),
	.datac(\draw~1_combout ),
	.datad(\draw~0_combout ),
	.cin(gnd),
	.combout(\draw~2_combout ),
	.cout());
// synopsys translate_off
defparam \draw~2 .lut_mask = 16'h2000;
defparam \draw~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N21
dffeas \U1|red_out[3] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|red_out[3]~feeder_combout ),
	.asdata(\U3|altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U1|video_on~combout ),
	.sload(\draw~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|red_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|red_out[3] .is_wysiwyg = "true";
defparam \U1|red_out[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1009w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a40 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 4;
defparam \U4|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = 2048'hEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFE7F8FFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFE1FE7FFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFCFF0FFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FF3FFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFF9FFCFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF3FFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFF9FFCFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = 2048'hFFF5FFFFFFFFFFFFFFBFFF81FFFFFFD03FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFF5FFFC07FFFFFF40FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF7FFF02FFFFFFE03FFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFE3FFF807FFFFFE01FFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFF9FFFC01FFFFFF80FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFE7FFF01FFFFFF803FFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFE7FFFFE7FFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFF3FFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFEFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFBF7FFFFEFFFFFFEF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFF3FFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFF7CFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFF81FFFFFF8000001FFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFF07FFFFFC000000FFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFF81FFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y9_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode989w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 4;
defparam \U4|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y20_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode999w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \U4|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE7FFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFE7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF9FFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y11_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode972w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \U4|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N20
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~17 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~17_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|out_address_reg_a [1])) # (!\U4|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a28~portadataout )) # (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\U4|altsyncram_component|auto_generated|ram_block1a4~portadataout )))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~17 .lut_mask = 16'hD9C8;
defparam \U4|altsyncram_component|auto_generated|mux2|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N18
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~18 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~18_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|mux2|_~17_combout  & 
// (\U4|altsyncram_component|auto_generated|ram_block1a40~portadataout )) # (!\U4|altsyncram_component|auto_generated|mux2|_~17_combout  & ((\U4|altsyncram_component|auto_generated|ram_block1a16~portadataout ))))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\U4|altsyncram_component|auto_generated|mux2|_~17_combout ))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~18 .lut_mask = 16'hDDA0;
defparam \U4|altsyncram_component|auto_generated|mux2|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a220 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1184w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a220 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a220 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a220 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a220 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_bit_number = 4;
defparam \U4|altsyncram_component|auto_generated|ram_block1a220 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a220 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a220 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a220 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a220 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a220 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a220 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a196 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a196 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a196 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a196 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a196 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \U4|altsyncram_component|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a196 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a196 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a196 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFF7FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a196 .mem_init2 = 2048'hFFFFFFFFDFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFEFFFFFFFFFFBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFEFFFFFFFFFFBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFEFFFFFFFFFFBBFFFFFFFFFFFFFFFFF77FFFFFFFFFFFF6FFFFFFFFF43BFFFFFFDFF7EEFFFFFFFFFFFFFFFFFFFFFFFFFFFF47FFFFFFFFC1DEFFFFFFF75FFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a196 .mem_init1 = 2048'hFFFFEFFFFFFFFFFFFE5FFFFFFFFF877FFFFFFFF7FFFFFFFFFE3FFFFFEFBFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFBFFFDF7FFFFFF9FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFF7FFFFFFEFFFFFFFFFFE7FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF7FFDFFFFFFFFFFFFFEFBFFFFFFFFFFFF7FFFFFFFFFFFFDFFFFFBFFFDFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFDFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF7FFFFFFFFFFFFFFFFEFBFFFFFFFFFFFF7FFFFFFFFFFFFDFFFFFBFFFDFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFDFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFBFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a196 .mem_init0 = 2048'hFFFFFFFFDFFFFFFFF7FFFFFFFDFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7FFFBFFFFFFFEFFFFFFFFBFFFFFFFFFF7FFFFFFFFFFFFFBFFFFFFFFFBFFFFFFFEFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFDFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7FFFBFFFFFFFEFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFBFFFFFFFFFBFFFFFFFEFFFFFFFFBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFDFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7FFFBFFFFFFFEFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFBFFFFFFFFFBFFFFFFFEFFFFFFFFBEFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001C000FFFFFFDF3FFFFFFC71FFFF;
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N18
cycloneive_lcell_comb \U1|green_out~1 (
// Equation(s):
// \U1|green_out~1_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a220~portadataout )) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a196~portadataout )))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a220~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a196~portadataout ),
	.cin(gnd),
	.combout(\U1|green_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~1 .lut_mask = 16'h0D08;
defparam \U1|green_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a208 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1174w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a208 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a208 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a208 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a208 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a208 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_bit_number = 4;
defparam \U4|altsyncram_component|auto_generated|ram_block1a208 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a208 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a208 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a208 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a208 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a208 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a208 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N4
cycloneive_lcell_comb \U1|green_out~2 (
// Equation(s):
// \U1|green_out~2_combout  = (\U1|green_out~1_combout ) # ((\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & \U4|altsyncram_component|auto_generated|ram_block1a208~portadataout 
// )))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U1|green_out~1_combout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a208~portadataout ),
	.cin(gnd),
	.combout(\U1|green_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~2 .lut_mask = 16'hCECC;
defparam \U1|green_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y22_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1039w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a76 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \U4|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1019w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a52 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \U4|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFDFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF800FFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC003FFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFF000FFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = 2048'hFFFEFFFFFFFF801FFFFE007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC003FFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFF000FFFFF09FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFE7E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFECFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFBFFFFFFFFFFF7FFFFDFF7FFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFE1FFFFFFFFFFF00000FF1FFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'hFFFFFFFFE7FFFFFFFFFFFFFFCFFFFFFFFFFF800003FCFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFE3FFFFFFFFFFE00001FF7FFFFFFFFFFFFFFFFF4FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFF4FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFF707FFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFEC1FFFFFFFFFFFE07FFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'hFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFE07FFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFF703FFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFE83FFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFF7F3FFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFCDFFFFFFFFFFFFFFFBFE;
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N14
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~15 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~15_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a76~portadataout ) # 
// ((\U4|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \U4|altsyncram_component|auto_generated|ram_block1a52~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~15 .lut_mask = 16'hADA8;
defparam \U4|altsyncram_component|auto_generated|mux2|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1029w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a64 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 4;
defparam \U4|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF7;
defparam \U4|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = 2048'hFFFFFFFFFFFFFFF9FFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFE8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFF8FFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y16_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1049w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a88 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 4;
defparam \U4|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a88 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = 2048'hFFFF8001047FFFFFFFFFFFFFFFFFFFF8804007FFFFFFFFFFFFFFFFFFFF002007FFFFFFFFFFFFFFFFFFFFC400823FFFFFFFFFFFFFFFFFFFF201003FFFFFFFFFFFFFFFFFFFFF801203FFFFFFFFFFFFFFFFFFFF8001047FFFFFFFFFFFFFFFFFFFF8804007FFFFFFFFFFFFFFFFFFFF002007FFFFFFFFFFFFFFFFFFFFC400823FFFFFFFFFFFFFFFFFFFF201003FFFFFFFFFFFFFFFFFFFFF801203FFFFFFFFFFFFFFFFFFFF8001047FFFFFFFFFFFFFFFFFFFF8804007FFFFFFFFFFFFFFFFFFFF002007FFFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFFFF800003FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFFF8;
defparam \U4|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = 2048'h000007FFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFFFF800003FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFFFF800001FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFFFE000003;
defparam \U4|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N16
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~16 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~16_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|mux2|_~15_combout  & 
// ((\U4|altsyncram_component|auto_generated|ram_block1a88~portadataout ))) # (!\U4|altsyncram_component|auto_generated|mux2|_~15_combout  & (\U4|altsyncram_component|auto_generated|ram_block1a64~portadataout )))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|mux2|_~15_combout ))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~16 .lut_mask = 16'hEC64;
defparam \U4|altsyncram_component|auto_generated|mux2|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N26
cycloneive_lcell_comb \U1|green_out~3 (
// Equation(s):
// \U1|green_out~3_combout  = (\U1|red_out~4_combout  & ((\U4|altsyncram_component|auto_generated|mux2|_~16_combout ) # ((\U1|green_out~2_combout  & \U1|red_out~3_combout )))) # (!\U1|red_out~4_combout  & (\U1|green_out~2_combout  & (\U1|red_out~3_combout 
// )))

	.dataa(\U1|red_out~4_combout ),
	.datab(\U1|green_out~2_combout ),
	.datac(\U1|red_out~3_combout ),
	.datad(\U4|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.cin(gnd),
	.combout(\U1|green_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~3 .lut_mask = 16'hEAC0;
defparam \U1|green_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y56_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1132w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a172 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a172 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 4;
defparam \U4|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a172 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a172 .mem_init3 = 2048'hFFFFFFF7FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFF7DFFFFFFFBFFFFFFFFFFFFFFBFFFFBFFFFFFFFFFFFFFFFFFFFFF7FFFBFFFFFFFFDF7FFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFF607038003FFFFFFFFFFFE07FFFFFFFE39C00000003FC01FFFFFFFF8381C000FFFFFFFFFFFF83FFFFFFFF9C700000001FF00FFFFFFFEE0E070003FFFFFFFFFFFC0FFFFFFFFC73800000007F803FFFFFFF7FFFF7FFDFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFDFFFFFBFFFFFFFFFFFF7DFFFFFFFFEFFFBFFFFFFFFDFFFFFFFFEDFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFF6FFFF7FFDFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a172 .mem_init2 = 2048'hFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFDFFFFFBFFFFFFFFFFFF7DFFFFFFFFEFFFBFFFFFFFFDFFFFFFFFEDFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFF6FFFF7FFDFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFDFFFFFBFFFFFFFFFFFF7DFFFFFFFFEFFFBFFFFFFFFDFFFFFFFFEDFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFB7FFFFFFFDBFFFFFFFFFFFFFDFFFFFFFFEFFFF7FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFEFFFFFFFFF7FFFFFFFFFEFFFBFFFFFFFFDFFFEFFFFFDFFFFFFFFFB7FFFFFFFDBFFFFFFFFFFFFFDFFFFFFFFEFFFF7FFFFEFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a172 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF7FFFFFFFFFEFFFBFFFFFFFFDF7FEFFFFFDFFFFFFFFFB7FFFFFFFDBFFFFFFFFFFFFFDFFFFFFFFEFFFF7FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF7FFFFFFFFFEFFFBFFFFFFFFDFFFFFFFFFDFFFFFFFFE0FFFFFFFFE01FFFFFFFF8E3FC7FFFFFFFF00007FFFC1FFFFFFFFF03FFFFFFFF007FFFFFFFE39FF1FFFFFFFF80003FFFE07FFFFFFFFC0FFFFFFFFC03FFFFFFFF9C7FCFFFFFFFFE0000FFFF83FFFFFFFFFBFFFFFFFFFBFFFFFFFFFBFFFFBFFFFFFFFFFFFFFFFBFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a172 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFF7DFFFFFFFF7FFFF7FFFFFFFFF7FFFFFFFFFFFFFFFFFBFFFFFFFFFBFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7DFFFFFFFF7FFFF7FFFFFFFFF7FFFFFFFFFFFFFFFFFBFFFFFFFFFBFFFFFFFFFBFFFFBFFFFFFFFFFFFFFFFBFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7DFFFFFFFF7FFFF7FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFEFBFFEFFFFFFFFFEFF00000FF7FFFFFFFDF7FFFFFFFFFFFFDFFFFFFFFFFFFF7FFFFFFFF800007FFFFFFFFFFFFFFFFFFFFFFEFFFF;
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1112w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a148 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a148 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \U4|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a148 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a148 .mem_init3 = 2048'h0000400000800009FFFFFFFFFFFEFFFFFFFFFFFFFB610C313FFF800180000000C30C03BFFFFFFFFFBE07DFFFFFFFFFC5186183FFFC00000230C2050C6047FFFFFFFFFFF01FFFFFFFFFDF18618C07FFC4000040C6189861897FFFFFFFFFF7E0FBFFFFFFFFFCA10C313FFF800000061860C30C0BBFFFFFFFFFBE07DFFFFFFFFFC5186183FFFC00000230C2050C6047FFFFFFFFFFF01FFFFFFFFFDF18618C07FFC4000040C6189861897FFFFFFFFFF7E0FBFFFFFFFFFCA10C313FFF800000061860C30C0FBFFFFFFFFFBE07DFFFFFFFFFC7186183FFFC00000230C2050C6067FFFFFFFFFFF00FFFFFFFFFDF18618C07FFC4000040C618986189FFFFFFFFFFF7E0FB;
defparam \U4|altsyncram_component|auto_generated|ram_block1a148 .mem_init2 = 2048'hFFFFFFFFFCE18C313FFF800000061860C30C01C1FFFFFFFE7406E7FFFFFFC6E4000003FFFC00000230C2050C604E07FFFFFFF1E83B1FFFFFFE3F20000007FFC4000040C618986188381FFFFFFFCE80FC7FFFFFF8FC8000013FFF800000061860C30C00FEFFFFFFFDF833FBFFFFFFFEE0000003FFFC030C0230C2050C6043FFFFFFFFFFC0CBFFFFFFFEF820000007FFC40C6040C61898618817DFFFFFFFFE031F7FFFFFFFD88000013FFF806180061860C30C007EFFFFFFFDFA11FBFFFFFFFE20000003FFFC030C0230C2050C6040FFFFFFFFFFF0C3FFFFFFFEF820000007FFC40C6040C6189861880FDFFFFFFFFE431F7FFFFFFFC48000013FFF806180061860;
defparam \U4|altsyncram_component|auto_generated|ram_block1a148 .mem_init1 = 2048'hC30C007EFFFFFFFDFA11FBFFFFFFFE20000003FFFC030C0230C2050C6040FFFFFFFFF7F0C3FFFFFFFEF820000007FFC40C6040C61898618807DFFFFFFFFE431F7FFFFFFFC48000013FFF806180061860C30C0C27FFFFFFFD061027FFFDFFC225186183FFFC030C0230C2050C60507FFBFFEFF030C09FFDFFFF8018618C07FFC40C6040C61898618981FFFFFFFF80C3007FFFBFF804A10C313FFF806180061860C30C0C27FFFFFFFC061027FFFDFFC625186183FFFC030C0230C2050C6050FFFBFFEFF030C09FFDFFFF1818618C07FFC40C6040C61898618984FFFFFFFF80C3007FFFBFF8C4A10C313FFF806180061860C30C0C27FFFFFFFC061027FFFDFFC625;
defparam \U4|altsyncram_component|auto_generated|ram_block1a148 .mem_init0 = 2048'h186183FFFC030C0230C6070C6050FFFBFFFFF030C09FFDFFFD1818618C07FFC40C6040C6189C618984FFFFFFBF80C3007FFFFFF8C4A10C313FFF80618006186000000C3FFF000392061027FF83CFC025186183FFFC030C02000004000050FFDC001C4030C09FEE0E3E0018618C07FFC40C6040000080000987FFE0007800C300FFF079F804A10C313FFF80618000000000000C3007FFFFF206102403FF800025186183FFFC030C02000004000050C07FFFFFC030C0803FFE400018618C07FFC40C604000008000098600FFFFFE40C300807FF00004A10C313FFF80618000000000000C30C7FFFFE206102403FF800025186183FFFC030C02000004000050C63F;
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N10
cycloneive_lcell_comb \U1|green_out~7 (
// Equation(s):
// \U1|green_out~7_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a172~portadataout )) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a148~portadataout )))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a172~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a148~portadataout ),
	.cin(gnd),
	.combout(\U1|green_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~7 .lut_mask = 16'h0D08;
defparam \U1|green_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y61_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a184 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1142w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a184 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a184 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a184 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a184 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_bit_number = 4;
defparam \U4|altsyncram_component|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a184 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a184 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a184 .mem_init3 = 2048'hFFFFF1F7FFFFFFFFFFF8E7FC000F0003FFFFFE38FFFFFFF1CFFFFFFFFFD7FFFFFFFFFFFFEB9FF00038001FFFFFFAE7FFFFFFCEBFFFFFFFFF3FFFFFFFFFFFFF9CFF7FFFBFFFFFFFFFBFFFFFFFFFBFFFFFFFFFFFF7FFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFBFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFF7FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFBFFFFFFFFFBFFFFFFFFFBFFFFFFFFFFFF7FFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFBFFFFFFFFFFFFFDFFFEFFFFFFBFFFFFFF7DFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFBFFFFFFFFFBFFFFFFFFFBFFFFFFFFFFFF7FFFFFFFFFFFFDBFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a184 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFF7FFFFFFFFBFFFFFFFFFFFFFDFFFEFFFFFFBFFFFFFF7DFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFDF7FFFFFFFFFFF7FFFFFDFFBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFBFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFEFFFFFFFFFEFFFFFFFFBFFFDFFFFFFFFFFBFFFFFFFFF7FFFFFFFDF7FFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFEFFFFFFFFFEFFFFFFFFBFFFDFFFFFFFFFFBFFFFFFFFF7FFFFFFFDF7FFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a184 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFEFFFFFFFFFEFFFFFFFFFEFFFFFFFFBFFFDFFFFFFFFFFBFF000001F7FFFFFF800FFFFFFFFFF0380000000E003FFFFFFFFF38FC00000FFFFFFFFE003FFFFFFFFFC1C00000007000FFFFFFFFF8E7E000003EFFFFFFF000FFFFFFFFFE0700000001C007FFFFFFFFE71FFFFFFFF7FFFFFFFDFFFFFFFFFFFFFFFFFFFDFFFEDFFFFFFFFEFFFBFFFFF7FFFFFFFDFFFFFFFFFFFFFEFFFFFFFFBEFFFFFFFFFFFFDBFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFDBFFFFFFFFDFFFFFFFFFF7FFFFFFFDFFFFFFFFFFFFFFFFFFFDFFFEDFFFFFFFFEFFFBFFFFF7FFFFFFFDFFFFFFFFFFFFFEFFFFFFFFBEFFFFFFFFFFFFDBFFFFFFFEFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a184 .mem_init0 = 2048'hFFFFFFFFFFFFFFBFFFDBFFFFFFFFDFFFFFFFFFF7FFFFFFFDFFFFFFFFFFFFFFFFFFFDFFFEDFFFFFFFFEFFFBFFFFF7FFFFFFFDFFFFFFFFFFFFFEFFFFFFFFBEFFFFFFFFFFFFDBFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFDBFFFFFFFFDFFFFFFFFFF7FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFF7DFFFFFFFBFFFFFFFFFFFFFFBFFFFBFFFFFFFFFFFFFFFFFFFFFF7FFFBFFFFFFFFDF7FFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFBFFFFFFFFFBFFFFFFFFF7FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFF7DFFFFFFFBFFFDFFFFFFFFFFBFFFFBFFFFFFFFFFFFFFFFFFFFFF7FFFBFFFFFFFFDFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFBFF;
// synopsys translate_on

// Location: M9K_X51_Y56_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1122w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a160 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a160 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 4;
defparam \U4|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a160 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a160 .mem_init3 = 2048'hFFFFF7FFFFFFFFFFFFDFE00001FEFFFFFFFFFFFFFFFFFFFFF7FFFFFFEFBFFEFFFFFFFFFEFF00000FF7FFFFFFFDF7FFFFFFFFFFFFDFFFFFFFFFFFFF7FFFFFFFF800007FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF7FFFFFFFFFFFFDFE00001FEFFFFFFFFFFFFFFFFFFFFF7FFFFFFEFBFFEFFFFFFFFFEFF00000FF7FFFFFFFDF7FFFFFFFFFFFFDFFFFFFFFFFFFF7FFFFFFFF800007FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF7FFFFFFFFFFFFDFE00001FEFFFFFFE071FFFFFFFFFFF0380000007FFF3FE07FFFC1D8000001B83FFFFF81CFFFFFFFFFFFC0E0000001FFF8FF83FFFE07EC000067C0FFFFFE0E3FFFFFFFFFFF070000000FFFE3FC0FFFF81B0000003707FF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a160 .mem_init2 = 2048'hFFEFFFFFFFFFFFFFFFFFFFFFEFFFFFDFFF7FFFFFDC030C02FFFFFFFFFFBFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFC40C6042FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF80618157FBFFFFEFFFFFFFFFFFFFFFFFFFFFEFFFFFDFFF7FFFFFDC030C027FFFFFFFFFBFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFC40C6040FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF80618007FBFFFFEFFFFFFFFFFFFFFFFFFFFFEFFFFFDFFF7FFFFFDC030C027FFFFFFFFFBFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFEC40C6040FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF80618007FBFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFB;
defparam \U4|altsyncram_component|auto_generated|ram_block1a160 .mem_init1 = 2048'hFFFFFFF7FC030C0230FFFFFFE1FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFDFC40C6040C7FFFFFFCFFFFFFFFFFFFFDFFFFFFFFFFFFF7FFFFFFEFF806180061FFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF7FC030C0230FFFFFFE1FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFDFC40C6040C7FFFFFFCFFFFFFFFFFFFFDFFFFFFFFFFFFF7FFFFFFEFF806180061FFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FC030C0230FFFFFFF1FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFDFC40C6040C7FFFFFF4FFFFFFFFFFFFFDFFFFFFFFFFFFF7FFFFFFEFF806180060FFFFFFC71FFFFFFFFFFF1C7FFFFFFFFFFC0E39E71F7FC030C0201FFE3FFF18FFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a160 .mem_init0 = 2048'hFFFFFFC73FFFFFFFFFFF039C7187FFC40C604007FF1FFF8E3FFFFFFFFFFE38FFFFFFFFFFFC1C73CE3EFF806180003FFC00000FFFFFFFFFFFF7FFFFFFFFFFFFDF00000BFFFC030C02000006000037FFFFFFFFFFFFDFFFFFFFFFFFF8000007FFC40C60400000800009FFFFFFFFFFFEFFFFFFFFFFFFFB6000013FFF80618000000000000FFFFFFFFFFFF7FFFFFFFFFFFFDF186183FFFC030C02000004000037FFFFFFFFFFFFDFFFFFFFFFFFFC618C07FFC40C60400000800009FFFFFFFFFFFEFFFFFFFFFFFFFB610C313FFF80618000000000000DFFFFFFFFFFF7FFFFFFFFFFFFDF186183FFFC030802000004000037FFFFFFFFFFFFDFFFFFFFFFFFFC618C07FFC4;
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N0
cycloneive_lcell_comb \U1|green_out~8 (
// Equation(s):
// \U1|green_out~8_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a184~portadataout )) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a160~portadataout )))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a184~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a160~portadataout ),
	.cin(gnd),
	.combout(\U1|green_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~8 .lut_mask = 16'hD080;
defparam \U1|green_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y60_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1071w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a100 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \U4|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a100 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = 2048'h8C2188F8000003FFFFFFFFFFFF061860FF0000003FFFFFFFFFFFC4630C47C000000FFFFFFFFFFFF230C207FE000001FFFFFFFFFFFF830C307E0000007FFFFFFFFFFF80C6189FE0000003FFFFFFFFFFF88C2188F8000003FFFFFFFFFFFF061860FFFFFFFFFFFFFFFFFFFFC4000047FFFFFFFFFFFFFFFFFFF2000007FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFF8000009FFFFFFFFFFFFFFFFFFFF8800008FFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFC4000047FFFFFFFFFFFFFFFFFFF2000007FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFF8000009FFFFFFFFFFFFFFFFFFFF8800008FFFFFFFFFFFFFFFFFFFF000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFC4000047FFFFFFFFFFFFFFFFFFF2000007FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFF8000009FFFFFFFFFFFFFFFFFFFF8800008FFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFC403FFC7FFFFFFFFFFFFFFFFFFF200FFE7FFFFFFFFFFFFFFFFFFFF800FFE7FFFFFFFFFFFFFFFFFFF8007FF9FFFFFFFFFFFFFFFFFFFF8803FF8FFFFFFFFFFFFFFFFFFFF001FFCFFFFFFFFFFFFFFFFFFFFC4600007FFFFFFFFFFFFFFFFFFF2310007FFFFFFFFFFFFFFFFFFFF8310007FFFFFFFFFFFFFFFFFFF80C0001FFFFFFFFFFFFFFFFFFFF88C0000FFFFFFFFFFFFFFFFFFFF062000FFFFFFFFFFFFFFFFFFFFC4600007FFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = 2048'hFFFFFFFFFFFFFFF2310007FFFFFFFFFFFFFFFFFFFF8310007FFFFFFFFFFFFFFFFFFF80C0001FFFFFFFFFFFFFFFFFFFF88C4000FFFFFFFFFFFFFFFFFFFF062000FFFFFFFFFFFFFFFFFFFFC4600007FFFFFFFFFFFFFFFFFFF2310007FFFFFFFFFFFFFFFFFFFF8310007FFFFFFFFFFFFFFFFFFF80C0001FFFFFFFFFFFFFFFFFFFF88C4000FFFFFFFFFFFFFFFFFFFF062000FFFFFFFFFFFFFFFFFFFFC460823FFFFFFFFFFFFFFFFFFFF231003FFFFFFFFFFFFFFFFFFFFF831203FFFFFFFFFFFFFFFFFFFF80C1047FFFFFFFFFFFFFFFFFFFF88C4047FFFFFFFFFFFFFFFFFFFF062007FFFFFFFFFFFFFFFFFFFFC460823FFFFFFFFFFFFFFFFFFFF231003FFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = 2048'hFFFFFFFFFF831203FFFFFFFFFFFFFFFFFFFF80C1047FFFFFFFFFFFFFFFFFFFF88C4007FFFFFFFFFFFFFFFFFFFF062007FFFFFFFFFFFFFFFFFFFFC460823FFFFFFFFFFFFFFFFFFFF231003FFFFFFFFFFFFFFFFFFFFF831203FFFFFFFFFFFFFFFFFFFF80C1047FFFFFFFFFFFFFFFFFFFF88C4007FFFFFFFFFFFFFFFFFFFF062007FFFFFFFFFFFFFFFFFFFFC400823FFFFFFFFFFFFFFFFFFFF201003FFFFFFFFFFFFFFFFFFFFF801203FFFFFFFFFFFFFFFFFFFF8001047FFFFFFFFFFFFFFFFFFFF8804007FFFFFFFFFFFFFFFFFFFF002007FFFFFFFFFFFFFFFFFFFFC400823FFFFFFFFFFFFFFFFFFFF201003FFFFFFFFFFFFFFFFFFFFF801203FFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1082w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a112 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 4;
defparam \U4|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a112 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = 2048'hFF138E311FFFFFE1FFFFC4000047C8C71C9FFFFFFCFFFFF2000007FE0C31C1FFFFFFCFFFFF0000007E271C623FFFFFC3FFFF8000009FE231C623FFFFFE3FFFF8800008F8186383FFFFFF9FFFFE000000FF118C313FFFFFE0000004000047C8C3180FFFFFFC000002000007FE0C30C1FFFFFFC000000000007E0318627FFFFFC000000000009FE2308623FFFFFE000000800008F9186103FFFFFF800000000000FF118C313FFFFFE0000004000047C8C3180FFFFFFC000002000007FE0C30C1FFFFFFC000000000007E0318627FFFFFC000000000009FE2308623FFFFFE000000800008F9186103FFFFFF800000000000FF118C313FFFFFFFFFC7E4000047C8C3;
defparam \U4|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = 2048'h180FFFFFFFFFF3F2000007FE0C30C1FFFFFFBFFF3F0000007E0318627FFFFFFFFF8FC000009FE2308623FFFFFFFFF8FC800008F9186103FFFFFF7FFE7E000000FF118C313FFFFFFFFFC824630C47C8C3180FFFFFFFFFF00230C607FE0C30C1FFFFFFFFFE20830C307E0318627FFFFFFFFF9040C6189FE2308623FFFFFFFFFC008C7188F9186103FFFFFFFFFC00061860FF118C313FFFFFFFFFC824630C47C8C3180FFFFFFFFFF00230C207FE0C30C1FFFFFFFFFE20830C307E0318627FFFFFFFFF9040C6189FE2308623FFFFFFFFFC008C2188F9186103FFFFFFFFFC40061860FF118C313FFFFFFFFFC824630C47C8C3180FFFFFFFFFF00230C207FE0C30C1FF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = 2048'hFFFFFFFE20830C307E0318627FFFFFFFFF9040C6189FE2308623FFFFFFFFFC008C2188F9186103FFFFFFFFFC00061860FF1000013FFFFFFFFFC044630C47C800000FFFFFFFFFF10230C207FE000001FFFFFFFFFE11030C307E0000027FFFFFFFFF8880C6189FE2000023FFFFFFFFFC088C2188F9000003FFFFFFFFFC20061860FF1000013FFFFFFFFFC004630C47C800000FFFFFFFFFF00230C207FE000001FFFFFFFFFE00030C307E0000027FFFFFFFFF8000C6189FE2000023FFFFFFFFFC008C2188F9000003FFFFFFFFFC00061860FF0000013FFFFFFFFFC004630C47C800000FFFFFFFFFF00230C207FE000001FFFFFFFFFE00030C307E0000027FFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = 2048'hFF8000C6189FE2000023FFFFFFFFFC008C2188F9000003FFFFFFFFFC00061860FF17FFFD3FFFFFFFFFFFE4630C47CBFFFE8FFFFFFFFFEFF230C207FE7FFFE9FFFFFFFFFEFF030C307E2FFFFA7FFFFFFFFFFFC0C6189FE2FFFFA3FFFFFFFFFBFC8C2188F8FFFFD3FFFFFFFFFDFE061860FF0000003FFFFFFFFFFFC4630C47C000000FFFFFFFFFFFF230C207FE000001FFFFFFFFFFFF830C307E0000007FFFFFFFFFFF80C6189FE0000003FFFFFFFFFFF88C2188F8000003FFFFFFFFFFFF061860FF0000003FFFFFFFFFFFC4630C47C000000FFFFFFFFFFFF230C207FE000001FFFFFFFFFFFF830C307E0000007FFFFFFFFFFF80C6189FE0000003FFFFFFFFFFF8;
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N14
cycloneive_lcell_comb \U1|green_out~5 (
// Equation(s):
// \U1|green_out~5_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|ram_block1a112~portadataout ))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|ram_block1a100~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.cin(gnd),
	.combout(\U1|green_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~5 .lut_mask = 16'h5404;
defparam \U1|green_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y49_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1092w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a124 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 4;
defparam \U4|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a124 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = 2048'h186183FFFC030C02000007FE0C30C6189FFFC030C08000007E0318618C07FFC40C604000009FE230861860FFFE40C300800008F918610C313FFF806180000000FF118C30C207FFE2061024000047C8C3186183FFFC030C02000007FE0C30C6189FFFC030C08000007E0318618C07FFC40C604000009FE230861860FFFE40C300800008F918610C313FFF806180000000FF118C30C207FFE2000024000047C8C3186183FFFC000002000007FE0C30C6189FFFC000008000007E0318618C07FFC400004000009FE230861860FFFE400000800008F918610C313FFF800000000000FF118C30C207FFE2000024630C47C8C3186183FFFC00000230C607FE0C30C618;
defparam \U4|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = 2048'h9FFFC00000830C307E0318618C07FFC4000040C6189FE230861860FFFE4000008C7188F918610C313FFF800000061860FF118C30C207FFE2000024630C47C8C3186183FFFC00000230C207FE0C30C6189FFFC00000830C307E0318618C07FFC4000040C6189FE230861860FFFE4000008C2188F918610C313FFF800000061860FF118C30C607FFE2000024630C47C8C3186183FFFC00000230C207FE0C30C6189FFFC00000830C307E0318618C07FFC4000040C6189FE231C61860FFFE4000008C2188F918618C313FFF800000061860FF1000000007FFE2000024630C47C800000003FFFC00000230C207FE000000009FFFC00000830C307E0000000007FFC4;
defparam \U4|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = 2048'h000040C6189FE200000000FFFE4000008C2188F9000000013FFF800000061860FF1000000007FFE2000024630C47C800000003FFFC00000230C207FE000000009FFFC00000830C307E0000000007FFC4000040C6189FE200000000FFFE4000008C2188F9000000013FFF800000061860FF0000000007FFE2000024630C47C800000003FFFC00000230C207FE000000009FFFC00000830C307E0000000007FFC4000040C6189FE200000000FFFE4000008C2188F9000000013FFF800000061860FF1000000027FFE2000024630C47C800000003FFFC00000230C207FE000000009FFFC00000830C307E2000000047FFC4000040C6189FE200000004FFFE400000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = 2048'h8C2188F8000000013FFF800000061860FF0000000007FFE2000024630C47C000000003FFFC00000230C207FE000000001FFFC00000830C307E0000000007FFC4000040C6189FE000000000FFFE4000008C2188F8000000003FFF800000061860FF0000000007FFE2000024630C47C000000003FFFC00000230C207FE000000001FFFC00000830C307E0000000007FFC4000040C6189FE000000000FFFE4000008C2188F8000000003FFF800000061860FF0000000007FFE2000024630C47C000000001FFFC00000230C207FE000000001FFFC00000830C307E0000000007FFC4000040C6189FE000000000FFFE4000008C2188F8000000003FFF800000061860;
// synopsys translate_on

// Location: M9K_X51_Y54_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1102w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a136 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a136 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 4;
defparam \U4|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a136 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a136 .mem_init3 = 2048'hFFFFC030C0801FFE400018618C07FFC40C604000008000098618FFFFFE40C300807FF00004A10C313FFF80618000000000000C30C7FC016200002403FF800025186183FFFC000002000004000050C63FF007C00000801FFE400018618C07FFC4000040000080000986187F800E400000803FF00004A10C313FFF80000000000000000C30C003FFE20000246000400025186183FFFC00000230C204000050C6009FFFC00000830000400018618C07FFC4000040C618800009861800FFFE4000008C00080004A10C313FFF80000006186000000C30C207FFE2000024630C400025186183FFFC00000230C204000050C6189FFFC00000830C30400018618C07FFC4;
defparam \U4|altsyncram_component|auto_generated|ram_block1a136 .mem_init2 = 2048'h000040C618800009861860FFFE4000008C21880004A10C313FFF80000006186000000C30C607FFE2000024630C400027186183FFFC00000230C204000070C6189FFFC00000830C30400018618C07FFC4000040C618800009C61860FFFE4000008C21880004E18C313FFF800000061860FFFF80000007FFE2000024630C4FFFE0000003FFFC00000230C207FFFE4000009FFFC00000830C303FFF20000007FFC4000040C6189FFFF0000000FFFE4000008C2189FFFC8000013FFF800000061860000000000007FFE2061024630C400000000003FFFC030C0230C20000004000009FFFC030C0830C30000020000007FFC40C6040C618800000000000FFFE40C300;
defparam \U4|altsyncram_component|auto_generated|ram_block1a136 .mem_init1 = 2048'h8C218800008000013FFF806180061860000000000007FFE2061024630C400000000003FFFC030C0230C20000004000009FFFC030C0830C30000000000007FFC40C6040C618800000000000FFFE40C3008C218800008000013FFF806180061860FF9FF0000007FFE2061024630C4FC738000003FFFC030C0230C203FC7BC000009FFFC030C0830C303F3FE0000007FFC40C6040C6189FF1DE000000FFFE40C3008C2189F8F78000013FFF806180061860FF000C30C607FFE2061024630C4FC8C3186183FFFC030C0230C207FE0430C6189FFFC030C0830C307E0018618C07FFC40C6040C6189FE220C61860FFFE40C3008C2188F908618C313FFF806180061860;
defparam \U4|altsyncram_component|auto_generated|ram_block1a136 .mem_init0 = 2048'hFF118C30C207FFE2061024630C47C8C3186183FFFC030C0230C207FE0C30C6189FFFC030C0830C307E0318618C07FFC40C6040C6189FE230861860FFFE40C3008C2188F918610C313FFF806180061860FF118C30C207FFE2061024630C47C8C3186183FFFC030C0230C607FE0C30C6189FFFC030C0830C307E0318618C07FFC40C6040C6189FE230861860FFFE40C3008C7188F918610C313FFF806180061860FF118C30C207FFE2061024000047C8C3186183FFFC030C02000007FE0C30C6189FFFC030C08000007E0318618C07FFC40C604000009FE230861860FFFE40C300800008F918610C313FFF806180000000FF118C30C207FFE2061024000047C8C3;
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N28
cycloneive_lcell_comb \U1|green_out~4 (
// Equation(s):
// \U1|green_out~4_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|ram_block1a136~portadataout ))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|ram_block1a124~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a136~portadataout ),
	.cin(gnd),
	.combout(\U1|green_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~4 .lut_mask = 16'hA808;
defparam \U1|green_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N24
cycloneive_lcell_comb \U1|green_out~6 (
// Equation(s):
// \U1|green_out~6_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\U1|green_out~5_combout ) # (\U1|green_out~4_combout )))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(\U1|green_out~5_combout ),
	.datad(\U1|green_out~4_combout ),
	.cin(gnd),
	.combout(\U1|green_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~6 .lut_mask = 16'h5550;
defparam \U1|green_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N6
cycloneive_lcell_comb \U1|green_out~9 (
// Equation(s):
// \U1|green_out~9_combout  = (\U1|green_out~6_combout ) # ((\U4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\U1|green_out~7_combout ) # (\U1|green_out~8_combout ))))

	.dataa(\U1|green_out~7_combout ),
	.datab(\U1|green_out~8_combout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\U1|green_out~6_combout ),
	.cin(gnd),
	.combout(\U1|green_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~9 .lut_mask = 16'hFFE0;
defparam \U1|green_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N2
cycloneive_lcell_comb \U1|green_out~10 (
// Equation(s):
// \U1|green_out~10_combout  = (\U1|green_out~3_combout ) # ((\U1|green_out~9_combout  & (!\U4|altsyncram_component|auto_generated|out_address_reg_a [4] & \U4|altsyncram_component|auto_generated|out_address_reg_a [3])))

	.dataa(\U1|green_out~3_combout ),
	.datab(\U1|green_out~9_combout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.cin(gnd),
	.combout(\U1|green_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~10 .lut_mask = 16'hAEAA;
defparam \U1|green_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N30
cycloneive_lcell_comb \U1|green_out~11 (
// Equation(s):
// \U1|green_out~11_combout  = (\U1|green_out~10_combout ) # ((\U4|altsyncram_component|auto_generated|mux2|_~18_combout  & \U1|red_out~13_combout ))

	.dataa(\U4|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.datab(gnd),
	.datac(\U1|red_out~13_combout ),
	.datad(\U1|green_out~10_combout ),
	.cin(gnd),
	.combout(\U1|green_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~11 .lut_mask = 16'hFFA0;
defparam \U1|green_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N0
cycloneive_lcell_comb \U1|green_out~12 (
// Equation(s):
// \U1|green_out~12_combout  = (\U3|altsyncram_component|auto_generated|q_a [4] & ((\U1|red_out~16_combout ) # ((\U1|green_out~11_combout  & \U1|red_out~15_combout )))) # (!\U3|altsyncram_component|auto_generated|q_a [4] & (\U1|green_out~11_combout  & 
// ((\U1|red_out~15_combout ))))

	.dataa(\U3|altsyncram_component|auto_generated|q_a [4]),
	.datab(\U1|green_out~11_combout ),
	.datac(\U1|red_out~16_combout ),
	.datad(\U1|red_out~15_combout ),
	.cin(gnd),
	.combout(\U1|green_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~12 .lut_mask = 16'hECA0;
defparam \U1|green_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N1
dffeas \U1|green_out[0] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|green_out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|green_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|green_out[0] .is_wysiwyg = "true";
defparam \U1|green_out[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y10_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode989w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 5;
defparam \U4|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1009w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a41 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 5;
defparam \U4|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = 2048'h9FFFFFFFFFFC00000000000000000000000FFFFFFFFFFFFFFFC0007FFFFFFFFFE000000000000000000000007FFFFFFFFFFFFFFE0003FFFFFFFFFF000000000000000000000003FFFFFFFFFFFFFFF8000FFFFFFFFFFC00000000000000000000000FFFFFFFFFFFFFFFC0007FFFFFFFFFE000000000000000000000007FFFFFFFFFFFFFFE0007FFFFFFFFFF000000000000000000000001FFFFFFFFFFFFFFFC000FFFFFFFFFFC00000000000000000000000FFFFFFFFFFFFFFFC0007FFFFFFFFFE000000000000000000000007FFFFFFFFFFFFFFE0007FFFFFFFFFF000000000000000000000001FFFFFFFFFFFFFFFC000FFFFFFFFFFE00000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = 2048'h000BFFFFFFFFFFFFFF40007EFFFFFFCFC000000000000000000000005FFFFFFFFFFFFFFA0003F9FFFFFFBF0000000000000000000000013FFFFFFFFFFFFFE8000FDFFFFFF9FC000000000000000000000001FFFFFFFFFFFFFF000000FFFFFFE00000000000000000000000001FFFFFFFFFFFFFF0000001FFFFFF000000000000000000000000003FFFFFFFFFFFFFE000000FFFFFF800000000000000000000000003FFFFFFFFFFFFFF000000FFFFFFC00000000000000000000000001FFFFFFFFFFFFFF8000001FFFFFF000000000000000000000000003FFFFFFFFFFFFFE000000FFFFFF8000000000000000000000000007FFFFFFFFFFFC000000000000020;
defparam \U4|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000003FFFFFFFFFFFE00000002000000000000000000000000000000004FFFFFFFFFFFF820000000000004000000000000000000000000007FFFFFFFFFFF800000000000000000000000000000000000000003FFFFFFFFFFFE00000000000000000000000000000000000000000FFFFFFFFFFFF000000000000000000000000000000000000000007FFFFFFFFFFF800000000000000000000000000000000000000003FFFFFFFFFFFE00000000000000000000000000000000000000000FFFFFFFFFFFF000000000000000000000000000000000000000007FFFFFFFFFFF800000000000000000000000000000000000000003FFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = 2048'hFFFFFE00000000000000000000000000000000000000000FFFFFFFFFFFF0000000000000000000000000000000000000000003FFFFFFFFFC00000000000000000000000000000000000000000007FFFFFFFFF80000000000000000000000000000000000000000007FFFFFFFFFC0000000000000000000000000000000000000000003FFFFFFFFFC00000000000000000000000000000000000000000007FFFFFFFFF80000000000000000000000000000000000000000003FFFFFFFFFC0000000000000000000000000000000000000000003FFFFFFFFFC00000000000000000000000000000000000000000007FFFFFFFFF800000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y11_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode972w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \U4|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y15_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode999w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a29 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \U4|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000003FFFFFFFFFC00000000000000000000000000000000000000000000FFFFFFC02000000000000000000000000000000000000000000083FFFFFF00000000000000000000000000000000000000000000000FFFFFF800000000000000000000000000000000000000000000007FFFFFC00000000000000000000000000000000000000000000003FFFFFE00000000000000000000000000000000000000000000001FFFFFFC00000000000000000000000000000000000000000000007FFFFFC00000000000000000000000000000000000000000000003FFFFFE00000000000000000000000000000000000000000000001FFFFFFC0000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'h0000000000000000000000000000000000000007FFFFFC00000000000000000000000000000000000000000000003FFFFFE00000000000000000000000000000000000000000000001FFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N24
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~21 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~21_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\U4|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\U4|altsyncram_component|auto_generated|ram_block1a29~portadataout )))) # (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a5~portadataout  & 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\U4|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~21 .lut_mask = 16'hCEC2;
defparam \U4|altsyncram_component|auto_generated|mux2|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N10
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~22 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~22_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|mux2|_~21_combout  & 
// ((\U4|altsyncram_component|auto_generated|ram_block1a41~portadataout ))) # (!\U4|altsyncram_component|auto_generated|mux2|_~21_combout  & (\U4|altsyncram_component|auto_generated|ram_block1a17~portadataout )))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\U4|altsyncram_component|auto_generated|mux2|_~21_combout ))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~22 .lut_mask = 16'hF588;
defparam \U4|altsyncram_component|auto_generated|mux2|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y57_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1122w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a161 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a161 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 5;
defparam \U4|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a161 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a161 .mem_init3 = 2048'h0001F0001FFC0000001FFFFFFFFE000000007E000000000007F800000F8000FFE0000000FFFFFFFFF000000001F000000000003FC000007E0007FF00000007FBFFFFBFC00000000FC00000000000FF000001F0001FFC0000001FFFFFFFFE000000007E000000000007F800000F8000FFE0000000FFFFFFFFF000000001F000000000003FC000007E0007FF00000007FBFFFFBFC00000000FC00000000000FF000001F0001FFC0000001FFFFFFFFE00000000700000000000003800000000003FE0000001C0FFFFF03800000001C0000000000000E00000000000FF800000070BFFFFA1C00000000E00000000000007000000000003FC000000181FFFFE070000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a161 .mem_init2 = 2048'h000FF00000000000003FFFFFE000001FFF00003FF8FCF3F1BFC000007F80000000000000FFFFFF800000FFFC0000FFE3F39F8EFF000001FE00000000000007FFFFFE000003FFF00007FB1F9E7E3FF800000FF00000000000003FFFFFE000001FFF00003FF8FCF3F1BFC000007F80000000000000FFFFFF800000FFFC0000FFE3F39F8EFF000001FE00000000000007FFFFFE000003FFF00007FB1F9E7E3FF800000FF00000000000003FFFFFE000001FFF00003FF8FCF3F1BFC000007F80000000000000FFFFFF800000FFFC0000FEE3F39F8EFF000001FE00000000000007FFFFFE000003FFF00007FB1F9E7E3FF800FFFD80000000000001C0000000000003;
defparam \U4|altsyncram_component|auto_generated|ram_block1a161 .mem_init1 = 2048'hFFFFFFF7F8FCF3F1CEFFFFFFEE000000000000060000000000001FFFFFFFFFE3F39F8F3FFFFFFFB0000000000000180000000000007FFFFFFEFF1F9E7E39DFFFFFFD80000000000001C0000000000003FFFFFFF7F8FCF3F1CEFFFFFFEE000000000000060000000000001FFFFFFFFFE3F39F8F3FFFFFFFB0000000000000180000000000007FFFFFFEFF1F9E7E39DFFFFFFD80000000000001C0000000000007FFFFFFF7F8FCF3F1CEFFFFFFFE000000000000060000000000001FFFFFFFFFE3F39F8F3FFFFFFFB0000000000000180000000000007FFFFFFEFF1F9E7E39DFFF000380000000000001C00000000000000000000FF8FCF3F1FE0000000E000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a161 .mem_init0 = 2048'h00000007000000000000000000003FE3F39F8FF8000000700000000000003800000000000000000001FF1F9E7E3FC000FFFF8E000000000007F8000000000018FFFFF1FFF8FCF3F1FFFFE3FFFE3000000000003FC00000000000E7FFFFCFFFE3F39F8FFFFF1FFFF1C00000000000FF0000000000031FFFFE3FFF1F9E7E3FFFFCFFFF8E000000000007F8000000000018E79E71FFF8FCF3F1FFFFE3FFFE3000000000003FC00000000000E39E73CFFFE3F39F8FFFFF1FFFF1C00000000000FF0000000000031EF3CE3FFF1F9E7E3FFFFCFFFF8C000000000007F8000000000018E79E71FFF8FCF7F1FFFFE3FFFE3000000000003FC00000000000E39E73CFFFE3;
// synopsys translate_on

// Location: M9K_X51_Y61_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a185 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1142w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a185 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a185 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a185 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a185 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_bit_number = 5;
defparam \U4|altsyncram_component|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a185 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a185 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a185 .mem_init3 = 2048'h000001F0000000000000E7FC000000000000003800000001C00000000007C00000000000039FF000000000000000E00000000E00000000003F0000000000001CFF00003FC00000003E000000003E000000000FF0000000000007C3FC0001FF00000001F800000001F0000000003FC000000000001F1FE00007F800000007C000000007C000000001FF000000000000FCFF00003FC00000003E000000003E000000000FF0000000000007C3FC0001FF00000001F800000001F0000000003FC000000000001F1FE00007F800000007C000000007C000000001FF000000000000FCFF00003FC00000003E000000003E000000000FF0000000000007C3FC0001FF00;
defparam \U4|altsyncram_component|auto_generated|ram_block1a185 .mem_init2 = 2048'h000001F800000001F0000000003FC000000000001F1FE00007F800000007C000000007C000000001FF000000000000FCFFFFFFF000000001F0000000000FF0000001FE3E00000000003FFFFFFFFFC000000007C0000000003FC000000FF0F80000000000FFFFFFFFFE000000003E0000000000FF0000003FC7C00000000003FFFFFFFFF000000001F0000000000FF8000001FE3E00000000003FFFFFFFFFC00000000FC0000000003FC000000FF0F80000000000FFFFFFFFFE000000003E0000000000FF0000003FC7C00000000003FFFFFFFFF000000001F0000000000FF8000001FE3E00000000003FFFFFFFFFC00000000FC0000000003FC000000FF0F800;
defparam \U4|altsyncram_component|auto_generated|ram_block1a185 .mem_init1 = 2048'h00000000FFFFFFFFFE000000003E0000000000FF0000003FC7C00000000003FF000001F000000000000000000000380000000E00000000000038FC00000FC000000000000000000001C000000070000000000000E7E000003E000000000000000000000700000001C00000000000071F000001F00000007C0000000000003FFFFFFC0FC0C000000000F8F8000007C0000001F0000000000000FFFFFFF03E070000000007C3E000003E0000000FC0000000000007FFFFFF81F818000000001F1F000001F00000007C0000000000003FFFFFFC0FC0C000000000F8F8000007C0000001F0000000000000FFFFFFF03E070000000007C3E000003E0000000FC00000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a185 .mem_init0 = 2048'h00000007FFFFFF81F818000000001F1F000001F00000007C0000000000003FFFFFFC0FC0C000000000F8F8000007C0000001F0000000000000FFFFFFF03E070000000007C3E000003E0000000FC0000000000007FFFFFF81F818000000001F1F00000007FF03FFF00000000000000000000001F01F0000003FC7E00000003FF81FFF800000000000000000000007C0F8000001FF1F00000000FFE07FFE00000000000000000000003E03E0000007F8FC00000007FF03FFF00000000000000000000001F01F0000003FC7C00000003FF81FFF800000000000000000000007C0F8000001FF1F00000000FFE07FFE00000000000000000000003F03E0000007F8FC;
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N12
cycloneive_lcell_comb \U1|green_out~20 (
// Equation(s):
// \U1|green_out~20_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a185~portadataout ))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a161~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a161~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a185~portadataout ),
	.cin(gnd),
	.combout(\U1|green_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~20 .lut_mask = 16'hE040;
defparam \U1|green_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1082w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a113 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 5;
defparam \U4|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a113 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = 2048'hFF8C71CE3FFFFFF0000003FFFF8FC738E30FFFFFF8000001FFFFE3FC73CE38FFFFFF8000001FFFFE3F18E39C7FFFFFE000000FFFFF1FF1CE39C7FFFFFE0000007FFFF1F8E79C71FFFFFF0000003FFFFCFF8E73CE3FFFFFF0000003FFFF8FC73CE79FFFFFF8000001FFFFE3FC73CF38FFFFFF8000001FFFFE3F3CE79C7FFFFFE000000FFFFF1FF1CF79C7FFFFFE0000007FFFF1F8E79EF1FFFFFF0000003FFFFCFF8E73CE3FFFFFF0000003FFFF8FC73CE79FFFFFF8000001FFFFE3FC73CF38FFFFFF8000001FFFFE3F3CE79C7FFFFFE000000FFFFF1FF1CF79C7FFFFFE0000007FFFF1F8E79EF1FFFFFF0000003FFFFCFF8E73CE3FFFFFF0000003FFFF8FC73C;
defparam \U4|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = 2048'hE79FFFFFF8000001FFFFE3FC73CF38FFFFFFC000001FFFFE3F3CE79C7FFFFFE000000FFFFF1FF1CF79C7FFFFFE0000007FFFF1F8E79EF1FFFFFF8000003FFFFCFF8E73CE3FFFFFFFFFC7C39CF38FC73CE79FFFFFFFFFE3F1CF39E3FC73CF38FFFFFFFFFF1F1CF3CE3F3CE79C7FFFFFFFFF8F8F39E71FF1CF79C7FFFFFFFFF8FC738E71F8E79EF1FFFFFFFFFE7E39E79CFF8E73CE3FFFFFFFFFC7C39CF38FC73CE79FFFFFFFFFE3F1CF3DE3FC73CF38FFFFFFFFFF1F1CF3CE3F3CE79C7FFFFFFFFF8F8F39E71FF1CF79C7FFFFFFFFF8FC73DE71F8E79EF1FFFFFFFFFE3E39E79CFF8E73CE3FFFFFFFFFC7C39CF38FC73CE79FFFFFFFFFE3F1CF3DE3FC73CF38FF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = 2048'hFFFFFFFF1F1CF3CE3F3CE79C7FFFFFFFFF8F8F39E71FF1CF79C7FFFFFFFFF8FC73DE71F8E79EF1FFFFFFFFFE7E39E79CFF8FFFFE3FFFFFFFFFC0039CF38FC7FFFF9FFFFFFFFFE001CF3DE3FC7FFFF8FFFFFFFFFF001CF3CE3F3FFFFC7FFFFFFFFF800F39E71FF1FFFFC7FFFFFFFFF80073DE71F8FFFFF1FFFFFFFFFE0039E79CFF8FFFFE3FFFFFFFFFC0039CF38FC7FFFF9FFFFFFFFFE001CF3DE3FC7FFFF8FFFFFFFFFF001CF3CE3F3FFFFC7FFFFFFFFF800F39E71FF1FFFFC7FFFFFFFFF80073DE71F8FFFFF1FFFFFFFFFE0039E79CFF9FFFFE3FFFFFFFFFC0039CF38FC7FFFF9FFFFFFFFFE001CF3DE3FC7FFFF8FFFFFFFFFF001CF3CE3F3FFFFC7FFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = 2048'hFF800F39E71FF1FFFFC7FFFFFFFFF80073DE71F8FFFFF1FFFFFFFFFE0039E79CFF8800023FFFFFFFFFC0039CF38FC400011FFFFFFFFFF001CF3DE3FC000010FFFFFFFFFF001CF3CE3F1000047FFFFFFFFF800F39E71FF1000047FFFFFFFFFC0073DE71F8000021FFFFFFFFFE0039E79CFF8000003FFFFFFFFFFFE39CF38FC000001FFFFFFFFFFFF1CF3DE3FC000000FFFFFFFFFFFF1CF3CE3F0000007FFFFFFFFFFFCF39E71FF0000007FFFFFFFFFFFC73DE71F8000001FFFFFFFFFFFE39E79CFF8000003FFFFFFFFFFFE39CF38FC000001FFFFFFFFFFFF1CF3DE3FC000000FFFFFFFFFFFF1CF3CE3F0000007FFFFFFFFFFFCF39E71FF0000007FFFFFFFFFFFC;
// synopsys translate_on

// Location: M9K_X51_Y60_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1071w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a101 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \U4|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a101 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = 2048'h73DE71F8000001FFFFFFFFFFFE39E79CFF8000003FFFFFFFFFFFE39CF38FC000001FFFFFFFFFFFF1CF3DE3FC000000FFFFFFFFFFFF1CF3CE3F0000007FFFFFFFFFFFCF39E71FF0000007FFFFFFFFFFFC73DE71F8000001FFFFFFFFFFFE39E79CFFFFFFFFFFFFFFFFFFFFE3FFFF8FFFFFFFFFFFFFFFFFFFF1FFFFE3FFFFFFFFFFFFFFFFFFFF1FFFFE3FFFFFFFFFFFFFFFFFFFCFFFFF1FFFFFFFFFFFFFFFFFFFFC7FFFF1FFFFFFFFFFFFFFFFFFFE3FFFFCFFFFFFFFFFFFFFFFFFFFE3FFFF8FFFFFFFFFFFFFFFFFFFF1FFFFE3FFFFFFFFFFFFFFFFFFFF1FFFFE3FFFFFFFFFFFFFFFFFFFCFFFFF1FFFFFFFFFFFFFFFFFFFFC7FFFF1FFFFFFFFFFFFFFFFFFFE3FFFFC;
defparam \U4|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFE3FFFF8FFFFFFFFFFFFFFFFFFFF1FFFFE3FFFFFFFFFFFFFFFFFFFF1FFFFE3FFFFFFFFFFFFFFFFFFFCFFFFF1FFFFFFFFFFFFFFFFFFFFC7FFFF1FFFFFFFFFFFFFFFFFFFE3FFFFCFFFFFFFFFFFFFFFFFFFFE3FC000FFFFFFFFFFFFFFFFFFFF1FF0003FFFFFFFFFFFFFFFFFFFF1FF0003FFFFFFFFFFFFFFFFFFFCFF8001FFFFFFFFFFFFFFFFFFFFC7FC001FFFFFFFFFFFFFFFFFFFE3FE000FFFFFFFFFFFFFFFFFFFFE39C000FFFFFFFFFFFFFFFFFFFF1CE0003FFFFFFFFFFFFFFFFFFFF1CE0003FFFFFFFFFFFFFFFFFFFCF38001FFFFFFFFFFFFFFFFFFFFC738001FFFFFFFFFFFFFFFFFFFE39C000FFFFFFFFFFFFFFFFFFFFE39C000FFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = 2048'hFFFFFFFFFFFFFFF1CE0003FFFFFFFFFFFFFFFFFFFF1CE0003FFFFFFFFFFFFFFFFFFFCF38001FFFFFFFFFFFFFFFFFFFFC738001FFFFFFFFFFFFFFFFFFFE39C000FFFFFFFFFFFFFFFFFFFFE39C000FFFFFFFFFFFFFFFFFFFF1CE0003FFFFFFFFFFFFFFFFFFFF1CE0003FFFFFFFFFFFFFFFFFFFCF38001FFFFFFFFFFFFFFFFFFFFC738001FFFFFFFFFFFFFFFFFFFE39C000FFFFFFFFFFFFFFFFFFFFE39C7C7FFFFFFFFFFFFFFFFFFFF1CE3F1FFFFFFFFFFFFFFFFFFFFF1CE1F1FFFFFFFFFFFFFFFFFFFFCF38F8FFFFFFFFFFFFFFFFFFFFFC738F8FFFFFFFFFFFFFFFFFFFFE39C7E3FFFFFFFFFFFFFFFFFFFFE39C7C7FFFFFFFFFFFFFFFFFFFF1CE3F1FFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = 2048'hFFFFFFFFFF1CE1F1FFFFFFFFFFFFFFFFFFFFCF38F8FFFFFFFFFFFFFFFFFFFFFC738FCFFFFFFFFFFFFFFFFFFFFE39C7E3FFFFFFFFFFFFFFFFFFFFE39C7C7FFFFFFFFFFFFFFFFFFFF1CE3F1FFFFFFFFFFFFFFFFFFFFF1CE1F1FFFFFFFFFFFFFFFFFFFFCF38F8FFFFFFFFFFFFFFFFFFFFFC738FCFFFFFFFFFFFFFFFFFFFFE39C7E3FFFFFFFFFFFFFFFFFFFFE3FC7C7FFFFFFFFFFFFFFFFFFFF1FE3F1FFFFFFFFFFFFFFFFFFFFF1FE1F1FFFFFFFFFFFFFFFFFFFFCFF8F8FFFFFFFFFFFFFFFFFFFFFC7F8FCFFFFFFFFFFFFFFFFFFFFE3FC7E3FFFFFFFFFFFFFFFFFFFFE3FC7C7FFFFFFFFFFFFFFFFFFFF1FE3F1FFFFFFFFFFFFFFFFFFFFF1FE1F1FFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N26
cycloneive_lcell_comb \U1|green_out~17 (
// Equation(s):
// \U1|green_out~17_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|ram_block1a113~portadataout )) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|ram_block1a101~portadataout )))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.cin(gnd),
	.combout(\U1|green_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~17 .lut_mask = 16'h4540;
defparam \U1|green_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1092w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a125 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 5;
defparam \U4|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a125 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = 2048'hE79E71FFF8FCF3F1FFFFE3FC73CF39E71FFF8FCF3F1FFFFE3F3CE79E73CFFFE3F39F8FFFFF1FF1CF79E79C7FFE3F3CFC7FFFF1F8E79EF3CE3FFF1F9E7E3FFFFCFF8E73CF3DE3FFF1F9EFC3FFFF8FC73CE79E71FFF8FCF3F1FFFFE3FC73CF39E71FFF8FCF3F1FFFFE3F3CE79E73CFFFE3F39F8FFFFF1FF1CF79E79C7FFE3F3CFC7FFFF1F8E79EF3CE3FFF1F9E7E3FFFFCFF8E73CF3DE3FFF1FFFFC3FFFF8FC73CE79E71FFF8FFFFF1FFFFE3FC73CF39E71FFF8FFFFF1FFFFE3F3CE79E73CFFFE3FFFF8FFFFF1FF1CF79E79C7FFE3FFFFC7FFFF1F8E79EF3CE3FFF1FFFFE3FFFFCFF8E73CF3DE3FFF1FFFFC39CF38FC73CE79E71FFF8FFFFF1CF39E3FC73CF39E7;
defparam \U4|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = 2048'h1FFF8FFFFF1CF3CE3F3CE79E73CFFFE3FFFF8F39E71FF1CF79E79C7FFE3FFFFC738E71F8E79EF3CE3FFF1FFFFE39E79CFF8E73CF3DE3FFF1FFFFC39CF38FC73CE79E71FFF8FFFFF1CF3DE3FC73CF39E71FFF8FFFFF1CF3CE3F3CE79E73CFFFE3FFFF8F39E71FF1CF79E79C7FFE3FFFFC73DE71F8E79EF3CE3FFF1FFFFE39E79CFF8E73CF39E3FFF1FFFFC39CF38FC73CE79E71FFF8FFFFF1CF3DE3FC73CF39E71FFF8FFFFF1CF3CE3F3CE79E73CFFFE3FFFF8F39E71FF1CE39E79C7FFE3FFFFC73DE71F8E79E73CE3FFF1FFFFE39E79CFF8FFFFFFFE3FFF1FFFFC39CF38FC7FFFFFFF1FFF8FFFFF1CF3DE3FC7FFFFFFF1FFF8FFFFF1CF3CE3F3FFFFFFFCFFFE3;
defparam \U4|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = 2048'hFFFF8F39E71FF1FFFFFFFC7FFE3FFFFC73DE71F8FFFFFFFE3FFF1FFFFE39E79CFF8FFFFFFFE3FFF1FFFFC39CF38FC7FFFFFFF1FFF8FFFFF1CF3DE3FC7FFFFFFF1FFF8FFFFF1CF3CE3F3FFFFFFFCFFFE3FFFF8F39E71FF1FFFFFFFC7FFE3FFFFC73DE71F8FFFFFFFE3FFF1FFFFE39E79CFF9FFFFFFFE3FFF1FFFFC39CF38FC7FFFFFFF1FFF8FFFFF1CF3DE3FC7FFFFFFF1FFF8FFFFF1CF3CE3F3FFFFFFFCFFFE3FFFF8F39E71FF1FFFFFFFC7FFE3FFFFC73DE71F8FFFFFFFE3FFF1FFFFE39E79CFF8FFFFFFFC3FFF1FFFFC39CF38FC7FFFFFFF1FFF8FFFFF1CF3DE3FC7FFFFFFF1FFF8FFFFF1CF3CE3F1FFFFFFF8FFFE3FFFF8F39E71FF1FFFFFFF87FFE3FFFFC;
defparam \U4|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = 2048'h73DE71F8FFFFFFFE3FFF1FFFFE39E79CFF8000000003FFF1FFFFC39CF38FC000000001FFF8FFFFF1CF3DE3FC000000001FFF8FFFFF1CF3CE3F000000000FFFE3FFFF8F39E71FF0000000007FFE3FFFFC73DE71F8000000003FFF1FFFFE39E79CFF8000000003FFF1FFFFC39CF38FC000000001FFF8FFFFF1CF3DE3FC000000001FFF8FFFFF1CF3CE3F000000000FFFE3FFFF8F39E71FF0000000007FFE3FFFFC73DE71F8000000003FFF1FFFFE39E79CFF8000000003FFF1FFFFC39CF38FC000000001FFF8FFFFF1CF3DE3FC000000001FFF8FFFFF1CF3CE3F000000000FFFE3FFFF8F39E71FF0000000007FFE3FFFFC73DE71F8000000003FFF1FFFFE39E79C;
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a137 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1102w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a137 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a137 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a137 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a137 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_bit_number = 5;
defparam \U4|altsyncram_component|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a137 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a137 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a137 .mem_init3 = 2048'hFFFD8FCF3F1FEFFE3FFF079E73CFFFE3F39F8FFFFF1FFFF079E7FFFFFE3F3CFC7FFFF1FFF85EF3CE3FFF1F9E7E3FFFFCFFFF83CF3FFC0171FFFFC3FFFF8FFFC2E79E71FFF8FFFFF1FFFFE3FFFE2F39DFF0058FFFFF1FEFFE3FFF079E73CFFFE3FFFF8FFFFF1FFFF079E77F800E3FFFFC7FBFF1FFF85EF3CE3FFF1FFFFE3FFFFCFFFF83CF3FE7FFF1FFFFC39FFF8FFFC2E79E71FFF8FFFFF1CF3DE3FFFE2F39FF1FFF8FFFFF1CFFFE3FFF079E73CFFFE3FFFF8F39E71FFFF079E7FC7FFE3FFFFC73FFF1FFF85EF3CE3FFF1FFFFE39E79CFFFF83CF3DE3FFF1FFFFC39CF38FFFC2E79E71FFF8FFFFF1CF3DE3FFFE2F39E71FFF8FFFFF1CF3CE3FFF079E73CFFFE3;
defparam \U4|altsyncram_component|auto_generated|ram_block1a137 .mem_init2 = 2048'hFFFF8F39E71FFFF079E79C7FFE3FFFFC73DE71FFF85EF3CE3FFF1FFFFE39E79CFFFF83CF39E3FFF1FFFFC39CF38FFFC0E79E71FFF8FFFFF1CF3DE3FFFE0F39E71FFF8FFFFF1CF3CE3FFF079E73CFFFE3FFFF8F39E71FFFF039E79C7FFE3FFFFC73DE71FFF81E73CE3FFF1FFFFE39E79C00000FFFFFE3FFF1FFFFC39CF3800007FFFFF1FFF8FFFFF1CF3DE000003FFFFF1FFF8FFFFF1CF3CE00001FFFFFCFFFE3FFFF8F39E7000001FFFFFC7FFE3FFFFC73DE7000007FFFFE3FFF1FFFFE39E79C00000FFFFFE3FFF1F9EFC39CF3800007FFFFF1FFF8FCF3F1CF3DE000003FFFFF1FFF8FCF3F1CF3CE00001FFFFFCFFFE3F39F8F39E7000001FFFFFC7FFE3F3CFC;
defparam \U4|altsyncram_component|auto_generated|ram_block1a137 .mem_init1 = 2048'h73DE7000007FFFFE3FFF1F9E7E39E79C00000FFFFFE3FFF1F9EFC39CF3800007FFFFF1FFF8FCF3F1CF3DE000003FFFFF1FFF8FCF3F1CF3CE00001FFFFFCFFFE3F39F8F39E7000001FFFFFC7FFE3F3CFC73DE7000007FFFFE3FFF1F9E7E39E79C00000FFFFFE3FFF1F9EFC39CF3800007FFFFF1FFF8FCF3F1CF3DE000003FFFFF1FFF8FCF3F1CF3CE00001FFFFFCFFFE3F39F8F39E7000001FFFFFC7FFE3F3CFC73DE7000007FFFFE3FFF1F9E7E39E79CFF9FF3CF39E3FFF1F9EFC39CF38FC73CE79E71FFF8FCF3F1CF3DE3FC7BCF39E71FFF8FCF3F1CF3CE3F3FE79E73CFFFE3F39F8F39E71FF1DF39E79C7FFE3F3CFC73DE71F8F79E73CE3FFF1F9E7E39E79C;
defparam \U4|altsyncram_component|auto_generated|ram_block1a137 .mem_init0 = 2048'hFF8E73CF3DE3FFF1F9EFC39CF38FC73CE79E71FFF8FCF3F1CF3DE3FC73CF39E71FFF8FCF3F1CF3CE3F3CE79E73CFFFE3F39F8F39E71FF1CF79E79C7FFE3F3CFC73DE71F8E79EF3CE3FFF1F9E7E39E79CFF8E73CF3DE3FFF1F9EFC39CF38FC73CE79E71FFF8FCF3F1CF39E3FC73CF39E71FFF8FCF3F1CF3CE3F3CE79E73CFFFE3F39F8F39E71FF1CF79E79C7FFE3F3CFC738E71F8E79EF3CE3FFF1F9E7E39E79CFF8E73CF3DE3FFF1F9EFC3FFFF8FC73CE79E71FFF8FCF3F1FFFFE3FC73CF39E71FFF8FCF3F1FFFFE3F3CE79E73CFFFE3F39F8FFFFF1FF1CF79E79C7FFE3F3CFC7FFFF1F8E79EF3CE3FFF1F9E7E3FFFFCFF8E73CF3DE3FFF1F9EFC3FFFF8FC73C;
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N16
cycloneive_lcell_comb \U1|green_out~16 (
// Equation(s):
// \U1|green_out~16_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|ram_block1a137~portadataout ))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|ram_block1a125~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a137~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\U1|green_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~16 .lut_mask = 16'hE400;
defparam \U1|green_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N4
cycloneive_lcell_comb \U1|green_out~18 (
// Equation(s):
// \U1|green_out~18_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\U1|green_out~17_combout ) # (\U1|green_out~16_combout )))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(\U1|green_out~17_combout ),
	.datad(\U1|green_out~16_combout ),
	.cin(gnd),
	.combout(\U1|green_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~18 .lut_mask = 16'h5550;
defparam \U1|green_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1112w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a149 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a149 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \U4|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a149 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a149 .mem_init3 = 2048'hFFFF8FFFFF1FFFF1C00000000000FF0000000000031EF3CE3FFF1FFE7E3FFFFC3CF38D80000000003FFFC000000007C2E79E71FFF8FFFFF1CF3DE2F39E360000000001F7DF000000001F079E73CFFFE3FFFF8F39E7079E70B80000000007DFF800000000FC5EF3CE3FFF1FFFFE39E79C3CF38580000000003FFFC000000007C2E79E71FFF8FFFFF1CF3DE2F39E360000000001F7DF000000001F079E73CFFFE3FFFF8F39E7079E70B80000000007DFF800000000FC5EF3CE3FFF1FFFFE39E79C3CF38180000000003FFFC000000007C0E79E71FFF8FFFFF1CF3DE2F39E160000000001F7DF000000001F079E73CFFFE3FFFF8F39E7079E70380000000007DFF8;
defparam \U4|altsyncram_component|auto_generated|ram_block1a149 .mem_init2 = 2048'h00000000FC1E73CE3FFF1FFFFE39E79C3CF38E000000000071F8E00000000603FFFFF1FFF8FFFFF1CF3DE2F39E300000000001C7C300000000381FFFFFCFFFE3FFFF8F39E7079E71C0000000000E3F1C00000000E07FFFFE3FFF1FFFFE39E79C3CF38FBE00000001F7CEF80000003EC7FFFFF1FFF8FCF3F1CF3DE2F39E3FF80000000FFF3BE0000000FF1FFFFFCFFFE3F39F8F39E7079E71FFC00000003EFCFF00000007DC7FFFFE3FFF1F9E7E39E79C3CF38FBE00000001F5EEF80000003EC7FFFFF1FFF8FCF3F1CF3DE2F39E3EF80000000FCF3BE0000000FF1FFFFFCFFFE3F39F8F39E7079E71F7C00000003EBCFF00000007D87FFFFE3FFF1F9E7E39E79C;
defparam \U4|altsyncram_component|auto_generated|ram_block1a149 .mem_init1 = 2048'h3CF38FBE00000001F5EEF80000003EC7FFFFF1FFF8FCF3F1CF3DE2F39E3EF800000007CF3BE0000000FF1FFFFFCFFFE3F39F8F39E7079E71FFC00000003EBCFF00000007D87FFFFE3FFF1F9E7E39E79C3CF383D7FF0003FDF9EFC7FF81FFFDC2E79E71FFF8FCF3F1CF3DE2F39E2FBFF8000FFFCF3F1FFC0FFEFF079E73CFFFE3F39F8F39E7079E707EFFE0007FBF3CFC7FF03FFFF85EF3CE3FFF1F9E7E39E79C3CF383D7FF0003FDF9EFC7FF81FFF9C2E79E71FFF8FCF3F1CF3DE2F39E2F3FF8000FFFCF3F1FFC0FFEE7079E73CFFFE3F39F8F39E7079E707AFFE0007FBF3CFC7FF03FFF385EF3CE3FFF1F9E7E39E79C3CF383D7FF0003FDF9EFC7FF81FFF9C2;
defparam \U4|altsyncram_component|auto_generated|ram_block1a149 .mem_init0 = 2048'hE79E71FFF8FCF3F1CF39E0F39E2F3FF8000FFFCF3F1FFC0FFEE7079E73CFFFE3F39F8F39E7039E707AFFE0003FBF3CFC7FF03FFF385EF3CE3FFF1F9E7E39E79CFFFF83C0070003E1F9EFC00383C03FC2E79E71FFF8FCF3F1FFFFE3FFFE2F001C001D8FCF3F000E0E01FF079E73CFFFE3F39F8FFFFF1FFFF07800E000763F3CFC00707807F85EF3CE3FFF1F9E7E3FFFFCFFFF83CFFFFFFFF1F9EFC3FFFF8FFFC2E79E71FFF8FCF3F1FFFFE3FFFE2F3FDFFFFD8FCF3F1FEFFE3FFF079E73CFFFE3F39F8FFFFF1FFFF079FFFFFFFE3F3CFC7FFFF1FFF85EF3CE3FFF1F9E7E3FFFFCFFFF83CF3FFFFFF1F9EFC3FFFF8FFFC2E79E71FFF8FCF3F1FFFFE3FFFE2F39DF;
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1132w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a173 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a173 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 5;
defparam \U4|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a173 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a173 .mem_init3 = 2048'h00000007FF03FFF00000000000000000000001F01F0000003FC7E00000003FF81FFF800000000000000000000007C0F8000001FF1F00000000FFE07FFE00000000000000000000003F03E0000007F8FC0000000607038000000000000000000000000038000000003FC00000000038381C00000000000000000000000001C000000001FF0000000000E0E070000000000000000000000000070000000007F8000000000607FF000C000000000001F8000000003E00FFFFFFFFF800000000381FFC0030000000000007C000000000F803FFFFFFFFC000000000C0FFE001C000000000003F0000000007C01FFFFFFFFF000000000607FF000C000000000001F800;
defparam \U4|altsyncram_component|auto_generated|ram_block1a173 .mem_init2 = 2048'h0000003E00FFFFFFFFF800000000381FFC0030000000000007C000000000F803FFFFFFFFC000000000C0FFE001C000000000003F0000000007C01FFFFFFFFF000000000607FF000C000000000001F8000000003E00FFFFFFFFF800000000381FFC0030000000000007C000000000F803FFFFFFFFC000000000C0FFE001C000000000003F0000000007C01FFFFFFFFF00000000300000000180000000000FFFC000000000F8007FFFFE0000000001C00000000E00000000003FFF0000000007C003FFFFF8000000000600000000300000000000FFF8000000001F000FFFFFC000000000300000000180000000000FFFC000000000F8007FFFFE0000000001C000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a173 .mem_init1 = 2048'h00000E00000000003FFF0000000007E003FFFFF8000000000600000000300000000000FFF8000000001F000FFFFFC000000000300000000180000000000FFFC000000000F8007FFFFE0000000001C00000000E00000000003FFF0000000007E003FFFFF8000000000600000000300000000000FFF8000000001F000FFFFFC000000000000000000000000000000E3FC00000000000007FFFC000000000000000000000000000000039FF00000000000003FFFE00000000000000000000000000000001C7FC0000000000000FFFF8000000000180000000003E000000003E3FF80000000007FFFFFF8000000000060000000001F800000001F0FFE0000000001F;
defparam \U4|altsyncram_component|auto_generated|ram_block1a173 .mem_init0 = 2048'hFFFFFE0000000000380000000007C000000007C7FF00000000007FFFFFF8000000000180000000003E000000003E3FF80000000007FFFFFF8000000000060000000001F800000001F0FFE0000000001FFFFFFE0000000000380000000007C000000007C7FF00000000007FFFFFF8000000000180000000003E000000003E3FF80000000007FFFFFF8000000000060000000001F800000001F0FFE0000000001FFFFFFE0000000000380000000007C000000007C7FF00000000007FFFFFF8000000007E000000000007F800000F8000FFE0000000FFFFFFFFF000000001F000000000003FC000007E0007FF00000007FBFFFFBFC00000000FC00000000000FF00;
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N2
cycloneive_lcell_comb \U1|green_out~19 (
// Equation(s):
// \U1|green_out~19_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a173~portadataout ))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a149~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a149~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a173~portadataout ),
	.cin(gnd),
	.combout(\U1|green_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~19 .lut_mask = 16'h0E04;
defparam \U1|green_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N18
cycloneive_lcell_comb \U1|green_out~21 (
// Equation(s):
// \U1|green_out~21_combout  = (\U1|green_out~18_combout ) # ((\U4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\U1|green_out~20_combout ) # (\U1|green_out~19_combout ))))

	.dataa(\U1|green_out~20_combout ),
	.datab(\U1|green_out~18_combout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\U1|green_out~19_combout ),
	.cin(gnd),
	.combout(\U1|green_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~21 .lut_mask = 16'hFCEC;
defparam \U1|green_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a197 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a197 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a197 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a197 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a197 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \U4|altsyncram_component|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a197 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a197 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a197 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000C00000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000003E000000000000000000000000000000060000000007F800000000F80000000000000000000000000000001800;
defparam \U4|altsyncram_component|auto_generated|ram_block1a197 .mem_init2 = 2048'h0000003FC000000007C0000000000000000000000000000000C000000000FF000000003E000000000000000000000000000000060000000007F800000001F800000000000000000000000000000038000000003FC000000007C0000000000000000000000000000000C000000000FF000000003E000000000000000000000000000000060000000007F800000001F800000000000000000000000000000038000000003FC000000007C0000000000000000000000000000000C000000000FF000000003A0000000000000000000000000000000600000000043800000001F0000000000000000000000000000000000000000001C00000000740000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a197 .mem_init1 = 2048'h0000000000000000004000000000870000000FF007E00000000000000F8000000000003000000000003FE000003FC01F000000000000007E000000000000C00000000000FF000001FE00FC00000000000001F0000000000007000000000003FC00000FF007C0000001C000000F8000000000003000000000003FC000003FC01F000000060000007E000000000000C00000000000FF000001FE00FC00000018000001F0000000000007000000000003FC00000FF007E0000001C000000F8000000000003000000000003FC000003FC01F000000060000007E000000000000C00000000000FF000001FE00FC00000018000001F0000000000007000000000003FC;
defparam \U4|altsyncram_component|auto_generated|ram_block1a197 .mem_init0 = 2048'hFFFFFE001F00000007C0000001F00000000001F0000000000000FFFFFFF000F80000003E0000000F800000000007C0000000000003FFFFFFC003E0000000F80000003E00000000003F0000000000001FFFFFFE003F00000007C0000001F00000000001F0000000000000FFFFFFF000F80000003E0000000FC00000000007C0000000000003FFFFFFC003E0000000F80000003E00000000003F0000000000001FFFFFFE003F00000007C0000001F00000000001F0000000000000FFFFFFF000F80000003E0000000FC00000000007C0000000000003FFFFFFC003E0000000F80000003E00000000003F0000000000001FFF800000000000000F00000000700000;
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a221 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1184w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a221 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a221 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a221 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a221 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_bit_number = 5;
defparam \U4|altsyncram_component|auto_generated|ram_block1a221 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a221 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a221 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a221 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a221 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a221 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a221 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N16
cycloneive_lcell_comb \U1|green_out~13 (
// Equation(s):
// \U1|green_out~13_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a221~portadataout ))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a197~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|ram_block1a197~portadataout ),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a221~portadataout ),
	.cin(gnd),
	.combout(\U1|green_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~13 .lut_mask = 16'h0E02;
defparam \U1|green_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a209 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1174w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a209 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a209 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a209 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a209 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a209 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_bit_number = 5;
defparam \U4|altsyncram_component|auto_generated|ram_block1a209 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a209 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a209 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a209 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a209 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a209 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a209 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0000000000000000000000000000000000000000000000000000700;
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N26
cycloneive_lcell_comb \U1|green_out~14 (
// Equation(s):
// \U1|green_out~14_combout  = (\U1|green_out~13_combout ) # ((\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|ram_block1a209~portadataout  & !\U4|altsyncram_component|auto_generated|out_address_reg_a 
// [1])))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U1|green_out~13_combout ),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a209~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\U1|green_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~14 .lut_mask = 16'hCCEC;
defparam \U1|green_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1029w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a65 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 5;
defparam \U4|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800007;
defparam \U4|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF600001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = 2048'hFFFFFFFFFFFFFFF80000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000001FFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1049w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a89 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 5;
defparam \U4|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a89 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = 2048'hFFFFCFF8F8FFFFFFFFFFFFFFFFFFFFFC7F8FCFFFFFFFFFFFFFFFFFFFFE3FC7E3FFFFFFFFFFFFFFFFFFFFE3FC7C7FFFFFFFFFFFFFFFFFFFF1FE3F1FFFFFFFFFFFFFFFFFFFFF1FE1F1FFFFFFFFFFFFFFFFFFFFCFF8F8FFFFFFFFFFFFFFFFFFFFFC7F8FCFFFFFFFFFFFFFFFFFFFFE3FC7E3FFFFFFFFFFFFFFFFFFFFE3FC7C7FFFFFFFFFFFFFFFFFFFF1FE3F1FFFFFFFFFFFFFFFFFFFFF1FE1F1FFFFFFFFFFFFFFFFFFFFCFF8F8FFFFFFFFFFFFFFFFFFFFFC7F8FCFFFFFFFFFFFFFFFFFFFFE3FC7E3FFFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFC;
defparam \U4|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = 2048'h00000FFFFFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y15_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1039w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a77 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \U4|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1019w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a53 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \U4|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000007FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFBFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000FFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = 2048'hFFFE00000000000FFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001FFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000FFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001FFFFE007FFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFF20000000000000000009FFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFC0000000000040000400FFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFE40000000000000000007FFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFE00000000000000000000FFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'hFFFFFFFFE3FFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFC00000000000000000007FFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFE00000000000000000000FFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFF80000000000000000000FFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFC00000000000000000007FFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFE00000000000000000001FFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFF80000000000000000000FFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFC000000000000000000037FFFFFFFFFFFFFFFF8FBFFFFFFFFFFFFE00000000000000000000FFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFEF80000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'h0000000000007FFFFFFFFFFFFFFFFF1F7FFFFFFFFFFFFC00000000000000000000FFFFFFFFFFFFFFFFF803FFFFFFFFFFFC0000000000000000000003FFFFFFFFFFFFFFFFE01FFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFF00FFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFF803FFFFFFFFFFFC0000000000000000000003FFFFFFFFFFFFFFFFC01FFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFF00FFFFFFFFFFFF80000000000000000000009FFFFFFFFFFFFFFFC004FFFFFFFFFFE000000000000000000000007FFFFFFFFFFFFFFF2003FFFFFFFFFF900000000000000000000013FFFFFFFFFFFFFFFC00;
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N24
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~19 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~19_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|out_address_reg_a [1])) # (!\U4|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a77~portadataout )) # (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\U4|altsyncram_component|auto_generated|ram_block1a53~portadataout )))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~19 .lut_mask = 16'hD9C8;
defparam \U4|altsyncram_component|auto_generated|mux2|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N10
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~20 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~20_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|mux2|_~19_combout  & 
// ((\U4|altsyncram_component|auto_generated|ram_block1a89~portadataout ))) # (!\U4|altsyncram_component|auto_generated|mux2|_~19_combout  & (\U4|altsyncram_component|auto_generated|ram_block1a65~portadataout )))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\U4|altsyncram_component|auto_generated|mux2|_~19_combout ))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~20 .lut_mask = 16'hF588;
defparam \U4|altsyncram_component|auto_generated|mux2|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N20
cycloneive_lcell_comb \U1|green_out~15 (
// Equation(s):
// \U1|green_out~15_combout  = (\U1|green_out~14_combout  & ((\U1|red_out~3_combout ) # ((\U1|red_out~4_combout  & \U4|altsyncram_component|auto_generated|mux2|_~20_combout )))) # (!\U1|green_out~14_combout  & (((\U1|red_out~4_combout  & 
// \U4|altsyncram_component|auto_generated|mux2|_~20_combout ))))

	.dataa(\U1|green_out~14_combout ),
	.datab(\U1|red_out~3_combout ),
	.datac(\U1|red_out~4_combout ),
	.datad(\U4|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.cin(gnd),
	.combout(\U1|green_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~15 .lut_mask = 16'hF888;
defparam \U1|green_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N16
cycloneive_lcell_comb \U1|green_out~22 (
// Equation(s):
// \U1|green_out~22_combout  = (\U1|green_out~15_combout ) # ((\U1|green_out~21_combout  & (!\U4|altsyncram_component|auto_generated|out_address_reg_a [4] & \U4|altsyncram_component|auto_generated|out_address_reg_a [3])))

	.dataa(\U1|green_out~21_combout ),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datac(\U1|green_out~15_combout ),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.cin(gnd),
	.combout(\U1|green_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~22 .lut_mask = 16'hF2F0;
defparam \U1|green_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N14
cycloneive_lcell_comb \U1|green_out~23 (
// Equation(s):
// \U1|green_out~23_combout  = (\U1|green_out~22_combout ) # ((\U1|red_out~13_combout  & \U4|altsyncram_component|auto_generated|mux2|_~22_combout ))

	.dataa(\U1|red_out~13_combout ),
	.datab(gnd),
	.datac(\U4|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.datad(\U1|green_out~22_combout ),
	.cin(gnd),
	.combout(\U1|green_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~23 .lut_mask = 16'hFFA0;
defparam \U1|green_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N26
cycloneive_lcell_comb \U1|green_out~24 (
// Equation(s):
// \U1|green_out~24_combout  = (\U3|altsyncram_component|auto_generated|q_a [5] & ((\U1|red_out~16_combout ) # ((\U1|green_out~23_combout  & \U1|red_out~15_combout )))) # (!\U3|altsyncram_component|auto_generated|q_a [5] & (\U1|green_out~23_combout  & 
// ((\U1|red_out~15_combout ))))

	.dataa(\U3|altsyncram_component|auto_generated|q_a [5]),
	.datab(\U1|green_out~23_combout ),
	.datac(\U1|red_out~16_combout ),
	.datad(\U1|red_out~15_combout ),
	.cin(gnd),
	.combout(\U1|green_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~24 .lut_mask = 16'hECA0;
defparam \U1|green_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N27
dffeas \U1|green_out[1] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|green_out~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|green_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|green_out[1] .is_wysiwyg = "true";
defparam \U1|green_out[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y59_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a186 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1142w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a186 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a186 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a186 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a186 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_bit_number = 6;
defparam \U4|altsyncram_component|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a186 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a186 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a186 .mem_init3 = 2048'hFFFFFE0FFFFFFFFFFFFF1803FFFFFFFFFFFFFFC7FFFFFFFE3FFFFFFFFFF83FFFFFFFFFFFFC600FFFFFFFFFFFFFFF1FFFFFFFF1FFFFFFFFFFC0FFFFFFFFFFFFE300FFFFC03FFFFFFFC1FFFFFFFFC1FFFFFFFFF00FFFFFFFFFFFF83C03FFFE00FFFFFFFE07FFFFFFFE0FFFFFFFFFC03FFFFFFFFFFFE0E01FFFF807FFFFFFF83FFFFFFFF83FFFFFFFFE00FFFFFFFFFFFF0300FFFFC03FFFFFFFC1FFFFFFFFC1FFFFFFFFF00FFFFFFFFFFFF83C03FFFE00FFFFFFFE07FFFFFFFE0FFFFFFFFFC03FFFFFFFFFFFE0E01FFFF807FFFFFFF83FFFFFFFF83FFFFFFFFE00FFFFFFFFFFFF0300FFFFC03FFFFFFFC1FFFFFFFFC1FFFFFFFFF00FFFFFFFFFFFF83C03FFFE00FF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a186 .mem_init2 = 2048'hFFFFFE07FFFFFFFE0FFFFFFFFFC03FFFFFFFFFFFE0E01FFFF807FFFFFFF83FFFFFFFF83FFFFFFFFE00FFFFFFFFFFFF030000000FFFFFFFFE0FFFFFFFFFF00FFFFFFE01C1FFFFFFFFFFC0000000003FFFFFFFF83FFFFFFFFFC03FFFFFF00F07FFFFFFFFFF0000000001FFFFFFFFC1FFFFFFFFFF00FFFFFFC0383FFFFFFFFFFC000000000FFFFFFFFE0FFFFFFFFFF007FFFFFE01C1FFFFFFFFFFC0000000003FFFFFFFF03FFFFFFFFFC03FFFFFF00F07FFFFFFFFFF0000000001FFFFFFFFC1FFFFFFFFFF00FFFFFFC0383FFFFFFFFFFC000000000FFFFFFFFE0FFFFFFFFFF007FFFFFE01C1FFFFFFFFFFC0000000003FFFFFFFF03FFFFFFFFFC03FFFFFF00F07FF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a186 .mem_init1 = 2048'hFFFFFFFF0000000001FFFFFFFFC1FFFFFFFFFF00FFFFFFC0383FFFFFFFFFFC00FFFFFE0FFFFFFFFFFFFFFFFFFFFFC7FFFFFFF1FFFFFFFFFFFFC703FFFFF03FFFFFFFFFFFFFFFFFFFFE3FFFFFFF8FFFFFFFFFFFFF181FFFFFC1FFFFFFFFFFFFFFFFFFFFF8FFFFFFFE3FFFFFFFFFFFF8E0FFFFFE0FFFFFFF83FFFFFFFFFFFFC0000003F03F3FFFFFFFFF0707FFFFF83FFFFFFE0FFFFFFFFFFFFF0000000FC1F8FFFFFFFFF83C1FFFFFC1FFFFFFF03FFFFFFFFFFFF80000007E07E7FFFFFFFFE0E0FFFFFE0FFFFFFF83FFFFFFFFFFFFC0000003F03F3FFFFFFFFF0707FFFFF83FFFFFFE0FFFFFFFFFFFFF0000000FC1F8FFFFFFFFF83C1FFFFFC1FFFFFFF03FFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a186 .mem_init0 = 2048'hFFFFFFF80000007E07E7FFFFFFFFE0E0FFFFFE0FFFFFFF83FFFFFFFFFFFFC0000003F03F3FFFFFFFFF0707FFFFF83FFFFFFE0FFFFFFFFFFFFF0000000FC1F8FFFFFFFFF83C1FFFFFC1FFFFFFF03FFFFFFFFFFFF80000007E07E7FFFFFFFFE0E0FFFFFFF800FC000FFFFFFFFFFFFFFFFFFFFFFE0FE0FFFFFFC0381FFFFFFFC007E0007FFFFFFFFFFFFFFFFFFFFFF83F07FFFFFE00E0FFFFFFFF001F8001FFFFFFFFFFFFFFFFFFFFFFC1FC1FFFFFF80703FFFFFFF800FC000FFFFFFFFFFFFFFFFFFFFFFE0FE0FFFFFFC0383FFFFFFFC007E0007FFFFFFFFFFFFFFFFFFFFFF83F07FFFFFE00E0FFFFFFFF001F8001FFFFFFFFFFFFFFFFFFFFFFC0FC1FFFFFF80703;
// synopsys translate_on

// Location: M9K_X37_Y57_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1122w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a162 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a162 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 6;
defparam \U4|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a162 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a162 .mem_init3 = 2048'hFFFE0FFFE003FFFFFFE01FFFFE01FFFFFFFF81FFFFFFFFFFF807FFFFF07FFF001FFFFFFF00FFFFF00FFFFFFFFE0FFFFFFFFFFFC03FFFFF81FFF800FFFFFFF807FFFFC03FFFFFFFF03FFFFFFFFFFF00FFFFFE0FFFE003FFFFFFE01FFFFE01FFFFFFFF81FFFFFFFFFFF807FFFFF07FFF001FFFFFFF00FFFFF00FFFFFFFFE0FFFFFFFFFFFC03FFFFF81FFF800FFFFFFF807FFFFC03FFFFFFFF03FFFFFFFFFFF00FFFFFE0FFFE003FFFFFFE01FFFFE01FFFFFFFF8FFFFFFFFFFFFFC7FFFFFFFFFFC01FFFFFFE3FFFFFFFC7FFFFFFFE3FFFFFFFFFFFFF1FFFFFFFFFFF007FFFFFF8F7FFFFDE3FFFFFFFF1FFFFFFFFFFFFF8FFFFFFFFFFFC03FFFFFFE7FFFFFFF8FFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a162 .mem_init2 = 2048'hFFF00FFFFFFFFFFFFFC000001FFFFFE000FFFFC03FFFFFFFC03FFFFF807FFFFFFFFFFFFF0000007FFFFF0003FFFF00FFFFFFFF00FFFFFE01FFFFFFFFFFFFF8000001FFFFFC000FFFF807FFFFFFF807FFFFF00FFFFFFFFFFFFFC000001FFFFFE000FFFFC03FFFFFFFC03FFFFF807FFFFFFFFFFFFF0000007FFFFF0003FFFF00FFFFFFFF00FFFFFE01FFFFFFFFFFFFF8000001FFFFFC000FFFF807FFFFFFF807FFFFF00FFFFFFFFFFFFFC000001FFFFFE000FFFFC03FFFFFFFC03FFFFF807FFFFFFFFFFFFF0000007FFFFF0003FFFF01FFFFFFFF00FFFFFE01FFFFFFFFFFFFF8000001FFFFFC000FFFF807FFFFFFF807FF0003FFFFFFFFFFFFFE3FFFFFFFFFFFFC;
defparam \U4|altsyncram_component|auto_generated|ram_block1a162 .mem_init1 = 2048'h0000000FFFFFFFFFFF0000001FFFFFFFFFFFFFF9FFFFFFFFFFFFE00000003FFFFFFFFFF80000007FFFFFFFFFFFFFE7FFFFFFFFFFFF80000001FFFFFFFFFFE0000003FFFFFFFFFFFFFE3FFFFFFFFFFFFC0000000FFFFFFFFFFF0000001FFFFFFFFFFFFFF9FFFFFFFFFFFFE00000003FFFFFFFFFF80000007FFFFFFFFFFFFFE7FFFFFFFFFFFF80000001FFFFFFFFFFE0000003FFFFFFFFFFFFFE3FFFFFFFFFFFF80000000FFFFFFFFFFF0000000FFFFFFFFFFFFFF9FFFFFFFFFFFFE00000003FFFFFFFFFF80000007FFFFFFFFFFFFFE7FFFFFFFFFFFF80000001FFFFFFFFFFE000FFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a162 .mem_init0 = 2048'hFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFF807FFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFC03FFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFF00FFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFF807FFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFC03FFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFF00FFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFF807FFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFC03FFFFFFFFFFF1FFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N30
cycloneive_lcell_comb \U1|green_out~32 (
// Equation(s):
// \U1|green_out~32_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a186~portadataout )) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a162~portadataout )))))

	.dataa(\U4|altsyncram_component|auto_generated|ram_block1a186~portadataout ),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a162~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\U1|green_out~32_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~32 .lut_mask = 16'h88C0;
defparam \U1|green_out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y43_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1112w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a150 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a150 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \U4|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a150 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a150 .mem_init3 = 2048'hFFFFFFFFFFFFFFFE3FFFFFFFFFFF00FFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFC1F83FFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFE0FE0FFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFF83F07FFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFC1F83FFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFE0FE0FFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFF83F07FFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFC1F83FFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFE0FE0FFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFF83F07;
defparam \U4|altsyncram_component|auto_generated|ram_block1a150 .mem_init2 = 2048'hFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFF1FFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFCFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFE3FFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFE0FFF07FFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFF03FFC1FFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFC1FFE0FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFE0FFF07FFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFF03FFC1FFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFC1FFE0FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a150 .mem_init1 = 2048'hFFFFFFC1FFFFFFFE0FFF07FFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFF83FFC1FFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFC1FFE0FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFC03FFFFF8007E003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFF00FFFFFE003F001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFF807FFFFF800FC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFC03FFFFF8007E003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFF00FFFFFE003F001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFF807FFFFF800FC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFC03FFFFF8007E003FFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a150 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFF00FFFFFE003F001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFC07FFFFF800FC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFC7FFFFFFFFC7C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFE3FFFFFFFFF1F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFF8FFFFFFFFF8F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800007FFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00003FFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800007FFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0;
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1132w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a174 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a174 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 6;
defparam \U4|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a174 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a174 .mem_init3 = 2048'hFFFFFFF800FC000FFFFFFFFFFFFFFFFFFFFFFE0FE0FFFFFFC0381FFFFFFFC007E0007FFFFFFFFFFFFFFFFFFFFFF83F07FFFFFE00E0FFFFFFFF001F8001FFFFFFFFFFFFFFFFFFFFFFC0FC1FFFFFF80703FFFFFFF9F8FC7FFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFC03FFFFFFFFFC7C7E3FFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFE00FFFFFFFFFF1F1F8FFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFF807FFFFFFFFF9F800FFF3FFFFFFFFFFFE07FFFFFFFFC1FF0000000007FFFFFFFFC7E003FFCFFFFFFFFFFFF83FFFFFFFFF07FC000000003FFFFFFFFF3F001FFE3FFFFFFFFFFFC0FFFFFFFFF83FE000000000FFFFFFFFF9F800FFF3FFFFFFFFFFFE07FF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a174 .mem_init2 = 2048'hFFFFFFC1FF0000000007FFFFFFFFC7E003FFCFFFFFFFFFFFF83FFFFFFFFF07FC000000003FFFFFFFFF3F001FFE3FFFFFFFFFFFC0FFFFFFFFF83FE000000000FFFFFFFFF9F800FFF3FFFFFFFFFFFE07FFFFFFFFC1FF0000000007FFFFFFFFC7E003FFCFFFFFFFFFFFF83FFFFFFFFF07FC000000003FFFFFFFFF3F001FFE3FFFFFFFFFFFC0FFFFFFFFF83FE000000000FFFFFFFFCFFFFFFFFE7FFFFFFFFFF0003FFFFFFFFF07FF800001FFFFFFFFFE3FFFFFFFF1FFFFFFFFFFC000FFFFFFFFF83FFC000007FFFFFFFFF9FFFFFFFFCFFFFFFFFFFF0007FFFFFFFFE0FFF000003FFFFFFFFFCFFFFFFFFE7FFFFFFFFFF0003FFFFFFFFF07FF800001FFFFFFFFFE3FFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a174 .mem_init1 = 2048'hFFFFF1FFFFFFFFFFC000FFFFFFFFF81FFC000007FFFFFFFFF9FFFFFFFFCFFFFFFFFFFF0007FFFFFFFFE0FFF000003FFFFFFFFFCFFFFFFFFE7FFFFFFFFFF0003FFFFFFFFF07FF800001FFFFFFFFFE3FFFFFFFF1FFFFFFFFFFC000FFFFFFFFF81FFC000007FFFFFFFFF9FFFFFFFFCFFFFFFFFFFF0007FFFFFFFFE0FFF000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C03FFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC600FFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3803FFFFFFFFFFFFF00007FFFFFFFFFE7FFFFFFFFFC1FFFFFFFFC1C007FFFFFFFFF80000007FFFFFFFFFF9FFFFFFFFFE07FFFFFFFE0F001FFFFFFFFFE0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a174 .mem_init0 = 2048'h000001FFFFFFFFFFC7FFFFFFFFF83FFFFFFFF83800FFFFFFFFFF80000007FFFFFFFFFE7FFFFFFFFFC1FFFFFFFFC1C007FFFFFFFFF80000007FFFFFFFFFF9FFFFFFFFFE07FFFFFFFE0F001FFFFFFFFFE0000001FFFFFFFFFFC7FFFFFFFFF83FFFFFFFF83800FFFFFFFFFF80000007FFFFFFFFFE7FFFFFFFFFC1FFFFFFFFC1C007FFFFFFFFF80000007FFFFFFFFFF9FFFFFFFFFE07FFFFFFFE0F001FFFFFFFFFE0000001FFFFFFFFFFC7FFFFFFFFF83FFFFFFFF83800FFFFFFFFFF80000007FFFFFFFF81FFFFFFFFFFF807FFFFF07FFF001FFFFFFF00FFFFF00FFFFFFFFE0FFFFFFFFFFFC03FFFFF81FFF800FFFFFFF807FFFFC03FFFFFFFF03FFFFFFFFFFF00FF;
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N4
cycloneive_lcell_comb \U1|green_out~31 (
// Equation(s):
// \U1|green_out~31_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a174~portadataout ))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a150~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|ram_block1a150~portadataout ),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a174~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\U1|green_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~31 .lut_mask = 16'h0C0A;
defparam \U1|green_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y60_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1071w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a102 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \U4|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a102 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y54_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1082w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a114 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 6;
defparam \U4|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a114 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N16
cycloneive_lcell_comb \U1|green_out~29 (
// Equation(s):
// \U1|green_out~29_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|ram_block1a114~portadataout ))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|ram_block1a102~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.cin(gnd),
	.combout(\U1|green_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~29 .lut_mask = 16'h3202;
defparam \U1|green_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a138 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1102w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a138 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a138 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a138 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a138 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_bit_number = 6;
defparam \U4|altsyncram_component|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a138 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a138 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a138 .mem_init3 = 2048'h0003FFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FEFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFBFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a138 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a138 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a138 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1092w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a126 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 6;
defparam \U4|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a126 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N14
cycloneive_lcell_comb \U1|green_out~28 (
// Equation(s):
// \U1|green_out~28_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|ram_block1a138~portadataout )) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|ram_block1a126~portadataout )))))

	.dataa(\U4|altsyncram_component|auto_generated|ram_block1a138~portadataout ),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\U1|green_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~28 .lut_mask = 16'hAC00;
defparam \U1|green_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N2
cycloneive_lcell_comb \U1|green_out~30 (
// Equation(s):
// \U1|green_out~30_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\U1|green_out~29_combout ) # (\U1|green_out~28_combout )))

	.dataa(gnd),
	.datab(\U1|green_out~29_combout ),
	.datac(\U1|green_out~28_combout ),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\U1|green_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~30 .lut_mask = 16'h00FC;
defparam \U1|green_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N20
cycloneive_lcell_comb \U1|green_out~33 (
// Equation(s):
// \U1|green_out~33_combout  = (\U1|green_out~30_combout ) # ((\U4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\U1|green_out~32_combout ) # (\U1|green_out~31_combout ))))

	.dataa(\U1|green_out~32_combout ),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\U1|green_out~31_combout ),
	.datad(\U1|green_out~30_combout ),
	.cin(gnd),
	.combout(\U1|green_out~33_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~33 .lut_mask = 16'hFFC8;
defparam \U1|green_out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a222 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1184w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a222 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a222 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a222 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a222 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_bit_number = 6;
defparam \U4|altsyncram_component|auto_generated|ram_block1a222 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a222 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a222 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a222 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a222 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a222 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a222 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y55_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a198 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a198 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a198 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a198 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a198 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \U4|altsyncram_component|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a198 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a198 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a198 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFF807FFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a198 .mem_init2 = 2048'hFFFFFFC03FFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFF00FFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFF807FFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFC03FFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFF00FFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFF807FFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFC03FFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFF00FFFFFFFFC5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFBC7FFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFF8BFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a198 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFBFFFFFFFFF78FFFFFFF00FF81FFFFFFFFFFFFFF07FFFFFFFFFFFCFFFFFFFFFFFC01FFFFFC03FE0FFFFFFFFFFFFFF81FFFFFFFFFFFF3FFFFFFFFFFF00FFFFFE01FF03FFFFFFFFFFFFFE0FFFFFFFFFFFF8FFFFFFFFFFFC03FFFFF00FF83FFFFFFE3FFFFFF07FFFFFFFFFFFCFFFFFFFFFFFC03FFFFFC03FE0FFFFFFF9FFFFFF81FFFFFFFFFFFF3FFFFFFFFFFF00FFFFFE01FF03FFFFFFE7FFFFFE0FFFFFFFFFFFF8FFFFFFFFFFFC03FFFFF00FF81FFFFFFE3FFFFFF07FFFFFFFFFFFCFFFFFFFFFFFC03FFFFFC03FE0FFFFFFF9FFFFFF81FFFFFFFFFFFF3FFFFFFFFFFF00FFFFFE01FF03FFFFFFE7FFFFFE0FFFFFFFFFFFF8FFFFFFFFFFFC03;
defparam \U4|altsyncram_component|auto_generated|ram_block1a198 .mem_init0 = 2048'h000001FFE0FFFFFFF83FFFFFFE0FFFFFFFFFFE0FFFFFFFFFFFFF0000000FFF07FFFFFFC1FFFFFFF07FFFFFFFFFF83FFFFFFFFFFFFC0000003FFC1FFFFFFF07FFFFFFC1FFFFFFFFFFC0FFFFFFFFFFFFE0000001FFC0FFFFFFF83FFFFFFE0FFFFFFFFFFE0FFFFFFFFFFFFF0000000FFF07FFFFFFC1FFFFFFF03FFFFFFFFFF83FFFFFFFFFFFFC0000003FFC1FFFFFFF07FFFFFFC1FFFFFFFFFFC0FFFFFFFFFFFFE0000001FFC0FFFFFFF83FFFFFFE0FFFFFFFFFFE0FFFFFFFFFFFFF0000000FFF07FFFFFFC1FFFFFFF03FFFFFFFFFF83FFFFFFFFFFFFC0000003FFC1FFFFFFF07FFFFFFC1FFFFFFFFFFC0FFFFFFFFFFFFE0007FFFFFFFFFFFFFF0FFFFFFFF8FFFFF;
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N30
cycloneive_lcell_comb \U1|green_out~25 (
// Equation(s):
// \U1|green_out~25_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a222~portadataout )) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a198~portadataout )))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a222~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a198~portadataout ),
	.cin(gnd),
	.combout(\U1|green_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~25 .lut_mask = 16'h5140;
defparam \U1|green_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a210 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1174w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a210 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a210 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a210 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a210 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a210 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_bit_number = 6;
defparam \U4|altsyncram_component|auto_generated|ram_block1a210 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a210 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a210 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a210 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a210 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a210 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a210 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FF;
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N8
cycloneive_lcell_comb \U1|green_out~26 (
// Equation(s):
// \U1|green_out~26_combout  = (\U1|green_out~25_combout ) # ((\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \U4|altsyncram_component|auto_generated|ram_block1a210~portadataout )))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\U1|green_out~25_combout ),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a210~portadataout ),
	.cin(gnd),
	.combout(\U1|green_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~26 .lut_mask = 16'hF2F0;
defparam \U1|green_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1019w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a54 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \U4|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000FFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000001FFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = 2048'hFFFC00000000000FFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000001FFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000FFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000001FFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000FFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001FFFFE003FFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFF00000000000000000001FFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'hFFFFFFFFC7FFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFE00000000000000000003FFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFF00000000000000000001FFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFE00000000000000000003FFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFF00000000000000000001FFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFE00000000000000000000FFFFFFFFFFFFFFFFF807FFFFFFFFFFFC0000000000000000000003FFFFFFFFFFFFFFFFC01FFFFFFFFFFFF000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'h0000000000000FFFFFFFFFFFFFFFFF00FFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFF807FFFFFFFFFFFC0000000000000000000003FFFFFFFFFFFFFFFFC01FFFFFFFFFFFE0000000000000000000000FFFFFFFFFFFFFFFFF007FFFFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFFF807FFFFFFFFFFFC0000000000000000000003FFFFFFFFFFFFFFFFE01FFFFFFFFFFFE0000000000000000000000FFFFFFFFFFFFFFFFF007FFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFF803FFFFFFFFFFFC0000000000000000000003FFFFFFFFFFFFFFFFC01FFFFFFFFFFFE0000000000000000000000FFFFFFFFFFFFFFFFF00;
// synopsys translate_on

// Location: M9K_X78_Y13_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1039w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a78 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \U4|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N14
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~23 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~23_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|out_address_reg_a [1])) # (!\U4|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a78~portadataout ))) # (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\U4|altsyncram_component|auto_generated|ram_block1a54~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~23 .lut_mask = 16'hDC98;
defparam \U4|altsyncram_component|auto_generated|mux2|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1029w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a66 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 6;
defparam \U4|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00003;
defparam \U4|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = 2048'hFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y16_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1049w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a90 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 6;
defparam \U4|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a90 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N28
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~24 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~24_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|mux2|_~23_combout  & 
// ((\U4|altsyncram_component|auto_generated|ram_block1a90~portadataout ))) # (!\U4|altsyncram_component|auto_generated|mux2|_~23_combout  & (\U4|altsyncram_component|auto_generated|ram_block1a66~portadataout )))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|mux2|_~23_combout ))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~24 .lut_mask = 16'hEC64;
defparam \U4|altsyncram_component|auto_generated|mux2|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N2
cycloneive_lcell_comb \U1|green_out~27 (
// Equation(s):
// \U1|green_out~27_combout  = (\U1|red_out~4_combout  & ((\U4|altsyncram_component|auto_generated|mux2|_~24_combout ) # ((\U1|red_out~3_combout  & \U1|green_out~26_combout )))) # (!\U1|red_out~4_combout  & (\U1|red_out~3_combout  & (\U1|green_out~26_combout 
// )))

	.dataa(\U1|red_out~4_combout ),
	.datab(\U1|red_out~3_combout ),
	.datac(\U1|green_out~26_combout ),
	.datad(\U4|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.cin(gnd),
	.combout(\U1|green_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~27 .lut_mask = 16'hEAC0;
defparam \U1|green_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N24
cycloneive_lcell_comb \U1|green_out~34 (
// Equation(s):
// \U1|green_out~34_combout  = (\U1|green_out~27_combout ) # ((\U1|green_out~33_combout  & (!\U4|altsyncram_component|auto_generated|out_address_reg_a [4] & \U4|altsyncram_component|auto_generated|out_address_reg_a [3])))

	.dataa(\U1|green_out~33_combout ),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(\U1|green_out~27_combout ),
	.cin(gnd),
	.combout(\U1|green_out~34_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~34 .lut_mask = 16'hFF20;
defparam \U1|green_out~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1009w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a42 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 6;
defparam \U4|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = 2048'h7FFFFFFFFFFF80000000000000000000001FFFFFFFFFFFFFFFC000FFFFFFFFFFE000000000000000000000007FFFFFFFFFFFFFFF0003FFFFFFFFFF800000000000000000000001FFFFFFFFFFFFFFF8001FFFFFFFFFFC00000000000000000000001FFFFFFFFFFFFFFFC000FFFFFFFFFFE000000000000000000000007FFFFFFFFFFFFFFF0003FFFFFFFFFF800000000000000000000003FFFFFFFFFFFFFFF8001FFFFFFFFFFC00000000000000000000001FFFFFFFFFFFFFFFC000FFFFFFFFFFE000000000000000000000007FFFFFFFFFFFFFFF0003FFFFFFFFFF800000000000000000000003FFFFFFFFFFFFFFF8001FFFFFFFFFFC00000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = 2048'h0003FFFFFFFFFFFFFE0000007FFFFFE00000000000000000000000000FFFFFFFFFFFFFF8000003FFFFFF000000000000000000000000007FFFFFFFFFFFFFC000000FFFFFFC00000000000000000000000003FFFFFFFFFFFFFE0000007FFFFFC00000000000000000000000000FFFFFFFFFFFFFF8000003FFFFFF000000000000000000000000007FFFFFFFFFFFFFC000000FFFFFFC00000000000000000000000003FFFFFFFFFFFFFE0000007FFFFFE00000000000000000000000000FFFFFFFFFFFFFF8000003FFFFFF000000000000000000000000007FFFFFFFFFFFFFC000000FFFFFFC00000000000000000000000003FFFFFFFFFFFFFE0000007FFFFFC0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = 2048'h0000000000000000000000000FFFFFFFFFFFFFF8000001FFFFFF000000000000000000000000003FFFFFFFFFFFFFC000000FFFFFF8000000000000000000000000007FFFFFFFFFFFC00000000000000000000000000000000000000001FFFFFFFFFFFE00000000000000000000000000000000000000000FFFFFFFFFFFF800000000000000000000000000000000000000007FFFFFFFFFFFC00000000000000000000000000000000000000001FFFFFFFFFFFE00000000000000000000000000000000000000000FFFFFFFFFFFF800000000000000000000000000000000000000007FFFFFFFFFFFC00000000000000000000000000000000000000001FFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = 2048'hFFFFFE00000000000000000000000000000000000000000FFFFFFFFFFFF8000000000000000000000000000000000000000001FFFFFFFFFE0000000000000000000000000000000000000000000FFFFFFFFFF00000000000000000000000000000000000000000003FFFFFFFFFC0000000000000000000000000000000000000000001FFFFFFFFFE0000000000000000000000000000000000000000000FFFFFFFFFF00000000000000000000000000000000000000000003FFFFFFFFFC0000000000000000000000000000000000000000001FFFFFFFFFE0000000000000000000000000000000000000000000FFFFFFFFFF000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode999w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \U4|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000003FFFFFFFFFC0000000000000000000000000000000000000000001FFFFFFFFFC00000000000000000000000000000000000000000007FFFFFFFFF00000000000000000000000000000000000000000003FFFFFFFFFC00000000000000000000000000000000000000000000FFFFFFC00000000000000000000000000000000000000000000003FFFFFF00000000000000000000000000000000000000000000000FFFFFF80000000000000000000000000000000000000000000000FFFFFFC00000000000000000000000000000000000000000000003FFFFFF00000000000000000000000000000000000000000000000FFFFFF80000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h000000000000000000000000000000000000000FFFFFFC00000000000000000000000000000000000000000000003FFFFFF00000000000000000000000000000000000000000000000FFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y34_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode972w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \U4|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode989w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 6;
defparam \U4|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N28
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~25 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~25_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\U4|altsyncram_component|auto_generated|ram_block1a18~portadataout )))) # (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\U4|altsyncram_component|auto_generated|ram_block1a6~portadataout )))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~25 .lut_mask = 16'hBA98;
defparam \U4|altsyncram_component|auto_generated|mux2|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N2
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~26 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~26_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|mux2|_~25_combout  & 
// (\U4|altsyncram_component|auto_generated|ram_block1a42~portadataout )) # (!\U4|altsyncram_component|auto_generated|mux2|_~25_combout  & ((\U4|altsyncram_component|auto_generated|ram_block1a30~portadataout ))))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\U4|altsyncram_component|auto_generated|mux2|_~25_combout ))))

	.dataa(\U4|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~26 .lut_mask = 16'hBBC0;
defparam \U4|altsyncram_component|auto_generated|mux2|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N0
cycloneive_lcell_comb \U1|green_out~35 (
// Equation(s):
// \U1|green_out~35_combout  = (\U1|green_out~34_combout ) # ((\U1|red_out~13_combout  & \U4|altsyncram_component|auto_generated|mux2|_~26_combout ))

	.dataa(gnd),
	.datab(\U1|green_out~34_combout ),
	.datac(\U1|red_out~13_combout ),
	.datad(\U4|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.cin(gnd),
	.combout(\U1|green_out~35_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~35 .lut_mask = 16'hFCCC;
defparam \U1|green_out~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N28
cycloneive_lcell_comb \U1|green_out~36 (
// Equation(s):
// \U1|green_out~36_combout  = (\U1|green_out~35_combout  & ((\U1|red_out~15_combout ) # ((\U3|altsyncram_component|auto_generated|q_a [6] & \U1|red_out~16_combout )))) # (!\U1|green_out~35_combout  & (\U3|altsyncram_component|auto_generated|q_a [6] & 
// (\U1|red_out~16_combout )))

	.dataa(\U1|green_out~35_combout ),
	.datab(\U3|altsyncram_component|auto_generated|q_a [6]),
	.datac(\U1|red_out~16_combout ),
	.datad(\U1|red_out~15_combout ),
	.cin(gnd),
	.combout(\U1|green_out~36_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~36 .lut_mask = 16'hEAC0;
defparam \U1|green_out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N29
dffeas \U1|green_out[2] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|green_out~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|green_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|green_out[2] .is_wysiwyg = "true";
defparam \U1|green_out[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y14_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode999w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a31 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \U4|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1009w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a43 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 7;
defparam \U4|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X104_Y21_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode972w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \U4|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y9_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode989w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 7;
defparam \U4|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N6
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~29 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~29_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\U4|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~29 .lut_mask = 16'hF2C2;
defparam \U4|altsyncram_component|auto_generated|mux2|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N8
cycloneive_lcell_comb \U1|green_out[3]~40 (
// Equation(s):
// \U1|green_out[3]~40_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|mux2|_~29_combout  & ((\U4|altsyncram_component|auto_generated|ram_block1a43~portadataout ))) # 
// (!\U4|altsyncram_component|auto_generated|mux2|_~29_combout  & (\U4|altsyncram_component|auto_generated|ram_block1a31~portadataout )))) # (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\U4|altsyncram_component|auto_generated|mux2|_~29_combout ))))

	.dataa(\U4|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\U4|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.cin(gnd),
	.combout(\U1|green_out[3]~40_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out[3]~40 .lut_mask = 16'hCFA0;
defparam \U1|green_out[3]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y44_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1132w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a175 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a175 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 7;
defparam \U4|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a175 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a175 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a175 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a175 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a175 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y45_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1112w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a151 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a151 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 7;
defparam \U4|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a151 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a151 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a151 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a151 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a151 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N12
cycloneive_lcell_comb \U1|green_out~45 (
// Equation(s):
// \U1|green_out~45_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a175~portadataout )) # (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\U4|altsyncram_component|auto_generated|ram_block1a151~portadataout )))

	.dataa(gnd),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a175~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a151~portadataout ),
	.cin(gnd),
	.combout(\U1|green_out~45_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~45 .lut_mask = 16'hF3C0;
defparam \U1|green_out~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y55_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1122w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a163 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 7;
defparam \U4|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a163 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a163 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a163 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a163 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a163 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y59_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a187 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1142w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a187 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a187 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a187 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a187 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_bit_number = 7;
defparam \U4|altsyncram_component|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a187 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a187 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a187 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a187 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a187 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a187 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N18
cycloneive_lcell_comb \U1|green_out~44 (
// Equation(s):
// \U1|green_out~44_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a187~portadataout ))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a163~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|ram_block1a163~portadataout ),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a187~portadataout ),
	.cin(gnd),
	.combout(\U1|green_out~44_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~44 .lut_mask = 16'hE020;
defparam \U1|green_out~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N6
cycloneive_lcell_comb \U1|green_out~46 (
// Equation(s):
// \U1|green_out~46_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\U1|green_out~44_combout ) # ((\U1|green_out~45_combout  & !\U4|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\U1|green_out~45_combout ),
	.datab(\U1|green_out~44_combout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\U1|green_out~46_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~46 .lut_mask = 16'hCE00;
defparam \U1|green_out~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y57_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1071w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a103 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \U4|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a103 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1092w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a127 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 7;
defparam \U4|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a127 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N12
cycloneive_lcell_comb \U1|green_out~41 (
// Equation(s):
// \U1|green_out~41_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a127~portadataout ))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a103~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.cin(gnd),
	.combout(\U1|green_out~41_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~41 .lut_mask = 16'h5404;
defparam \U1|green_out~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a139 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1102w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a139 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a139 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a139 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a139 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_bit_number = 7;
defparam \U4|altsyncram_component|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a139 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a139 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a139 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a139 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a139 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a139 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1082w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a115 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 7;
defparam \U4|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a115 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N10
cycloneive_lcell_comb \U1|green_out~42 (
// Equation(s):
// \U1|green_out~42_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a139~portadataout )) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a115~portadataout )))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a139~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.cin(gnd),
	.combout(\U1|green_out~42_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~42 .lut_mask = 16'hA280;
defparam \U1|green_out~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N4
cycloneive_lcell_comb \U1|green_out~43 (
// Equation(s):
// \U1|green_out~43_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\U1|green_out~41_combout ) # (\U1|green_out~42_combout )))

	.dataa(\U1|green_out~41_combout ),
	.datab(gnd),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\U1|green_out~42_combout ),
	.cin(gnd),
	.combout(\U1|green_out~43_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~43 .lut_mask = 16'h0F0A;
defparam \U1|green_out~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N6
cycloneive_lcell_comb \U1|green_out[3]~47 (
// Equation(s):
// \U1|green_out[3]~47_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [4] & (\U4|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\U1|green_out~46_combout ) # (\U1|green_out~43_combout ))))

	.dataa(\U1|green_out~46_combout ),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datac(\U1|green_out~43_combout ),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.cin(gnd),
	.combout(\U1|green_out[3]~47_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out[3]~47 .lut_mask = 16'h3200;
defparam \U1|green_out[3]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N10
cycloneive_lcell_comb \U1|green_out[3]~48 (
// Equation(s):
// \U1|green_out[3]~48_combout  = (\U1|green_out[3]~47_combout ) # ((\U1|red_out~13_combout  & \U1|green_out[3]~40_combout ))

	.dataa(gnd),
	.datab(\U1|red_out~13_combout ),
	.datac(\U1|green_out[3]~40_combout ),
	.datad(\U1|green_out[3]~47_combout ),
	.cin(gnd),
	.combout(\U1|green_out[3]~48_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out[3]~48 .lut_mask = 16'hFFC0;
defparam \U1|green_out[3]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1049w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a91 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 7;
defparam \U4|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a91 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y12_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1039w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a79 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \U4|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1019w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a55 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \U4|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N8
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~27 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~27_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a79~portadataout ) # 
// ((\U4|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \U4|altsyncram_component|auto_generated|ram_block1a55~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~27 .lut_mask = 16'hADA8;
defparam \U4|altsyncram_component|auto_generated|mux2|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1029w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a67 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 7;
defparam \U4|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N6
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~28 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~28_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|mux2|_~27_combout  & 
// (\U4|altsyncram_component|auto_generated|ram_block1a91~portadataout )) # (!\U4|altsyncram_component|auto_generated|mux2|_~27_combout  & ((\U4|altsyncram_component|auto_generated|ram_block1a67~portadataout ))))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\U4|altsyncram_component|auto_generated|mux2|_~27_combout ))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~28 .lut_mask = 16'hDAD0;
defparam \U4|altsyncram_component|auto_generated|mux2|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y51_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a223 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1184w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a223 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a223 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a223 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a223 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_bit_number = 7;
defparam \U4|altsyncram_component|auto_generated|ram_block1a223 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a223 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a223 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a223 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a223 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a223 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a223 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a211 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1174w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a211 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a211 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a211 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a211 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a211 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_bit_number = 7;
defparam \U4|altsyncram_component|auto_generated|ram_block1a211 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a211 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a211 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a211 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a211 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a211 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a211 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y52_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a199 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a199 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a199 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a199 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a199 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \U4|altsyncram_component|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a199 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a199 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a199 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a199 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a199 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a199 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N8
cycloneive_lcell_comb \U1|green_out~37 (
// Equation(s):
// \U1|green_out~37_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|ram_block1a211~portadataout )) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|ram_block1a199~portadataout )))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a211~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a199~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\U1|green_out~37_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~37 .lut_mask = 16'h00D8;
defparam \U1|green_out~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N28
cycloneive_lcell_comb \U1|green_out~38 (
// Equation(s):
// \U1|green_out~38_combout  = (\U1|green_out~37_combout ) # ((!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \U4|altsyncram_component|auto_generated|ram_block1a223~portadataout )))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a223~portadataout ),
	.datad(\U1|green_out~37_combout ),
	.cin(gnd),
	.combout(\U1|green_out~38_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out~38 .lut_mask = 16'hFF40;
defparam \U1|green_out~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N20
cycloneive_lcell_comb \U1|green_out[3]~39 (
// Equation(s):
// \U1|green_out[3]~39_combout  = (\U4|altsyncram_component|auto_generated|mux2|_~28_combout  & ((\U1|red_out~4_combout ) # ((\U1|red_out~3_combout  & \U1|green_out~38_combout )))) # (!\U4|altsyncram_component|auto_generated|mux2|_~28_combout  & 
// (\U1|red_out~3_combout  & ((\U1|green_out~38_combout ))))

	.dataa(\U4|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.datab(\U1|red_out~3_combout ),
	.datac(\U1|red_out~4_combout ),
	.datad(\U1|green_out~38_combout ),
	.cin(gnd),
	.combout(\U1|green_out[3]~39_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out[3]~39 .lut_mask = 16'hECA0;
defparam \U1|green_out[3]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N18
cycloneive_lcell_comb \U1|green_out[3]~0 (
// Equation(s):
// \U1|green_out[3]~0_combout  = (\U5|Draw~5_combout  & (((!\U2|draw~combout )))) # (!\U5|Draw~5_combout  & ((\U1|green_out[3]~48_combout ) # ((\U1|green_out[3]~39_combout ))))

	.dataa(\U1|green_out[3]~48_combout ),
	.datab(\U1|green_out[3]~39_combout ),
	.datac(\U2|draw~combout ),
	.datad(\U5|Draw~5_combout ),
	.cin(gnd),
	.combout(\U1|green_out[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out[3]~0 .lut_mask = 16'h0FEE;
defparam \U1|green_out[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N30
cycloneive_lcell_comb \U1|green_out[3]~feeder (
// Equation(s):
// \U1|green_out[3]~feeder_combout  = \U1|green_out[3]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|green_out[3]~0_combout ),
	.cin(gnd),
	.combout(\U1|green_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out[3]~feeder .lut_mask = 16'hFF00;
defparam \U1|green_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N31
dffeas \U1|green_out[3] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|green_out[3]~feeder_combout ),
	.asdata(\U3|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\U1|video_on~combout ),
	.sload(\draw~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|green_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|green_out[3] .is_wysiwyg = "true";
defparam \U1|green_out[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y13_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode989w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y11_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode972w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N12
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~32 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~32_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\U4|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\U4|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~32 .lut_mask = 16'hE3E0;
defparam \U4|altsyncram_component|auto_generated|mux2|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1009w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a36 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = 2048'h9FFFFFFFFFFC00000000000000000000002FFFFFFFFFFFFFFFC0017FFFFFFFFFE000000000000000000000007FFFFFFFFFFFFFFE8003FFFFFFFFFF400000000000000000000007FFFFFFFFFFFFFFF8002FFFFFFFFFFC00000000000000000000000FFFFFFFFFFFFFFFC0007FFFFFFFFFE000000000000000000000007FFFFFFFFFFFFFFE0003FFFFFFFFFF000000000000000000000003FFFFFFFFFFFFFFF8000FFFFFFFFFFC00000000000000000000000FFFFFFFFFFFFFFFC0007FFFFFFFFFE000000000000000000000007FFFFFFFFFFFFFFE0003FFFFFFFFFF000000000000000000000003FFFFFFFFFFFFFFF8000FFFFFFFFFFC00000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = 2048'h0001FFFFFFFFFFFFFF000000FFFFFFE00000000000000000000000001FFFFFFFFFFFFFF0000001FFFFFF000000000000000000000000003FFFFFFFFFFFFFE000000FFFFFF800000000000000000000000001FFFFFFFFFFFFFE0000007FFFFFE00000000000000000000000000FFFFFFFFFFFFFF0000001FFFFFF000000000000000000000000003FFFFFFFFFFFFFE000000FFFFFF800000000000000000000000001FFFFFFFFFFFFFE0000007FFFFFE00000000000000000000000000FFFFFFFFFFFFFF0000001FFFFFF000000000000000000000000003FFFFFFFFFFFFFE000000FFFFFF8000000000000000000000000027FFFFFFFFFFF8000000000000020;
defparam \U4|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000001FFFFFFFFFFFE08000002000000000000000000000000000000004FFFFFFFFFFFF800000000000004000000000000000000000000007FFFFFFFFFFFE00000000000000000000000000000000000000007FFFFFFFFFFFE000000000000000000000000000000000000000017FFFFFFFFFFF400000000000000000000000000000000000000007FFFFFFFFFFFC00000000000000000000000000000000000000003FFFFFFFFFFFE000000000000000000000000000000000000000007FFFFFFFFFFF000000000000000000000000000000000000000007FFFFFFFFFFFC00000000000000000000000000000000000000003FFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'hFFFFFE000000000000000000000000000000000000000007FFFFFFFFFFF0000000000000000000000000000000000000000003FFFFFFFFFC00000000000000000000000000000000000000000007FFFFFFFFF80000000000000000000000000000000000000000003FFFFFFFFF80000000000000000000000000000000000000000001FFFFFFFFFC00000000000000000000000000000000000000000007FFFFFFFFF00000000000000000000000000000000000000000003FFFFFFFFF80000000000000000000000000000000000000000003FFFFFFFFFC00000000000000000000000000000000000000000007FFFFFFFFF800000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode999w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000003FFFFFFFFF8000000000000000000000000000000000000000000007FFFFFC02000000000000000000000000000000000000000000083FFFFFF00000000000000000000000000000000000000000000000FFFFFF80400000000000000000000000000000000000000000001FFFFFFC00000000000000000000000000000000000000000000003FFFFFE80000000000000000000000000000000000000000000003FFFFFFA0000000000000000000000000000000000000000000000FFFFFFC00000000000000000000000000000000000000000000003FFFFFE00000000000000000000000000000000000000000000001FFFFFFC0000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h000000000000000000000000000000000000000FFFFFFC00000000000000000000000000000000000000000000003FFFFFE00000000000000000000000000000000000000000000001FFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N22
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~33 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~33_combout  = (\U4|altsyncram_component|auto_generated|mux2|_~32_combout  & (((\U4|altsyncram_component|auto_generated|ram_block1a36~portadataout )) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (!\U4|altsyncram_component|auto_generated|mux2|_~32_combout  & (\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\U4|altsyncram_component|auto_generated|ram_block1a24~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~33 .lut_mask = 16'hE6A2;
defparam \U4|altsyncram_component|auto_generated|mux2|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y47_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1112w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a144 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a144 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a144 .mem_init3 = 2048'h0000000000000000000000000000000000000000001000003FFF8000000000000000030000000000030C000000000050000003FFFC00000000000000000C00000000001810000000000000000007FFC000000000000000004000000000006040000000000A0000003FFF8000000000000000030000000000030C000000000050000003FFFC00000000000000000C00000000001810000000000000000007FFC000000000000000004000000000006040000000000A0000003FFF800000000000000003C0000000000F0F0000000001D0000003FFFC00000000000000000E0000000000303C000000000700000007FFC00000000000000000780000000001C060;
defparam \U4|altsyncram_component|auto_generated|ram_block1a144 .mem_init2 = 2048'h000000003E0000003FFF80000000000000000060000000001800800000000320000003FFFC00000000000000000880000000008822000000000800000007FFC00000000000000000040000000003201000000000440000003FFF80000000000000000020000000001001800000000300000003FFFC00000000000000000080000000008006000000000C00000007FFC000000000000000000C0000000002001000000000600000003FFF8000000000000000003000000001F001F80000003F00000003FFFC000000000000000000C00000000F8007E0000000FC00000007FFC000000000000000000F000000003E003F00000007E00000003FFF800000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a144 .mem_init1 = 2048'h00000040000000000801000000000000000003FFFC00000000000000000100000000000004000000000400000007FFC00000000000000000080000000000002000000000200000003FFF800000000000000000040000000600000A0000008000000003FFFC00000000000000000010000000180000400000020000000007FFC00000000000000000008000000080000140000000000000003FFF800000000000000000040000000600000A0000008000000003FFFC00000000000000000010000000180000000000020000000007FFC00000000000000000008000000080000140000000000000003FFF8000000000000000000FF80000FE00000FFC007F8000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a144 .mem_init0 = 2048'h000003FFFC0000000000000000001FE00003F800001FF001FE0000000007FFC0000000000000000000FF80000F8000017FC00FF8000000003FFF8000000000000000000A1200012E000005F800BFC000000003FFFC00000000000000000038F00005F000001FF805FD0000000007FFC000000000000000000143400015C000003FA01FF8000000003FFF80000000000000000000020001740000000000F00000000003FFFC00000000000000000000100007900000000805800000000007FFC00000000000000000000040001F80000000201600000000003FFF8000000000000000000003FFFF6000000001FFE00000000003FFFC000000000000000000001F;
// synopsys translate_on

// Location: M9K_X37_Y50_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1132w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a168 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a168 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a168 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a168 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a168 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a168 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C00002000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N26
cycloneive_lcell_comb \U1|blue_out~6 (
// Equation(s):
// \U1|blue_out~6_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a168~portadataout ))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a144~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|ram_block1a144~portadataout ),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a168~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\U1|blue_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~6 .lut_mask = 16'h0C0A;
defparam \U1|blue_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1092w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a120 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a120 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = 2048'h000003FFFC000000000007FE000000001FFFC000000000007E0000000007FFC000000000001FE000000000FFFE000000000000FC000000003FFF800000000000FF0000000007FFE0000000000007C000000003FFFC000000000007FE000000001FFFC000000000007E0000000007FFC000000000001FE000000000FFFE000000000000FC000000003FFF800000000000FF0000000007FFE0000000000007C000000003FFFC000000000007FE000000001FFFC000000000007E0000000007FFC000000000001FE000000000FFFE000000000000FC000000003FFF800000000000FF0000000007FFE0000000000007C000000003FFFC000000000007FE00000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = 2048'h1FFFC000000000007E0000000007FFC000000000001FE000000000FFFE000000000000FC000000003FFF800000000000FF0000000007FFE0000000000007C000000003FFFC000000000007FE000000001FFFC000000000007E0000000007FFC000000000001FE000000000FFFE000000000000FC000000003FFF800000000000FF0000000007FFE0000000000007C000000003FFFC000000000007FE000000001FFFC000000000007E0000000007FFC000000000001FE000000000FFFE000000000000FC000000003FFF800000000000FF0000000007FFE0000000000007C000000003FFFC000000000007FE000000001FFFC000000000007E0000000007FFC0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = 2048'h00000000001FE000000000FFFE000000000000FC000000003FFF800000000000FF0000000007FFE0000000000007C000000003FFFC000000000007FE000000001FFFC000000000007E0000000007FFC000000000001FE000000000FFFE000000000000FC000000003FFF800000000000FF0000000007FFE0000000000007C000000003FFFC000000000007FE000000001FFFC000000000007E0000000007FFC000000000001FE000000000FFFE000000000000FC000000003FFF800000000000FF0000000007FFE0000000000007C000000003FFFC000000000007FE000000001FFFC000000000007E0000000007FFC000000000001FE000000000FFFE000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = 2048'h000000FC000000003FFF800000000000FF0000000007FFE0000000000007C000000003FFFC000000000007FE000000001FFFC000000000007E0000000007FFC000000000001FE000000000FFFE000000000000FC000000003FFF800000000000FF0000000007FFE0000000000007C000000003FFFC000000000007FE000000001FFFC000000000007E0000000007FFC000000000001FE000000000FFFE000000000000FC000000003FFF800000000000FF0000000007FFE0000000000007C000000003FFFC000000000007FE000000001FFFC000000000007E0000000007FFC000000000001FE000000000FFFE000000000000FC000000003FFF800000000000;
// synopsys translate_on

// Location: M9K_X37_Y51_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1102w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a132 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a132 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a132 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a132 .mem_init3 = 2048'hFFFFC00000000FFC000000000007FFC0000000000000000000007FFFF6000000003FF400000000003FFF800000000000000000000003FFE00000000000600000000003FFFC00000000000000000000001FF9C00000000002000000000007FFC000000000000000000000807FF600000000400400000000003FFF800000000000000000000013FFE00000000000000000000003FFFC00000000000000000000005FFFC00000000000000000000007FFC00000000000000000000002FFFE00000000000000000000003FFF800000000000000000000007FFE00000000000000000000003FFFC00000000000000000000001FFFC00000000000000000000007FFC0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a132 .mem_init2 = 2048'h0000000000000000000000FFFE00000000000000000000003FFF800000000000000000000007FFE00000000000000000000003FFFC00000000000000000000001FFFC00000000000000000000007FFC00000000000000000000000FFFE00000000000000000000003FFF800000000000000000000007FFE00000000000000000000003FFFC00000000000000000000001FFFC00000000000000000000007FFC00000000000000000000000FFFE00000000000000000000003FFF800000000000000000000007FFE00000000000000000000003FFFC00000000000000000000001FFFC00000000000000000000007FFC00000000000000000000000FFFE000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a132 .mem_init1 = 2048'h00000000000000003FFF800000000000000000000007FFE00000000000000000000003FFFC00000000000000000000001FFFC00000000000000000000007FFC00000000000000000000000FFFE00000000000000000000003FFF800000000000FF8000000007FFE000000000000FC000000003FFFC000000000007FC000000001FFFC000000000003F0000000007FFC000000000001FF000000000FFFE000000000001F8000000003FFF800000000000FF0000000007FFE000000000000FC000000003FFFC000000000003FE000000001FFFC000000000007E0000000007FFC000000000001FE000000000FFFE000000000000FC000000003FFF800000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a132 .mem_init0 = 2048'hFF0000000007FFE0000000000007C000000003FFFC000000000007FE000000001FFFC000000000007E0000000007FFC000000000001FE000000000FFFE000000000000FC000000003FFF800000000000FF0000000007FFE0000000000007C000000003FFFC000000000007FE000000001FFFC000000000007E0000000007FFC000000000001FE000000000FFFE000000000000FC000000003FFF800000000000FF0000000007FFE0000000000007C000000003FFFC000000000007FE000000001FFFC000000000007E0000000007FFC000000000001FE000000000FFFE000000000000FC000000003FFF800000000000FF0000000007FFE0000000000007C000;
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N28
cycloneive_lcell_comb \U1|blue_out~3 (
// Equation(s):
// \U1|blue_out~3_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|ram_block1a132~portadataout ))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|ram_block1a120~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a132~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\U1|blue_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~3 .lut_mask = 16'hCA00;
defparam \U1|blue_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1082w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a108 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a108 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = 2048'hFF0000001FFFFFE0000000000007C000001FFFFFFC000000000007FE000001FFFFFFC000000000007E0000003FFFFFC000000000001FE0000003FFFFFE000000000000FC000003FFFFFF800000000000FF0000003FFFFFE0000000000007C000000FFFFFFC000000000007FE000001FFFFFFC000000000007E0000007FFFFFC000000000001FE0000003FFFFFE000000000000FC000003FFFFFF800000000000FF0000003FFFFFE0000000000007C000000FFFFFFC000000000007FE000001FFFFFFC000000000007E0000007FFFFFC000000000001FE0000003FFFFFE000000000000FC000003FFFFFF800000000000FF0000003FFFFFFFFFC000000007C000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = 2048'h000FFFFFFFFFF000000007FE000001FFFFFFBFFF000000007E0000007FFFFFFFFF800000001FE0000003FFFFFFFFF800000000FC000003FFFFFF7FFE00000000FF0000003FFFFFFFFFE000000007C000000FFFFFFFFFF000000007FE000001FFFFFFFFFE000000007E0000007FFFFFFFFF800000001FE0000003FFFFFFFFFC00000000FC000003FFFFFFFFFC00000000FF0000003FFFFFFFFFE000000007C000000FFFFFFFFFF000000007FE000001FFFFFFFFFE000000007E0000007FFFFFFFFF800000001FE0000003FFFFFFFFFC00000000FC000003FFFFFFFFFC00000000FF0000003FFFFFFFFFE000000007C000000FFFFFFFFFF000000007FE000001FF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = 2048'hFFFFFFFE000000007E0000007FFFFFFFFF800000001FE0000003FFFFFFFFFC00000000FC000003FFFFFFFFFC00000000FF0000003FFFFFFFFFE000000007C000000FFFFFFFFFF000000007FE000001FFFFFFFFFE000000007E0000007FFFFFFFFF800000001FE0000003FFFFFFFFFC00000000FC000003FFFFFFFFFC00000000FF0000003FFFFFFFFFE000000007C000000FFFFFFFFFF000000007FE000001FFFFFFFFFE000000007E0000007FFFFFFFFF800000001FE0000003FFFFFFFFFC00000000FC000003FFFFFFFFFC00000000FF0000003FFFFFFFFFC000000007C000000FFFFFFFFFF000000007FE000001FFFFFFFFFE000000007E0000007FFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = 2048'hFF800000001FE0000003FFFFFFFFFC00000000FC000003FFFFFFFFFC00000000FF0000003FFFFFFFFFFFE0000007C000000FFFFFFFFFEFF0000007FE000001FFFFFFFFFEFF0000007E0000007FFFFFFFFFFFC000001FE0000003FFFFFFFFFBFC000000FC000003FFFFFFFFFDFE000000FF0000003FFFFFFFFFFFC0000007C000000FFFFFFFFFFFF0000007FE000001FFFFFFFFFFFF8000007E0000007FFFFFFFFFFF8000001FE0000003FFFFFFFFFFF8000000FC000003FFFFFFFFFFFF000000FF0000003FFFFFFFFFFFC0000007C000000FFFFFFFFFFFF0000007FE000001FFFFFFFFFFFF8000007E0000007FFFFFFFFFFF8000001FE0000003FFFFFFFFFFF8;
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1071w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a96 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a96 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = 2048'h000000FC000003FFFFFFFFFFFF000000FF0000003FFFFFFFFFFFC0000007C000000FFFFFFFFFFFF0000007FE000001FFFFFFFFFFFF8000007E0000007FFFFFFFFFFF8000001FE0000003FFFFFFFFFFF8000000F8000003FFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFC0000007FFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFFFF8000000FFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFC0000007FFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFFFF8000000FFFFFFFFFFFFFFFFFFFF000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFC0000007FFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFFFF8000000FFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFC0000007FFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFFFF8000000FFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFC0000007FFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFFFF8000000FFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFC0000007FFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = 2048'hFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFFFF8000000FFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFC0000007FFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFFFF8000000FFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFFFF800003FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = 2048'hFFFFFFFFFF800003FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFFFF800003FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFFFF800003FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFFFF800003FFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N22
cycloneive_lcell_comb \U1|blue_out~4 (
// Equation(s):
// \U1|blue_out~4_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|ram_block1a108~portadataout )) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|ram_block1a96~portadataout )))))

	.dataa(\U4|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.cin(gnd),
	.combout(\U1|blue_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~4 .lut_mask = 16'h2320;
defparam \U1|blue_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N24
cycloneive_lcell_comb \U1|blue_out~5 (
// Equation(s):
// \U1|blue_out~5_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\U1|blue_out~3_combout ) # (\U1|blue_out~4_combout )))

	.dataa(gnd),
	.datab(\U1|blue_out~3_combout ),
	.datac(\U1|blue_out~4_combout ),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\U1|blue_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~5 .lut_mask = 16'h00FC;
defparam \U1|blue_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y52_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1122w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a156 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a156 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a156 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a156 .mem_init3 = 2048'h0000000000000000000030000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000020000000000000000000000000000000000000000000000030000080000000000000000000000000000000000000000000003F00000FC000000000000000000000000000000000000000000001FC00003F0000000000000000000000000000000000000000000007F00000F800000000000000000000000000000000000000000000580000006000000000000000000000000000000000000000000002E4000040800000000000000000000000000000000000000000000B0000000C0000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a156 .mem_init2 = 2048'h00000000000000000000000000000000000000007F00000E6000000000000000000000000000000000000000000002E8000030800000000000000000000000000000000000000000000BA00001CC00000000000000000000000000000000000000000007FC000000200000000000000000000000000000000000000000001EC000000080000000000000000000000000000000000000000000FB8000000C000000000000000000000000000000000000000000003C0000000000000000000000000000000000000000000000000001C0000001000000000000000000000000000000000000000000000380000008000000060000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a156 .mem_init1 = 2048'h00000017FC000000018000002300000000000000000000000000000000005FC000000008000000880000000000000000000000000000000003FF8000000010000006000000000000000000000000000000000017FC000000018000002300000000000000000000000000000000005FC000000008000000880000000000000000000000000000000003FF800000001000FFFE3000000000000000000000000000FFFFFFF7FC00000001FFFFFFE18000000000000000000000000007FFFFFFDFC00000000FFFFFFF86000000000000000000000000001FFFFFFFFF800000001FFF000040000000000000000000000000000000000FFC0000000100000002E00000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a156 .mem_init0 = 2048'h00000000000000000000080000081FC000000000000000480000000000000000000000000030000001FF8000000020000000600000000000000000000000000000000FFFFC0000000000180001A00000000000000000000000000C000027FFC0000000000060000680000000000000000000000000300001FFFF80000000000300000C000000000000F8000000000018800003FFFC0000000000000000B0000000000007C00000000000EC000007FFC00000000000000000C000000000001F0000000000033000003FFF80000000000000000000000000000000000000000000800003FFFC00000000000000008000000000000000000000000004000007FFC0;
// synopsys translate_on

// Location: M9K_X37_Y58_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a180 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1142w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a180 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a180 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a180 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a180 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_bit_number = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a180 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a180 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a180 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a180 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a180 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a180 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N8
cycloneive_lcell_comb \U1|blue_out~7 (
// Equation(s):
// \U1|blue_out~7_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a180~portadataout ))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a156~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|ram_block1a156~portadataout ),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a180~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\U1|blue_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~7 .lut_mask = 16'hC0A0;
defparam \U1|blue_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N10
cycloneive_lcell_comb \U1|blue_out~8 (
// Equation(s):
// \U1|blue_out~8_combout  = (\U1|blue_out~5_combout ) # ((\U4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\U1|blue_out~6_combout ) # (\U1|blue_out~7_combout ))))

	.dataa(\U1|blue_out~6_combout ),
	.datab(\U1|blue_out~5_combout ),
	.datac(\U1|blue_out~7_combout ),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\U1|blue_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~8 .lut_mask = 16'hFECC;
defparam \U1|blue_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a204 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1174w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a204 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a204 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a204 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a204 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_bit_number = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a204 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a204 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a204 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a204 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a204 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a204 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a204 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a216 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1184w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a216 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a216 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a216 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a216 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_bit_number = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a216 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a216 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a216 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a216 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a216 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a216 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y56_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a192 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a192 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a192 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a192 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a192 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a192 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a192 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a192 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a192 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a192 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a192 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N12
cycloneive_lcell_comb \U1|blue_out~0 (
// Equation(s):
// \U1|blue_out~0_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a216~portadataout )) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a192~portadataout )))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a216~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a192~portadataout ),
	.cin(gnd),
	.combout(\U1|blue_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~0 .lut_mask = 16'h5140;
defparam \U1|blue_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N6
cycloneive_lcell_comb \U1|blue_out~1 (
// Equation(s):
// \U1|blue_out~1_combout  = (\U1|blue_out~0_combout ) # ((\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & \U4|altsyncram_component|auto_generated|ram_block1a204~portadataout 
// )))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a204~portadataout ),
	.datad(\U1|blue_out~0_combout ),
	.cin(gnd),
	.combout(\U1|blue_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~1 .lut_mask = 16'hFF20;
defparam \U1|blue_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1029w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a60 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800007;
defparam \U4|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800003EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF600001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = 2048'hFFFFFFFFFFFFFFF80000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC80000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000003FFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1049w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a84 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = 2048'hFFFF8000007FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFFFF800003FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFFFF800003FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFFFF800003FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFFF8;
defparam \U4|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = 2048'h000007FFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFFFF800003FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFFFF800001FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFFFE000003;
defparam \U4|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y20_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1039w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a72 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1019w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a48 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000007FDFFFFF7E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001FF3FFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = 2048'hFFFE00000000000FFFFF017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000FFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000001FFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000FFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001FFFFE003FFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFF20000000000000000009FFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFF800000000000400004007FFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFE4000000000000000000FFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFF80000000000000000002FFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'hFFFFFFFFFBFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFD00000000000000000007FFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFF00000000000000000000FFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFC00000000000000000007FFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFE00000000000000000000FFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFF803FFFFFFFFFFFC0000000000000000000003FFFFFFFFFFFFFFFFE01FFFFFFFFFFFF000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'h0000000000001FFFFFFFFFFFFFFFFF00FFFFFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFFF803FFFFFFFFFFF80000000000000000000003FFFFFFFFFFFFFFFFE01FFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFF00FFFFFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFFF803FFFFFFFFFFFC0000000000000000000003FFFFFFFFFFFFFFFFE01FFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFF00FFFFFFFFFFFF80000000000000000000009FFFFFFFFFFFFFFFC004FFFFFFFFFFE000000000000000000000007FFFFFFFFFFFFFFF2003FFFFFFFFFF900000000000000000000013FFFFFFFFFFFFFFF800;
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N0
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~30 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~30_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|out_address_reg_a [1])) # (!\U4|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a72~portadataout )) # (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\U4|altsyncram_component|auto_generated|ram_block1a48~portadataout )))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~30 .lut_mask = 16'hD9C8;
defparam \U4|altsyncram_component|auto_generated|mux2|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N18
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~31 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~31_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|mux2|_~30_combout  & 
// ((\U4|altsyncram_component|auto_generated|ram_block1a84~portadataout ))) # (!\U4|altsyncram_component|auto_generated|mux2|_~30_combout  & (\U4|altsyncram_component|auto_generated|ram_block1a60~portadataout )))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\U4|altsyncram_component|auto_generated|mux2|_~30_combout ))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~31 .lut_mask = 16'hF588;
defparam \U4|altsyncram_component|auto_generated|mux2|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N4
cycloneive_lcell_comb \U1|blue_out~2 (
// Equation(s):
// \U1|blue_out~2_combout  = (\U1|blue_out~1_combout  & ((\U1|red_out~3_combout ) # ((\U1|red_out~4_combout  & \U4|altsyncram_component|auto_generated|mux2|_~31_combout )))) # (!\U1|blue_out~1_combout  & (((\U1|red_out~4_combout  & 
// \U4|altsyncram_component|auto_generated|mux2|_~31_combout ))))

	.dataa(\U1|blue_out~1_combout ),
	.datab(\U1|red_out~3_combout ),
	.datac(\U1|red_out~4_combout ),
	.datad(\U4|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.cin(gnd),
	.combout(\U1|blue_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~2 .lut_mask = 16'hF888;
defparam \U1|blue_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N24
cycloneive_lcell_comb \U1|blue_out~9 (
// Equation(s):
// \U1|blue_out~9_combout  = (\U1|blue_out~2_combout ) # ((\U1|blue_out~8_combout  & (!\U4|altsyncram_component|auto_generated|out_address_reg_a [4] & \U4|altsyncram_component|auto_generated|out_address_reg_a [3])))

	.dataa(\U1|blue_out~8_combout ),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datac(\U1|blue_out~2_combout ),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.cin(gnd),
	.combout(\U1|blue_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~9 .lut_mask = 16'hF2F0;
defparam \U1|blue_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N28
cycloneive_lcell_comb \U1|blue_out~10 (
// Equation(s):
// \U1|blue_out~10_combout  = (\U1|blue_out~9_combout ) # ((\U1|red_out~13_combout  & \U4|altsyncram_component|auto_generated|mux2|_~33_combout ))

	.dataa(gnd),
	.datab(\U1|red_out~13_combout ),
	.datac(\U4|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.datad(\U1|blue_out~9_combout ),
	.cin(gnd),
	.combout(\U1|blue_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~10 .lut_mask = 16'hFFC0;
defparam \U1|blue_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N28
cycloneive_lcell_comb \U1|blue_out~11 (
// Equation(s):
// \U1|blue_out~11_combout  = (\U3|altsyncram_component|auto_generated|q_a [0] & ((\U1|red_out~16_combout ) # ((\U1|blue_out~10_combout  & \U1|red_out~15_combout )))) # (!\U3|altsyncram_component|auto_generated|q_a [0] & (\U1|blue_out~10_combout  & 
// (\U1|red_out~15_combout )))

	.dataa(\U3|altsyncram_component|auto_generated|q_a [0]),
	.datab(\U1|blue_out~10_combout ),
	.datac(\U1|red_out~15_combout ),
	.datad(\U1|red_out~16_combout ),
	.cin(gnd),
	.combout(\U1|blue_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~11 .lut_mask = 16'hEAC0;
defparam \U1|blue_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N29
dffeas \U1|blue_out[0] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|blue_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|blue_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|blue_out[0] .is_wysiwyg = "true";
defparam \U1|blue_out[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y27_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1029w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a61 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00003;
defparam \U4|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = 2048'hFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00000002FFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1049w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a85 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = 2048'hFFFFC00000FFFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFC;
defparam \U4|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = 2048'h00000FFFFFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y12_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1039w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a73 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1019w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a49 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000FFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000FFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001FFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = 2048'hFFFC00000000000FFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000BFFFFA03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001FFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000FFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000001FFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000FFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001FFFFE00BFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFE80000000000000000003FFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'hFFFFFFFFDFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFF00000000000000000003FFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFE00000000000000000001FFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFE00000000000000000003FFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFF00000000000000000001FFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFE00000000000000000000FFFFFFFFFFFFFFFFF807FFFFFFFFFFFC0000000000000000000003FFFFFFFFFFFFFFFFC01FFFFFFFFFFFE000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'h0000000000000FFFFFFFFFFFFFFFFF007FFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFF807FFFFFFFFFFFC0000000000000000000003FFFFFFFFFFFFFFFFC01FFFFFFFFFFFE0000000000000000000000FFFFFFFFFFFFFFFFF007FFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFF807FFFFFFFFFFFC0000000000000000000003FFFFFFFFFFFFFFFFC01FFFFFFFFFFFE0000000000000000000000FFFFFFFFFFFFFFFFF007FFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFF803FFFFFFFFFFFC0000000000000000000003FFFFFFFFFFFFFFFFC01FFFFFFFFFFFE0000000000000000000000FFFFFFFFFFFFFFFFF00;
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N2
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~34 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~34_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\U4|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a73~portadataout )) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a49~portadataout )))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~34 .lut_mask = 16'hE5E0;
defparam \U4|altsyncram_component|auto_generated|mux2|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N0
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~35 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~35_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|mux2|_~34_combout  & 
// ((\U4|altsyncram_component|auto_generated|ram_block1a85~portadataout ))) # (!\U4|altsyncram_component|auto_generated|mux2|_~34_combout  & (\U4|altsyncram_component|auto_generated|ram_block1a61~portadataout )))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\U4|altsyncram_component|auto_generated|mux2|_~34_combout ))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~35 .lut_mask = 16'hF588;
defparam \U4|altsyncram_component|auto_generated|mux2|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a217 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1184w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a217 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a217 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a217 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a217 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_bit_number = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a217 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a217 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a217 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a217 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a217 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a217 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a193 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a193 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a193 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a193 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a193 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a193 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a193 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a193 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a193 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a193 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a193 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N30
cycloneive_lcell_comb \U1|blue_out~19 (
// Equation(s):
// \U1|blue_out~19_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a217~portadataout )) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a193~portadataout )))))

	.dataa(\U4|altsyncram_component|auto_generated|ram_block1a217~portadataout ),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a193~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\U1|blue_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~19 .lut_mask = 16'h0A0C;
defparam \U1|blue_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a205 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1174w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a205 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a205 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a205 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a205 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_bit_number = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a205 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a205 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a205 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a205 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a205 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a205 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a205 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N20
cycloneive_lcell_comb \U1|blue_out~20 (
// Equation(s):
// \U1|blue_out~20_combout  = (\U1|blue_out~19_combout ) # ((\U4|altsyncram_component|auto_generated|ram_block1a205~portadataout  & (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & !\U4|altsyncram_component|auto_generated|out_address_reg_a 
// [1])))

	.dataa(\U1|blue_out~19_combout ),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a205~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\U1|blue_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~20 .lut_mask = 16'hAAEA;
defparam \U1|blue_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N30
cycloneive_lcell_comb \U1|blue_out~21 (
// Equation(s):
// \U1|blue_out~21_combout  = (\U1|red_out~3_combout  & ((\U1|blue_out~20_combout ) # ((\U4|altsyncram_component|auto_generated|mux2|_~35_combout  & \U1|red_out~4_combout )))) # (!\U1|red_out~3_combout  & 
// (\U4|altsyncram_component|auto_generated|mux2|_~35_combout  & (\U1|red_out~4_combout )))

	.dataa(\U1|red_out~3_combout ),
	.datab(\U4|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.datac(\U1|red_out~4_combout ),
	.datad(\U1|blue_out~20_combout ),
	.cin(gnd),
	.combout(\U1|blue_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~21 .lut_mask = 16'hEAC0;
defparam \U1|blue_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1082w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a109 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a109 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = 2048'hFF8000003FFFFFF000000000000FC000000FFFFFF8000000000003FC000000FFFFFF8000000000003F0000007FFFFFE000000000001FF0000007FFFFFE000000000001F8000001FFFFFF000000000000FF8000003FFFFFF000000000000FC000001FFFFFF8000000000003FC000000FFFFFF8000000000003F0000007FFFFFE000000000001FF0000007FFFFFE000000000001F8000001FFFFFF000000000000FF8000003FFFFFF000000000000FC000001FFFFFF8000000000003FC000000FFFFFF8000000000003F0000007FFFFFE000000000001FF0000007FFFFFE000000000001F8000001FFFFFF000000000000FF8000003FFFFFF000000000000FC000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = 2048'h001FFFFFF8000000000003FC000000FFFFFFC000000000003F0000007FFFFFE000000000001FF0000007FFFFFE000000000001F8000001FFFFFF800000000000FF8000003FFFFFFFFFC00000000FC000001FFFFFFFFFE000000003FC000000FFFFFFFFFF000000003F0000007FFFFFFFFF800000001FF0000007FFFFFFFFF800000001F8000001FFFFFFFFFE00000000FF8000003FFFFFFFFFC00000000FC000001FFFFFFFFFE000000003FC000000FFFFFFFFFF000000003F0000007FFFFFFFFF800000001FF0000007FFFFFFFFF800000001F8000001FFFFFFFFFE00000000FF8000003FFFFFFFFFC00000000FC000001FFFFFFFFFE000000003FC000000FF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = 2048'hFFFFFFFF000000003F0000007FFFFFFFFF800000001FF0000007FFFFFFFFF800000001F8000001FFFFFFFFFE00000000FF8000003FFFFFFFFFC00000000FC000001FFFFFFFFFE000000003FC000000FFFFFFFFFF000000003F0000007FFFFFFFFF800000001FF0000007FFFFFFFFF800000001F8000001FFFFFFFFFE00000000FF8000003FFFFFFFFFC00000000FC000001FFFFFFFFFE000000003FC000000FFFFFFFFFF000000003F0000007FFFFFFFFF800000001FF0000007FFFFFFFFF800000001F8000001FFFFFFFFFE00000000FF8000003FFFFFFFFFC00000000FC000001FFFFFFFFFE000000003FC000000FFFFFFFFFF000000003F0000007FFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = 2048'hFF800000001FF0000007FFFFFFFFF800000001F8000001FFFFFFFFFE00000000FF8000003FFFFFFFFFC00000000FC000001FFFFFFFFFF000000003FC000000FFFFFFFFFF000000003F0000007FFFFFFFFF800000001FF0000007FFFFFFFFFC00000001F8000001FFFFFFFFFE00000000FF8000003FFFFFFFFFFFE000000FC000001FFFFFFFFFFFF0000003FC000000FFFFFFFFFFFF0000003F0000007FFFFFFFFFFFC000001FF0000007FFFFFFFFFFFC000001F8000001FFFFFFFFFFFE000000FF8000003FFFFFFFFFFFE000000FC000001FFFFFFFFFFFF0000003FC000000FFFFFFFFFFFF0000003F0000007FFFFFFFFFFFC000001FF0000007FFFFFFFFFFFC;
// synopsys translate_on

// Location: M9K_X78_Y59_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1071w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a97 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a97 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = 2048'h000001F8000001FFFFFFFFFFFE000000FF8000003FFFFFFFFFFFE000000FC000001FFFFFFFFFFFF0000003FC000000FFFFFFFFFFFF0000003F0000007FFFFFFFFFFFC000001FF0000007FFFFFFFFFFFC000001F8000001FFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFE000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFE000000FFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = 2048'hFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = 2048'hFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N18
cycloneive_lcell_comb \U1|blue_out~13 (
// Equation(s):
// \U1|blue_out~13_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|ram_block1a109~portadataout )) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|ram_block1a97~portadataout )))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.cin(gnd),
	.combout(\U1|blue_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~13 .lut_mask = 16'h5140;
defparam \U1|blue_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y40_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1092w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a121 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a121 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = 2048'h000001FFF8000000000003FC000000001FFF8000000000003F000000000FFFE000000000001FF0000000007FFE000000000001F8000000003FFF000000000000FF8000000003FFF000000000000FC000000001FFF8000000000003FC000000001FFF8000000000003F000000000FFFE000000000001FF0000000007FFE000000000001F8000000003FFF000000000000FF8000000003FFF000000000000FC000000001FFF8000000000003FC000000001FFF8000000000003F000000000FFFE000000000001FF0000000007FFE000000000001F8000000003FFF000000000000FF8000000003FFF000000000000FC000000001FFF8000000000003FC00000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = 2048'h1FFF8000000000003F000000000FFFE000000000001FF0000000007FFE000000000001F8000000003FFF000000000000FF8000000003FFF000000000000FC000000001FFF8000000000003FC000000001FFF8000000000003F000000000FFFE000000000001FF0000000007FFE000000000001F8000000003FFF000000000000FF8000000003FFF000000000000FC000000001FFF8000000000003FC000000001FFF8000000000003F000000000FFFE000000000001FF0000000007FFE000000000001F8000000003FFF000000000000FF8000000003FFF000000000000FC000000001FFF8000000000003FC000000001FFF8000000000003F000000000FFFE0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = 2048'h00000000001FF0000000007FFE000000000001F8000000003FFF000000000000FF8000000003FFF000000000000FC000000001FFF8000000000003FC000000001FFF8000000000003F000000000FFFE000000000001FF0000000007FFE000000000001F8000000003FFF000000000000FF8000000003FFF000000000000FC000000001FFF8000000000003FC000000001FFF8000000000003F000000000FFFE000000000001FF0000000007FFE000000000001F8000000003FFF000000000000FF8000000003FFF000000000000FC000000001FFF8000000000003FC000000001FFF8000000000003F000000000FFFE000000000001FF0000000007FFE000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = 2048'h000001F8000000003FFF000000000000FF8000000003FFF000000000000FC000000001FFF8000000000003FC000000001FFF8000000000003F000000000FFFE000000000001FF0000000007FFE000000000001F8000000003FFF000000000000FF8000000003FFF000000000000FC000000001FFF8000000000003FC000000001FFF8000000000003F000000000FFFE000000000001FF0000000007FFE000000000001F8000000003FFF000000000000FF8000000003FFF000000000000FC000000001FFF8000000000003FC000000001FFF8000000000003F000000000FFFE000000000001FF0000000007FFE000000000001F8000000003FFF000000000000;
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1102w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a133 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a133 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a133 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a133 .mem_init3 = 2048'hFFFF800000001FFC00000000000FFFE0000000000000000000007FFFFE000000003FF800000000003FFF00000000000000000000000000700000000000400000000001FFF80000000000000000000020000180000000100000000000000FFFE00000000000000000000000000E00000000000800000000003FFF000000000000000000000007FFF00000000000000000000001FFF800000000000000000000001FFF80000000000000000000000FFFE000000000000000000000007FFE00000000000000000000003FFF000000000000000000000003FFF00000000000000000000001FFF800000000000000000000001FFF80000000000000000000000FFFE0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a133 .mem_init2 = 2048'h00000000000000000000007FFE00000000000000000000003FFF000000000000000000000003FFF00000000000000000000001FFF800000000000000000000001FFF80000000000000000000000FFFE000000000000000000000007FFE00000000000000000000003FFF000000000000000000000003FFF00000000000000000000001FFF800000000000000000000001FFF80000000000000000000000FFFE000000000000000000000007FFE00000000000000000000003FFF000000000000000000000003FFF00000000000000000000001FFF800000000000000000000001FFF80000000000000000000000FFFE000000000000000000000007FFE000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a133 .mem_init1 = 2048'h00000000000000003FFF000000000000000000000003FFF00000000000000000000001FFF800000000000000000000001FFF80000000000000000000000FFFE000000000000000000000007FFE00000000000000000000003FFF000000000000000000000003FFF00000000000000000000001FFF800000000000000000000001FFF80000000000000000000000FFFE000000000000000000000007FFE00000000000000000000003FFF000000000000FF8000000003FFF000000000000FC000000001FFF8000000000007FC000000001FFF8000000000003F000000000FFFE000000000001FF0000000007FFE000000000001F8000000003FFF000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a133 .mem_init0 = 2048'hFF8000000003FFF000000000000FC000000001FFF8000000000003FC000000001FFF8000000000003F000000000FFFE000000000001FF0000000007FFE000000000001F8000000003FFF000000000000FF8000000003FFF000000000000FC000000001FFF8000000000003FC000000001FFF8000000000003F000000000FFFE000000000001FF0000000007FFE000000000001F8000000003FFF000000000000FF8000000003FFF000000000000FC000000001FFF8000000000003FC000000001FFF8000000000003F000000000FFFE000000000001FF0000000007FFE000000000001F8000000003FFF000000000000FF8000000003FFF000000000000FC000;
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N16
cycloneive_lcell_comb \U1|blue_out~12 (
// Equation(s):
// \U1|blue_out~12_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|ram_block1a133~portadataout ))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|ram_block1a121~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a133~portadataout ),
	.cin(gnd),
	.combout(\U1|blue_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~12 .lut_mask = 16'hA820;
defparam \U1|blue_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N4
cycloneive_lcell_comb \U1|blue_out~14 (
// Equation(s):
// \U1|blue_out~14_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\U1|blue_out~13_combout ) # (\U1|blue_out~12_combout )))

	.dataa(gnd),
	.datab(\U1|blue_out~13_combout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\U1|blue_out~12_combout ),
	.cin(gnd),
	.combout(\U1|blue_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~14 .lut_mask = 16'h0F0C;
defparam \U1|blue_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y46_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1132w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a169 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a169 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a169 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a169 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a169 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a169 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800006000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y39_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1112w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a145 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a145 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a145 .mem_init3 = 2048'h0000000000000000000000000000000000000000001000003FFF0000000000000000030000000000030C000000000060000001FFF80000000000000000040000000000103000000000000000000FFFE000000000000000004000000000006040000000000C0000003FFF0000000000000000030000000000030C000000000060000001FFF80000000000000000040000000000103000000000000000000FFFE000000000000000004000000000006040000000000C0000003FFF000000000000000003C0000000000F0F0000000001E0000001FFF80000000000000000060000000000301C00000000070000000FFFE00000000000000000780000000001E060;
defparam \U4|altsyncram_component|auto_generated|ram_block1a145 .mem_init2 = 2048'h00000000380000003FFF000000000000000001A00000000016078000000002E0000001FFF800000000000000000E8000000000B83A000000000F0000000FFFE000000000000000003C0000000002E0F0000000005C0000003FFF00000000000000000060000000001801800000000200000001FFF800000000000000000080000000008002000000000C0000000FFFE000000000000000000C0000000003001000000000400000003FFF0000000000000000007000000001F801F80000003E00000001FFF8000000000000000000C00000000F8003E0000000FC0000000FFFE000000000000000000F000000003F003F00000007C00000003FFF000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a145 .mem_init1 = 2048'h00000040000000000801000000000100000001FFF80000000000000000000000000000000000000000040000000FFFE00000000000000000080000000001002000000000000000003FFF0000000000000000000C000000040000060000008000000001FFF80000000000000000001000000018000000000003000000000FFFE000000000000000000180000000800000C0000000000000003FFF0000000000000000000C000000040000060000008000000001FFF80000000000000000001000000018000000000003000000000FFFE000000000000000000180000000800000C0000000000000003FFF00000000000000000007F80000FC000003FC007F8000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a145 .mem_init0 = 2048'h000001FFF80000000000000000001FE00003F800001FF001FF000000000FFFE0000000000000000001FF80000F800000FFC00FF8000000003FFF0000000000000000000FFA00010E000007FC00FFC000000001FFF80000000000000000003FD000067000001FE805FF000000000FFFE0000000000000000001FF400011C000007FA017F8000000003FFF00000000000000000000020001700000000000C00000000001FFF800000000000000000000300007C0000000180400000000000FFFE00000000000000000000040001E00000000201800000000003FFF0000000000000000000003FFFF7000000001FFC00000000001FFF8000000000000000000003F;
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N26
cycloneive_lcell_comb \U1|blue_out~15 (
// Equation(s):
// \U1|blue_out~15_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a169~portadataout )) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a145~portadataout )))))

	.dataa(\U4|altsyncram_component|auto_generated|ram_block1a169~portadataout ),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a145~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\U1|blue_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~15 .lut_mask = 16'h00AC;
defparam \U1|blue_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y55_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a181 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1142w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a181 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a181 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a181 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a181 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_bit_number = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a181 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a181 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a181 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a181 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a181 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a181 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y32_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1122w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a157 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a157 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a157 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a157 .mem_init3 = 2048'h00000000000000000000300000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000060000000000000000000000000000000000000000000000030000080000000000000000000000000000000000000000000003F00000FC000000000000000000000000000000000000000000001F800007F0000000000000000000000000000000000000000000007F00000F8000000000000000000000000000000000000000000007F00000FA000000000000000000000000000000000000000000002FC00007E800000000000000000000000000000000000000000000FE00001F40000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a157 .mem_init2 = 2048'h0000000000000000000000000000000000000000580000006000000000000000000000000000000000000000000002E0000000800000000000000000000000000000000000000000000B0000000C00000000000000000000000000000000000000000007D8000000600000000000000000000000000000000000000000001EE000000080000000000000000000000000000000000000000000FB0000000C00000000000000000000000000000000000000000000180000004000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000300000008000000060000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a157 .mem_init1 = 2048'h0000001FF8000000008000002300000000000000000000000000000000007FE000000008000000C00000000000000000000000000000000002FF000000003000000600000000000000000000000000000000001FF8000000008000002300000000000000000000000000000000007FE000000008000000C00000000000000000000000000000000002FF000000003000FFFE3000000000000000000000000000FFFFFFFFF800000000FFFFFFE38000000000000000000000000007FFFFFFFFE00000000FFFFFFFC6000000000000000000000000001FFFFFFEFF000000003FFFFFFC7000000000000000000000000000FFFFFE07F800000001FFFFFFF3A00000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a157 .mem_init0 = 2048'h000000000000000000000BFFFFF83FE000000007FFFFFFCE000000000000000000000000002FFFFFC0FF000000003FFF00000000000000000000000000000000000001FFF80000000000000000600000000000000000000000000800000FFFE00000000000000000800000000000000000000000003000003FFF00000000000000000C000000000000F8000000000018800001FFF8000000000000000070000000000007C00000000000E800000FFFE00000000000000000C000000000001F0000000000033000003FFF00000000000000000000000000000000000000000000800001FFF80000000000000000400000000000000000000000000000000FFFE0;
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N28
cycloneive_lcell_comb \U1|blue_out~16 (
// Equation(s):
// \U1|blue_out~16_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a181~portadataout )) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a157~portadataout )))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a181~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a157~portadataout ),
	.cin(gnd),
	.combout(\U1|blue_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~16 .lut_mask = 16'hC480;
defparam \U1|blue_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N30
cycloneive_lcell_comb \U1|blue_out~17 (
// Equation(s):
// \U1|blue_out~17_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\U1|blue_out~15_combout ) # (\U1|blue_out~16_combout )))

	.dataa(\U1|blue_out~15_combout ),
	.datab(gnd),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\U1|blue_out~16_combout ),
	.cin(gnd),
	.combout(\U1|blue_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~17 .lut_mask = 16'hF0A0;
defparam \U1|blue_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N10
cycloneive_lcell_comb \U1|blue_out~18 (
// Equation(s):
// \U1|blue_out~18_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [4] & (\U4|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\U1|blue_out~14_combout ) # (\U1|blue_out~17_combout ))))

	.dataa(\U1|blue_out~14_combout ),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datac(\U1|blue_out~17_combout ),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.cin(gnd),
	.combout(\U1|blue_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~18 .lut_mask = 16'h3200;
defparam \U1|blue_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1009w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a37 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = 2048'h7FFFFFFFFFFF80000000000000000000003FFFFFFFFFFFFFFFC001FFFFFFFFFFE000000000000000000000007FFFFFFFFFFFFFFF8003FFFFFFFFFFC00000000000000000000005FFFFFFFFFFFFFFF8003FFFFFFFFFFC00000000000000000000001FFFFFFFFFFFFFFFC000FFFFFFFFFFE000000000000000000000007FFFFFFFFFFFFFFF0003FFFFFFFFFF800000000000000000000001FFFFFFFFFFFFFFF8001FFFFFFFFFFC00000000000000000000001FFFFFFFFFFFFFFFC000FFFFFFFFFFE000000000000000000000007FFFFFFFFFFFFFFF0003FFFFFFFFFF800000000000000000000001FFFFFFFFFFFFFFF8001FFFFFFFFFFC00000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = 2048'h0003FFFFFFFFFFFFFE0000007FFFFFC00000000000000000000000000FFFFFFFFFFFFFF8000003FFFFFF000000000000000000000000007FFFFFFFFFFFFFC000000FFFFFFC00000000000000000000000003FFFFFFFFFFFFFE0000007FFFFFC00000000000000000000000000FFFFFFFFFFFFFF8000003FFFFFF000000000000000000000000007FFFFFFFFFFFFFC000000FFFFFFC00000000000000000000000003FFFFFFFFFFFFFE0000007FFFFFC00000000000000000000000000FFFFFFFFFFFFFF8000003FFFFFF000000000000000000000000007FFFFFFFFFFFFFC000000FFFFFFC00000000000000000000000001FFFFFFFFFFFFFE0000007FFFFFC0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'h0000000000000000000000000FFFFFFFFFFFFFF0000001FFFFFF000000000000000000000000003FFFFFFFFFFFFFC000000FFFFFF8000000000000000000000000007FFFFFFFFFFFA00000000000000000000000000000000000000005FFFFFFFFFFFE00000000000000000000000000000000000000001FFFFFFFFFFFFC00000000000000000000000000000000000000007FFFFFFFFFFF800000000000000000000000000000000000000001FFFFFFFFFFFE00000000000000000000000000000000000000000FFFFFFFFFFFF800000000000000000000000000000000000000007FFFFFFFFFFF800000000000000000000000000000000000000001FFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'hFFFFFE00000000000000000000000000000000000000000FFFFFFFFFFFF8000000000000000000000000000000000000000001FFFFFFFFFE0000000000000000000000000000000000000000000FFFFFFFFFF00000000000000000000000000000000000000000003FFFFFFFFFC0000000000000000000000000000000000000000001FFFFFFFFFE0000000000000000000000000000000000000000000FFFFFFFFFF00000000000000000000000000000000000000000003FFFFFFFFFC0000000000000000000000000000000000000000001FFFFFFFFFE0000000000000000000000000000000000000000000FFFFFFFFFF000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y19_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode999w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000003FFFFFFFFFC0000000000000000000000000000000000000000001FFFFFFFFFC00000000000000000000000000000000000000000007FFFFFFFFF00000000000000000000000000000000000000000003FFFFFFFFF8000000000000000000000000000000000000000000017FFFFFC00000000000000000000000000000000000000000000003FFFFFF80000000000000000000000000000000000000000000002FFFFFFA00000000000000000000000000000000000000000000007FFFFFC00000000000000000000000000000000000000000000003FFFFFF00000000000000000000000000000000000000000000000FFFFFF80000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'h0000000000000000000000000000000000000007FFFFFC00000000000000000000000000000000000000000000003FFFFFF00000000000000000000000000000000000000000000000FFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y13_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode972w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y15_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode989w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N20
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~36 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~36_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\U4|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\U4|altsyncram_component|auto_generated|ram_block1a13~portadataout )))) # (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|ram_block1a1~portadataout  & 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1])))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~36 .lut_mask = 16'hAEA4;
defparam \U4|altsyncram_component|auto_generated|mux2|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N26
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~37 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~37_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|mux2|_~36_combout  & 
// (\U4|altsyncram_component|auto_generated|ram_block1a37~portadataout )) # (!\U4|altsyncram_component|auto_generated|mux2|_~36_combout  & ((\U4|altsyncram_component|auto_generated|ram_block1a25~portadataout ))))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\U4|altsyncram_component|auto_generated|mux2|_~36_combout ))))

	.dataa(\U4|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|mux2|_~36_combout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~37 .lut_mask = 16'hBBC0;
defparam \U4|altsyncram_component|auto_generated|mux2|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N16
cycloneive_lcell_comb \U1|blue_out~22 (
// Equation(s):
// \U1|blue_out~22_combout  = (\U1|blue_out~21_combout ) # ((\U1|blue_out~18_combout ) # ((\U1|red_out~13_combout  & \U4|altsyncram_component|auto_generated|mux2|_~37_combout )))

	.dataa(\U1|blue_out~21_combout ),
	.datab(\U1|blue_out~18_combout ),
	.datac(\U1|red_out~13_combout ),
	.datad(\U4|altsyncram_component|auto_generated|mux2|_~37_combout ),
	.cin(gnd),
	.combout(\U1|blue_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~22 .lut_mask = 16'hFEEE;
defparam \U1|blue_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N22
cycloneive_lcell_comb \U1|blue_out~23 (
// Equation(s):
// \U1|blue_out~23_combout  = (\U1|blue_out~22_combout  & ((\U1|red_out~15_combout ) # ((\U3|altsyncram_component|auto_generated|q_a [1] & \U1|red_out~16_combout )))) # (!\U1|blue_out~22_combout  & (\U3|altsyncram_component|auto_generated|q_a [1] & 
// (\U1|red_out~16_combout )))

	.dataa(\U1|blue_out~22_combout ),
	.datab(\U3|altsyncram_component|auto_generated|q_a [1]),
	.datac(\U1|red_out~16_combout ),
	.datad(\U1|red_out~15_combout ),
	.cin(gnd),
	.combout(\U1|blue_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~23 .lut_mask = 16'hEAC0;
defparam \U1|blue_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N23
dffeas \U1|blue_out[1] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|blue_out~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|blue_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|blue_out[1] .is_wysiwyg = "true";
defparam \U1|blue_out[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y29_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1029w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a62 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 2;
defparam \U4|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFDFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1049w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a86 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 2;
defparam \U4|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1019w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a50 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \U4|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFDFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'hFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y16_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1039w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a74 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \U4|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N24
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~38 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~38_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\U4|altsyncram_component|auto_generated|ram_block1a74~portadataout ) # 
// (\U4|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a50~portadataout  & 
// ((!\U4|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~38 .lut_mask = 16'hAAE4;
defparam \U4|altsyncram_component|auto_generated|mux2|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N6
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~39 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~39_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|mux2|_~38_combout  & 
// ((\U4|altsyncram_component|auto_generated|ram_block1a86~portadataout ))) # (!\U4|altsyncram_component|auto_generated|mux2|_~38_combout  & (\U4|altsyncram_component|auto_generated|ram_block1a62~portadataout )))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\U4|altsyncram_component|auto_generated|mux2|_~38_combout ))))

	.dataa(\U4|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|mux2|_~38_combout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~39 .lut_mask = 16'hF388;
defparam \U4|altsyncram_component|auto_generated|mux2|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a206 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1174w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a206 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a206 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a206 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a206 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_bit_number = 2;
defparam \U4|altsyncram_component|auto_generated|ram_block1a206 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a206 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a206 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a206 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a206 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a206 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a206 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a194 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a194 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a194 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a194 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a194 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \U4|altsyncram_component|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a194 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a194 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a194 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a194 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a194 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a194 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a218 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1184w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a218 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a218 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a218 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a218 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_bit_number = 2;
defparam \U4|altsyncram_component|auto_generated|ram_block1a218 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a218 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a218 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a218 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a218 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a218 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a218 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N20
cycloneive_lcell_comb \U1|blue_out~24 (
// Equation(s):
// \U1|blue_out~24_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a218~portadataout ))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a194~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|ram_block1a194~portadataout ),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a218~portadataout ),
	.cin(gnd),
	.combout(\U1|blue_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~24 .lut_mask = 16'h3202;
defparam \U1|blue_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N2
cycloneive_lcell_comb \U1|blue_out~25 (
// Equation(s):
// \U1|blue_out~25_combout  = (\U1|blue_out~24_combout ) # ((\U4|altsyncram_component|auto_generated|ram_block1a206~portadataout  & (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & !\U4|altsyncram_component|auto_generated|out_address_reg_a 
// [1])))

	.dataa(\U4|altsyncram_component|auto_generated|ram_block1a206~portadataout ),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\U1|blue_out~24_combout ),
	.cin(gnd),
	.combout(\U1|blue_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~25 .lut_mask = 16'hFF08;
defparam \U1|blue_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N12
cycloneive_lcell_comb \U1|blue_out~26 (
// Equation(s):
// \U1|blue_out~26_combout  = (\U1|red_out~3_combout  & ((\U1|blue_out~25_combout ) # ((\U1|red_out~4_combout  & \U4|altsyncram_component|auto_generated|mux2|_~39_combout )))) # (!\U1|red_out~3_combout  & (\U1|red_out~4_combout  & 
// (\U4|altsyncram_component|auto_generated|mux2|_~39_combout )))

	.dataa(\U1|red_out~3_combout ),
	.datab(\U1|red_out~4_combout ),
	.datac(\U4|altsyncram_component|auto_generated|mux2|_~39_combout ),
	.datad(\U1|blue_out~25_combout ),
	.cin(gnd),
	.combout(\U1|blue_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~26 .lut_mask = 16'hEAC0;
defparam \U1|blue_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y41_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1112w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a146 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a146 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \U4|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a146 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a146 .mem_init3 = 2048'hFFFFFFFFFFFFFFFE000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFD000000000002F400000000005FFFFFFFFFFFFFFFFFFFFFFFFFFFF4000000000017D00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000005F40000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFD000000000002F400000000005FFFFFFFFFFFFFFFFFFFFFFFFFFFF4000000000017D00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000005F40000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFDC0000000000EF70000000001DFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000037DC0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFB80000000001DF60;
defparam \U4|altsyncram_component|auto_generated|ram_block1a146 .mem_init2 = 2048'h000000003BFFFFFFFFFFFFFFFFFFFFFFFFFFFE200000000011F880000000021FFFFFFFFFFFFFFFFFFFFFFFFFFFF0800000000087C20000000008FFFFFFFFFFFFFFFFFFFFFFFFFFFFC400000000021F100000000043FFFFFFFFFFFFFFFFFFFFFFFFFFFFA00000000017FE8000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8000000000BFFA000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40000000002FFF0000000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFB000000001F7FEF80000003EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC00000000FBFFBE0000000FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7000000003EFFDF00000007DFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a146 .mem_init1 = 2048'hFFFFFF800000000007FE0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000003FF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000FFC0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF400000005FFFFFA000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000000017FFFFE0000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80000000BFFFFF40000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF400000005FFFFFA000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000000017FFFFE0000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80000000BFFFFF40000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F80000FDFFFFFBFC007FBFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a146 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFE00003F7FFFFFFF001FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF80000FBFFFFF7FC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF002000171FFFFF80000803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01000058FFFFFE0080400FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0040001E3FFFFF80201007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00017FFFFFFFFC00BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD00005FFFFFFFFE805FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40001FFFFFFFFFA017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFF7FFFFFFFFDFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF;
// synopsys translate_on

// Location: M9K_X15_Y34_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1132w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a170 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a170 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 2;
defparam \U4|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a170 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a170 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a170 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a170 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a170 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFF000000000000000000000000000000000000000000000000BFFFFA000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N10
cycloneive_lcell_comb \U1|blue_out~30 (
// Equation(s):
// \U1|blue_out~30_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a170~portadataout ))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a146~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|ram_block1a146~portadataout ),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a170~portadataout ),
	.cin(gnd),
	.combout(\U1|blue_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~30 .lut_mask = 16'h0E02;
defparam \U1|blue_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y35_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1092w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a122 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 2;
defparam \U4|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a122 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1102w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a134 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a134 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 2;
defparam \U4|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a134 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a134 .mem_init3 = 2048'hFFFDFFFFFFFFEFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFBFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800007FFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00003FFFFFFFFE001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a134 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a134 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a134 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N8
cycloneive_lcell_comb \U1|blue_out~27 (
// Equation(s):
// \U1|blue_out~27_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|ram_block1a134~portadataout ))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|ram_block1a122~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a134~portadataout ),
	.cin(gnd),
	.combout(\U1|blue_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~27 .lut_mask = 16'hC840;
defparam \U1|blue_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1071w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a98 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \U4|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a98 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1082w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a110 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 2;
defparam \U4|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a110 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N6
cycloneive_lcell_comb \U1|blue_out~28 (
// Equation(s):
// \U1|blue_out~28_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|ram_block1a110~portadataout ))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|ram_block1a98~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.cin(gnd),
	.combout(\U1|blue_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~28 .lut_mask = 16'h3210;
defparam \U1|blue_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N16
cycloneive_lcell_comb \U1|blue_out~29 (
// Equation(s):
// \U1|blue_out~29_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\U1|blue_out~27_combout ) # (\U1|blue_out~28_combout )))

	.dataa(gnd),
	.datab(\U1|blue_out~27_combout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\U1|blue_out~28_combout ),
	.cin(gnd),
	.combout(\U1|blue_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~29 .lut_mask = 16'h0F0C;
defparam \U1|blue_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a182 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1142w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a182 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a182 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a182 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a182 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_bit_number = 2;
defparam \U4|altsyncram_component|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a182 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a182 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a182 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a182 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a182 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a182 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y31_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1122w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a158 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a158 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 2;
defparam \U4|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a158 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a158 .mem_init3 = 2048'h000000000000000000002FFFFE800000000000000000000000000000000000000000000000FFFFF000000000000000000000000000000000000000000000000BFFFFA000000000000000000000000000000000000000000000002FFFFE80000000000000000000000000000000000000000000003FFFFFFFC000000000000000000000000000000000000000000001FBFFFFBF0000000000000000000000000000000000000000000007EFFFFEF80000000000000000000000000000000000000000000040FFFFF0200000000000000000000000000000000000000000000203FFFF8080000000000000000000000000000000000000000000081FFFFE040000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a158 .mem_init2 = 2048'h00000000000000000000000000000000000000007FFFFFFFA000000000000000000000000000000000000000000002FFFFFFFE800000000000000000000000000000000000000000000FFFFFFFF400000000000000000000000000000000000000000007FFFFFFFFA00000000000000000000000000000000000000000001EFFFFFFFE80000000000000000000000000000000000000000000FFFFFFFFF4000000000000000000000000000000000000000000003FFFFFFF8000000000000000000000000000000000000000000000FFFFFFFE0000000000000000000000000000000000000000000007FFFFFFF0000000058000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a158 .mem_init1 = 2048'h00000017FFFFFFFFFE8000002D00000000000000000000000000000000007FFFFFFFFFF0000000B00000000000000000000000000000000002FFFFFFFFFFD0000005800000000000000000000000000000000017FFFFFFFFFE8000002D00000000000000000000000000000000007FFFFFFFFFF0000000B00000000000000000000000000000000002FFFFFFFFFFD000FFFDB000000000000000000000000000FFFFFFF7FFFFFFFFFEFFFFFFED8000000000000000000000000007FFFFFFFFFFFFFFFFF7FFFFFFB6000000000000000000000000001FFFFFFEFFFFFFFFFFDFFF00038000000000000000000000000000000001FFFFFFFFFFFE0000000C200000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a158 .mem_init0 = 2048'h0000000000000000000008000007FFFFFFFFFFF800000030000000000000000000000000002000003FFFFFFFFFFFC000FFFFF000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFA00000000000000000000000000BFFFFFFFFFFFFFFFFFFFFFFFFFE800000000000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000F80000000000187FFFFFFFFFFFFFFFFFFFFFFFFFB0000000000007C00000000000EBFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000001F0000000000032FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000003FFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N28
cycloneive_lcell_comb \U1|blue_out~31 (
// Equation(s):
// \U1|blue_out~31_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a182~portadataout )) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a158~portadataout )))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a182~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a158~portadataout ),
	.cin(gnd),
	.combout(\U1|blue_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~31 .lut_mask = 16'hA280;
defparam \U1|blue_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N30
cycloneive_lcell_comb \U1|blue_out~32 (
// Equation(s):
// \U1|blue_out~32_combout  = (\U1|blue_out~29_combout ) # ((\U4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\U1|blue_out~30_combout ) # (\U1|blue_out~31_combout ))))

	.dataa(\U1|blue_out~30_combout ),
	.datab(\U1|blue_out~29_combout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\U1|blue_out~31_combout ),
	.cin(gnd),
	.combout(\U1|blue_out~32_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~32 .lut_mask = 16'hFCEC;
defparam \U1|blue_out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N18
cycloneive_lcell_comb \U1|blue_out~33 (
// Equation(s):
// \U1|blue_out~33_combout  = (\U1|blue_out~26_combout ) # ((\U1|blue_out~32_combout  & (!\U4|altsyncram_component|auto_generated|out_address_reg_a [4] & \U4|altsyncram_component|auto_generated|out_address_reg_a [3])))

	.dataa(\U1|blue_out~26_combout ),
	.datab(\U1|blue_out~32_combout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.cin(gnd),
	.combout(\U1|blue_out~33_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~33 .lut_mask = 16'hAEAA;
defparam \U1|blue_out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1009w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a38 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 2;
defparam \U4|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode999w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \U4|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X104_Y25_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode972w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \U4|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y10_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode989w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \U4|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N20
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~40 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~40_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\U4|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~40 .lut_mask = 16'hF2C2;
defparam \U4|altsyncram_component|auto_generated|mux2|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N18
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~41 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~41_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|mux2|_~40_combout  & 
// (\U4|altsyncram_component|auto_generated|ram_block1a38~portadataout )) # (!\U4|altsyncram_component|auto_generated|mux2|_~40_combout  & ((\U4|altsyncram_component|auto_generated|ram_block1a26~portadataout ))))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\U4|altsyncram_component|auto_generated|mux2|_~40_combout ))))

	.dataa(\U4|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\U4|altsyncram_component|auto_generated|mux2|_~40_combout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~41 .lut_mask = 16'hAFC0;
defparam \U4|altsyncram_component|auto_generated|mux2|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N4
cycloneive_lcell_comb \U1|blue_out~34 (
// Equation(s):
// \U1|blue_out~34_combout  = (\U1|blue_out~33_combout ) # ((\U1|red_out~13_combout  & \U4|altsyncram_component|auto_generated|mux2|_~41_combout ))

	.dataa(gnd),
	.datab(\U1|red_out~13_combout ),
	.datac(\U1|blue_out~33_combout ),
	.datad(\U4|altsyncram_component|auto_generated|mux2|_~41_combout ),
	.cin(gnd),
	.combout(\U1|blue_out~34_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~34 .lut_mask = 16'hFCF0;
defparam \U1|blue_out~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N2
cycloneive_lcell_comb \U1|blue_out~35 (
// Equation(s):
// \U1|blue_out~35_combout  = (\U1|blue_out~34_combout  & ((\U1|red_out~15_combout ) # ((\U3|altsyncram_component|auto_generated|q_a [2] & \U1|red_out~16_combout )))) # (!\U1|blue_out~34_combout  & (\U3|altsyncram_component|auto_generated|q_a [2] & 
// ((\U1|red_out~16_combout ))))

	.dataa(\U1|blue_out~34_combout ),
	.datab(\U3|altsyncram_component|auto_generated|q_a [2]),
	.datac(\U1|red_out~15_combout ),
	.datad(\U1|red_out~16_combout ),
	.cin(gnd),
	.combout(\U1|blue_out~35_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~35 .lut_mask = 16'hECA0;
defparam \U1|blue_out~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N3
dffeas \U1|blue_out[2] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|blue_out~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|blue_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|blue_out[2] .is_wysiwyg = "true";
defparam \U1|blue_out[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y12_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode989w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 3;
defparam \U4|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y17_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode972w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \U4|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N26
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~44 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~44_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\U4|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|ram_block1a15~portadataout )) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|ram_block1a3~portadataout )))))

	.dataa(\U4|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~44 .lut_mask = 16'hE3E0;
defparam \U4|altsyncram_component|auto_generated|mux2|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode999w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \U4|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1009w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a39 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 3;
defparam \U4|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N24
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~45 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~45_combout  = (\U4|altsyncram_component|auto_generated|mux2|_~44_combout  & (((\U4|altsyncram_component|auto_generated|ram_block1a39~portadataout ) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\U4|altsyncram_component|auto_generated|mux2|_~44_combout  & (\U4|altsyncram_component|auto_generated|ram_block1a27~portadataout  & 
// ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\U4|altsyncram_component|auto_generated|mux2|_~44_combout ),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~45 .lut_mask = 16'hE4AA;
defparam \U4|altsyncram_component|auto_generated|mux2|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a219 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1184w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a219 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a219 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a219 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a219 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_bit_number = 3;
defparam \U4|altsyncram_component|auto_generated|ram_block1a219 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a219 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a219 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a219 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a219 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a219 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a219 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a195 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a195 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a195 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a195 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a195 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \U4|altsyncram_component|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a195 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a195 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a195 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a195 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a195 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a195 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N22
cycloneive_lcell_comb \U1|blue_out~36 (
// Equation(s):
// \U1|blue_out~36_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a219~portadataout )) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a195~portadataout )))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a219~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a195~portadataout ),
	.cin(gnd),
	.combout(\U1|blue_out~36_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~36 .lut_mask = 16'h5140;
defparam \U1|blue_out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a207 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1174w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a207 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a207 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a207 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a207 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_bit_number = 3;
defparam \U4|altsyncram_component|auto_generated|ram_block1a207 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a207 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a207 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a207 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a207 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a207 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a207 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N22
cycloneive_lcell_comb \U1|blue_out~37 (
// Equation(s):
// \U1|blue_out~37_combout  = (\U1|blue_out~36_combout ) # ((!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & \U4|altsyncram_component|auto_generated|ram_block1a207~portadataout 
// )))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\U1|blue_out~36_combout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a207~portadataout ),
	.cin(gnd),
	.combout(\U1|blue_out~37_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~37 .lut_mask = 16'hDCCC;
defparam \U1|blue_out~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1029w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a63 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 3;
defparam \U4|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1039w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a75 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \U4|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1019w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a51 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \U4|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N24
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~42 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~42_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|out_address_reg_a [1])) # (!\U4|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a75~portadataout )) # (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\U4|altsyncram_component|auto_generated|ram_block1a51~portadataout )))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~42 .lut_mask = 16'hD9C8;
defparam \U4|altsyncram_component|auto_generated|mux2|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y19_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1049w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a87 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 3;
defparam \U4|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N24
cycloneive_lcell_comb \U4|altsyncram_component|auto_generated|mux2|_~43 (
// Equation(s):
// \U4|altsyncram_component|auto_generated|mux2|_~43_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|mux2|_~42_combout  & 
// ((\U4|altsyncram_component|auto_generated|ram_block1a87~portadataout ))) # (!\U4|altsyncram_component|auto_generated|mux2|_~42_combout  & (\U4|altsyncram_component|auto_generated|ram_block1a63~portadataout )))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\U4|altsyncram_component|auto_generated|mux2|_~42_combout ))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|mux2|_~42_combout ),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.cin(gnd),
	.combout(\U4|altsyncram_component|auto_generated|mux2|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|mux2|_~43 .lut_mask = 16'hF858;
defparam \U4|altsyncram_component|auto_generated|mux2|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N30
cycloneive_lcell_comb \U1|blue_out~38 (
// Equation(s):
// \U1|blue_out~38_combout  = (\U1|blue_out~37_combout  & ((\U1|red_out~3_combout ) # ((\U1|red_out~4_combout  & \U4|altsyncram_component|auto_generated|mux2|_~43_combout )))) # (!\U1|blue_out~37_combout  & (((\U1|red_out~4_combout  & 
// \U4|altsyncram_component|auto_generated|mux2|_~43_combout ))))

	.dataa(\U1|blue_out~37_combout ),
	.datab(\U1|red_out~3_combout ),
	.datac(\U1|red_out~4_combout ),
	.datad(\U4|altsyncram_component|auto_generated|mux2|_~43_combout ),
	.cin(gnd),
	.combout(\U1|blue_out~38_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~38 .lut_mask = 16'hF888;
defparam \U1|blue_out~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1112w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a147 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a147 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \U4|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a147 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a147 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFDFBFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFDFBFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFF1F8FFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFCFE3FFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFE3F9F;
defparam \U4|altsyncram_component|auto_generated|ram_block1a147 .mem_init2 = 2048'hFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFEFFF7FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF7FFDFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFDFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFEFFF7FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF7FFDFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFDFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFE0FFF07FFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFF07FFC1FFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFC1FFE0FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a147 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFBFFFFFDFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFEFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF7FFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFBFFFFFDFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFEFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF7FFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFF03FFFFFC03FF807FFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a147 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFC0FFFFFE00FFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFF07FFFFF803FF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFBFFFFFFFFF7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFEFFFFFFFFFDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFBFFFFFFFFF7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFEFFFFFFFFFDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000FFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0;
// synopsys translate_on

// Location: M9K_X64_Y56_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1132w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a171 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a171 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 3;
defparam \U4|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a171 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a171 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a171 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a171 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a171 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N12
cycloneive_lcell_comb \U1|blue_out~42 (
// Equation(s):
// \U1|blue_out~42_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a171~portadataout ))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a147~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|ram_block1a147~portadataout ),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a171~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\U1|blue_out~42_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~42 .lut_mask = 16'h0C0A;
defparam \U1|blue_out~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1122w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a159 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a159 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 3;
defparam \U4|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a159 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a159 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFDFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFBFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a159 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a159 .mem_init1 = 2048'hFFFFFFEFFFFFFFFFFF7FFFFFDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFEFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFF7FFFFFDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFEFFF0003CFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFF0000001E7FFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFFFFFFFF800000079FFFFFFFFFFFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a159 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFF07FFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFF83FFFFFFFFFFF17FFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFE0FFFFFFFFFFFCDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y61_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a183 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1142w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a183 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a183 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a183 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a183 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_bit_number = 3;
defparam \U4|altsyncram_component|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a183 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a183 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a183 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a183 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a183 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a183 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N18
cycloneive_lcell_comb \U1|blue_out~43 (
// Equation(s):
// \U1|blue_out~43_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|ram_block1a183~portadataout ))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & (\U4|altsyncram_component|auto_generated|ram_block1a159~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a159~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|ram_block1a183~portadataout ),
	.cin(gnd),
	.combout(\U1|blue_out~43_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~43 .lut_mask = 16'hC840;
defparam \U1|blue_out~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y58_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1071w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a99 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \U4|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a99 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y54_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1082w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a111 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 3;
defparam \U4|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a111 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N8
cycloneive_lcell_comb \U1|blue_out~40 (
// Equation(s):
// \U1|blue_out~40_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|ram_block1a111~portadataout ))) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|ram_block1a99~portadataout ))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\U1|blue_out~40_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~40 .lut_mask = 16'h00E4;
defparam \U1|blue_out~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1102w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a135 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a135 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 3;
defparam \U4|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a135 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a135 .mem_init3 = 2048'h0003FFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000FFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a135 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a135 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a135 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \U4|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U4|altsyncram_component|auto_generated|rden_decode|w_anode1092w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\U2|bg_in[12]~32_combout ,\U2|bg_in[11]~31_combout ,\U2|bg_in[10]~30_combout ,\U2|bg_in[9]~29_combout ,\U2|bg_in[8]~26_combout ,\U2|bg_in[7]~25_combout ,\U2|bg_in[6]~24_combout ,\U2|bg_in[5]~23_combout ,\U2|bg_in[4]~22_combout ,\U2|bg_in[3]~21_combout ,
\U2|bg_in[2]~20_combout ,\U2|bg_in[1]~19_combout ,\U2|bg_in[0]~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a123 .init_file = "../background.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "background:U4|altsyncram:altsyncram_component|altsyncram_cvr3:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "rom";
defparam \U4|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "clock0";
defparam \U4|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 3;
defparam \U4|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \U4|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 153600;
defparam \U4|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 12;
defparam \U4|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a123 .port_a_write_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \U4|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \U4|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N6
cycloneive_lcell_comb \U1|blue_out~39 (
// Equation(s):
// \U1|blue_out~39_combout  = (\U4|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & (\U4|altsyncram_component|auto_generated|ram_block1a135~portadataout )) # 
// (!\U4|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\U4|altsyncram_component|auto_generated|ram_block1a123~portadataout )))))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\U4|altsyncram_component|auto_generated|ram_block1a135~portadataout ),
	.datac(\U4|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datad(\U4|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\U1|blue_out~39_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~39 .lut_mask = 16'hD800;
defparam \U1|blue_out~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N10
cycloneive_lcell_comb \U1|blue_out~41 (
// Equation(s):
// \U1|blue_out~41_combout  = (!\U4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\U1|blue_out~40_combout ) # (\U1|blue_out~39_combout )))

	.dataa(\U4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(\U1|blue_out~40_combout ),
	.datad(\U1|blue_out~39_combout ),
	.cin(gnd),
	.combout(\U1|blue_out~41_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~41 .lut_mask = 16'h5550;
defparam \U1|blue_out~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N4
cycloneive_lcell_comb \U1|blue_out~44 (
// Equation(s):
// \U1|blue_out~44_combout  = (\U1|blue_out~41_combout ) # ((\U4|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\U1|blue_out~42_combout ) # (\U1|blue_out~43_combout ))))

	.dataa(\U1|blue_out~42_combout ),
	.datab(\U1|blue_out~43_combout ),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\U1|blue_out~41_combout ),
	.cin(gnd),
	.combout(\U1|blue_out~44_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~44 .lut_mask = 16'hFFE0;
defparam \U1|blue_out~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N16
cycloneive_lcell_comb \U1|blue_out~45 (
// Equation(s):
// \U1|blue_out~45_combout  = (\U1|blue_out~38_combout ) # ((\U4|altsyncram_component|auto_generated|out_address_reg_a [3] & (!\U4|altsyncram_component|auto_generated|out_address_reg_a [4] & \U1|blue_out~44_combout )))

	.dataa(\U1|blue_out~38_combout ),
	.datab(\U4|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(\U4|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datad(\U1|blue_out~44_combout ),
	.cin(gnd),
	.combout(\U1|blue_out~45_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~45 .lut_mask = 16'hAEAA;
defparam \U1|blue_out~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N4
cycloneive_lcell_comb \U1|blue_out~46 (
// Equation(s):
// \U1|blue_out~46_combout  = (\U1|blue_out~45_combout ) # ((\U4|altsyncram_component|auto_generated|mux2|_~45_combout  & \U1|red_out~13_combout ))

	.dataa(\U4|altsyncram_component|auto_generated|mux2|_~45_combout ),
	.datab(gnd),
	.datac(\U1|red_out~13_combout ),
	.datad(\U1|blue_out~45_combout ),
	.cin(gnd),
	.combout(\U1|blue_out~46_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~46 .lut_mask = 16'hFFA0;
defparam \U1|blue_out~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N0
cycloneive_lcell_comb \U1|blue_out~47 (
// Equation(s):
// \U1|blue_out~47_combout  = (\U1|blue_out~46_combout  & ((\U1|red_out~15_combout ) # ((\U3|altsyncram_component|auto_generated|q_a [3] & \U1|red_out~16_combout )))) # (!\U1|blue_out~46_combout  & (((\U3|altsyncram_component|auto_generated|q_a [3] & 
// \U1|red_out~16_combout ))))

	.dataa(\U1|blue_out~46_combout ),
	.datab(\U1|red_out~15_combout ),
	.datac(\U3|altsyncram_component|auto_generated|q_a [3]),
	.datad(\U1|red_out~16_combout ),
	.cin(gnd),
	.combout(\U1|blue_out~47_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out~47 .lut_mask = 16'hF888;
defparam \U1|blue_out~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N1
dffeas \U1|blue_out[3] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|blue_out~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|blue_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|blue_out[3] .is_wysiwyg = "true";
defparam \U1|blue_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y28_N6
cycloneive_lcell_comb \U5|Add0~0 (
// Equation(s):
// \U5|Add0~0_combout  = \U5|score [0] $ (VCC)
// \U5|Add0~1  = CARRY(\U5|score [0])

	.dataa(\U5|score [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U5|Add0~0_combout ),
	.cout(\U5|Add0~1 ));
// synopsys translate_off
defparam \U5|Add0~0 .lut_mask = 16'h55AA;
defparam \U5|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N30
cycloneive_lcell_comb \U5|Equal6~0 (
// Equation(s):
// \U5|Equal6~0_combout  = ((\U5|score [2]) # ((\U5|score [0]) # (!\U5|score [3]))) # (!\U5|score [1])

	.dataa(\U5|score [1]),
	.datab(\U5|score [2]),
	.datac(\U5|score [0]),
	.datad(\U5|score [3]),
	.cin(gnd),
	.combout(\U5|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Equal6~0 .lut_mask = 16'hFDFF;
defparam \U5|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N6
cycloneive_lcell_comb \U5|score[11]~12 (
// Equation(s):
// \U5|score[11]~12_combout  = (\U5|score[3]~2_combout  & (((!\U5|score~9_combout ) # (!\U5|score~11_combout )) # (!\U5|score~10_combout )))

	.dataa(\U5|score[3]~2_combout ),
	.datab(\U5|score~10_combout ),
	.datac(\U5|score~11_combout ),
	.datad(\U5|score~9_combout ),
	.cin(gnd),
	.combout(\U5|score[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score[11]~12 .lut_mask = 16'h2AAA;
defparam \U5|score[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N20
cycloneive_lcell_comb \U5|score[11]~13 (
// Equation(s):
// \U5|score[11]~13_combout  = (\U5|score[11]~12_combout  & (((!\U5|score~6_combout ) # (!\U5|score~8_combout )) # (!\U5|score~7_combout )))

	.dataa(\U5|score~7_combout ),
	.datab(\U5|score~8_combout ),
	.datac(\U5|score~6_combout ),
	.datad(\U5|score[11]~12_combout ),
	.cin(gnd),
	.combout(\U5|score[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score[11]~13 .lut_mask = 16'h7F00;
defparam \U5|score[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N10
cycloneive_lcell_comb \U5|score[11]~14 (
// Equation(s):
// \U5|score[11]~14_combout  = (\U5|score[11]~13_combout  & (((!\U5|score~4_combout ) # (!\U5|score~3_combout )) # (!\U5|score~5_combout )))

	.dataa(\U5|score~5_combout ),
	.datab(\U5|score~3_combout ),
	.datac(\U5|score~4_combout ),
	.datad(\U5|score[11]~13_combout ),
	.cin(gnd),
	.combout(\U5|score[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score[11]~14 .lut_mask = 16'h7F00;
defparam \U5|score[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N18
cycloneive_lcell_comb \U5|score[3]~16 (
// Equation(s):
// \U5|score[3]~16_combout  = (\SW[17]~input_o  & (((\U5|Equal6~0_combout  & \U5|score[11]~14_combout )))) # (!\SW[17]~input_o  & (((\U5|Equal6~0_combout  & \U5|score[11]~14_combout )) # (!\SW[16]~input_o )))

	.dataa(\SW[17]~input_o ),
	.datab(\SW[16]~input_o ),
	.datac(\U5|Equal6~0_combout ),
	.datad(\U5|score[11]~14_combout ),
	.cin(gnd),
	.combout(\U5|score[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score[3]~16 .lut_mask = 16'hF111;
defparam \U5|score[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N8
cycloneive_lcell_comb \U5|score[0]~17 (
// Equation(s):
// \U5|score[0]~17_combout  = (\U5|Add0~0_combout  & ((\U5|score[3]~15_combout ) # ((\U5|score[3]~16_combout  & \U5|score [0])))) # (!\U5|Add0~0_combout  & (\U5|score[3]~16_combout  & (\U5|score [0])))

	.dataa(\U5|Add0~0_combout ),
	.datab(\U5|score[3]~16_combout ),
	.datac(\U5|score [0]),
	.datad(\U5|score[3]~15_combout ),
	.cin(gnd),
	.combout(\U5|score[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score[0]~17 .lut_mask = 16'hEAC0;
defparam \U5|score[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y28_N9
dffeas \U5|score[0] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|score[0]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|score [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|score[0] .is_wysiwyg = "true";
defparam \U5|score[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y28_N8
cycloneive_lcell_comb \U5|Add0~2 (
// Equation(s):
// \U5|Add0~2_combout  = (\U5|score [1] & (!\U5|Add0~1 )) # (!\U5|score [1] & ((\U5|Add0~1 ) # (GND)))
// \U5|Add0~3  = CARRY((!\U5|Add0~1 ) # (!\U5|score [1]))

	.dataa(\U5|score [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add0~1 ),
	.combout(\U5|Add0~2_combout ),
	.cout(\U5|Add0~3 ));
// synopsys translate_off
defparam \U5|Add0~2 .lut_mask = 16'h5A5F;
defparam \U5|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y28_N10
cycloneive_lcell_comb \U5|Add0~4 (
// Equation(s):
// \U5|Add0~4_combout  = (\U5|score [2] & (\U5|Add0~3  $ (GND))) # (!\U5|score [2] & (!\U5|Add0~3  & VCC))
// \U5|Add0~5  = CARRY((\U5|score [2] & !\U5|Add0~3 ))

	.dataa(\U5|score [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add0~3 ),
	.combout(\U5|Add0~4_combout ),
	.cout(\U5|Add0~5 ));
// synopsys translate_off
defparam \U5|Add0~4 .lut_mask = 16'hA50A;
defparam \U5|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N16
cycloneive_lcell_comb \U5|score[2]~19 (
// Equation(s):
// \U5|score[2]~19_combout  = (\U5|score[3]~15_combout  & ((\U5|Add0~4_combout ) # ((\U5|score [2] & \U5|score[3]~16_combout )))) # (!\U5|score[3]~15_combout  & (((\U5|score [2] & \U5|score[3]~16_combout ))))

	.dataa(\U5|score[3]~15_combout ),
	.datab(\U5|Add0~4_combout ),
	.datac(\U5|score [2]),
	.datad(\U5|score[3]~16_combout ),
	.cin(gnd),
	.combout(\U5|score[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score[2]~19 .lut_mask = 16'hF888;
defparam \U5|score[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y28_N17
dffeas \U5|score[2] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|score[2]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|score [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|score[2] .is_wysiwyg = "true";
defparam \U5|score[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y28_N12
cycloneive_lcell_comb \U5|Add0~6 (
// Equation(s):
// \U5|Add0~6_combout  = (\U5|score [3] & (!\U5|Add0~5 )) # (!\U5|score [3] & ((\U5|Add0~5 ) # (GND)))
// \U5|Add0~7  = CARRY((!\U5|Add0~5 ) # (!\U5|score [3]))

	.dataa(gnd),
	.datab(\U5|score [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add0~5 ),
	.combout(\U5|Add0~6_combout ),
	.cout(\U5|Add0~7 ));
// synopsys translate_off
defparam \U5|Add0~6 .lut_mask = 16'h3C3F;
defparam \U5|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N6
cycloneive_lcell_comb \U5|score[3]~20 (
// Equation(s):
// \U5|score[3]~20_combout  = (\U5|score[3]~15_combout  & ((\U5|Add0~6_combout ) # ((\U5|score [3] & \U5|score[3]~16_combout )))) # (!\U5|score[3]~15_combout  & (((\U5|score [3] & \U5|score[3]~16_combout ))))

	.dataa(\U5|score[3]~15_combout ),
	.datab(\U5|Add0~6_combout ),
	.datac(\U5|score [3]),
	.datad(\U5|score[3]~16_combout ),
	.cin(gnd),
	.combout(\U5|score[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score[3]~20 .lut_mask = 16'hF888;
defparam \U5|score[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y28_N7
dffeas \U5|score[3] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|score[3]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|score [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|score[3] .is_wysiwyg = "true";
defparam \U5|score[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y28_N14
cycloneive_lcell_comb \U5|Add0~8 (
// Equation(s):
// \U5|Add0~8_combout  = (\U5|score [4] & (\U5|Add0~7  $ (GND))) # (!\U5|score [4] & (!\U5|Add0~7  & VCC))
// \U5|Add0~9  = CARRY((\U5|score [4] & !\U5|Add0~7 ))

	.dataa(gnd),
	.datab(\U5|score [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add0~7 ),
	.combout(\U5|Add0~8_combout ),
	.cout(\U5|Add0~9 ));
// synopsys translate_off
defparam \U5|Add0~8 .lut_mask = 16'hC30C;
defparam \U5|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y28_N2
cycloneive_lcell_comb \U5|score[4]~21 (
// Equation(s):
// \U5|score[4]~21_combout  = (\U5|Equal6~0_combout  & ((\U5|Add0~8_combout ))) # (!\U5|Equal6~0_combout  & (!\U5|score [4]))

	.dataa(gnd),
	.datab(\U5|score [4]),
	.datac(\U5|Add0~8_combout ),
	.datad(\U5|Equal6~0_combout ),
	.cin(gnd),
	.combout(\U5|score[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score[4]~21 .lut_mask = 16'hF033;
defparam \U5|score[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y28_N18
cycloneive_lcell_comb \U5|score[4]~22 (
// Equation(s):
// \U5|score[4]~22_combout  = (\SW[17]~input_o  & (\U5|Equal7~0_combout  & \U5|Equal8~0_combout ))

	.dataa(\SW[17]~input_o ),
	.datab(gnd),
	.datac(\U5|Equal7~0_combout ),
	.datad(\U5|Equal8~0_combout ),
	.cin(gnd),
	.combout(\U5|score[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score[4]~22 .lut_mask = 16'hA000;
defparam \U5|score[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y28_N16
cycloneive_lcell_comb \U5|score[4]~23 (
// Equation(s):
// \U5|score[4]~23_combout  = ((\U5|Equal7~0_combout  & (\U5|Equal6~0_combout  & \U5|score[11]~14_combout ))) # (!\U5|Bottom_Pipe0_X_Pos[2]~0_combout )

	.dataa(\U5|Bottom_Pipe0_X_Pos[2]~0_combout ),
	.datab(\U5|Equal7~0_combout ),
	.datac(\U5|Equal6~0_combout ),
	.datad(\U5|score[11]~14_combout ),
	.cin(gnd),
	.combout(\U5|score[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score[4]~23 .lut_mask = 16'hD555;
defparam \U5|score[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y28_N12
cycloneive_lcell_comb \U5|score[4]~24 (
// Equation(s):
// \U5|score[4]~24_combout  = (\U5|score[4]~23_combout  & (((\U5|score [4])))) # (!\U5|score[4]~23_combout  & (\U5|score[4]~21_combout  & (\U5|score[4]~22_combout )))

	.dataa(\U5|score[4]~21_combout ),
	.datab(\U5|score[4]~22_combout ),
	.datac(\U5|score [4]),
	.datad(\U5|score[4]~23_combout ),
	.cin(gnd),
	.combout(\U5|score[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score[4]~24 .lut_mask = 16'hF088;
defparam \U5|score[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y28_N13
dffeas \U5|score[4] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|score[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|score [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|score[4] .is_wysiwyg = "true";
defparam \U5|score[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y28_N16
cycloneive_lcell_comb \U5|Add0~10 (
// Equation(s):
// \U5|Add0~10_combout  = (\U5|score [5] & (!\U5|Add0~9 )) # (!\U5|score [5] & ((\U5|Add0~9 ) # (GND)))
// \U5|Add0~11  = CARRY((!\U5|Add0~9 ) # (!\U5|score [5]))

	.dataa(\U5|score [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add0~9 ),
	.combout(\U5|Add0~10_combout ),
	.cout(\U5|Add0~11 ));
// synopsys translate_off
defparam \U5|Add0~10 .lut_mask = 16'h5A5F;
defparam \U5|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y28_N6
cycloneive_lcell_comb \U5|score[5]~25 (
// Equation(s):
// \U5|score[5]~25_combout  = (\U5|Equal6~0_combout  & (((\U5|Add0~10_combout )))) # (!\U5|Equal6~0_combout  & (\U5|score [5] $ ((\U5|score [4]))))

	.dataa(\U5|score [5]),
	.datab(\U5|score [4]),
	.datac(\U5|Equal6~0_combout ),
	.datad(\U5|Add0~10_combout ),
	.cin(gnd),
	.combout(\U5|score[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score[5]~25 .lut_mask = 16'hF606;
defparam \U5|score[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y28_N10
cycloneive_lcell_comb \U5|score[5]~26 (
// Equation(s):
// \U5|score[5]~26_combout  = (\U5|score[4]~23_combout  & (((\U5|score [5])))) # (!\U5|score[4]~23_combout  & (\U5|score[5]~25_combout  & (\U5|score[4]~22_combout )))

	.dataa(\U5|score[5]~25_combout ),
	.datab(\U5|score[4]~22_combout ),
	.datac(\U5|score [5]),
	.datad(\U5|score[4]~23_combout ),
	.cin(gnd),
	.combout(\U5|score[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score[5]~26 .lut_mask = 16'hF088;
defparam \U5|score[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y28_N11
dffeas \U5|score[5] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|score[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|score [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|score[5] .is_wysiwyg = "true";
defparam \U5|score[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y28_N8
cycloneive_lcell_comb \U5|Add6~0 (
// Equation(s):
// \U5|Add6~0_combout  = \U5|score [6] $ (((\U5|score [5] & \U5|score [4])))

	.dataa(\U5|score [5]),
	.datab(\U5|score [6]),
	.datac(gnd),
	.datad(\U5|score [4]),
	.cin(gnd),
	.combout(\U5|Add6~0_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add6~0 .lut_mask = 16'h66CC;
defparam \U5|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y28_N18
cycloneive_lcell_comb \U5|Add0~12 (
// Equation(s):
// \U5|Add0~12_combout  = (\U5|score [6] & (\U5|Add0~11  $ (GND))) # (!\U5|score [6] & (!\U5|Add0~11  & VCC))
// \U5|Add0~13  = CARRY((\U5|score [6] & !\U5|Add0~11 ))

	.dataa(\U5|score [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add0~11 ),
	.combout(\U5|Add0~12_combout ),
	.cout(\U5|Add0~13 ));
// synopsys translate_off
defparam \U5|Add0~12 .lut_mask = 16'hA50A;
defparam \U5|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y28_N4
cycloneive_lcell_comb \U5|score[6]~27 (
// Equation(s):
// \U5|score[6]~27_combout  = (\U5|Equal6~0_combout  & ((\U5|Add0~12_combout ))) # (!\U5|Equal6~0_combout  & (\U5|Add6~0_combout ))

	.dataa(gnd),
	.datab(\U5|Equal6~0_combout ),
	.datac(\U5|Add6~0_combout ),
	.datad(\U5|Add0~12_combout ),
	.cin(gnd),
	.combout(\U5|score[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score[6]~27 .lut_mask = 16'hFC30;
defparam \U5|score[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y28_N0
cycloneive_lcell_comb \U5|score[6]~28 (
// Equation(s):
// \U5|score[6]~28_combout  = (\U5|score[4]~23_combout  & (((\U5|score [6])))) # (!\U5|score[4]~23_combout  & (\U5|score[6]~27_combout  & (\U5|score[4]~22_combout )))

	.dataa(\U5|score[6]~27_combout ),
	.datab(\U5|score[4]~22_combout ),
	.datac(\U5|score [6]),
	.datad(\U5|score[4]~23_combout ),
	.cin(gnd),
	.combout(\U5|score[6]~28_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score[6]~28 .lut_mask = 16'hF088;
defparam \U5|score[6]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y28_N1
dffeas \U5|score[6] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|score[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|score [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|score[6] .is_wysiwyg = "true";
defparam \U5|score[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y28_N26
cycloneive_lcell_comb \U5|Add6~1 (
// Equation(s):
// \U5|Add6~1_combout  = \U5|score [7] $ (((\U5|score [4] & (\U5|score [6] & \U5|score [5]))))

	.dataa(\U5|score [4]),
	.datab(\U5|score [6]),
	.datac(\U5|score [7]),
	.datad(\U5|score [5]),
	.cin(gnd),
	.combout(\U5|Add6~1_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add6~1 .lut_mask = 16'h78F0;
defparam \U5|Add6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y28_N20
cycloneive_lcell_comb \U5|Add0~14 (
// Equation(s):
// \U5|Add0~14_combout  = (\U5|score [7] & (!\U5|Add0~13 )) # (!\U5|score [7] & ((\U5|Add0~13 ) # (GND)))
// \U5|Add0~15  = CARRY((!\U5|Add0~13 ) # (!\U5|score [7]))

	.dataa(\U5|score [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add0~13 ),
	.combout(\U5|Add0~14_combout ),
	.cout(\U5|Add0~15 ));
// synopsys translate_off
defparam \U5|Add0~14 .lut_mask = 16'h5A5F;
defparam \U5|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y28_N30
cycloneive_lcell_comb \U5|score[7]~29 (
// Equation(s):
// \U5|score[7]~29_combout  = (\U5|Equal6~0_combout  & ((\U5|Add0~14_combout ))) # (!\U5|Equal6~0_combout  & (\U5|Add6~1_combout ))

	.dataa(gnd),
	.datab(\U5|Equal6~0_combout ),
	.datac(\U5|Add6~1_combout ),
	.datad(\U5|Add0~14_combout ),
	.cin(gnd),
	.combout(\U5|score[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score[7]~29 .lut_mask = 16'hFC30;
defparam \U5|score[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y28_N22
cycloneive_lcell_comb \U5|score[7]~30 (
// Equation(s):
// \U5|score[7]~30_combout  = (\U5|score[4]~23_combout  & (((\U5|score [7])))) # (!\U5|score[4]~23_combout  & (\U5|score[7]~29_combout  & (\U5|score[4]~22_combout )))

	.dataa(\U5|score[7]~29_combout ),
	.datab(\U5|score[4]~22_combout ),
	.datac(\U5|score [7]),
	.datad(\U5|score[4]~23_combout ),
	.cin(gnd),
	.combout(\U5|score[7]~30_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score[7]~30 .lut_mask = 16'hF088;
defparam \U5|score[7]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y28_N23
dffeas \U5|score[7] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|score[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|score [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|score[7] .is_wysiwyg = "true";
defparam \U5|score[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y28_N4
cycloneive_lcell_comb \U5|Equal7~0 (
// Equation(s):
// \U5|Equal7~0_combout  = (\U5|score [4]) # ((\U5|score [6]) # ((!\U5|score [5]) # (!\U5|score [7])))

	.dataa(\U5|score [4]),
	.datab(\U5|score [6]),
	.datac(\U5|score [7]),
	.datad(\U5|score [5]),
	.cin(gnd),
	.combout(\U5|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Equal7~0 .lut_mask = 16'hEFFF;
defparam \U5|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y28_N22
cycloneive_lcell_comb \U5|Add0~16 (
// Equation(s):
// \U5|Add0~16_combout  = (\U5|score [8] & (\U5|Add0~15  $ (GND))) # (!\U5|score [8] & (!\U5|Add0~15  & VCC))
// \U5|Add0~17  = CARRY((\U5|score [8] & !\U5|Add0~15 ))

	.dataa(gnd),
	.datab(\U5|score [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add0~15 ),
	.combout(\U5|Add0~16_combout ),
	.cout(\U5|Add0~17 ));
// synopsys translate_off
defparam \U5|Add0~16 .lut_mask = 16'hC30C;
defparam \U5|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y28_N14
cycloneive_lcell_comb \U5|score[11]~41 (
// Equation(s):
// \U5|score[11]~41_combout  = (\SW[17]~input_o  & (\U5|Equal7~0_combout  & ((\U5|score[11]~14_combout )))) # (!\SW[17]~input_o  & (((\U5|Equal7~0_combout  & \U5|score[11]~14_combout )) # (!\SW[16]~input_o )))

	.dataa(\SW[17]~input_o ),
	.datab(\U5|Equal7~0_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\U5|score[11]~14_combout ),
	.cin(gnd),
	.combout(\U5|score[11]~41_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score[11]~41 .lut_mask = 16'hCD05;
defparam \U5|score[11]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y28_N14
cycloneive_lcell_comb \U5|score[8]~31 (
// Equation(s):
// \U5|score[8]~31_combout  = (\U5|score[11]~41_combout  & (((\U5|score [8])))) # (!\U5|score[11]~41_combout  & (\U5|score[3]~2_combout  & ((\U5|Equal7~0_combout ) # (!\U5|score [8]))))

	.dataa(\U5|Equal7~0_combout ),
	.datab(\U5|score[3]~2_combout ),
	.datac(\U5|score [8]),
	.datad(\U5|score[11]~41_combout ),
	.cin(gnd),
	.combout(\U5|score[8]~31_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score[8]~31 .lut_mask = 16'hF08C;
defparam \U5|score[8]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y28_N22
cycloneive_lcell_comb \U5|score[8]~32 (
// Equation(s):
// \U5|score[8]~32_combout  = (\U5|score[8]~31_combout  & (((\U5|Add0~16_combout ) # (\U5|score[11]~41_combout )) # (!\U5|Equal7~0_combout )))

	.dataa(\U5|Equal7~0_combout ),
	.datab(\U5|Add0~16_combout ),
	.datac(\U5|score[8]~31_combout ),
	.datad(\U5|score[11]~41_combout ),
	.cin(gnd),
	.combout(\U5|score[8]~32_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score[8]~32 .lut_mask = 16'hF0D0;
defparam \U5|score[8]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y28_N23
dffeas \U5|score[8] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|score[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|score [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|score[8] .is_wysiwyg = "true";
defparam \U5|score[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y28_N24
cycloneive_lcell_comb \U5|Add0~18 (
// Equation(s):
// \U5|Add0~18_combout  = (\U5|score [9] & (!\U5|Add0~17 )) # (!\U5|score [9] & ((\U5|Add0~17 ) # (GND)))
// \U5|Add0~19  = CARRY((!\U5|Add0~17 ) # (!\U5|score [9]))

	.dataa(gnd),
	.datab(\U5|score [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add0~17 ),
	.combout(\U5|Add0~18_combout ),
	.cout(\U5|Add0~19 ));
// synopsys translate_off
defparam \U5|Add0~18 .lut_mask = 16'h3C3F;
defparam \U5|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y28_N16
cycloneive_lcell_comb \U5|score[9]~33 (
// Equation(s):
// \U5|score[9]~33_combout  = (\U5|Equal7~0_combout  & (\U5|score [9] $ (((\U5|Add0~18_combout ))))) # (!\U5|Equal7~0_combout  & (((\U5|score [8]))))

	.dataa(\U5|Equal7~0_combout ),
	.datab(\U5|score [9]),
	.datac(\U5|score [8]),
	.datad(\U5|Add0~18_combout ),
	.cin(gnd),
	.combout(\U5|score[9]~33_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score[9]~33 .lut_mask = 16'h72D8;
defparam \U5|score[9]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y28_N24
cycloneive_lcell_comb \U5|score[9]~34 (
// Equation(s):
// \U5|score[9]~34_combout  = (\U5|score[11]~41_combout  & (((\U5|score [9])))) # (!\U5|score[11]~41_combout  & (\U5|score[3]~2_combout  & (\U5|score[9]~33_combout  $ (\U5|score [9]))))

	.dataa(\U5|score[3]~2_combout ),
	.datab(\U5|score[9]~33_combout ),
	.datac(\U5|score [9]),
	.datad(\U5|score[11]~41_combout ),
	.cin(gnd),
	.combout(\U5|score[9]~34_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score[9]~34 .lut_mask = 16'hF028;
defparam \U5|score[9]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y28_N25
dffeas \U5|score[9] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|score[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|score [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|score[9] .is_wysiwyg = "true";
defparam \U5|score[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y28_N26
cycloneive_lcell_comb \U5|Add0~20 (
// Equation(s):
// \U5|Add0~20_combout  = (\U5|score [10] & (\U5|Add0~19  $ (GND))) # (!\U5|score [10] & (!\U5|Add0~19  & VCC))
// \U5|Add0~21  = CARRY((\U5|score [10] & !\U5|Add0~19 ))

	.dataa(gnd),
	.datab(\U5|score [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U5|Add0~19 ),
	.combout(\U5|Add0~20_combout ),
	.cout(\U5|Add0~21 ));
// synopsys translate_off
defparam \U5|Add0~20 .lut_mask = 16'hC30C;
defparam \U5|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y28_N30
cycloneive_lcell_comb \U5|score[10]~35 (
// Equation(s):
// \U5|score[10]~35_combout  = (\U5|Equal7~0_combout ) # (\U5|score [10] $ (((\U5|score [8] & \U5|score [9]))))

	.dataa(\U5|score [8]),
	.datab(\U5|score [9]),
	.datac(\U5|score [10]),
	.datad(\U5|Equal7~0_combout ),
	.cin(gnd),
	.combout(\U5|score[10]~35_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score[10]~35 .lut_mask = 16'hFF78;
defparam \U5|score[10]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y28_N4
cycloneive_lcell_comb \U5|score[10]~36 (
// Equation(s):
// \U5|score[10]~36_combout  = (\U5|score[11]~41_combout  & (((\U5|score [10])))) # (!\U5|score[11]~41_combout  & (\U5|score[10]~35_combout  & (\U5|score[3]~2_combout )))

	.dataa(\U5|score[10]~35_combout ),
	.datab(\U5|score[3]~2_combout ),
	.datac(\U5|score [10]),
	.datad(\U5|score[11]~41_combout ),
	.cin(gnd),
	.combout(\U5|score[10]~36_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score[10]~36 .lut_mask = 16'hF088;
defparam \U5|score[10]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y28_N10
cycloneive_lcell_comb \U5|score[10]~37 (
// Equation(s):
// \U5|score[10]~37_combout  = (\U5|score[10]~36_combout  & ((\U5|Add0~20_combout ) # ((\U5|score[11]~41_combout ) # (!\U5|Equal7~0_combout ))))

	.dataa(\U5|Add0~20_combout ),
	.datab(\U5|Equal7~0_combout ),
	.datac(\U5|score[10]~36_combout ),
	.datad(\U5|score[11]~41_combout ),
	.cin(gnd),
	.combout(\U5|score[10]~37_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score[10]~37 .lut_mask = 16'hF0B0;
defparam \U5|score[10]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y28_N11
dffeas \U5|score[10] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|score[10]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|score [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|score[10] .is_wysiwyg = "true";
defparam \U5|score[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y28_N26
cycloneive_lcell_comb \U5|score[11]~38 (
// Equation(s):
// \U5|score[11]~38_combout  = (\U5|score [8] & (\U5|score [10] & \U5|score [9]))

	.dataa(\U5|score [8]),
	.datab(gnd),
	.datac(\U5|score [10]),
	.datad(\U5|score [9]),
	.cin(gnd),
	.combout(\U5|score[11]~38_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score[11]~38 .lut_mask = 16'hA000;
defparam \U5|score[11]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y28_N28
cycloneive_lcell_comb \U5|Add0~22 (
// Equation(s):
// \U5|Add0~22_combout  = \U5|Add0~21  $ (\U5|score [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U5|score [11]),
	.cin(\U5|Add0~21 ),
	.combout(\U5|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Add0~22 .lut_mask = 16'h0FF0;
defparam \U5|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y28_N12
cycloneive_lcell_comb \U5|score[11]~39 (
// Equation(s):
// \U5|score[11]~39_combout  = (\U5|Equal7~0_combout  & (\U5|score [11] $ (((\U5|Add0~22_combout ))))) # (!\U5|Equal7~0_combout  & (((\U5|score[11]~38_combout ))))

	.dataa(\U5|Equal7~0_combout ),
	.datab(\U5|score [11]),
	.datac(\U5|score[11]~38_combout ),
	.datad(\U5|Add0~22_combout ),
	.cin(gnd),
	.combout(\U5|score[11]~39_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score[11]~39 .lut_mask = 16'h72D8;
defparam \U5|score[11]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y28_N28
cycloneive_lcell_comb \U5|score[11]~40 (
// Equation(s):
// \U5|score[11]~40_combout  = (\U5|score[11]~41_combout  & (((\U5|score [11])))) # (!\U5|score[11]~41_combout  & (\U5|score[3]~2_combout  & (\U5|score[11]~39_combout  $ (\U5|score [11]))))

	.dataa(\U5|score[11]~39_combout ),
	.datab(\U5|score[3]~2_combout ),
	.datac(\U5|score [11]),
	.datad(\U5|score[11]~41_combout ),
	.cin(gnd),
	.combout(\U5|score[11]~40_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score[11]~40 .lut_mask = 16'hF048;
defparam \U5|score[11]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y28_N29
dffeas \U5|score[11] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|score[11]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|score [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|score[11] .is_wysiwyg = "true";
defparam \U5|score[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y28_N18
cycloneive_lcell_comb \U5|Equal8~0 (
// Equation(s):
// \U5|Equal8~0_combout  = (\U5|score [10]) # (((\U5|score [8]) # (!\U5|score [9])) # (!\U5|score [11]))

	.dataa(\U5|score [10]),
	.datab(\U5|score [11]),
	.datac(\U5|score [8]),
	.datad(\U5|score [9]),
	.cin(gnd),
	.combout(\U5|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Equal8~0 .lut_mask = 16'hFBFF;
defparam \U5|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y28_N20
cycloneive_lcell_comb \U5|score[3]~2 (
// Equation(s):
// \U5|score[3]~2_combout  = (\SW[17]~input_o  & \U5|Equal8~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[17]~input_o ),
	.datad(\U5|Equal8~0_combout ),
	.cin(gnd),
	.combout(\U5|score[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score[3]~2 .lut_mask = 16'hF000;
defparam \U5|score[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N12
cycloneive_lcell_comb \U5|score[3]~15 (
// Equation(s):
// \U5|score[3]~15_combout  = (\U5|score[3]~2_combout  & (\U5|Bottom_Pipe0_X_Pos[2]~0_combout  & (\U5|Equal6~0_combout  & !\U5|score[11]~14_combout )))

	.dataa(\U5|score[3]~2_combout ),
	.datab(\U5|Bottom_Pipe0_X_Pos[2]~0_combout ),
	.datac(\U5|Equal6~0_combout ),
	.datad(\U5|score[11]~14_combout ),
	.cin(gnd),
	.combout(\U5|score[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score[3]~15 .lut_mask = 16'h0080;
defparam \U5|score[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N10
cycloneive_lcell_comb \U5|score[1]~18 (
// Equation(s):
// \U5|score[1]~18_combout  = (\U5|score[3]~15_combout  & ((\U5|Add0~2_combout ) # ((\U5|score [1] & \U5|score[3]~16_combout )))) # (!\U5|score[3]~15_combout  & (((\U5|score [1] & \U5|score[3]~16_combout ))))

	.dataa(\U5|score[3]~15_combout ),
	.datab(\U5|Add0~2_combout ),
	.datac(\U5|score [1]),
	.datad(\U5|score[3]~16_combout ),
	.cin(gnd),
	.combout(\U5|score[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U5|score[1]~18 .lut_mask = 16'hF888;
defparam \U5|score[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y28_N11
dffeas \U5|score[1] (
	.clk(\U1|vert_sync_out~clkctrl_outclk ),
	.d(\U5|score[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|score [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|score[1] .is_wysiwyg = "true";
defparam \U5|score[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N28
cycloneive_lcell_comb \segment1|Mux6~0 (
// Equation(s):
// \segment1|Mux6~0_combout  = (\U5|score [2] & (!\U5|score [1] & (\U5|score [0] $ (!\U5|score [3])))) # (!\U5|score [2] & (\U5|score [0] & (\U5|score [1] $ (!\U5|score [3]))))

	.dataa(\U5|score [1]),
	.datab(\U5|score [2]),
	.datac(\U5|score [0]),
	.datad(\U5|score [3]),
	.cin(gnd),
	.combout(\segment1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \segment1|Mux6~0 .lut_mask = 16'h6014;
defparam \segment1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y28_N0
cycloneive_lcell_comb \segment1|Mux5~0 (
// Equation(s):
// \segment1|Mux5~0_combout  = (\U5|score [1] & ((\U5|score [0] & (\U5|score [3])) # (!\U5|score [0] & ((\U5|score [2]))))) # (!\U5|score [1] & (\U5|score [2] & (\U5|score [3] $ (\U5|score [0]))))

	.dataa(\U5|score [1]),
	.datab(\U5|score [3]),
	.datac(\U5|score [2]),
	.datad(\U5|score [0]),
	.cin(gnd),
	.combout(\segment1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \segment1|Mux5~0 .lut_mask = 16'h98E0;
defparam \segment1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N22
cycloneive_lcell_comb \segment1|Mux4~0 (
// Equation(s):
// \segment1|Mux4~0_combout  = (\U5|score [2] & (\U5|score [3] & ((\U5|score [1]) # (!\U5|score [0])))) # (!\U5|score [2] & (\U5|score [1] & (!\U5|score [0] & !\U5|score [3])))

	.dataa(\U5|score [1]),
	.datab(\U5|score [2]),
	.datac(\U5|score [0]),
	.datad(\U5|score [3]),
	.cin(gnd),
	.combout(\segment1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \segment1|Mux4~0 .lut_mask = 16'h8C02;
defparam \segment1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N4
cycloneive_lcell_comb \segment1|Mux3~0 (
// Equation(s):
// \segment1|Mux3~0_combout  = (\U5|score [1] & ((\U5|score [2] & (\U5|score [0])) # (!\U5|score [2] & (!\U5|score [0] & \U5|score [3])))) # (!\U5|score [1] & (!\U5|score [3] & (\U5|score [2] $ (\U5|score [0]))))

	.dataa(\U5|score [1]),
	.datab(\U5|score [2]),
	.datac(\U5|score [0]),
	.datad(\U5|score [3]),
	.cin(gnd),
	.combout(\segment1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \segment1|Mux3~0 .lut_mask = 16'h8294;
defparam \segment1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N2
cycloneive_lcell_comb \segment1|Mux2~0 (
// Equation(s):
// \segment1|Mux2~0_combout  = (\U5|score [1] & (((\U5|score [0] & !\U5|score [3])))) # (!\U5|score [1] & ((\U5|score [2] & ((!\U5|score [3]))) # (!\U5|score [2] & (\U5|score [0]))))

	.dataa(\U5|score [1]),
	.datab(\U5|score [2]),
	.datac(\U5|score [0]),
	.datad(\U5|score [3]),
	.cin(gnd),
	.combout(\segment1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \segment1|Mux2~0 .lut_mask = 16'h10F4;
defparam \segment1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N20
cycloneive_lcell_comb \segment1|Mux1~0 (
// Equation(s):
// \segment1|Mux1~0_combout  = (\U5|score [1] & (!\U5|score [3] & ((\U5|score [0]) # (!\U5|score [2])))) # (!\U5|score [1] & (\U5|score [0] & (\U5|score [2] $ (!\U5|score [3]))))

	.dataa(\U5|score [1]),
	.datab(\U5|score [2]),
	.datac(\U5|score [0]),
	.datad(\U5|score [3]),
	.cin(gnd),
	.combout(\segment1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \segment1|Mux1~0 .lut_mask = 16'h40B2;
defparam \segment1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y28_N14
cycloneive_lcell_comb \segment1|Mux0~0 (
// Equation(s):
// \segment1|Mux0~0_combout  = (\U5|score [0] & ((\U5|score [3]) # (\U5|score [1] $ (\U5|score [2])))) # (!\U5|score [0] & ((\U5|score [1]) # (\U5|score [2] $ (\U5|score [3]))))

	.dataa(\U5|score [1]),
	.datab(\U5|score [2]),
	.datac(\U5|score [0]),
	.datad(\U5|score [3]),
	.cin(gnd),
	.combout(\segment1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \segment1|Mux0~0 .lut_mask = 16'hFB6E;
defparam \segment1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y28_N0
cycloneive_lcell_comb \segment2|Mux6~0 (
// Equation(s):
// \segment2|Mux6~0_combout  = (\U5|score [6] & (!\U5|score [5] & (\U5|score [4] $ (!\U5|score [7])))) # (!\U5|score [6] & (\U5|score [4] & (\U5|score [5] $ (!\U5|score [7]))))

	.dataa(\U5|score [4]),
	.datab(\U5|score [5]),
	.datac(\U5|score [6]),
	.datad(\U5|score [7]),
	.cin(gnd),
	.combout(\segment2|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \segment2|Mux6~0 .lut_mask = 16'h2812;
defparam \segment2|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y28_N28
cycloneive_lcell_comb \segment2|Mux5~0 (
// Equation(s):
// \segment2|Mux5~0_combout  = (\U5|score [5] & ((\U5|score [4] & ((\U5|score [7]))) # (!\U5|score [4] & (\U5|score [6])))) # (!\U5|score [5] & (\U5|score [6] & (\U5|score [7] $ (\U5|score [4]))))

	.dataa(\U5|score [5]),
	.datab(\U5|score [6]),
	.datac(\U5|score [7]),
	.datad(\U5|score [4]),
	.cin(gnd),
	.combout(\segment2|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \segment2|Mux5~0 .lut_mask = 16'hA4C8;
defparam \segment2|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y28_N2
cycloneive_lcell_comb \segment2|Mux4~0 (
// Equation(s):
// \segment2|Mux4~0_combout  = (\U5|score [6] & (\U5|score [7] & ((\U5|score [5]) # (!\U5|score [4])))) # (!\U5|score [6] & (\U5|score [5] & (!\U5|score [7] & !\U5|score [4])))

	.dataa(\U5|score [5]),
	.datab(\U5|score [6]),
	.datac(\U5|score [7]),
	.datad(\U5|score [4]),
	.cin(gnd),
	.combout(\segment2|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \segment2|Mux4~0 .lut_mask = 16'h80C2;
defparam \segment2|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y28_N24
cycloneive_lcell_comb \segment2|Mux3~0 (
// Equation(s):
// \segment2|Mux3~0_combout  = (\U5|score [5] & ((\U5|score [6] & ((\U5|score [4]))) # (!\U5|score [6] & (\U5|score [7] & !\U5|score [4])))) # (!\U5|score [5] & (!\U5|score [7] & (\U5|score [6] $ (\U5|score [4]))))

	.dataa(\U5|score [5]),
	.datab(\U5|score [6]),
	.datac(\U5|score [7]),
	.datad(\U5|score [4]),
	.cin(gnd),
	.combout(\segment2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \segment2|Mux3~0 .lut_mask = 16'h8924;
defparam \segment2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y28_N14
cycloneive_lcell_comb \segment2|Mux2~0 (
// Equation(s):
// \segment2|Mux2~0_combout  = (\U5|score [5] & (((!\U5|score [7] & \U5|score [4])))) # (!\U5|score [5] & ((\U5|score [6] & (!\U5|score [7])) # (!\U5|score [6] & ((\U5|score [4])))))

	.dataa(\U5|score [5]),
	.datab(\U5|score [6]),
	.datac(\U5|score [7]),
	.datad(\U5|score [4]),
	.cin(gnd),
	.combout(\segment2|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \segment2|Mux2~0 .lut_mask = 16'h1F04;
defparam \segment2|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y28_N20
cycloneive_lcell_comb \segment2|Mux1~0 (
// Equation(s):
// \segment2|Mux1~0_combout  = (\U5|score [5] & (!\U5|score [7] & ((\U5|score [4]) # (!\U5|score [6])))) # (!\U5|score [5] & (\U5|score [4] & (\U5|score [6] $ (!\U5|score [7]))))

	.dataa(\U5|score [5]),
	.datab(\U5|score [6]),
	.datac(\U5|score [7]),
	.datad(\U5|score [4]),
	.cin(gnd),
	.combout(\segment2|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \segment2|Mux1~0 .lut_mask = 16'h4B02;
defparam \segment2|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y28_N30
cycloneive_lcell_comb \segment2|Mux0~0 (
// Equation(s):
// \segment2|Mux0~0_combout  = (\U5|score [4] & ((\U5|score [7]) # (\U5|score [5] $ (\U5|score [6])))) # (!\U5|score [4] & ((\U5|score [5]) # (\U5|score [6] $ (\U5|score [7]))))

	.dataa(\U5|score [5]),
	.datab(\U5|score [6]),
	.datac(\U5|score [7]),
	.datad(\U5|score [4]),
	.cin(gnd),
	.combout(\segment2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \segment2|Mux0~0 .lut_mask = 16'hF6BE;
defparam \segment2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y28_N24
cycloneive_lcell_comb \segment3|Mux6~0 (
// Equation(s):
// \segment3|Mux6~0_combout  = (\U5|score [11] & (\U5|score [8] & (\U5|score [9] $ (\U5|score [10])))) # (!\U5|score [11] & (!\U5|score [9] & (\U5|score [8] $ (\U5|score [10]))))

	.dataa(\U5|score [8]),
	.datab(\U5|score [9]),
	.datac(\U5|score [11]),
	.datad(\U5|score [10]),
	.cin(gnd),
	.combout(\segment3|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \segment3|Mux6~0 .lut_mask = 16'h2182;
defparam \segment3|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y28_N26
cycloneive_lcell_comb \segment3|Mux5~0 (
// Equation(s):
// \segment3|Mux5~0_combout  = (\U5|score [9] & ((\U5|score [8] & (\U5|score [11])) # (!\U5|score [8] & ((\U5|score [10]))))) # (!\U5|score [9] & (\U5|score [10] & (\U5|score [8] $ (\U5|score [11]))))

	.dataa(\U5|score [8]),
	.datab(\U5|score [9]),
	.datac(\U5|score [11]),
	.datad(\U5|score [10]),
	.cin(gnd),
	.combout(\segment3|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \segment3|Mux5~0 .lut_mask = 16'hD680;
defparam \segment3|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y28_N0
cycloneive_lcell_comb \segment3|Mux4~0 (
// Equation(s):
// \segment3|Mux4~0_combout  = (\U5|score [11] & (\U5|score [10] & ((\U5|score [9]) # (!\U5|score [8])))) # (!\U5|score [11] & (!\U5|score [8] & (\U5|score [9] & !\U5|score [10])))

	.dataa(\U5|score [8]),
	.datab(\U5|score [9]),
	.datac(\U5|score [11]),
	.datad(\U5|score [10]),
	.cin(gnd),
	.combout(\segment3|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \segment3|Mux4~0 .lut_mask = 16'hD004;
defparam \segment3|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y28_N30
cycloneive_lcell_comb \segment3|Mux3~0 (
// Equation(s):
// \segment3|Mux3~0_combout  = (\U5|score [9] & ((\U5|score [8] & ((\U5|score [10]))) # (!\U5|score [8] & (\U5|score [11] & !\U5|score [10])))) # (!\U5|score [9] & (!\U5|score [11] & (\U5|score [8] $ (\U5|score [10]))))

	.dataa(\U5|score [8]),
	.datab(\U5|score [9]),
	.datac(\U5|score [11]),
	.datad(\U5|score [10]),
	.cin(gnd),
	.combout(\segment3|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \segment3|Mux3~0 .lut_mask = 16'h8942;
defparam \segment3|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y28_N8
cycloneive_lcell_comb \segment3|Mux2~0 (
// Equation(s):
// \segment3|Mux2~0_combout  = (\U5|score [9] & (\U5|score [8] & (!\U5|score [11]))) # (!\U5|score [9] & ((\U5|score [10] & ((!\U5|score [11]))) # (!\U5|score [10] & (\U5|score [8]))))

	.dataa(\U5|score [8]),
	.datab(\U5|score [9]),
	.datac(\U5|score [11]),
	.datad(\U5|score [10]),
	.cin(gnd),
	.combout(\segment3|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \segment3|Mux2~0 .lut_mask = 16'h0B2A;
defparam \segment3|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y28_N2
cycloneive_lcell_comb \segment3|Mux1~0 (
// Equation(s):
// \segment3|Mux1~0_combout  = (\U5|score [8] & (\U5|score [11] $ (((\U5|score [9]) # (!\U5|score [10]))))) # (!\U5|score [8] & (\U5|score [9] & (!\U5|score [11] & !\U5|score [10])))

	.dataa(\U5|score [8]),
	.datab(\U5|score [9]),
	.datac(\U5|score [11]),
	.datad(\U5|score [10]),
	.cin(gnd),
	.combout(\segment3|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \segment3|Mux1~0 .lut_mask = 16'h280E;
defparam \segment3|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y28_N4
cycloneive_lcell_comb \segment3|Mux0~0 (
// Equation(s):
// \segment3|Mux0~0_combout  = (\U5|score [8] & ((\U5|score [11]) # (\U5|score [9] $ (\U5|score [10])))) # (!\U5|score [8] & ((\U5|score [9]) # (\U5|score [11] $ (\U5|score [10]))))

	.dataa(\U5|score [8]),
	.datab(\U5|score [9]),
	.datac(\U5|score [11]),
	.datad(\U5|score [10]),
	.cin(gnd),
	.combout(\segment3|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \segment3|Mux0~0 .lut_mask = 16'hE7FC;
defparam \segment3|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
