
1_AXIS_F091_MAIN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003be4  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08003ca0  08003ca0  00013ca0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003cd0  08003cd0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08003cd0  08003cd0  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003cd0  08003cd0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003cd0  08003cd0  00013cd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003cd4  08003cd4  00013cd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003cd8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001198  2000000c  08003ce4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200011a4  08003ce4  000211a4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008b6d  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001a8d  00000000  00000000  00028be4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000870  00000000  00000000  0002a678  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000663  00000000  00000000  0002aee8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a53a  00000000  00000000  0002b54b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a1ed  00000000  00000000  00045a85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009f6fb  00000000  00000000  0004fc72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001d50  00000000  00000000  000ef370  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000f10c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08003c88 	.word	0x08003c88

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08003c88 	.word	0x08003c88

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	; 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	; 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			; (mov r8, r8)

080003f0 <TMC5160_Basic_Init>:
int Ax = 0;				// counter for buffer
uint8_t AMS_Ready;		//check for interrupt


void TMC5160_Basic_Init(CurrentConfig *Current)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b084      	sub	sp, #16
 80003f4:	af00      	add	r7, sp, #0
 80003f6:	6078      	str	r0, [r7, #4]
	/* CURRENT SETTINGS
	 I_RUN, Max run current = 20 = ~2.0A
	 I_HOLD, Max Hold current = 20 = ~2.0A
	*/

	uint32_t IHOLD_IRUN = 0x00070000; // standard IHOLD DELAY value
 80003f8:	23e0      	movs	r3, #224	; 0xe0
 80003fa:	02db      	lsls	r3, r3, #11
 80003fc:	60fb      	str	r3, [r7, #12]
	//uint32_t GSTAT_VALUE = 0x00000000; //default value for GSTAT

	if(Current->IHOLD > 20) // set upper current limit ~2.0A
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	685b      	ldr	r3, [r3, #4]
 8000402:	2b14      	cmp	r3, #20
 8000404:	d902      	bls.n	800040c <TMC5160_Basic_Init+0x1c>
	{
		Current->IHOLD = 20;
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	2214      	movs	r2, #20
 800040a:	605a      	str	r2, [r3, #4]
	}

	if(Current->IRUN > 20) // set upper current limit ~2.0A
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	681b      	ldr	r3, [r3, #0]
 8000410:	2b14      	cmp	r3, #20
 8000412:	d902      	bls.n	800041a <TMC5160_Basic_Init+0x2a>
	{
		Current->IRUN = 20;
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	2214      	movs	r2, #20
 8000418:	601a      	str	r2, [r3, #0]
	}

	IHOLD_IRUN += Current->IHOLD + (Current->IRUN <<8);
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	685a      	ldr	r2, [r3, #4]
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	681b      	ldr	r3, [r3, #0]
 8000422:	021b      	lsls	r3, r3, #8
 8000424:	18d3      	adds	r3, r2, r3
 8000426:	68fa      	ldr	r2, [r7, #12]
 8000428:	18d3      	adds	r3, r2, r3
 800042a:	60fb      	str	r3, [r7, #12]

	TMC5160_SPIWrite(0x00, 0x00000008, 1); // writing value 0x00000008 = 8 = 0.0 to address 0 = 0x00(GCONF)
 800042c:	2201      	movs	r2, #1
 800042e:	2108      	movs	r1, #8
 8000430:	2000      	movs	r0, #0
 8000432:	f000 f9c5 	bl	80007c0 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x00, 0x00000008, 0); // writing value 0x00000008 = 8 = 0.0 to address 0 = 0x00(GCONF)
 8000436:	2200      	movs	r2, #0
 8000438:	2108      	movs	r1, #8
 800043a:	2000      	movs	r0, #0
 800043c:	f000 f9c0 	bl	80007c0 <TMC5160_SPIWrite>
	{
		TMC5160_SPIWrite(0x01, 0x00000001, 1); // write 1 bit to GSTAT to clear all error flags
		// TODO: is clearing the flags enough? or poweqr cycle needed?
	}*/

	TMC5160_SPIWrite(0x03, 0x00000000, 1); // writing value 0x00000000 = 0 = 0.0 to address 1 = 0x03(SLAVECONF)
 8000440:	2201      	movs	r2, #1
 8000442:	2100      	movs	r1, #0
 8000444:	2003      	movs	r0, #3
 8000446:	f000 f9bb 	bl	80007c0 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x05, 0x00000000, 1); // writing value 0x00000000 = 0 = 0.0 to address 2 = 0x05(X_COMPARE)
 800044a:	2201      	movs	r2, #1
 800044c:	2100      	movs	r1, #0
 800044e:	2005      	movs	r0, #5
 8000450:	f000 f9b6 	bl	80007c0 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x06, 0x00000000, 1); // writing value 0x00000000 = 0 = 0.0 to address 3 = 0x06(OTP_PROG)
 8000454:	2201      	movs	r2, #1
 8000456:	2100      	movs	r1, #0
 8000458:	2006      	movs	r0, #6
 800045a:	f000 f9b1 	bl	80007c0 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x08, 0x0000000F, 1); // writing value 0x0000000F = 15 = 0.0 to address 4 = 0x08(FACTORY_CONF)
 800045e:	2201      	movs	r2, #1
 8000460:	210f      	movs	r1, #15
 8000462:	2008      	movs	r0, #8
 8000464:	f000 f9ac 	bl	80007c0 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x09, 0x00010606, 1); // writing value 0x00010606 = 67078 = 0.0 to address 5 = 0x09(SHORT_CONF)
 8000468:	4b53      	ldr	r3, [pc, #332]	; (80005b8 <TMC5160_Basic_Init+0x1c8>)
 800046a:	2201      	movs	r2, #1
 800046c:	0019      	movs	r1, r3
 800046e:	2009      	movs	r0, #9
 8000470:	f000 f9a6 	bl	80007c0 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x0A, 0x00080400, 1); // writing value 0x00080400 = 525312 = 0.0 to address 6 = 0x0A(DRV_CONF)
 8000474:	4b51      	ldr	r3, [pc, #324]	; (80005bc <TMC5160_Basic_Init+0x1cc>)
 8000476:	2201      	movs	r2, #1
 8000478:	0019      	movs	r1, r3
 800047a:	200a      	movs	r0, #10
 800047c:	f000 f9a0 	bl	80007c0 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x0B, 0x00000000, 1); // writing value 0x00000000 = 0 = 0.0 to address 7 = 0x0B(GLOBAL_SCALER)
 8000480:	2201      	movs	r2, #1
 8000482:	2100      	movs	r1, #0
 8000484:	200b      	movs	r0, #11
 8000486:	f000 f99b 	bl	80007c0 <TMC5160_SPIWrite>

	TMC5160_SPIWrite(0x10, IHOLD_IRUN, 1); // writing value 0x00070A03 = 461315 = 0.0 to address 8 = 0x10(IHOLD_IRUN)
 800048a:	68fb      	ldr	r3, [r7, #12]
 800048c:	2201      	movs	r2, #1
 800048e:	0019      	movs	r1, r3
 8000490:	2010      	movs	r0, #16
 8000492:	f000 f995 	bl	80007c0 <TMC5160_SPIWrite>

	TMC5160_SPIWrite(0x11, 0x0000000A, 1); // writing value 0x0000000A = 10 = 0.0 to address 9 = 0x11(TPOWERDOWN)
 8000496:	2201      	movs	r2, #1
 8000498:	210a      	movs	r1, #10
 800049a:	2011      	movs	r0, #17
 800049c:	f000 f990 	bl	80007c0 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x13, 0x00000000, 1); // writing value 0x00000000 = 0 = 0.0 to address 10 = 0x13(TPWMTHRS)
 80004a0:	2201      	movs	r2, #1
 80004a2:	2100      	movs	r1, #0
 80004a4:	2013      	movs	r0, #19
 80004a6:	f000 f98b 	bl	80007c0 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x14, 0x00000000, 1); // writing value 0x00000010 = 16 = 0.0 to address 11 = 0x14(TCOOLTHRS)
 80004aa:	2201      	movs	r2, #1
 80004ac:	2100      	movs	r1, #0
 80004ae:	2014      	movs	r0, #20
 80004b0:	f000 f986 	bl	80007c0 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x15, 0x00000000, 1); // writing value 0x00000000 = 0 = 0.0 to address 12 = 0x15(THIGH)
 80004b4:	2201      	movs	r2, #1
 80004b6:	2100      	movs	r1, #0
 80004b8:	2015      	movs	r0, #21
 80004ba:	f000 f981 	bl	80007c0 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x2C, 0x00000000, 1); // writing value 0x00000000 = 0 = 0.0 to address 23 = 0x2C(TZEROWAIT)
 80004be:	2201      	movs	r2, #1
 80004c0:	2100      	movs	r1, #0
 80004c2:	202c      	movs	r0, #44	; 0x2c
 80004c4:	f000 f97c 	bl	80007c0 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x33, 0x00000000, 1); // writing value 0x00000000 = 0 = 0.0 to address 25 = 0x33(VDCMIN)
 80004c8:	2201      	movs	r2, #1
 80004ca:	2100      	movs	r1, #0
 80004cc:	2033      	movs	r0, #51	; 0x33
 80004ce:	f000 f977 	bl	80007c0 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x34, 0x00000000, 1); // writing value 0x00000000 = 0 = 0.0 to address 26 = 0x34(SW_MODE)
 80004d2:	2201      	movs	r2, #1
 80004d4:	2100      	movs	r1, #0
 80004d6:	2034      	movs	r0, #52	; 0x34
 80004d8:	f000 f972 	bl	80007c0 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x38, 0x00000000, 1); // writing value 0x00000000 = 0 = 0.0 to address 27 = 0x38(ENCMODE)
 80004dc:	2201      	movs	r2, #1
 80004de:	2100      	movs	r1, #0
 80004e0:	2038      	movs	r0, #56	; 0x38
 80004e2:	f000 f96d 	bl	80007c0 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x39, 0x00000000, 1); // writing value 0x00000000 = 0 = 0.0 to address 28 = 0x39(X_ENC)
 80004e6:	2201      	movs	r2, #1
 80004e8:	2100      	movs	r1, #0
 80004ea:	2039      	movs	r0, #57	; 0x39
 80004ec:	f000 f968 	bl	80007c0 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x3A, 0x00010000, 1); // writing value 0x00010000 = 65536 = 0.0 to address 29 = 0x3A(ENC_CONST)
 80004f0:	2380      	movs	r3, #128	; 0x80
 80004f2:	025b      	lsls	r3, r3, #9
 80004f4:	2201      	movs	r2, #1
 80004f6:	0019      	movs	r1, r3
 80004f8:	203a      	movs	r0, #58	; 0x3a
 80004fa:	f000 f961 	bl	80007c0 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x3D, 0x00000000, 1); // writing value 0x00000000 = 0 = 0.0 to address 30 = 0x3D(ENC_DEVIATION)
 80004fe:	2201      	movs	r2, #1
 8000500:	2100      	movs	r1, #0
 8000502:	203d      	movs	r0, #61	; 0x3d
 8000504:	f000 f95c 	bl	80007c0 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x60, 0xAAAAB554, 1); // writing value 0xAAAAB554 = 0 = 0.0 to address 31 = 0x60(MSLUT[0])
 8000508:	4b2d      	ldr	r3, [pc, #180]	; (80005c0 <TMC5160_Basic_Init+0x1d0>)
 800050a:	2201      	movs	r2, #1
 800050c:	0019      	movs	r1, r3
 800050e:	2060      	movs	r0, #96	; 0x60
 8000510:	f000 f956 	bl	80007c0 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x61, 0x4A9554AA, 1); // writing value 0x4A9554AA = 1251300522 = 0.0 to address 32 = 0x61(MSLUT[1])
 8000514:	4b2b      	ldr	r3, [pc, #172]	; (80005c4 <TMC5160_Basic_Init+0x1d4>)
 8000516:	2201      	movs	r2, #1
 8000518:	0019      	movs	r1, r3
 800051a:	2061      	movs	r0, #97	; 0x61
 800051c:	f000 f950 	bl	80007c0 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x62, 0x24492929, 1); // writing value 0x24492929 = 608774441 = 0.0 to address 33 = 0x62(MSLUT[2])
 8000520:	4b29      	ldr	r3, [pc, #164]	; (80005c8 <TMC5160_Basic_Init+0x1d8>)
 8000522:	2201      	movs	r2, #1
 8000524:	0019      	movs	r1, r3
 8000526:	2062      	movs	r0, #98	; 0x62
 8000528:	f000 f94a 	bl	80007c0 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x63, 0x10104222, 1); // writing value 0x10104222 = 269500962 = 0.0 to address 34 = 0x63(MSLUT[3])
 800052c:	4b27      	ldr	r3, [pc, #156]	; (80005cc <TMC5160_Basic_Init+0x1dc>)
 800052e:	2201      	movs	r2, #1
 8000530:	0019      	movs	r1, r3
 8000532:	2063      	movs	r0, #99	; 0x63
 8000534:	f000 f944 	bl	80007c0 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x64, 0xFBFFFFFF, 1); // writing value 0xFBFFFFFF = 0 = 0.0 to address 35 = 0x64(MSLUT[4])
 8000538:	4b25      	ldr	r3, [pc, #148]	; (80005d0 <TMC5160_Basic_Init+0x1e0>)
 800053a:	2201      	movs	r2, #1
 800053c:	0019      	movs	r1, r3
 800053e:	2064      	movs	r0, #100	; 0x64
 8000540:	f000 f93e 	bl	80007c0 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x65, 0xB5BB777D, 1); // writing value 0xB5BB777D = 0 = 0.0 to address 36 = 0x65(MSLUT[5])
 8000544:	4b23      	ldr	r3, [pc, #140]	; (80005d4 <TMC5160_Basic_Init+0x1e4>)
 8000546:	2201      	movs	r2, #1
 8000548:	0019      	movs	r1, r3
 800054a:	2065      	movs	r0, #101	; 0x65
 800054c:	f000 f938 	bl	80007c0 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x66, 0x49295556, 1); // writing value 0x49295556 = 1227445590 = 0.0 to address 37 = 0x66(MSLUT[6])
 8000550:	4b21      	ldr	r3, [pc, #132]	; (80005d8 <TMC5160_Basic_Init+0x1e8>)
 8000552:	2201      	movs	r2, #1
 8000554:	0019      	movs	r1, r3
 8000556:	2066      	movs	r0, #102	; 0x66
 8000558:	f000 f932 	bl	80007c0 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x67, 0x00404222, 1); // writing value 0x00404222 = 4211234 = 0.0 to address 38 = 0x67(MSLUT[7])
 800055c:	4b1f      	ldr	r3, [pc, #124]	; (80005dc <TMC5160_Basic_Init+0x1ec>)
 800055e:	2201      	movs	r2, #1
 8000560:	0019      	movs	r1, r3
 8000562:	2067      	movs	r0, #103	; 0x67
 8000564:	f000 f92c 	bl	80007c0 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x68, 0xFFFF8056, 1); // writing value 0xFFFF8056 = 0 = 0.0 to address 39 = 0x68(MSLUTSEL)
 8000568:	4b1d      	ldr	r3, [pc, #116]	; (80005e0 <TMC5160_Basic_Init+0x1f0>)
 800056a:	2201      	movs	r2, #1
 800056c:	0019      	movs	r1, r3
 800056e:	2068      	movs	r0, #104	; 0x68
 8000570:	f000 f926 	bl	80007c0 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x69, 0x00F70000, 1); // writing value 0x00F70000 = 16187392 = 0.0 to address 40 = 0x69(MSLUTSTART)
 8000574:	23f7      	movs	r3, #247	; 0xf7
 8000576:	041b      	lsls	r3, r3, #16
 8000578:	2201      	movs	r2, #1
 800057a:	0019      	movs	r1, r3
 800057c:	2069      	movs	r0, #105	; 0x69
 800057e:	f000 f91f 	bl	80007c0 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x6C, 0x00410153, 1); // writing value 0x00410153 = 4260099 = 0.0 to address 41 = 0x6C(CHOPCONF)
 8000582:	4b18      	ldr	r3, [pc, #96]	; (80005e4 <TMC5160_Basic_Init+0x1f4>)
 8000584:	2201      	movs	r2, #1
 8000586:	0019      	movs	r1, r3
 8000588:	206c      	movs	r0, #108	; 0x6c
 800058a:	f000 f919 	bl	80007c0 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x6D, 0x00000000, 1); // writing value 0x00000000 = 0 = 0.0 to address 42 = 0x6D(COOLCONF)
 800058e:	2201      	movs	r2, #1
 8000590:	2100      	movs	r1, #0
 8000592:	206d      	movs	r0, #109	; 0x6d
 8000594:	f000 f914 	bl	80007c0 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x6E, 0x00000000, 1); // writing value 0x00000000 = 0 = 0.0 to address 43 = 0x6E(DCCTRL)
 8000598:	2201      	movs	r2, #1
 800059a:	2100      	movs	r1, #0
 800059c:	206e      	movs	r0, #110	; 0x6e
 800059e:	f000 f90f 	bl	80007c0 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x70, 0xC40C001E, 1); // writing value 0xC40C001E = 0 = 0.0 to address 44 = 0x70(PWMCONF)
 80005a2:	4b11      	ldr	r3, [pc, #68]	; (80005e8 <TMC5160_Basic_Init+0x1f8>)
 80005a4:	2201      	movs	r2, #1
 80005a6:	0019      	movs	r1, r3
 80005a8:	2070      	movs	r0, #112	; 0x70
 80005aa:	f000 f909 	bl	80007c0 <TMC5160_SPIWrite>

}
 80005ae:	46c0      	nop			; (mov r8, r8)
 80005b0:	46bd      	mov	sp, r7
 80005b2:	b004      	add	sp, #16
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	46c0      	nop			; (mov r8, r8)
 80005b8:	00010606 	.word	0x00010606
 80005bc:	00080400 	.word	0x00080400
 80005c0:	aaaab554 	.word	0xaaaab554
 80005c4:	4a9554aa 	.word	0x4a9554aa
 80005c8:	24492929 	.word	0x24492929
 80005cc:	10104222 	.word	0x10104222
 80005d0:	fbffffff 	.word	0xfbffffff
 80005d4:	b5bb777d 	.word	0xb5bb777d
 80005d8:	49295556 	.word	0x49295556
 80005dc:	00404222 	.word	0x00404222
 80005e0:	ffff8056 	.word	0xffff8056
 80005e4:	00410153 	.word	0x00410153
 80005e8:	c40c001e 	.word	0xc40c001e

080005ec <TMC5160_Init_Stallguard>:

	//TODO: finilize
}

void TMC5160_Init_Stallguard(int reset)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b084      	sub	sp, #16
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
	if(reset == 0)//basic stall setup
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d10f      	bne.n	800061a <TMC5160_Init_Stallguard+0x2e>
	{
		uint32_t SGT = 1;
 80005fa:	2301      	movs	r3, #1
 80005fc:	60fb      	str	r3, [r7, #12]
		uint32_t COOLCONF = 0;
 80005fe:	2300      	movs	r3, #0
 8000600:	60bb      	str	r3, [r7, #8]

		COOLCONF += (SGT <<16);
 8000602:	68fb      	ldr	r3, [r7, #12]
 8000604:	041b      	lsls	r3, r3, #16
 8000606:	68ba      	ldr	r2, [r7, #8]
 8000608:	18d3      	adds	r3, r2, r3
 800060a:	60bb      	str	r3, [r7, #8]

		//TODO: test COOLCONF register write to match register value

		//TMC5160_SPIWrite(0x6D, COOLCONF, 1); //0x6D(COOLCONF) //Stallguard Threshold
		TMC5160_SPIWrite(0x6D, 0x00010000, 1); //0x6D(COOLCONF) //Stallguard Threshold
 800060c:	2380      	movs	r3, #128	; 0x80
 800060e:	025b      	lsls	r3, r3, #9
 8000610:	2201      	movs	r2, #1
 8000612:	0019      	movs	r1, r3
 8000614:	206d      	movs	r0, #109	; 0x6d
 8000616:	f000 f8d3 	bl	80007c0 <TMC5160_SPIWrite>
	}

	if(reset == 1)//perform reset of stall, to allow movement again
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	2b01      	cmp	r3, #1
 800061e:	d104      	bne.n	800062a <TMC5160_Init_Stallguard+0x3e>
	{
		TMC5160_SPIWrite(0x35, 0x00000040, 1); //0x35(RAMP_STAT)
 8000620:	2201      	movs	r2, #1
 8000622:	2140      	movs	r1, #64	; 0x40
 8000624:	2035      	movs	r0, #53	; 0x35
 8000626:	f000 f8cb 	bl	80007c0 <TMC5160_SPIWrite>
	// Apply load and monitor SG_RESULT
	// If SG_RESULT reaches 0 before "stall event" , increase SGT value (+63 highest) , if 0 is not reached lower SGT value (-64 lowest)

	// Sudden motor stops can cause for a stall event.
	// In this case , increase TCOOLTHRS to increase the duration before stallguard is activated
}
 800062a:	46c0      	nop			; (mov r8, r8)
 800062c:	46bd      	mov	sp, r7
 800062e:	b004      	add	sp, #16
 8000630:	bd80      	pop	{r7, pc}
	...

08000634 <TMC5160_Monitor_Stallguard>:

int TMC5160_Monitor_Stallguard(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b084      	sub	sp, #16
 8000638:	af00      	add	r7, sp, #0
	uint32_t DRV_STATUS;
	int Stall_Flag = 0;
 800063a:	2300      	movs	r3, #0
 800063c:	607b      	str	r3, [r7, #4]

	DRV_STATUS = TMC5160_SPIWrite(0x6F, 0x00000000, 0); //Read (DRV_STATUS)
 800063e:	2200      	movs	r2, #0
 8000640:	2100      	movs	r1, #0
 8000642:	206f      	movs	r0, #111	; 0x6f
 8000644:	f000 f8bc 	bl	80007c0 <TMC5160_SPIWrite>
 8000648:	0003      	movs	r3, r0
 800064a:	60fb      	str	r3, [r7, #12]
	//T_STEP[x] = TMC5160_SPIWrite(0x12, 0x00000000, 0); // 0x12(TSTEP)

	Stall_Flag = (DRV_STATUS & (1 << 24)); //bit 24 of DRV_STATUS is Stallguard flag
 800064c:	68fa      	ldr	r2, [r7, #12]
 800064e:	2380      	movs	r3, #128	; 0x80
 8000650:	045b      	lsls	r3, r3, #17
 8000652:	4013      	ands	r3, r2
 8000654:	607b      	str	r3, [r7, #4]
	Stall_Flag = (Stall_Flag >> 24); // bitshift stall flag is 0 or 1
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	161b      	asrs	r3, r3, #24
 800065a:	607b      	str	r3, [r7, #4]

	if(Stall_Flag != 0) //stall detected -> stop motor
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	2b00      	cmp	r3, #0
 8000660:	d001      	beq.n	8000666 <TMC5160_Monitor_Stallguard+0x32>
	{
		TMC5160_Stop();
 8000662:	f000 f87f 	bl	8000764 <TMC5160_Stop>
	}

	for(int y = 32; y > 10; y--) // clear other data
 8000666:	2320      	movs	r3, #32
 8000668:	60bb      	str	r3, [r7, #8]
 800066a:	e00b      	b.n	8000684 <TMC5160_Monitor_Stallguard+0x50>
	{
		DRV_STATUS &= ~(1 << y);
 800066c:	2201      	movs	r2, #1
 800066e:	68bb      	ldr	r3, [r7, #8]
 8000670:	409a      	lsls	r2, r3
 8000672:	0013      	movs	r3, r2
 8000674:	43db      	mvns	r3, r3
 8000676:	001a      	movs	r2, r3
 8000678:	68fb      	ldr	r3, [r7, #12]
 800067a:	4013      	ands	r3, r2
 800067c:	60fb      	str	r3, [r7, #12]
	for(int y = 32; y > 10; y--) // clear other data
 800067e:	68bb      	ldr	r3, [r7, #8]
 8000680:	3b01      	subs	r3, #1
 8000682:	60bb      	str	r3, [r7, #8]
 8000684:	68bb      	ldr	r3, [r7, #8]
 8000686:	2b0a      	cmp	r3, #10
 8000688:	dcf0      	bgt.n	800066c <TMC5160_Monitor_Stallguard+0x38>
	}

	SG_RESULTS[x] = DRV_STATUS; // see SG_RESULTS in explorer for tuning stallguard (SG_RESULT 0 = stall detected)
 800068a:	4b11      	ldr	r3, [pc, #68]	; (80006d0 <TMC5160_Monitor_Stallguard+0x9c>)
 800068c:	681a      	ldr	r2, [r3, #0]
 800068e:	4b11      	ldr	r3, [pc, #68]	; (80006d4 <TMC5160_Monitor_Stallguard+0xa0>)
 8000690:	0092      	lsls	r2, r2, #2
 8000692:	68f9      	ldr	r1, [r7, #12]
 8000694:	50d1      	str	r1, [r2, r3]
	x++;
 8000696:	4b0e      	ldr	r3, [pc, #56]	; (80006d0 <TMC5160_Monitor_Stallguard+0x9c>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	1c5a      	adds	r2, r3, #1
 800069c:	4b0c      	ldr	r3, [pc, #48]	; (80006d0 <TMC5160_Monitor_Stallguard+0x9c>)
 800069e:	601a      	str	r2, [r3, #0]

	if(x >= 1000) // stop stallguard demo or it will overflow
 80006a0:	4b0b      	ldr	r3, [pc, #44]	; (80006d0 <TMC5160_Monitor_Stallguard+0x9c>)
 80006a2:	681a      	ldr	r2, [r3, #0]
 80006a4:	23fa      	movs	r3, #250	; 0xfa
 80006a6:	009b      	lsls	r3, r3, #2
 80006a8:	429a      	cmp	r2, r3
 80006aa:	db0c      	blt.n	80006c6 <TMC5160_Monitor_Stallguard+0x92>
	{
		x = 0;
 80006ac:	4b08      	ldr	r3, [pc, #32]	; (80006d0 <TMC5160_Monitor_Stallguard+0x9c>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	601a      	str	r2, [r3, #0]

	    HAL_GPIO_WritePin(GPIOA,DRV_ENN_Pin,1); // LOW = ON
 80006b2:	2380      	movs	r3, #128	; 0x80
 80006b4:	0059      	lsls	r1, r3, #1
 80006b6:	2390      	movs	r3, #144	; 0x90
 80006b8:	05db      	lsls	r3, r3, #23
 80006ba:	2201      	movs	r2, #1
 80006bc:	0018      	movs	r0, r3
 80006be:	f002 f99b 	bl	80029f8 <HAL_GPIO_WritePin>
	    TMC5160_Stop();
 80006c2:	f000 f84f 	bl	8000764 <TMC5160_Stop>
	}

	return Stall_Flag;
 80006c6:	687b      	ldr	r3, [r7, #4]
}
 80006c8:	0018      	movs	r0, r3
 80006ca:	46bd      	mov	sp, r7
 80006cc:	b004      	add	sp, #16
 80006ce:	bd80      	pop	{r7, pc}
 80006d0:	20000fcc 	.word	0x20000fcc
 80006d4:	2000002c 	.word	0x2000002c

080006d8 <TMC5160_Basic_Rotate>:

void TMC5160_Basic_Rotate(uint8_t Mode, RampConfig *Ramp) // 0 = Velocity Mode + , 1 = Velocity Mode -
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	af00      	add	r7, sp, #0
 80006de:	0002      	movs	r2, r0
 80006e0:	6039      	str	r1, [r7, #0]
 80006e2:	1dfb      	adds	r3, r7, #7
 80006e4:	701a      	strb	r2, [r3, #0]
	//Velocity mode , using VMAX and AMAX

	TMC5160_SPIWrite(0x11, 	0x0000000A, 1); 	// writing value 0x0000000A = 10 = 0.0 to address 9 = 0x11(TPOWERDOWN)
 80006e6:	2201      	movs	r2, #1
 80006e8:	210a      	movs	r1, #10
 80006ea:	2011      	movs	r0, #17
 80006ec:	f000 f868 	bl	80007c0 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x13, 	0x000001F4, 1); 	// writing value 0x00000000 = 0 = 0.0 to address 10 = 0x13(TPWMTHRS)
 80006f0:	23fa      	movs	r3, #250	; 0xfa
 80006f2:	005b      	lsls	r3, r3, #1
 80006f4:	2201      	movs	r2, #1
 80006f6:	0019      	movs	r1, r3
 80006f8:	2013      	movs	r0, #19
 80006fa:	f000 f861 	bl	80007c0 <TMC5160_SPIWrite>

	TMC5160_SPIWrite(0x23, Ramp->VSTART, 1); 	// = 1000 = 0.0 to address 15 = 0x23(VSTART)
 80006fe:	683b      	ldr	r3, [r7, #0]
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	2201      	movs	r2, #1
 8000704:	0019      	movs	r1, r3
 8000706:	2023      	movs	r0, #35	; 0x23
 8000708:	f000 f85a 	bl	80007c0 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x26, Ramp->AMAX, 1); 		// = 12800 = 0.0 to address 18 = 0x26(AMAX)
 800070c:	683b      	ldr	r3, [r7, #0]
 800070e:	68db      	ldr	r3, [r3, #12]
 8000710:	2201      	movs	r2, #1
 8000712:	0019      	movs	r1, r3
 8000714:	2026      	movs	r0, #38	; 0x26
 8000716:	f000 f853 	bl	80007c0 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x27, Ramp->VMAX, 1); 		// = 51200 = 0.0 to address 19 = 0x27(VMAX)
 800071a:	683b      	ldr	r3, [r7, #0]
 800071c:	691b      	ldr	r3, [r3, #16]
 800071e:	2201      	movs	r2, #1
 8000720:	0019      	movs	r1, r3
 8000722:	2027      	movs	r0, #39	; 0x27
 8000724:	f000 f84c 	bl	80007c0 <TMC5160_SPIWrite>
	TMC5160_SPIWrite(0x2B, Ramp->VSTOP, 1); 	// = 10 = 0.0 to address 22 = 0x2B(VSTOP)
 8000728:	683b      	ldr	r3, [r7, #0]
 800072a:	69db      	ldr	r3, [r3, #28]
 800072c:	2201      	movs	r2, #1
 800072e:	0019      	movs	r1, r3
 8000730:	202b      	movs	r0, #43	; 0x2b
 8000732:	f000 f845 	bl	80007c0 <TMC5160_SPIWrite>

	if(Mode == 0)
 8000736:	1dfb      	adds	r3, r7, #7
 8000738:	781b      	ldrb	r3, [r3, #0]
 800073a:	2b00      	cmp	r3, #0
 800073c:	d105      	bne.n	800074a <TMC5160_Basic_Rotate+0x72>
	{
		TMC5160_SPIWrite(0x20, 	0x00000001, 1); 		// writing value 0x00000001 = 0 = 0.0 to address 13 = 0x20(RAMPMODE)VM +
 800073e:	2201      	movs	r2, #1
 8000740:	2101      	movs	r1, #1
 8000742:	2020      	movs	r0, #32
 8000744:	f000 f83c 	bl	80007c0 <TMC5160_SPIWrite>

	else if(Mode == 1)
	{
		TMC5160_SPIWrite(0x20, 	0x00000002, 1); 		// writing value 0x00000002 = 0 = 0.0 to address 13 = 0x20(RAMPMODE) VM -
	}
}
 8000748:	e008      	b.n	800075c <TMC5160_Basic_Rotate+0x84>
	else if(Mode == 1)
 800074a:	1dfb      	adds	r3, r7, #7
 800074c:	781b      	ldrb	r3, [r3, #0]
 800074e:	2b01      	cmp	r3, #1
 8000750:	d104      	bne.n	800075c <TMC5160_Basic_Rotate+0x84>
		TMC5160_SPIWrite(0x20, 	0x00000002, 1); 		// writing value 0x00000002 = 0 = 0.0 to address 13 = 0x20(RAMPMODE) VM -
 8000752:	2201      	movs	r2, #1
 8000754:	2102      	movs	r1, #2
 8000756:	2020      	movs	r0, #32
 8000758:	f000 f832 	bl	80007c0 <TMC5160_SPIWrite>
}
 800075c:	46c0      	nop			; (mov r8, r8)
 800075e:	46bd      	mov	sp, r7
 8000760:	b002      	add	sp, #8
 8000762:	bd80      	pop	{r7, pc}

08000764 <TMC5160_Stop>:

	return AngleT;
}

void TMC5160_Stop(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	af00      	add	r7, sp, #0
	TMC5160_SPIWrite(0x27,0x00000000, 1); //set VMAX to 0
 8000768:	2201      	movs	r2, #1
 800076a:	2100      	movs	r1, #0
 800076c:	2027      	movs	r0, #39	; 0x27
 800076e:	f000 f827 	bl	80007c0 <TMC5160_SPIWrite>
}
 8000772:	46c0      	nop			; (mov r8, r8)
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}

08000778 <Drive_Enable>:

void Drive_Enable(int state)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b082      	sub	sp, #8
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
	if(state == 1) // Enable driver
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	2b01      	cmp	r3, #1
 8000784:	d10a      	bne.n	800079c <Drive_Enable+0x24>
	{
		HAL_GPIO_WritePin(GPIOA, DRV_ENN_Pin, 0); // LOW = ON
 8000786:	2380      	movs	r3, #128	; 0x80
 8000788:	0059      	lsls	r1, r3, #1
 800078a:	2390      	movs	r3, #144	; 0x90
 800078c:	05db      	lsls	r3, r3, #23
 800078e:	2200      	movs	r2, #0
 8000790:	0018      	movs	r0, r3
 8000792:	f002 f931 	bl	80029f8 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8000796:	200a      	movs	r0, #10
 8000798:	f000 fed6 	bl	8001548 <HAL_Delay>
	}

	if(state == 0) // disable drive
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d10a      	bne.n	80007b8 <Drive_Enable+0x40>
	{
		HAL_GPIO_WritePin(GPIOA, DRV_ENN_Pin, 1); // HIGH = OFF
 80007a2:	2380      	movs	r3, #128	; 0x80
 80007a4:	0059      	lsls	r1, r3, #1
 80007a6:	2390      	movs	r3, #144	; 0x90
 80007a8:	05db      	lsls	r3, r3, #23
 80007aa:	2201      	movs	r2, #1
 80007ac:	0018      	movs	r0, r3
 80007ae:	f002 f923 	bl	80029f8 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 80007b2:	200a      	movs	r0, #10
 80007b4:	f000 fec8 	bl	8001548 <HAL_Delay>
	}
}
 80007b8:	46c0      	nop			; (mov r8, r8)
 80007ba:	46bd      	mov	sp, r7
 80007bc:	b002      	add	sp, #8
 80007be:	bd80      	pop	{r7, pc}

080007c0 <TMC5160_SPIWrite>:


uint32_t TMC5160_SPIWrite(uint8_t Address, uint32_t Value, int Action)
{
 80007c0:	b590      	push	{r4, r7, lr}
 80007c2:	b08d      	sub	sp, #52	; 0x34
 80007c4:	af02      	add	r7, sp, #8
 80007c6:	60b9      	str	r1, [r7, #8]
 80007c8:	607a      	str	r2, [r7, #4]
 80007ca:	240f      	movs	r4, #15
 80007cc:	193b      	adds	r3, r7, r4
 80007ce:	1c02      	adds	r2, r0, #0
 80007d0:	701a      	strb	r2, [r3, #0]

	uint8_t SPI2TxData[5];  //TX data array SPI2
	uint8_t SPI2RxData[5];  //RX data array SPI2
	uint32_t SPI2Rx = 0;
 80007d2:	2300      	movs	r3, #0
 80007d4:	627b      	str	r3, [r7, #36]	; 0x24

	  HAL_GPIO_WritePin(GPIOB,TMC_CS_Pin,0); // set TMC CS low
 80007d6:	2380      	movs	r3, #128	; 0x80
 80007d8:	015b      	lsls	r3, r3, #5
 80007da:	482d      	ldr	r0, [pc, #180]	; (8000890 <TMC5160_SPIWrite+0xd0>)
 80007dc:	2200      	movs	r2, #0
 80007de:	0019      	movs	r1, r3
 80007e0:	f002 f90a 	bl	80029f8 <HAL_GPIO_WritePin>

	  if (Action == 1) //Write
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	2b01      	cmp	r3, #1
 80007e8:	d107      	bne.n	80007fa <TMC5160_SPIWrite+0x3a>
	  {
		SPI2TxData[0] = Address + 0x80;
 80007ea:	193b      	adds	r3, r7, r4
 80007ec:	781b      	ldrb	r3, [r3, #0]
 80007ee:	3b80      	subs	r3, #128	; 0x80
 80007f0:	b2da      	uxtb	r2, r3
 80007f2:	231c      	movs	r3, #28
 80007f4:	18fb      	adds	r3, r7, r3
 80007f6:	701a      	strb	r2, [r3, #0]
 80007f8:	e005      	b.n	8000806 <TMC5160_SPIWrite+0x46>
	  }

	  else //Read
	  {
		SPI2TxData[0] = Address;
 80007fa:	231c      	movs	r3, #28
 80007fc:	18fb      	adds	r3, r7, r3
 80007fe:	220f      	movs	r2, #15
 8000800:	18ba      	adds	r2, r7, r2
 8000802:	7812      	ldrb	r2, [r2, #0]
 8000804:	701a      	strb	r2, [r3, #0]
	  }

	  SPI2TxData[1] = Value >> 24;
 8000806:	68bb      	ldr	r3, [r7, #8]
 8000808:	0e1b      	lsrs	r3, r3, #24
 800080a:	b2da      	uxtb	r2, r3
 800080c:	211c      	movs	r1, #28
 800080e:	187b      	adds	r3, r7, r1
 8000810:	705a      	strb	r2, [r3, #1]
	  SPI2TxData[2] = Value >> 16;
 8000812:	68bb      	ldr	r3, [r7, #8]
 8000814:	0c1b      	lsrs	r3, r3, #16
 8000816:	b2da      	uxtb	r2, r3
 8000818:	187b      	adds	r3, r7, r1
 800081a:	709a      	strb	r2, [r3, #2]
	  SPI2TxData[3] = Value >> 8;
 800081c:	68bb      	ldr	r3, [r7, #8]
 800081e:	0a1b      	lsrs	r3, r3, #8
 8000820:	b2da      	uxtb	r2, r3
 8000822:	187b      	adds	r3, r7, r1
 8000824:	70da      	strb	r2, [r3, #3]
	  SPI2TxData[4] = Value;
 8000826:	68bb      	ldr	r3, [r7, #8]
 8000828:	b2da      	uxtb	r2, r3
 800082a:	187b      	adds	r3, r7, r1
 800082c:	711a      	strb	r2, [r3, #4]

	  HAL_SPI_TransmitReceive(&hspi2, SPI2TxData, SPI2RxData, 0x05, 100);
 800082e:	2414      	movs	r4, #20
 8000830:	193a      	adds	r2, r7, r4
 8000832:	1879      	adds	r1, r7, r1
 8000834:	4817      	ldr	r0, [pc, #92]	; (8000894 <TMC5160_SPIWrite+0xd4>)
 8000836:	2364      	movs	r3, #100	; 0x64
 8000838:	9300      	str	r3, [sp, #0]
 800083a:	2305      	movs	r3, #5
 800083c:	f002 feb0 	bl	80035a0 <HAL_SPI_TransmitReceive>


	  SPI2Rx += (SPI2RxData[1] << 24);
 8000840:	0021      	movs	r1, r4
 8000842:	187b      	adds	r3, r7, r1
 8000844:	785b      	ldrb	r3, [r3, #1]
 8000846:	061b      	lsls	r3, r3, #24
 8000848:	001a      	movs	r2, r3
 800084a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800084c:	189b      	adds	r3, r3, r2
 800084e:	627b      	str	r3, [r7, #36]	; 0x24
	  SPI2Rx += (SPI2RxData[2] << 16);
 8000850:	187b      	adds	r3, r7, r1
 8000852:	789b      	ldrb	r3, [r3, #2]
 8000854:	041b      	lsls	r3, r3, #16
 8000856:	001a      	movs	r2, r3
 8000858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800085a:	189b      	adds	r3, r3, r2
 800085c:	627b      	str	r3, [r7, #36]	; 0x24
	  SPI2Rx += (SPI2RxData[3] << 8);
 800085e:	187b      	adds	r3, r7, r1
 8000860:	78db      	ldrb	r3, [r3, #3]
 8000862:	021b      	lsls	r3, r3, #8
 8000864:	001a      	movs	r2, r3
 8000866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000868:	189b      	adds	r3, r3, r2
 800086a:	627b      	str	r3, [r7, #36]	; 0x24
	  SPI2Rx += (SPI2RxData[4] << 0);
 800086c:	187b      	adds	r3, r7, r1
 800086e:	791b      	ldrb	r3, [r3, #4]
 8000870:	001a      	movs	r2, r3
 8000872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000874:	189b      	adds	r3, r3, r2
 8000876:	627b      	str	r3, [r7, #36]	; 0x24

	  HAL_GPIO_WritePin(GPIOB,TMC_CS_Pin,1); // set TMC CS high
 8000878:	2380      	movs	r3, #128	; 0x80
 800087a:	015b      	lsls	r3, r3, #5
 800087c:	4804      	ldr	r0, [pc, #16]	; (8000890 <TMC5160_SPIWrite+0xd0>)
 800087e:	2201      	movs	r2, #1
 8000880:	0019      	movs	r1, r3
 8000882:	f002 f8b9 	bl	80029f8 <HAL_GPIO_WritePin>

	  return SPI2Rx;
 8000886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8000888:	0018      	movs	r0, r3
 800088a:	46bd      	mov	sp, r7
 800088c:	b00b      	add	sp, #44	; 0x2c
 800088e:	bd90      	pop	{r4, r7, pc}
 8000890:	48000400 	.word	0x48000400
 8000894:	200010a4 	.word	0x200010a4

08000898 <AMS5055_Basic_Init>:

void AMS5055_Basic_Init(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	af00      	add	r7, sp, #0
	AMSoffset = AMS5055_Get_Position();  // Angle read when standstill is offset
 800089c:	f000 f80a 	bl	80008b4 <AMS5055_Get_Position>
 80008a0:	0003      	movs	r3, r0
 80008a2:	001a      	movs	r2, r3
 80008a4:	4b02      	ldr	r3, [pc, #8]	; (80008b0 <AMS5055_Basic_Init+0x18>)
 80008a6:	801a      	strh	r2, [r3, #0]
}
 80008a8:	46c0      	nop			; (mov r8, r8)
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	46c0      	nop			; (mov r8, r8)
 80008b0:	20000028 	.word	0x20000028

080008b4 <AMS5055_Get_Position>:

uint16_t AMS5055_Get_Position(void)
{
 80008b4:	b5b0      	push	{r4, r5, r7, lr}
 80008b6:	b084      	sub	sp, #16
 80008b8:	af00      	add	r7, sp, #0
	uint16_t Angle = 0;
 80008ba:	230e      	movs	r3, #14
 80008bc:	18fb      	adds	r3, r7, r3
 80008be:	2200      	movs	r2, #0
 80008c0:	801a      	strh	r2, [r3, #0]
	int AlarmLo = 0;
 80008c2:	2300      	movs	r3, #0
 80008c4:	60bb      	str	r3, [r7, #8]
	int AlarmHi = 0;
 80008c6:	2300      	movs	r3, #0
 80008c8:	607b      	str	r3, [r7, #4]

	AMS5055_SPIWriteInt(ANGULAR_DATA,1);
 80008ca:	4b34      	ldr	r3, [pc, #208]	; (800099c <AMS5055_Get_Position+0xe8>)
 80008cc:	2101      	movs	r1, #1
 80008ce:	0018      	movs	r0, r3
 80008d0:	f000 f8a4 	bl	8000a1c <AMS5055_SPIWriteInt>

	while(AMS_Ready != 1) //wacht op INT
 80008d4:	46c0      	nop			; (mov r8, r8)
 80008d6:	4b32      	ldr	r3, [pc, #200]	; (80009a0 <AMS5055_Get_Position+0xec>)
 80008d8:	781b      	ldrb	r3, [r3, #0]
 80008da:	2b01      	cmp	r3, #1
 80008dc:	d1fb      	bne.n	80008d6 <AMS5055_Get_Position+0x22>
	{
	}

	Angle = AMS5055_SPIWriteInt(NOP,1);
 80008de:	250e      	movs	r5, #14
 80008e0:	197c      	adds	r4, r7, r5
 80008e2:	2101      	movs	r1, #1
 80008e4:	2000      	movs	r0, #0
 80008e6:	f000 f899 	bl	8000a1c <AMS5055_SPIWriteInt>
 80008ea:	0003      	movs	r3, r0
 80008ec:	8023      	strh	r3, [r4, #0]

	AlarmHi = (Angle >> 12) & 0x01; // AlamHi = b14
 80008ee:	0029      	movs	r1, r5
 80008f0:	187b      	adds	r3, r7, r1
 80008f2:	881b      	ldrh	r3, [r3, #0]
 80008f4:	0b1b      	lsrs	r3, r3, #12
 80008f6:	b29b      	uxth	r3, r3
 80008f8:	001a      	movs	r2, r3
 80008fa:	2301      	movs	r3, #1
 80008fc:	4013      	ands	r3, r2
 80008fe:	607b      	str	r3, [r7, #4]
	AlarmLo = (Angle >> 13) & 0x01; // AlarmLo = b15
 8000900:	187b      	adds	r3, r7, r1
 8000902:	881b      	ldrh	r3, [r3, #0]
 8000904:	0b5b      	lsrs	r3, r3, #13
 8000906:	b29b      	uxth	r3, r3
 8000908:	001a      	movs	r2, r3
 800090a:	2301      	movs	r3, #1
 800090c:	4013      	ands	r3, r2
 800090e:	60bb      	str	r3, [r7, #8]
		//magnetic field too strong , lower AGC ?
	}

	// remove first 2 and last 2 bits

	Angle &= ~(1 << 14);
 8000910:	000c      	movs	r4, r1
 8000912:	193b      	adds	r3, r7, r4
 8000914:	193a      	adds	r2, r7, r4
 8000916:	8812      	ldrh	r2, [r2, #0]
 8000918:	4922      	ldr	r1, [pc, #136]	; (80009a4 <AMS5055_Get_Position+0xf0>)
 800091a:	400a      	ands	r2, r1
 800091c:	801a      	strh	r2, [r3, #0]
	Angle &= ~(1 << 15);
 800091e:	193b      	adds	r3, r7, r4
 8000920:	193a      	adds	r2, r7, r4
 8000922:	8812      	ldrh	r2, [r2, #0]
 8000924:	0452      	lsls	r2, r2, #17
 8000926:	0c52      	lsrs	r2, r2, #17
 8000928:	801a      	strh	r2, [r3, #0]
	Angle = (Angle >> 2);
 800092a:	193b      	adds	r3, r7, r4
 800092c:	193a      	adds	r2, r7, r4
 800092e:	8812      	ldrh	r2, [r2, #0]
 8000930:	0892      	lsrs	r2, r2, #2
 8000932:	801a      	strh	r2, [r3, #0]

	Angle = ((Angle * 360) / 4095); //12 bit resolution
 8000934:	193b      	adds	r3, r7, r4
 8000936:	881a      	ldrh	r2, [r3, #0]
 8000938:	0013      	movs	r3, r2
 800093a:	005b      	lsls	r3, r3, #1
 800093c:	189b      	adds	r3, r3, r2
 800093e:	011a      	lsls	r2, r3, #4
 8000940:	1ad2      	subs	r2, r2, r3
 8000942:	00d3      	lsls	r3, r2, #3
 8000944:	001a      	movs	r2, r3
 8000946:	0013      	movs	r3, r2
 8000948:	4917      	ldr	r1, [pc, #92]	; (80009a8 <AMS5055_Get_Position+0xf4>)
 800094a:	0018      	movs	r0, r3
 800094c:	f7ff fc64 	bl	8000218 <__divsi3>
 8000950:	0003      	movs	r3, r0
 8000952:	001a      	movs	r2, r3
 8000954:	193b      	adds	r3, r7, r4
 8000956:	801a      	strh	r2, [r3, #0]

	Angle = Angle - AMSoffset;  // AMS is not calibrated, so angle needs to be fixed
 8000958:	4b14      	ldr	r3, [pc, #80]	; (80009ac <AMS5055_Get_Position+0xf8>)
 800095a:	881a      	ldrh	r2, [r3, #0]
 800095c:	193b      	adds	r3, r7, r4
 800095e:	1939      	adds	r1, r7, r4
 8000960:	8809      	ldrh	r1, [r1, #0]
 8000962:	1a8a      	subs	r2, r1, r2
 8000964:	801a      	strh	r2, [r3, #0]
	if((int)Angle <= 0)
 8000966:	193b      	adds	r3, r7, r4
 8000968:	881b      	ldrh	r3, [r3, #0]
 800096a:	2b00      	cmp	r3, #0
 800096c:	d106      	bne.n	800097c <AMS5055_Get_Position+0xc8>
	{
		Angle = Angle + 360;
 800096e:	193b      	adds	r3, r7, r4
 8000970:	193a      	adds	r2, r7, r4
 8000972:	8812      	ldrh	r2, [r2, #0]
 8000974:	3269      	adds	r2, #105	; 0x69
 8000976:	32ff      	adds	r2, #255	; 0xff
 8000978:	801a      	strh	r2, [r3, #0]
 800097a:	e007      	b.n	800098c <AMS5055_Get_Position+0xd8>
		Ax = 0;
	}*/

	else
	{
		Ax++;
 800097c:	4b0c      	ldr	r3, [pc, #48]	; (80009b0 <AMS5055_Get_Position+0xfc>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	1c5a      	adds	r2, r3, #1
 8000982:	4b0b      	ldr	r3, [pc, #44]	; (80009b0 <AMS5055_Get_Position+0xfc>)
 8000984:	601a      	str	r2, [r3, #0]
		AMS_Ready = 0;
 8000986:	4b06      	ldr	r3, [pc, #24]	; (80009a0 <AMS5055_Get_Position+0xec>)
 8000988:	2200      	movs	r2, #0
 800098a:	701a      	strb	r2, [r3, #0]
	}

	return Angle;
 800098c:	230e      	movs	r3, #14
 800098e:	18fb      	adds	r3, r7, r3
 8000990:	881b      	ldrh	r3, [r3, #0]
}
 8000992:	0018      	movs	r0, r3
 8000994:	46bd      	mov	sp, r7
 8000996:	b004      	add	sp, #16
 8000998:	bdb0      	pop	{r4, r5, r7, pc}
 800099a:	46c0      	nop			; (mov r8, r8)
 800099c:	00003fff 	.word	0x00003fff
 80009a0:	20000fd4 	.word	0x20000fd4
 80009a4:	ffffbfff 	.word	0xffffbfff
 80009a8:	00000fff 	.word	0x00000fff
 80009ac:	20000028 	.word	0x20000028
 80009b0:	20000fd0 	.word	0x20000fd0

080009b4 <AMSParity>:

uint8_t AMSParity(uint16_t value)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b084      	sub	sp, #16
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	0002      	movs	r2, r0
 80009bc:	1dbb      	adds	r3, r7, #6
 80009be:	801a      	strh	r2, [r3, #0]
	uint8_t cnt = 0;
 80009c0:	230f      	movs	r3, #15
 80009c2:	18fb      	adds	r3, r7, r3
 80009c4:	2200      	movs	r2, #0
 80009c6:	701a      	strb	r2, [r3, #0]
	uint8_t i;

	for (i = 0; i < 16; i++)
 80009c8:	230e      	movs	r3, #14
 80009ca:	18fb      	adds	r3, r7, r3
 80009cc:	2200      	movs	r2, #0
 80009ce:	701a      	strb	r2, [r3, #0]
 80009d0:	e015      	b.n	80009fe <AMSParity+0x4a>
	{
		if (value & 0x1)
 80009d2:	1dbb      	adds	r3, r7, #6
 80009d4:	881b      	ldrh	r3, [r3, #0]
 80009d6:	2201      	movs	r2, #1
 80009d8:	4013      	ands	r3, r2
 80009da:	d005      	beq.n	80009e8 <AMSParity+0x34>
		{
			cnt++;
 80009dc:	210f      	movs	r1, #15
 80009de:	187b      	adds	r3, r7, r1
 80009e0:	781a      	ldrb	r2, [r3, #0]
 80009e2:	187b      	adds	r3, r7, r1
 80009e4:	3201      	adds	r2, #1
 80009e6:	701a      	strb	r2, [r3, #0]
		}

		value >>= 1;
 80009e8:	1dbb      	adds	r3, r7, #6
 80009ea:	1dba      	adds	r2, r7, #6
 80009ec:	8812      	ldrh	r2, [r2, #0]
 80009ee:	0852      	lsrs	r2, r2, #1
 80009f0:	801a      	strh	r2, [r3, #0]
	for (i = 0; i < 16; i++)
 80009f2:	210e      	movs	r1, #14
 80009f4:	187b      	adds	r3, r7, r1
 80009f6:	781a      	ldrb	r2, [r3, #0]
 80009f8:	187b      	adds	r3, r7, r1
 80009fa:	3201      	adds	r2, #1
 80009fc:	701a      	strb	r2, [r3, #0]
 80009fe:	230e      	movs	r3, #14
 8000a00:	18fb      	adds	r3, r7, r3
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	2b0f      	cmp	r3, #15
 8000a06:	d9e4      	bls.n	80009d2 <AMSParity+0x1e>
	}
	return cnt & 0x1;
 8000a08:	230f      	movs	r3, #15
 8000a0a:	18fb      	adds	r3, r7, r3
 8000a0c:	781b      	ldrb	r3, [r3, #0]
 8000a0e:	2201      	movs	r2, #1
 8000a10:	4013      	ands	r3, r2
 8000a12:	b2db      	uxtb	r3, r3
}
 8000a14:	0018      	movs	r0, r3
 8000a16:	46bd      	mov	sp, r7
 8000a18:	b004      	add	sp, #16
 8000a1a:	bd80      	pop	{r7, pc}

08000a1c <AMS5055_SPIWriteInt>:

uint16_t AMS5055_SPIWriteInt(uint16_t Address, int Action)
{
 8000a1c:	b590      	push	{r4, r7, lr}
 8000a1e:	b089      	sub	sp, #36	; 0x24
 8000a20:	af02      	add	r7, sp, #8
 8000a22:	0002      	movs	r2, r0
 8000a24:	6039      	str	r1, [r7, #0]
 8000a26:	1dbb      	adds	r3, r7, #6
 8000a28:	801a      	strh	r2, [r3, #0]
	*/

	uint8_t SPI1TxData[2];	//TX data array SPI1
	uint8_t SPI1RxData[2];	//RX data array SPI1

	uint16_t SPI1Rx = 0;
 8000a2a:	2314      	movs	r3, #20
 8000a2c:	18fb      	adds	r3, r7, r3
 8000a2e:	2200      	movs	r2, #0
 8000a30:	801a      	strh	r2, [r3, #0]
	uint16_t SPI1Tx = 0;
 8000a32:	2416      	movs	r4, #22
 8000a34:	193b      	adds	r3, r7, r4
 8000a36:	2200      	movs	r2, #0
 8000a38:	801a      	strh	r2, [r3, #0]

	HAL_GPIO_WritePin(GPIOA,AMS_CS_Pin,0); // set TMC CS low
 8000a3a:	2390      	movs	r3, #144	; 0x90
 8000a3c:	05db      	lsls	r3, r3, #23
 8000a3e:	2200      	movs	r2, #0
 8000a40:	2110      	movs	r1, #16
 8000a42:	0018      	movs	r0, r3
 8000a44:	f001 ffd8 	bl	80029f8 <HAL_GPIO_WritePin>


	  SPI1Tx = (Address << 1);
 8000a48:	0021      	movs	r1, r4
 8000a4a:	187a      	adds	r2, r7, r1
 8000a4c:	1dbb      	adds	r3, r7, #6
 8000a4e:	881b      	ldrh	r3, [r3, #0]
 8000a50:	18db      	adds	r3, r3, r3
 8000a52:	8013      	strh	r3, [r2, #0]

	  if (Action == 1) //READ
 8000a54:	683b      	ldr	r3, [r7, #0]
 8000a56:	2b01      	cmp	r3, #1
 8000a58:	d105      	bne.n	8000a66 <AMS5055_SPIWriteInt+0x4a>
	  {
		  SPI1Tx = SPI1Tx | 0x8000;
 8000a5a:	187b      	adds	r3, r7, r1
 8000a5c:	187a      	adds	r2, r7, r1
 8000a5e:	8812      	ldrh	r2, [r2, #0]
 8000a60:	4923      	ldr	r1, [pc, #140]	; (8000af0 <AMS5055_SPIWriteInt+0xd4>)
 8000a62:	430a      	orrs	r2, r1
 8000a64:	801a      	strh	r2, [r3, #0]
	  }

	  SPI1Tx = SPI1Tx | AMSParity(SPI1Tx);
 8000a66:	2416      	movs	r4, #22
 8000a68:	193b      	adds	r3, r7, r4
 8000a6a:	881b      	ldrh	r3, [r3, #0]
 8000a6c:	0018      	movs	r0, r3
 8000a6e:	f7ff ffa1 	bl	80009b4 <AMSParity>
 8000a72:	0003      	movs	r3, r0
 8000a74:	b299      	uxth	r1, r3
 8000a76:	193b      	adds	r3, r7, r4
 8000a78:	193a      	adds	r2, r7, r4
 8000a7a:	8812      	ldrh	r2, [r2, #0]
 8000a7c:	430a      	orrs	r2, r1
 8000a7e:	801a      	strh	r2, [r3, #0]

	 // HAL_GPIO_WritePin(GPIOA,AMS_CS_Pin,0); // set TMC CS low

	  SPI1TxData[0] = SPI1Tx >> 8;
 8000a80:	0021      	movs	r1, r4
 8000a82:	193b      	adds	r3, r7, r4
 8000a84:	881b      	ldrh	r3, [r3, #0]
 8000a86:	0a1b      	lsrs	r3, r3, #8
 8000a88:	b29b      	uxth	r3, r3
 8000a8a:	b2da      	uxtb	r2, r3
 8000a8c:	2010      	movs	r0, #16
 8000a8e:	183b      	adds	r3, r7, r0
 8000a90:	701a      	strb	r2, [r3, #0]
	  SPI1TxData[1] = SPI1Tx;
 8000a92:	187b      	adds	r3, r7, r1
 8000a94:	881b      	ldrh	r3, [r3, #0]
 8000a96:	b2da      	uxtb	r2, r3
 8000a98:	183b      	adds	r3, r7, r0
 8000a9a:	705a      	strb	r2, [r3, #1]

	  HAL_SPI_TransmitReceive(&hspi1, SPI1TxData, SPI1RxData, 0x02, 100);
 8000a9c:	240c      	movs	r4, #12
 8000a9e:	193a      	adds	r2, r7, r4
 8000aa0:	1839      	adds	r1, r7, r0
 8000aa2:	4814      	ldr	r0, [pc, #80]	; (8000af4 <AMS5055_SPIWriteInt+0xd8>)
 8000aa4:	2364      	movs	r3, #100	; 0x64
 8000aa6:	9300      	str	r3, [sp, #0]
 8000aa8:	2302      	movs	r3, #2
 8000aaa:	f002 fd79 	bl	80035a0 <HAL_SPI_TransmitReceive>
	//HAL_SPI_TransmitReceive(&hspi1, SPI1Tx, SPI1Rx, 0x02, 100);

	  //HAL_GPIO_WritePin(GPIOA,AMS_CS_Pin,1); // set TMC CS high

	  SPI1Rx += (SPI1RxData[0] << 8);	//<< 8
 8000aae:	193b      	adds	r3, r7, r4
 8000ab0:	781b      	ldrb	r3, [r3, #0]
 8000ab2:	b29b      	uxth	r3, r3
 8000ab4:	021b      	lsls	r3, r3, #8
 8000ab6:	b299      	uxth	r1, r3
 8000ab8:	2014      	movs	r0, #20
 8000aba:	183b      	adds	r3, r7, r0
 8000abc:	183a      	adds	r2, r7, r0
 8000abe:	8812      	ldrh	r2, [r2, #0]
 8000ac0:	188a      	adds	r2, r1, r2
 8000ac2:	801a      	strh	r2, [r3, #0]
	  SPI1Rx += (SPI1RxData[1] << 0);	//<< 0
 8000ac4:	193b      	adds	r3, r7, r4
 8000ac6:	785b      	ldrb	r3, [r3, #1]
 8000ac8:	b299      	uxth	r1, r3
 8000aca:	183b      	adds	r3, r7, r0
 8000acc:	0004      	movs	r4, r0
 8000ace:	183a      	adds	r2, r7, r0
 8000ad0:	8812      	ldrh	r2, [r2, #0]
 8000ad2:	188a      	adds	r2, r1, r2
 8000ad4:	801a      	strh	r2, [r3, #0]

	  HAL_GPIO_WritePin(GPIOA,AMS_CS_Pin,1); // set TMC CS high
 8000ad6:	2390      	movs	r3, #144	; 0x90
 8000ad8:	05db      	lsls	r3, r3, #23
 8000ada:	2201      	movs	r2, #1
 8000adc:	2110      	movs	r1, #16
 8000ade:	0018      	movs	r0, r3
 8000ae0:	f001 ff8a 	bl	80029f8 <HAL_GPIO_WritePin>

	  return SPI1Rx;
 8000ae4:	193b      	adds	r3, r7, r4
 8000ae6:	881b      	ldrh	r3, [r3, #0]
}
 8000ae8:	0018      	movs	r0, r3
 8000aea:	46bd      	mov	sp, r7
 8000aec:	b007      	add	sp, #28
 8000aee:	bd90      	pop	{r4, r7, pc}
 8000af0:	ffff8000 	.word	0xffff8000
 8000af4:	20001040 	.word	0x20001040

08000af8 <HAL_CAN_RxFifo0MsgPendingCallback>:
uint32_t TxMailbox[3];	//CAN Mailbox
int Datacheck;			//temp value for checking incomming CAN Data

/*  CAN RECEIVE INTERRUPT */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b082      	sub	sp, #8
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &CANRxHeader, CANRxData);
 8000b00:	4b08      	ldr	r3, [pc, #32]	; (8000b24 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 8000b02:	4a09      	ldr	r2, [pc, #36]	; (8000b28 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 8000b04:	6878      	ldr	r0, [r7, #4]
 8000b06:	2100      	movs	r1, #0
 8000b08:	f001 f9c6 	bl	8001e98 <HAL_CAN_GetRxMessage>

	if (CANRxData[0] == 0x01)
 8000b0c:	4b05      	ldr	r3, [pc, #20]	; (8000b24 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 8000b0e:	781b      	ldrb	r3, [r3, #0]
 8000b10:	2b01      	cmp	r3, #1
 8000b12:	d102      	bne.n	8000b1a <HAL_CAN_RxFifo0MsgPendingCallback+0x22>
	{
		Datacheck = 1;
 8000b14:	4b05      	ldr	r3, [pc, #20]	; (8000b2c <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8000b16:	2201      	movs	r2, #1
 8000b18:	601a      	str	r2, [r3, #0]
	}
}
 8000b1a:	46c0      	nop			; (mov r8, r8)
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	b002      	add	sp, #8
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	46c0      	nop			; (mov r8, r8)
 8000b24:	20001194 	.word	0x20001194
 8000b28:	20001178 	.word	0x20001178
 8000b2c:	2000119c 	.word	0x2000119c

08000b30 <HAL_GPIO_EXTI_Callback>:

/* AMS INTERRUPT */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b082      	sub	sp, #8
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	0002      	movs	r2, r0
 8000b38:	1dbb      	adds	r3, r7, #6
 8000b3a:	801a      	strh	r2, [r3, #0]
	if(GPIO_Pin == AMS_INT_Pin && AMS_Ready == 0)
 8000b3c:	1dbb      	adds	r3, r7, #6
 8000b3e:	881b      	ldrh	r3, [r3, #0]
 8000b40:	2b01      	cmp	r3, #1
 8000b42:	d106      	bne.n	8000b52 <HAL_GPIO_EXTI_Callback+0x22>
 8000b44:	4b05      	ldr	r3, [pc, #20]	; (8000b5c <HAL_GPIO_EXTI_Callback+0x2c>)
 8000b46:	781b      	ldrb	r3, [r3, #0]
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d102      	bne.n	8000b52 <HAL_GPIO_EXTI_Callback+0x22>
	{
		AMS_Ready = 1;
 8000b4c:	4b03      	ldr	r3, [pc, #12]	; (8000b5c <HAL_GPIO_EXTI_Callback+0x2c>)
 8000b4e:	2201      	movs	r2, #1
 8000b50:	701a      	strb	r2, [r3, #0]
	}
}
 8000b52:	46c0      	nop			; (mov r8, r8)
 8000b54:	46bd      	mov	sp, r7
 8000b56:	b002      	add	sp, #8
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	46c0      	nop			; (mov r8, r8)
 8000b5c:	20000fd4 	.word	0x20000fd4

08000b60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

	HAL_Init();
 8000b64:	f000 fc8c 	bl	8001480 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b68:	f000 f8a2 	bl	8000cb0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b6c:	f000 fa28 	bl	8000fc0 <MX_GPIO_Init>
  MX_ADC_Init();
 8000b70:	f000 f8e2 	bl	8000d38 <MX_ADC_Init>
  MX_CAN_Init();
 8000b74:	f000 f93c 	bl	8000df0 <MX_CAN_Init>
  MX_SPI1_Init();
 8000b78:	f000 f9a6 	bl	8000ec8 <MX_SPI1_Init>
  MX_SPI2_Init();
 8000b7c:	f000 f9e2 	bl	8000f44 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  TMC5160_Stop();
 8000b80:	f7ff fdf0 	bl	8000764 <TMC5160_Stop>
  HAL_Delay(2500);	//startup delay, so motor does not spin on debug
 8000b84:	4b41      	ldr	r3, [pc, #260]	; (8000c8c <main+0x12c>)
 8000b86:	0018      	movs	r0, r3
 8000b88:	f000 fcde 	bl	8001548 <HAL_Delay>

  Ramp1.VSTART 	= 10;
 8000b8c:	4b40      	ldr	r3, [pc, #256]	; (8000c90 <main+0x130>)
 8000b8e:	220a      	movs	r2, #10
 8000b90:	601a      	str	r2, [r3, #0]
  Ramp1.A1 		= 1000;
 8000b92:	4b3f      	ldr	r3, [pc, #252]	; (8000c90 <main+0x130>)
 8000b94:	22fa      	movs	r2, #250	; 0xfa
 8000b96:	0092      	lsls	r2, r2, #2
 8000b98:	605a      	str	r2, [r3, #4]
  Ramp1.V1 		= 10000;
 8000b9a:	4b3d      	ldr	r3, [pc, #244]	; (8000c90 <main+0x130>)
 8000b9c:	4a3d      	ldr	r2, [pc, #244]	; (8000c94 <main+0x134>)
 8000b9e:	609a      	str	r2, [r3, #8]
  Ramp1.AMAX 	= 12800;
 8000ba0:	4b3b      	ldr	r3, [pc, #236]	; (8000c90 <main+0x130>)
 8000ba2:	22c8      	movs	r2, #200	; 0xc8
 8000ba4:	0192      	lsls	r2, r2, #6
 8000ba6:	60da      	str	r2, [r3, #12]
  Ramp1.VMAX 	= 51200;
 8000ba8:	4b39      	ldr	r3, [pc, #228]	; (8000c90 <main+0x130>)
 8000baa:	22c8      	movs	r2, #200	; 0xc8
 8000bac:	0212      	lsls	r2, r2, #8
 8000bae:	611a      	str	r2, [r3, #16]
  Ramp1.DMAX 	= 700;
 8000bb0:	4b37      	ldr	r3, [pc, #220]	; (8000c90 <main+0x130>)
 8000bb2:	22af      	movs	r2, #175	; 0xaf
 8000bb4:	0092      	lsls	r2, r2, #2
 8000bb6:	615a      	str	r2, [r3, #20]
  Ramp1.D1 		= 1400;
 8000bb8:	4b35      	ldr	r3, [pc, #212]	; (8000c90 <main+0x130>)
 8000bba:	22af      	movs	r2, #175	; 0xaf
 8000bbc:	00d2      	lsls	r2, r2, #3
 8000bbe:	619a      	str	r2, [r3, #24]
  Ramp1.VSTOP 	= 10;
 8000bc0:	4b33      	ldr	r3, [pc, #204]	; (8000c90 <main+0x130>)
 8000bc2:	220a      	movs	r2, #10
 8000bc4:	61da      	str	r2, [r3, #28]

  StallSettings1.VSTART = 10;
 8000bc6:	4b34      	ldr	r3, [pc, #208]	; (8000c98 <main+0x138>)
 8000bc8:	220a      	movs	r2, #10
 8000bca:	601a      	str	r2, [r3, #0]
  StallSettings1.AMAX 	= 51200;
 8000bcc:	4b32      	ldr	r3, [pc, #200]	; (8000c98 <main+0x138>)
 8000bce:	22c8      	movs	r2, #200	; 0xc8
 8000bd0:	0212      	lsls	r2, r2, #8
 8000bd2:	60da      	str	r2, [r3, #12]
  StallSettings1.VMAX 	= 102400; // 2 RPS
 8000bd4:	4b30      	ldr	r3, [pc, #192]	; (8000c98 <main+0x138>)
 8000bd6:	22c8      	movs	r2, #200	; 0xc8
 8000bd8:	0252      	lsls	r2, r2, #9
 8000bda:	611a      	str	r2, [r3, #16]
  StallSettings1.VSTOP 	= 10;
 8000bdc:	4b2e      	ldr	r3, [pc, #184]	; (8000c98 <main+0x138>)
 8000bde:	220a      	movs	r2, #10
 8000be0:	61da      	str	r2, [r3, #28]

  StealthSettings1.VSTART 	= 10;
 8000be2:	4b2e      	ldr	r3, [pc, #184]	; (8000c9c <main+0x13c>)
 8000be4:	220a      	movs	r2, #10
 8000be6:	601a      	str	r2, [r3, #0]
  StealthSettings1.AMAX 	= 2000;
 8000be8:	4b2c      	ldr	r3, [pc, #176]	; (8000c9c <main+0x13c>)
 8000bea:	22fa      	movs	r2, #250	; 0xfa
 8000bec:	00d2      	lsls	r2, r2, #3
 8000bee:	60da      	str	r2, [r3, #12]
  StealthSettings1.VMAX 	= 5000;
 8000bf0:	4b2a      	ldr	r3, [pc, #168]	; (8000c9c <main+0x13c>)
 8000bf2:	4a2b      	ldr	r2, [pc, #172]	; (8000ca0 <main+0x140>)
 8000bf4:	611a      	str	r2, [r3, #16]
  StealthSettings1.VSTOP 	= 10;
 8000bf6:	4b29      	ldr	r3, [pc, #164]	; (8000c9c <main+0x13c>)
 8000bf8:	220a      	movs	r2, #10
 8000bfa:	61da      	str	r2, [r3, #28]

  CurrentSetting1.IHOLD = 3;
 8000bfc:	4b29      	ldr	r3, [pc, #164]	; (8000ca4 <main+0x144>)
 8000bfe:	2203      	movs	r2, #3
 8000c00:	605a      	str	r2, [r3, #4]
  CurrentSetting1.IRUN 	= 1;
 8000c02:	4b28      	ldr	r3, [pc, #160]	; (8000ca4 <main+0x144>)
 8000c04:	2201      	movs	r2, #1
 8000c06:	601a      	str	r2, [r3, #0]


  TMC5160_Basic_Init(&CurrentSetting1);
 8000c08:	4b26      	ldr	r3, [pc, #152]	; (8000ca4 <main+0x144>)
 8000c0a:	0018      	movs	r0, r3
 8000c0c:	f7ff fbf0 	bl	80003f0 <TMC5160_Basic_Init>

  //TMC5160_Init_Stealthchop();

  if(AMS_ENB == 1)
 8000c10:	4b25      	ldr	r3, [pc, #148]	; (8000ca8 <main+0x148>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	2b01      	cmp	r3, #1
 8000c16:	d101      	bne.n	8000c1c <main+0xbc>
  {
	  AMS5055_Basic_Init();
 8000c18:	f7ff fe3e 	bl	8000898 <AMS5055_Basic_Init>
  }

  Drive_Enable(1); // enable driver
 8000c1c:	2001      	movs	r0, #1
 8000c1e:	f7ff fdab 	bl	8000778 <Drive_Enable>

	if (STG_ENB == 1) {
 8000c22:	4b22      	ldr	r3, [pc, #136]	; (8000cac <main+0x14c>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	2b01      	cmp	r3, #1
 8000c28:	d107      	bne.n	8000c3a <main+0xda>
		TMC5160_Basic_Rotate(1, &StallSettings1); //Stallguard example basic movement started
 8000c2a:	4b1b      	ldr	r3, [pc, #108]	; (8000c98 <main+0x138>)
 8000c2c:	0019      	movs	r1, r3
 8000c2e:	2001      	movs	r0, #1
 8000c30:	f7ff fd52 	bl	80006d8 <TMC5160_Basic_Rotate>
		//if motor does not spin, Stallguard is triggered, adding a delay before init will fix it.
		TMC5160_Init_Stallguard(0);
 8000c34:	2000      	movs	r0, #0
 8000c36:	f7ff fcd9 	bl	80005ec <TMC5160_Init_Stallguard>

    //TMC5160_Rotate_To(51200, &Ramp1); // move to Position X
    //TMC5160_Rotate_To(0, &Ramp1); // move to Position X


    if(STG_ENB != 1) // keep rotating until stall
 8000c3a:	4b1c      	ldr	r3, [pc, #112]	; (8000cac <main+0x14c>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	2b01      	cmp	r3, #1
 8000c40:	d004      	beq.n	8000c4c <main+0xec>
    {
    	TMC5160_Stop();
 8000c42:	f7ff fd8f 	bl	8000764 <TMC5160_Stop>
    	Drive_Enable(0);
 8000c46:	2000      	movs	r0, #0
 8000c48:	f7ff fd96 	bl	8000778 <Drive_Enable>
    }

    Drive_Enable(1);
 8000c4c:	2001      	movs	r0, #1
 8000c4e:	f7ff fd93 	bl	8000778 <Drive_Enable>
    TMC5160_Basic_Rotate(1, &StallSettings1);
 8000c52:	4b11      	ldr	r3, [pc, #68]	; (8000c98 <main+0x138>)
 8000c54:	0019      	movs	r1, r3
 8000c56:	2001      	movs	r0, #1
 8000c58:	f7ff fd3e 	bl	80006d8 <TMC5160_Basic_Rotate>

    /* USER CODE BEGIN 3 */



	  if(STG_ENB == 1)
 8000c5c:	4b13      	ldr	r3, [pc, #76]	; (8000cac <main+0x14c>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	2b01      	cmp	r3, #1
 8000c62:	d1fb      	bne.n	8000c5c <main+0xfc>
	  {
		 HAL_Delay(10);
 8000c64:	200a      	movs	r0, #10
 8000c66:	f000 fc6f 	bl	8001548 <HAL_Delay>
	 	 TMC5160_Monitor_Stallguard();
 8000c6a:	f7ff fce3 	bl	8000634 <TMC5160_Monitor_Stallguard>

	 	  if(TMC5160_Monitor_Stallguard()== 1)
 8000c6e:	f7ff fce1 	bl	8000634 <TMC5160_Monitor_Stallguard>
 8000c72:	0003      	movs	r3, r0
 8000c74:	2b01      	cmp	r3, #1
 8000c76:	d1f1      	bne.n	8000c5c <main+0xfc>
	 	  {
	 	   	// stall event
	 		 TMC5160_Init_Stallguard(1); // clear stall flag
 8000c78:	2001      	movs	r0, #1
 8000c7a:	f7ff fcb7 	bl	80005ec <TMC5160_Init_Stallguard>

	 		 TMC5160_Basic_Rotate(1, &StallSettings1); // continue movement after stall (if needed)
 8000c7e:	4b06      	ldr	r3, [pc, #24]	; (8000c98 <main+0x138>)
 8000c80:	0019      	movs	r1, r3
 8000c82:	2001      	movs	r0, #1
 8000c84:	f7ff fd28 	bl	80006d8 <TMC5160_Basic_Rotate>
	  if(STG_ENB == 1)
 8000c88:	e7e8      	b.n	8000c5c <main+0xfc>
 8000c8a:	46c0      	nop			; (mov r8, r8)
 8000c8c:	000009c4 	.word	0x000009c4
 8000c90:	20001108 	.word	0x20001108
 8000c94:	00002710 	.word	0x00002710
 8000c98:	20001128 	.word	0x20001128
 8000c9c:	20001148 	.word	0x20001148
 8000ca0:	00001388 	.word	0x00001388
 8000ca4:	20001168 	.word	0x20001168
 8000ca8:	20001170 	.word	0x20001170
 8000cac:	20001174 	.word	0x20001174

08000cb0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cb0:	b590      	push	{r4, r7, lr}
 8000cb2:	b093      	sub	sp, #76	; 0x4c
 8000cb4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cb6:	2414      	movs	r4, #20
 8000cb8:	193b      	adds	r3, r7, r4
 8000cba:	0018      	movs	r0, r3
 8000cbc:	2334      	movs	r3, #52	; 0x34
 8000cbe:	001a      	movs	r2, r3
 8000cc0:	2100      	movs	r1, #0
 8000cc2:	f002 ffb5 	bl	8003c30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cc6:	1d3b      	adds	r3, r7, #4
 8000cc8:	0018      	movs	r0, r3
 8000cca:	2310      	movs	r3, #16
 8000ccc:	001a      	movs	r2, r3
 8000cce:	2100      	movs	r1, #0
 8000cd0:	f002 ffae 	bl	8003c30 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI14|RCC_OSCILLATORTYPE_HSE;
 8000cd4:	0021      	movs	r1, r4
 8000cd6:	187b      	adds	r3, r7, r1
 8000cd8:	2211      	movs	r2, #17
 8000cda:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000cdc:	187b      	adds	r3, r7, r1
 8000cde:	2201      	movs	r2, #1
 8000ce0:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8000ce2:	187b      	adds	r3, r7, r1
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8000ce8:	187b      	adds	r3, r7, r1
 8000cea:	2210      	movs	r2, #16
 8000cec:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000cee:	187b      	adds	r3, r7, r1
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cf4:	187b      	adds	r3, r7, r1
 8000cf6:	0018      	movs	r0, r3
 8000cf8:	f001 feb8 	bl	8002a6c <HAL_RCC_OscConfig>
 8000cfc:	1e03      	subs	r3, r0, #0
 8000cfe:	d001      	beq.n	8000d04 <SystemClock_Config+0x54>
  {
    Error_Handler();
 8000d00:	f000 fa12 	bl	8001128 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d04:	1d3b      	adds	r3, r7, #4
 8000d06:	2207      	movs	r2, #7
 8000d08:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000d0a:	1d3b      	adds	r3, r7, #4
 8000d0c:	2201      	movs	r2, #1
 8000d0e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d10:	1d3b      	adds	r3, r7, #4
 8000d12:	2200      	movs	r2, #0
 8000d14:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d16:	1d3b      	adds	r3, r7, #4
 8000d18:	2200      	movs	r2, #0
 8000d1a:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d1c:	1d3b      	adds	r3, r7, #4
 8000d1e:	2100      	movs	r1, #0
 8000d20:	0018      	movs	r0, r3
 8000d22:	f002 fa29 	bl	8003178 <HAL_RCC_ClockConfig>
 8000d26:	1e03      	subs	r3, r0, #0
 8000d28:	d001      	beq.n	8000d2e <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000d2a:	f000 f9fd 	bl	8001128 <Error_Handler>
  }
}
 8000d2e:	46c0      	nop			; (mov r8, r8)
 8000d30:	46bd      	mov	sp, r7
 8000d32:	b013      	add	sp, #76	; 0x4c
 8000d34:	bd90      	pop	{r4, r7, pc}
	...

08000d38 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b084      	sub	sp, #16
 8000d3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d3e:	1d3b      	adds	r3, r7, #4
 8000d40:	0018      	movs	r0, r3
 8000d42:	230c      	movs	r3, #12
 8000d44:	001a      	movs	r2, r3
 8000d46:	2100      	movs	r1, #0
 8000d48:	f002 ff72 	bl	8003c30 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000d4c:	4b26      	ldr	r3, [pc, #152]	; (8000de8 <MX_ADC_Init+0xb0>)
 8000d4e:	4a27      	ldr	r2, [pc, #156]	; (8000dec <MX_ADC_Init+0xb4>)
 8000d50:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000d52:	4b25      	ldr	r3, [pc, #148]	; (8000de8 <MX_ADC_Init+0xb0>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000d58:	4b23      	ldr	r3, [pc, #140]	; (8000de8 <MX_ADC_Init+0xb0>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d5e:	4b22      	ldr	r3, [pc, #136]	; (8000de8 <MX_ADC_Init+0xb0>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000d64:	4b20      	ldr	r3, [pc, #128]	; (8000de8 <MX_ADC_Init+0xb0>)
 8000d66:	2201      	movs	r2, #1
 8000d68:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d6a:	4b1f      	ldr	r3, [pc, #124]	; (8000de8 <MX_ADC_Init+0xb0>)
 8000d6c:	2204      	movs	r2, #4
 8000d6e:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000d70:	4b1d      	ldr	r3, [pc, #116]	; (8000de8 <MX_ADC_Init+0xb0>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000d76:	4b1c      	ldr	r3, [pc, #112]	; (8000de8 <MX_ADC_Init+0xb0>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000d7c:	4b1a      	ldr	r3, [pc, #104]	; (8000de8 <MX_ADC_Init+0xb0>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000d82:	4b19      	ldr	r3, [pc, #100]	; (8000de8 <MX_ADC_Init+0xb0>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d88:	4b17      	ldr	r3, [pc, #92]	; (8000de8 <MX_ADC_Init+0xb0>)
 8000d8a:	22c2      	movs	r2, #194	; 0xc2
 8000d8c:	32ff      	adds	r2, #255	; 0xff
 8000d8e:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d90:	4b15      	ldr	r3, [pc, #84]	; (8000de8 <MX_ADC_Init+0xb0>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000d96:	4b14      	ldr	r3, [pc, #80]	; (8000de8 <MX_ADC_Init+0xb0>)
 8000d98:	2224      	movs	r2, #36	; 0x24
 8000d9a:	2100      	movs	r1, #0
 8000d9c:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000d9e:	4b12      	ldr	r3, [pc, #72]	; (8000de8 <MX_ADC_Init+0xb0>)
 8000da0:	2201      	movs	r2, #1
 8000da2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000da4:	4b10      	ldr	r3, [pc, #64]	; (8000de8 <MX_ADC_Init+0xb0>)
 8000da6:	0018      	movs	r0, r3
 8000da8:	f000 fbf2 	bl	8001590 <HAL_ADC_Init>
 8000dac:	1e03      	subs	r3, r0, #0
 8000dae:	d001      	beq.n	8000db4 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8000db0:	f000 f9ba 	bl	8001128 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000db4:	1d3b      	adds	r3, r7, #4
 8000db6:	2200      	movs	r2, #0
 8000db8:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000dba:	1d3b      	adds	r3, r7, #4
 8000dbc:	2280      	movs	r2, #128	; 0x80
 8000dbe:	0152      	lsls	r2, r2, #5
 8000dc0:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000dc2:	1d3b      	adds	r3, r7, #4
 8000dc4:	2280      	movs	r2, #128	; 0x80
 8000dc6:	0552      	lsls	r2, r2, #21
 8000dc8:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000dca:	1d3a      	adds	r2, r7, #4
 8000dcc:	4b06      	ldr	r3, [pc, #24]	; (8000de8 <MX_ADC_Init+0xb0>)
 8000dce:	0011      	movs	r1, r2
 8000dd0:	0018      	movs	r0, r3
 8000dd2:	f000 fd1d 	bl	8001810 <HAL_ADC_ConfigChannel>
 8000dd6:	1e03      	subs	r3, r0, #0
 8000dd8:	d001      	beq.n	8000dde <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 8000dda:	f000 f9a5 	bl	8001128 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000dde:	46c0      	nop			; (mov r8, r8)
 8000de0:	46bd      	mov	sp, r7
 8000de2:	b004      	add	sp, #16
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	46c0      	nop			; (mov r8, r8)
 8000de8:	20000fd8 	.word	0x20000fd8
 8000dec:	40012400 	.word	0x40012400

08000df0 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b08a      	sub	sp, #40	; 0x28
 8000df4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN CAN_Init 0 */
  HAL_GPIO_WritePin(GPIOA,CAN_STB_Pin,0); // Set STB pin LOW for normal operation
 8000df6:	2390      	movs	r3, #144	; 0x90
 8000df8:	05db      	lsls	r3, r3, #23
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	2104      	movs	r1, #4
 8000dfe:	0018      	movs	r0, r3
 8000e00:	f001 fdfa 	bl	80029f8 <HAL_GPIO_WritePin>
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8000e04:	4b2e      	ldr	r3, [pc, #184]	; (8000ec0 <MX_CAN_Init+0xd0>)
 8000e06:	4a2f      	ldr	r2, [pc, #188]	; (8000ec4 <MX_CAN_Init+0xd4>)
 8000e08:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 8000e0a:	4b2d      	ldr	r3, [pc, #180]	; (8000ec0 <MX_CAN_Init+0xd0>)
 8000e0c:	2210      	movs	r2, #16
 8000e0e:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000e10:	4b2b      	ldr	r3, [pc, #172]	; (8000ec0 <MX_CAN_Init+0xd0>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000e16:	4b2a      	ldr	r3, [pc, #168]	; (8000ec0 <MX_CAN_Init+0xd0>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_2TQ;
 8000e1c:	4b28      	ldr	r3, [pc, #160]	; (8000ec0 <MX_CAN_Init+0xd0>)
 8000e1e:	2280      	movs	r2, #128	; 0x80
 8000e20:	0252      	lsls	r2, r2, #9
 8000e22:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000e24:	4b26      	ldr	r3, [pc, #152]	; (8000ec0 <MX_CAN_Init+0xd0>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000e2a:	4b25      	ldr	r3, [pc, #148]	; (8000ec0 <MX_CAN_Init+0xd0>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000e30:	4b23      	ldr	r3, [pc, #140]	; (8000ec0 <MX_CAN_Init+0xd0>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000e36:	4b22      	ldr	r3, [pc, #136]	; (8000ec0 <MX_CAN_Init+0xd0>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000e3c:	4b20      	ldr	r3, [pc, #128]	; (8000ec0 <MX_CAN_Init+0xd0>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000e42:	4b1f      	ldr	r3, [pc, #124]	; (8000ec0 <MX_CAN_Init+0xd0>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000e48:	4b1d      	ldr	r3, [pc, #116]	; (8000ec0 <MX_CAN_Init+0xd0>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000e4e:	4b1c      	ldr	r3, [pc, #112]	; (8000ec0 <MX_CAN_Init+0xd0>)
 8000e50:	0018      	movs	r0, r3
 8000e52:	f000 fdeb 	bl	8001a2c <HAL_CAN_Init>
 8000e56:	1e03      	subs	r3, r0, #0
 8000e58:	d001      	beq.n	8000e5e <MX_CAN_Init+0x6e>
  {
    Error_Handler();
 8000e5a:	f000 f965 	bl	8001128 <Error_Handler>

  /* CAN filter */

  CAN_FilterTypeDef  sFilterConfig;

  sFilterConfig.FilterActivation = ENABLE;
 8000e5e:	003b      	movs	r3, r7
 8000e60:	2201      	movs	r2, #1
 8000e62:	621a      	str	r2, [r3, #32]
  sFilterConfig.FilterBank = 10;
 8000e64:	003b      	movs	r3, r7
 8000e66:	220a      	movs	r2, #10
 8000e68:	615a      	str	r2, [r3, #20]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000e6a:	003b      	movs	r3, r7
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	611a      	str	r2, [r3, #16]
  sFilterConfig.FilterIdHigh = 0x0000;
 8000e70:	003b      	movs	r3, r7
 8000e72:	2200      	movs	r2, #0
 8000e74:	601a      	str	r2, [r3, #0]
  sFilterConfig.FilterIdLow = 0x0000;
 8000e76:	003b      	movs	r3, r7
 8000e78:	2200      	movs	r2, #0
 8000e7a:	605a      	str	r2, [r3, #4]
  sFilterConfig.FilterMaskIdHigh = 0x0000;
 8000e7c:	003b      	movs	r3, r7
 8000e7e:	2200      	movs	r2, #0
 8000e80:	609a      	str	r2, [r3, #8]
  sFilterConfig.FilterMaskIdLow = 0x0000;
 8000e82:	003b      	movs	r3, r7
 8000e84:	2200      	movs	r2, #0
 8000e86:	60da      	str	r2, [r3, #12]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000e88:	003b      	movs	r3, r7
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	619a      	str	r2, [r3, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000e8e:	003b      	movs	r3, r7
 8000e90:	2201      	movs	r2, #1
 8000e92:	61da      	str	r2, [r3, #28]
  sFilterConfig.SlaveStartFilterBank = 0;
 8000e94:	003b      	movs	r3, r7
 8000e96:	2200      	movs	r2, #0
 8000e98:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_CAN_ConfigFilter(&hcan, &sFilterConfig);
 8000e9a:	003a      	movs	r2, r7
 8000e9c:	4b08      	ldr	r3, [pc, #32]	; (8000ec0 <MX_CAN_Init+0xd0>)
 8000e9e:	0011      	movs	r1, r2
 8000ea0:	0018      	movs	r0, r3
 8000ea2:	f000 fec1 	bl	8001c28 <HAL_CAN_ConfigFilter>

  HAL_CAN_Start(&hcan);
 8000ea6:	4b06      	ldr	r3, [pc, #24]	; (8000ec0 <MX_CAN_Init+0xd0>)
 8000ea8:	0018      	movs	r0, r3
 8000eaa:	f000 ffaf 	bl	8001e0c <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000eae:	4b04      	ldr	r3, [pc, #16]	; (8000ec0 <MX_CAN_Init+0xd0>)
 8000eb0:	2102      	movs	r1, #2
 8000eb2:	0018      	movs	r0, r3
 8000eb4:	f001 f90c 	bl	80020d0 <HAL_CAN_ActivateNotification>

  /* USER CODE END CAN_Init 2 */

}
 8000eb8:	46c0      	nop			; (mov r8, r8)
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	b00a      	add	sp, #40	; 0x28
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	20001018 	.word	0x20001018
 8000ec4:	40006400 	.word	0x40006400

08000ec8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000ecc:	4b1b      	ldr	r3, [pc, #108]	; (8000f3c <MX_SPI1_Init+0x74>)
 8000ece:	4a1c      	ldr	r2, [pc, #112]	; (8000f40 <MX_SPI1_Init+0x78>)
 8000ed0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000ed2:	4b1a      	ldr	r3, [pc, #104]	; (8000f3c <MX_SPI1_Init+0x74>)
 8000ed4:	2282      	movs	r2, #130	; 0x82
 8000ed6:	0052      	lsls	r2, r2, #1
 8000ed8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000eda:	4b18      	ldr	r3, [pc, #96]	; (8000f3c <MX_SPI1_Init+0x74>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ee0:	4b16      	ldr	r3, [pc, #88]	; (8000f3c <MX_SPI1_Init+0x74>)
 8000ee2:	22e0      	movs	r2, #224	; 0xe0
 8000ee4:	00d2      	lsls	r2, r2, #3
 8000ee6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ee8:	4b14      	ldr	r3, [pc, #80]	; (8000f3c <MX_SPI1_Init+0x74>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000eee:	4b13      	ldr	r3, [pc, #76]	; (8000f3c <MX_SPI1_Init+0x74>)
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ef4:	4b11      	ldr	r3, [pc, #68]	; (8000f3c <MX_SPI1_Init+0x74>)
 8000ef6:	2280      	movs	r2, #128	; 0x80
 8000ef8:	0092      	lsls	r2, r2, #2
 8000efa:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000efc:	4b0f      	ldr	r3, [pc, #60]	; (8000f3c <MX_SPI1_Init+0x74>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f02:	4b0e      	ldr	r3, [pc, #56]	; (8000f3c <MX_SPI1_Init+0x74>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f08:	4b0c      	ldr	r3, [pc, #48]	; (8000f3c <MX_SPI1_Init+0x74>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f0e:	4b0b      	ldr	r3, [pc, #44]	; (8000f3c <MX_SPI1_Init+0x74>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000f14:	4b09      	ldr	r3, [pc, #36]	; (8000f3c <MX_SPI1_Init+0x74>)
 8000f16:	2207      	movs	r2, #7
 8000f18:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000f1a:	4b08      	ldr	r3, [pc, #32]	; (8000f3c <MX_SPI1_Init+0x74>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000f20:	4b06      	ldr	r3, [pc, #24]	; (8000f3c <MX_SPI1_Init+0x74>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000f26:	4b05      	ldr	r3, [pc, #20]	; (8000f3c <MX_SPI1_Init+0x74>)
 8000f28:	0018      	movs	r0, r3
 8000f2a:	f002 fa81 	bl	8003430 <HAL_SPI_Init>
 8000f2e:	1e03      	subs	r3, r0, #0
 8000f30:	d001      	beq.n	8000f36 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000f32:	f000 f8f9 	bl	8001128 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000f36:	46c0      	nop			; (mov r8, r8)
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	20001040 	.word	0x20001040
 8000f40:	40013000 	.word	0x40013000

08000f44 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000f48:	4b1b      	ldr	r3, [pc, #108]	; (8000fb8 <MX_SPI2_Init+0x74>)
 8000f4a:	4a1c      	ldr	r2, [pc, #112]	; (8000fbc <MX_SPI2_Init+0x78>)
 8000f4c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000f4e:	4b1a      	ldr	r3, [pc, #104]	; (8000fb8 <MX_SPI2_Init+0x74>)
 8000f50:	2282      	movs	r2, #130	; 0x82
 8000f52:	0052      	lsls	r2, r2, #1
 8000f54:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000f56:	4b18      	ldr	r3, [pc, #96]	; (8000fb8 <MX_SPI2_Init+0x74>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f5c:	4b16      	ldr	r3, [pc, #88]	; (8000fb8 <MX_SPI2_Init+0x74>)
 8000f5e:	22e0      	movs	r2, #224	; 0xe0
 8000f60:	00d2      	lsls	r2, r2, #3
 8000f62:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f64:	4b14      	ldr	r3, [pc, #80]	; (8000fb8 <MX_SPI2_Init+0x74>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f6a:	4b13      	ldr	r3, [pc, #76]	; (8000fb8 <MX_SPI2_Init+0x74>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000f70:	4b11      	ldr	r3, [pc, #68]	; (8000fb8 <MX_SPI2_Init+0x74>)
 8000f72:	2280      	movs	r2, #128	; 0x80
 8000f74:	0092      	lsls	r2, r2, #2
 8000f76:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000f78:	4b0f      	ldr	r3, [pc, #60]	; (8000fb8 <MX_SPI2_Init+0x74>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f7e:	4b0e      	ldr	r3, [pc, #56]	; (8000fb8 <MX_SPI2_Init+0x74>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f84:	4b0c      	ldr	r3, [pc, #48]	; (8000fb8 <MX_SPI2_Init+0x74>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f8a:	4b0b      	ldr	r3, [pc, #44]	; (8000fb8 <MX_SPI2_Init+0x74>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000f90:	4b09      	ldr	r3, [pc, #36]	; (8000fb8 <MX_SPI2_Init+0x74>)
 8000f92:	2207      	movs	r2, #7
 8000f94:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000f96:	4b08      	ldr	r3, [pc, #32]	; (8000fb8 <MX_SPI2_Init+0x74>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000f9c:	4b06      	ldr	r3, [pc, #24]	; (8000fb8 <MX_SPI2_Init+0x74>)
 8000f9e:	2208      	movs	r2, #8
 8000fa0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000fa2:	4b05      	ldr	r3, [pc, #20]	; (8000fb8 <MX_SPI2_Init+0x74>)
 8000fa4:	0018      	movs	r0, r3
 8000fa6:	f002 fa43 	bl	8003430 <HAL_SPI_Init>
 8000faa:	1e03      	subs	r3, r0, #0
 8000fac:	d001      	beq.n	8000fb2 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000fae:	f000 f8bb 	bl	8001128 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000fb2:	46c0      	nop			; (mov r8, r8)
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	200010a4 	.word	0x200010a4
 8000fbc:	40003800 	.word	0x40003800

08000fc0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fc0:	b590      	push	{r4, r7, lr}
 8000fc2:	b089      	sub	sp, #36	; 0x24
 8000fc4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc6:	240c      	movs	r4, #12
 8000fc8:	193b      	adds	r3, r7, r4
 8000fca:	0018      	movs	r0, r3
 8000fcc:	2314      	movs	r3, #20
 8000fce:	001a      	movs	r2, r3
 8000fd0:	2100      	movs	r1, #0
 8000fd2:	f002 fe2d 	bl	8003c30 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000fd6:	4b51      	ldr	r3, [pc, #324]	; (800111c <MX_GPIO_Init+0x15c>)
 8000fd8:	695a      	ldr	r2, [r3, #20]
 8000fda:	4b50      	ldr	r3, [pc, #320]	; (800111c <MX_GPIO_Init+0x15c>)
 8000fdc:	2180      	movs	r1, #128	; 0x80
 8000fde:	03c9      	lsls	r1, r1, #15
 8000fe0:	430a      	orrs	r2, r1
 8000fe2:	615a      	str	r2, [r3, #20]
 8000fe4:	4b4d      	ldr	r3, [pc, #308]	; (800111c <MX_GPIO_Init+0x15c>)
 8000fe6:	695a      	ldr	r2, [r3, #20]
 8000fe8:	2380      	movs	r3, #128	; 0x80
 8000fea:	03db      	lsls	r3, r3, #15
 8000fec:	4013      	ands	r3, r2
 8000fee:	60bb      	str	r3, [r7, #8]
 8000ff0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ff2:	4b4a      	ldr	r3, [pc, #296]	; (800111c <MX_GPIO_Init+0x15c>)
 8000ff4:	695a      	ldr	r2, [r3, #20]
 8000ff6:	4b49      	ldr	r3, [pc, #292]	; (800111c <MX_GPIO_Init+0x15c>)
 8000ff8:	2180      	movs	r1, #128	; 0x80
 8000ffa:	0289      	lsls	r1, r1, #10
 8000ffc:	430a      	orrs	r2, r1
 8000ffe:	615a      	str	r2, [r3, #20]
 8001000:	4b46      	ldr	r3, [pc, #280]	; (800111c <MX_GPIO_Init+0x15c>)
 8001002:	695a      	ldr	r2, [r3, #20]
 8001004:	2380      	movs	r3, #128	; 0x80
 8001006:	029b      	lsls	r3, r3, #10
 8001008:	4013      	ands	r3, r2
 800100a:	607b      	str	r3, [r7, #4]
 800100c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800100e:	4b43      	ldr	r3, [pc, #268]	; (800111c <MX_GPIO_Init+0x15c>)
 8001010:	695a      	ldr	r2, [r3, #20]
 8001012:	4b42      	ldr	r3, [pc, #264]	; (800111c <MX_GPIO_Init+0x15c>)
 8001014:	2180      	movs	r1, #128	; 0x80
 8001016:	02c9      	lsls	r1, r1, #11
 8001018:	430a      	orrs	r2, r1
 800101a:	615a      	str	r2, [r3, #20]
 800101c:	4b3f      	ldr	r3, [pc, #252]	; (800111c <MX_GPIO_Init+0x15c>)
 800101e:	695a      	ldr	r2, [r3, #20]
 8001020:	2380      	movs	r3, #128	; 0x80
 8001022:	02db      	lsls	r3, r3, #11
 8001024:	4013      	ands	r3, r2
 8001026:	603b      	str	r3, [r7, #0]
 8001028:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CAN_STB_Pin|AMS_CS_Pin, GPIO_PIN_RESET);
 800102a:	2390      	movs	r3, #144	; 0x90
 800102c:	05db      	lsls	r3, r3, #23
 800102e:	2200      	movs	r2, #0
 8001030:	2114      	movs	r1, #20
 8001032:	0018      	movs	r0, r3
 8001034:	f001 fce0 	bl	80029f8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA,DRV_ENN_Pin,1);// set DRV enable High so it is not active
 8001038:	2380      	movs	r3, #128	; 0x80
 800103a:	0059      	lsls	r1, r3, #1
 800103c:	2390      	movs	r3, #144	; 0x90
 800103e:	05db      	lsls	r3, r3, #23
 8001040:	2201      	movs	r2, #1
 8001042:	0018      	movs	r0, r3
 8001044:	f001 fcd8 	bl	80029f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TMC_CS_Pin|EXT_OUT_1_Pin|EXT_OUT_2_Pin, GPIO_PIN_RESET);
 8001048:	4935      	ldr	r1, [pc, #212]	; (8001120 <MX_GPIO_Init+0x160>)
 800104a:	4b36      	ldr	r3, [pc, #216]	; (8001124 <MX_GPIO_Init+0x164>)
 800104c:	2200      	movs	r2, #0
 800104e:	0018      	movs	r0, r3
 8001050:	f001 fcd2 	bl	80029f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CAN_STB_Pin AMS_CS_Pin DRV_ENN_Pin */
  GPIO_InitStruct.Pin = CAN_STB_Pin|AMS_CS_Pin|DRV_ENN_Pin;
 8001054:	193b      	adds	r3, r7, r4
 8001056:	228a      	movs	r2, #138	; 0x8a
 8001058:	0052      	lsls	r2, r2, #1
 800105a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800105c:	193b      	adds	r3, r7, r4
 800105e:	2201      	movs	r2, #1
 8001060:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001062:	193b      	adds	r3, r7, r4
 8001064:	2200      	movs	r2, #0
 8001066:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001068:	193b      	adds	r3, r7, r4
 800106a:	2200      	movs	r2, #0
 800106c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800106e:	193a      	adds	r2, r7, r4
 8001070:	2390      	movs	r3, #144	; 0x90
 8001072:	05db      	lsls	r3, r3, #23
 8001074:	0011      	movs	r1, r2
 8001076:	0018      	movs	r0, r3
 8001078:	f001 fb46 	bl	8002708 <HAL_GPIO_Init>

  /*Configure GPIO pin : AMS_INT_Pin */
  GPIO_InitStruct.Pin = AMS_INT_Pin;
 800107c:	0021      	movs	r1, r4
 800107e:	187b      	adds	r3, r7, r1
 8001080:	2201      	movs	r2, #1
 8001082:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001084:	187b      	adds	r3, r7, r1
 8001086:	2288      	movs	r2, #136	; 0x88
 8001088:	0352      	lsls	r2, r2, #13
 800108a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108c:	000c      	movs	r4, r1
 800108e:	193b      	adds	r3, r7, r4
 8001090:	2200      	movs	r2, #0
 8001092:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(AMS_INT_GPIO_Port, &GPIO_InitStruct);
 8001094:	193b      	adds	r3, r7, r4
 8001096:	4a23      	ldr	r2, [pc, #140]	; (8001124 <MX_GPIO_Init+0x164>)
 8001098:	0019      	movs	r1, r3
 800109a:	0010      	movs	r0, r2
 800109c:	f001 fb34 	bl	8002708 <HAL_GPIO_Init>

  /*Configure GPIO pins : TMC_CS_Pin EXT_OUT_1_Pin EXT_OUT_2_Pin */
  GPIO_InitStruct.Pin = TMC_CS_Pin|EXT_OUT_1_Pin|EXT_OUT_2_Pin;
 80010a0:	193b      	adds	r3, r7, r4
 80010a2:	4a1f      	ldr	r2, [pc, #124]	; (8001120 <MX_GPIO_Init+0x160>)
 80010a4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010a6:	193b      	adds	r3, r7, r4
 80010a8:	2201      	movs	r2, #1
 80010aa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ac:	193b      	adds	r3, r7, r4
 80010ae:	2200      	movs	r2, #0
 80010b0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010b2:	193b      	adds	r3, r7, r4
 80010b4:	2200      	movs	r2, #0
 80010b6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010b8:	193b      	adds	r3, r7, r4
 80010ba:	4a1a      	ldr	r2, [pc, #104]	; (8001124 <MX_GPIO_Init+0x164>)
 80010bc:	0019      	movs	r1, r3
 80010be:	0010      	movs	r0, r2
 80010c0:	f001 fb22 	bl	8002708 <HAL_GPIO_Init>

  /*Configure GPIO pin : REFL_UC_Pin */
  GPIO_InitStruct.Pin = REFL_UC_Pin;
 80010c4:	193b      	adds	r3, r7, r4
 80010c6:	2240      	movs	r2, #64	; 0x40
 80010c8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010ca:	193b      	adds	r3, r7, r4
 80010cc:	2200      	movs	r2, #0
 80010ce:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010d0:	193b      	adds	r3, r7, r4
 80010d2:	2201      	movs	r2, #1
 80010d4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(REFL_UC_GPIO_Port, &GPIO_InitStruct);
 80010d6:	193b      	adds	r3, r7, r4
 80010d8:	4a12      	ldr	r2, [pc, #72]	; (8001124 <MX_GPIO_Init+0x164>)
 80010da:	0019      	movs	r1, r3
 80010dc:	0010      	movs	r0, r2
 80010de:	f001 fb13 	bl	8002708 <HAL_GPIO_Init>

  /*Configure GPIO pin : REFR_UC_Pin */
  GPIO_InitStruct.Pin = REFR_UC_Pin;
 80010e2:	0021      	movs	r1, r4
 80010e4:	187b      	adds	r3, r7, r1
 80010e6:	2280      	movs	r2, #128	; 0x80
 80010e8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010ea:	187b      	adds	r3, r7, r1
 80010ec:	2200      	movs	r2, #0
 80010ee:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f0:	187b      	adds	r3, r7, r1
 80010f2:	2200      	movs	r2, #0
 80010f4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(REFR_UC_GPIO_Port, &GPIO_InitStruct);
 80010f6:	187b      	adds	r3, r7, r1
 80010f8:	4a0a      	ldr	r2, [pc, #40]	; (8001124 <MX_GPIO_Init+0x164>)
 80010fa:	0019      	movs	r1, r3
 80010fc:	0010      	movs	r0, r2
 80010fe:	f001 fb03 	bl	8002708 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8001102:	2200      	movs	r2, #0
 8001104:	2100      	movs	r1, #0
 8001106:	2005      	movs	r0, #5
 8001108:	f001 facc 	bl	80026a4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 800110c:	2005      	movs	r0, #5
 800110e:	f001 fade 	bl	80026ce <HAL_NVIC_EnableIRQ>

}
 8001112:	46c0      	nop			; (mov r8, r8)
 8001114:	46bd      	mov	sp, r7
 8001116:	b009      	add	sp, #36	; 0x24
 8001118:	bd90      	pop	{r4, r7, pc}
 800111a:	46c0      	nop			; (mov r8, r8)
 800111c:	40021000 	.word	0x40021000
 8001120:	00001030 	.word	0x00001030
 8001124:	48000400 	.word	0x48000400

08001128 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800112c:	b672      	cpsid	i
}
 800112e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001130:	e7fe      	b.n	8001130 <Error_Handler+0x8>
	...

08001134 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800113a:	4b0f      	ldr	r3, [pc, #60]	; (8001178 <HAL_MspInit+0x44>)
 800113c:	699a      	ldr	r2, [r3, #24]
 800113e:	4b0e      	ldr	r3, [pc, #56]	; (8001178 <HAL_MspInit+0x44>)
 8001140:	2101      	movs	r1, #1
 8001142:	430a      	orrs	r2, r1
 8001144:	619a      	str	r2, [r3, #24]
 8001146:	4b0c      	ldr	r3, [pc, #48]	; (8001178 <HAL_MspInit+0x44>)
 8001148:	699b      	ldr	r3, [r3, #24]
 800114a:	2201      	movs	r2, #1
 800114c:	4013      	ands	r3, r2
 800114e:	607b      	str	r3, [r7, #4]
 8001150:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001152:	4b09      	ldr	r3, [pc, #36]	; (8001178 <HAL_MspInit+0x44>)
 8001154:	69da      	ldr	r2, [r3, #28]
 8001156:	4b08      	ldr	r3, [pc, #32]	; (8001178 <HAL_MspInit+0x44>)
 8001158:	2180      	movs	r1, #128	; 0x80
 800115a:	0549      	lsls	r1, r1, #21
 800115c:	430a      	orrs	r2, r1
 800115e:	61da      	str	r2, [r3, #28]
 8001160:	4b05      	ldr	r3, [pc, #20]	; (8001178 <HAL_MspInit+0x44>)
 8001162:	69da      	ldr	r2, [r3, #28]
 8001164:	2380      	movs	r3, #128	; 0x80
 8001166:	055b      	lsls	r3, r3, #21
 8001168:	4013      	ands	r3, r2
 800116a:	603b      	str	r3, [r7, #0]
 800116c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800116e:	46c0      	nop			; (mov r8, r8)
 8001170:	46bd      	mov	sp, r7
 8001172:	b002      	add	sp, #8
 8001174:	bd80      	pop	{r7, pc}
 8001176:	46c0      	nop			; (mov r8, r8)
 8001178:	40021000 	.word	0x40021000

0800117c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800117c:	b590      	push	{r4, r7, lr}
 800117e:	b08b      	sub	sp, #44	; 0x2c
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001184:	2414      	movs	r4, #20
 8001186:	193b      	adds	r3, r7, r4
 8001188:	0018      	movs	r0, r3
 800118a:	2314      	movs	r3, #20
 800118c:	001a      	movs	r2, r3
 800118e:	2100      	movs	r1, #0
 8001190:	f002 fd4e 	bl	8003c30 <memset>
  if(hadc->Instance==ADC1)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4a19      	ldr	r2, [pc, #100]	; (8001200 <HAL_ADC_MspInit+0x84>)
 800119a:	4293      	cmp	r3, r2
 800119c:	d12b      	bne.n	80011f6 <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800119e:	4b19      	ldr	r3, [pc, #100]	; (8001204 <HAL_ADC_MspInit+0x88>)
 80011a0:	699a      	ldr	r2, [r3, #24]
 80011a2:	4b18      	ldr	r3, [pc, #96]	; (8001204 <HAL_ADC_MspInit+0x88>)
 80011a4:	2180      	movs	r1, #128	; 0x80
 80011a6:	0089      	lsls	r1, r1, #2
 80011a8:	430a      	orrs	r2, r1
 80011aa:	619a      	str	r2, [r3, #24]
 80011ac:	4b15      	ldr	r3, [pc, #84]	; (8001204 <HAL_ADC_MspInit+0x88>)
 80011ae:	699a      	ldr	r2, [r3, #24]
 80011b0:	2380      	movs	r3, #128	; 0x80
 80011b2:	009b      	lsls	r3, r3, #2
 80011b4:	4013      	ands	r3, r2
 80011b6:	613b      	str	r3, [r7, #16]
 80011b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ba:	4b12      	ldr	r3, [pc, #72]	; (8001204 <HAL_ADC_MspInit+0x88>)
 80011bc:	695a      	ldr	r2, [r3, #20]
 80011be:	4b11      	ldr	r3, [pc, #68]	; (8001204 <HAL_ADC_MspInit+0x88>)
 80011c0:	2180      	movs	r1, #128	; 0x80
 80011c2:	0289      	lsls	r1, r1, #10
 80011c4:	430a      	orrs	r2, r1
 80011c6:	615a      	str	r2, [r3, #20]
 80011c8:	4b0e      	ldr	r3, [pc, #56]	; (8001204 <HAL_ADC_MspInit+0x88>)
 80011ca:	695a      	ldr	r2, [r3, #20]
 80011cc:	2380      	movs	r3, #128	; 0x80
 80011ce:	029b      	lsls	r3, r3, #10
 80011d0:	4013      	ands	r3, r2
 80011d2:	60fb      	str	r3, [r7, #12]
 80011d4:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = AIN_MCU_Pin;
 80011d6:	193b      	adds	r3, r7, r4
 80011d8:	2201      	movs	r2, #1
 80011da:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011dc:	193b      	adds	r3, r7, r4
 80011de:	2203      	movs	r2, #3
 80011e0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e2:	193b      	adds	r3, r7, r4
 80011e4:	2200      	movs	r2, #0
 80011e6:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(AIN_MCU_GPIO_Port, &GPIO_InitStruct);
 80011e8:	193a      	adds	r2, r7, r4
 80011ea:	2390      	movs	r3, #144	; 0x90
 80011ec:	05db      	lsls	r3, r3, #23
 80011ee:	0011      	movs	r1, r2
 80011f0:	0018      	movs	r0, r3
 80011f2:	f001 fa89 	bl	8002708 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80011f6:	46c0      	nop			; (mov r8, r8)
 80011f8:	46bd      	mov	sp, r7
 80011fa:	b00b      	add	sp, #44	; 0x2c
 80011fc:	bd90      	pop	{r4, r7, pc}
 80011fe:	46c0      	nop			; (mov r8, r8)
 8001200:	40012400 	.word	0x40012400
 8001204:	40021000 	.word	0x40021000

08001208 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001208:	b590      	push	{r4, r7, lr}
 800120a:	b08b      	sub	sp, #44	; 0x2c
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001210:	2414      	movs	r4, #20
 8001212:	193b      	adds	r3, r7, r4
 8001214:	0018      	movs	r0, r3
 8001216:	2314      	movs	r3, #20
 8001218:	001a      	movs	r2, r3
 800121a:	2100      	movs	r1, #0
 800121c:	f002 fd08 	bl	8003c30 <memset>
  if(hcan->Instance==CAN)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	4a20      	ldr	r2, [pc, #128]	; (80012a8 <HAL_CAN_MspInit+0xa0>)
 8001226:	4293      	cmp	r3, r2
 8001228:	d13a      	bne.n	80012a0 <HAL_CAN_MspInit+0x98>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800122a:	4b20      	ldr	r3, [pc, #128]	; (80012ac <HAL_CAN_MspInit+0xa4>)
 800122c:	69da      	ldr	r2, [r3, #28]
 800122e:	4b1f      	ldr	r3, [pc, #124]	; (80012ac <HAL_CAN_MspInit+0xa4>)
 8001230:	2180      	movs	r1, #128	; 0x80
 8001232:	0489      	lsls	r1, r1, #18
 8001234:	430a      	orrs	r2, r1
 8001236:	61da      	str	r2, [r3, #28]
 8001238:	4b1c      	ldr	r3, [pc, #112]	; (80012ac <HAL_CAN_MspInit+0xa4>)
 800123a:	69da      	ldr	r2, [r3, #28]
 800123c:	2380      	movs	r3, #128	; 0x80
 800123e:	049b      	lsls	r3, r3, #18
 8001240:	4013      	ands	r3, r2
 8001242:	613b      	str	r3, [r7, #16]
 8001244:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001246:	4b19      	ldr	r3, [pc, #100]	; (80012ac <HAL_CAN_MspInit+0xa4>)
 8001248:	695a      	ldr	r2, [r3, #20]
 800124a:	4b18      	ldr	r3, [pc, #96]	; (80012ac <HAL_CAN_MspInit+0xa4>)
 800124c:	2180      	movs	r1, #128	; 0x80
 800124e:	02c9      	lsls	r1, r1, #11
 8001250:	430a      	orrs	r2, r1
 8001252:	615a      	str	r2, [r3, #20]
 8001254:	4b15      	ldr	r3, [pc, #84]	; (80012ac <HAL_CAN_MspInit+0xa4>)
 8001256:	695a      	ldr	r2, [r3, #20]
 8001258:	2380      	movs	r3, #128	; 0x80
 800125a:	02db      	lsls	r3, r3, #11
 800125c:	4013      	ands	r3, r2
 800125e:	60fb      	str	r3, [r7, #12]
 8001260:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001262:	193b      	adds	r3, r7, r4
 8001264:	22c0      	movs	r2, #192	; 0xc0
 8001266:	0092      	lsls	r2, r2, #2
 8001268:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800126a:	0021      	movs	r1, r4
 800126c:	187b      	adds	r3, r7, r1
 800126e:	2202      	movs	r2, #2
 8001270:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001272:	187b      	adds	r3, r7, r1
 8001274:	2200      	movs	r2, #0
 8001276:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001278:	187b      	adds	r3, r7, r1
 800127a:	2203      	movs	r2, #3
 800127c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 800127e:	187b      	adds	r3, r7, r1
 8001280:	2204      	movs	r2, #4
 8001282:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001284:	187b      	adds	r3, r7, r1
 8001286:	4a0a      	ldr	r2, [pc, #40]	; (80012b0 <HAL_CAN_MspInit+0xa8>)
 8001288:	0019      	movs	r1, r3
 800128a:	0010      	movs	r0, r2
 800128c:	f001 fa3c 	bl	8002708 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CEC_CAN_IRQn, 0, 0);
 8001290:	2200      	movs	r2, #0
 8001292:	2100      	movs	r1, #0
 8001294:	201e      	movs	r0, #30
 8001296:	f001 fa05 	bl	80026a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CEC_CAN_IRQn);
 800129a:	201e      	movs	r0, #30
 800129c:	f001 fa17 	bl	80026ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 80012a0:	46c0      	nop			; (mov r8, r8)
 80012a2:	46bd      	mov	sp, r7
 80012a4:	b00b      	add	sp, #44	; 0x2c
 80012a6:	bd90      	pop	{r4, r7, pc}
 80012a8:	40006400 	.word	0x40006400
 80012ac:	40021000 	.word	0x40021000
 80012b0:	48000400 	.word	0x48000400

080012b4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80012b4:	b590      	push	{r4, r7, lr}
 80012b6:	b08d      	sub	sp, #52	; 0x34
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012bc:	241c      	movs	r4, #28
 80012be:	193b      	adds	r3, r7, r4
 80012c0:	0018      	movs	r0, r3
 80012c2:	2314      	movs	r3, #20
 80012c4:	001a      	movs	r2, r3
 80012c6:	2100      	movs	r1, #0
 80012c8:	f002 fcb2 	bl	8003c30 <memset>
  if(hspi->Instance==SPI1)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4a39      	ldr	r2, [pc, #228]	; (80013b8 <HAL_SPI_MspInit+0x104>)
 80012d2:	4293      	cmp	r3, r2
 80012d4:	d133      	bne.n	800133e <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80012d6:	4b39      	ldr	r3, [pc, #228]	; (80013bc <HAL_SPI_MspInit+0x108>)
 80012d8:	699a      	ldr	r2, [r3, #24]
 80012da:	4b38      	ldr	r3, [pc, #224]	; (80013bc <HAL_SPI_MspInit+0x108>)
 80012dc:	2180      	movs	r1, #128	; 0x80
 80012de:	0149      	lsls	r1, r1, #5
 80012e0:	430a      	orrs	r2, r1
 80012e2:	619a      	str	r2, [r3, #24]
 80012e4:	4b35      	ldr	r3, [pc, #212]	; (80013bc <HAL_SPI_MspInit+0x108>)
 80012e6:	699a      	ldr	r2, [r3, #24]
 80012e8:	2380      	movs	r3, #128	; 0x80
 80012ea:	015b      	lsls	r3, r3, #5
 80012ec:	4013      	ands	r3, r2
 80012ee:	61bb      	str	r3, [r7, #24]
 80012f0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012f2:	4b32      	ldr	r3, [pc, #200]	; (80013bc <HAL_SPI_MspInit+0x108>)
 80012f4:	695a      	ldr	r2, [r3, #20]
 80012f6:	4b31      	ldr	r3, [pc, #196]	; (80013bc <HAL_SPI_MspInit+0x108>)
 80012f8:	2180      	movs	r1, #128	; 0x80
 80012fa:	0289      	lsls	r1, r1, #10
 80012fc:	430a      	orrs	r2, r1
 80012fe:	615a      	str	r2, [r3, #20]
 8001300:	4b2e      	ldr	r3, [pc, #184]	; (80013bc <HAL_SPI_MspInit+0x108>)
 8001302:	695a      	ldr	r2, [r3, #20]
 8001304:	2380      	movs	r3, #128	; 0x80
 8001306:	029b      	lsls	r3, r3, #10
 8001308:	4013      	ands	r3, r2
 800130a:	617b      	str	r3, [r7, #20]
 800130c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = AMS_SCK_Pin|AMS_MISO_Pin|AMS_MOSI_Pin;
 800130e:	0021      	movs	r1, r4
 8001310:	187b      	adds	r3, r7, r1
 8001312:	22e0      	movs	r2, #224	; 0xe0
 8001314:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001316:	187b      	adds	r3, r7, r1
 8001318:	2202      	movs	r2, #2
 800131a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131c:	187b      	adds	r3, r7, r1
 800131e:	2200      	movs	r2, #0
 8001320:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001322:	187b      	adds	r3, r7, r1
 8001324:	2203      	movs	r2, #3
 8001326:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8001328:	187b      	adds	r3, r7, r1
 800132a:	2200      	movs	r2, #0
 800132c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800132e:	187a      	adds	r2, r7, r1
 8001330:	2390      	movs	r3, #144	; 0x90
 8001332:	05db      	lsls	r3, r3, #23
 8001334:	0011      	movs	r1, r2
 8001336:	0018      	movs	r0, r3
 8001338:	f001 f9e6 	bl	8002708 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800133c:	e037      	b.n	80013ae <HAL_SPI_MspInit+0xfa>
  else if(hspi->Instance==SPI2)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	4a1f      	ldr	r2, [pc, #124]	; (80013c0 <HAL_SPI_MspInit+0x10c>)
 8001344:	4293      	cmp	r3, r2
 8001346:	d132      	bne.n	80013ae <HAL_SPI_MspInit+0xfa>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001348:	4b1c      	ldr	r3, [pc, #112]	; (80013bc <HAL_SPI_MspInit+0x108>)
 800134a:	69da      	ldr	r2, [r3, #28]
 800134c:	4b1b      	ldr	r3, [pc, #108]	; (80013bc <HAL_SPI_MspInit+0x108>)
 800134e:	2180      	movs	r1, #128	; 0x80
 8001350:	01c9      	lsls	r1, r1, #7
 8001352:	430a      	orrs	r2, r1
 8001354:	61da      	str	r2, [r3, #28]
 8001356:	4b19      	ldr	r3, [pc, #100]	; (80013bc <HAL_SPI_MspInit+0x108>)
 8001358:	69da      	ldr	r2, [r3, #28]
 800135a:	2380      	movs	r3, #128	; 0x80
 800135c:	01db      	lsls	r3, r3, #7
 800135e:	4013      	ands	r3, r2
 8001360:	613b      	str	r3, [r7, #16]
 8001362:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001364:	4b15      	ldr	r3, [pc, #84]	; (80013bc <HAL_SPI_MspInit+0x108>)
 8001366:	695a      	ldr	r2, [r3, #20]
 8001368:	4b14      	ldr	r3, [pc, #80]	; (80013bc <HAL_SPI_MspInit+0x108>)
 800136a:	2180      	movs	r1, #128	; 0x80
 800136c:	02c9      	lsls	r1, r1, #11
 800136e:	430a      	orrs	r2, r1
 8001370:	615a      	str	r2, [r3, #20]
 8001372:	4b12      	ldr	r3, [pc, #72]	; (80013bc <HAL_SPI_MspInit+0x108>)
 8001374:	695a      	ldr	r2, [r3, #20]
 8001376:	2380      	movs	r3, #128	; 0x80
 8001378:	02db      	lsls	r3, r3, #11
 800137a:	4013      	ands	r3, r2
 800137c:	60fb      	str	r3, [r7, #12]
 800137e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TMC_SCK_Pin|TMC_MISO_Pin|TMC_MOSI_Pin;
 8001380:	211c      	movs	r1, #28
 8001382:	187b      	adds	r3, r7, r1
 8001384:	22e0      	movs	r2, #224	; 0xe0
 8001386:	0212      	lsls	r2, r2, #8
 8001388:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800138a:	187b      	adds	r3, r7, r1
 800138c:	2202      	movs	r2, #2
 800138e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001390:	187b      	adds	r3, r7, r1
 8001392:	2200      	movs	r2, #0
 8001394:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001396:	187b      	adds	r3, r7, r1
 8001398:	2203      	movs	r2, #3
 800139a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 800139c:	187b      	adds	r3, r7, r1
 800139e:	2200      	movs	r2, #0
 80013a0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013a2:	187b      	adds	r3, r7, r1
 80013a4:	4a07      	ldr	r2, [pc, #28]	; (80013c4 <HAL_SPI_MspInit+0x110>)
 80013a6:	0019      	movs	r1, r3
 80013a8:	0010      	movs	r0, r2
 80013aa:	f001 f9ad 	bl	8002708 <HAL_GPIO_Init>
}
 80013ae:	46c0      	nop			; (mov r8, r8)
 80013b0:	46bd      	mov	sp, r7
 80013b2:	b00d      	add	sp, #52	; 0x34
 80013b4:	bd90      	pop	{r4, r7, pc}
 80013b6:	46c0      	nop			; (mov r8, r8)
 80013b8:	40013000 	.word	0x40013000
 80013bc:	40021000 	.word	0x40021000
 80013c0:	40003800 	.word	0x40003800
 80013c4:	48000400 	.word	0x48000400

080013c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80013cc:	e7fe      	b.n	80013cc <NMI_Handler+0x4>

080013ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013ce:	b580      	push	{r7, lr}
 80013d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013d2:	e7fe      	b.n	80013d2 <HardFault_Handler+0x4>

080013d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80013d8:	46c0      	nop			; (mov r8, r8)
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}

080013de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013de:	b580      	push	{r7, lr}
 80013e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013e2:	46c0      	nop			; (mov r8, r8)
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}

080013e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013ec:	f000 f890 	bl	8001510 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013f0:	46c0      	nop			; (mov r8, r8)
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}

080013f6 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 80013f6:	b580      	push	{r7, lr}
 80013f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(AMS_INT_Pin);
 80013fa:	2001      	movs	r0, #1
 80013fc:	f001 fb1a 	bl	8002a34 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8001400:	46c0      	nop			; (mov r8, r8)
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
	...

08001408 <CEC_CAN_IRQHandler>:

/**
  * @brief This function handles HDMI-CEC and CAN global interrupts / HDMI-CEC wake-up interrupt through EXTI line 27.
  */
void CEC_CAN_IRQHandler(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CEC_CAN_IRQn 0 */

  /* USER CODE END CEC_CAN_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 800140c:	4b03      	ldr	r3, [pc, #12]	; (800141c <CEC_CAN_IRQHandler+0x14>)
 800140e:	0018      	movs	r0, r3
 8001410:	f000 fe88 	bl	8002124 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CEC_CAN_IRQn 1 */

  /* USER CODE END CEC_CAN_IRQn 1 */
}
 8001414:	46c0      	nop			; (mov r8, r8)
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	46c0      	nop			; (mov r8, r8)
 800141c:	20001018 	.word	0x20001018

08001420 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001424:	46c0      	nop			; (mov r8, r8)
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
	...

0800142c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800142c:	480d      	ldr	r0, [pc, #52]	; (8001464 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800142e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001430:	480d      	ldr	r0, [pc, #52]	; (8001468 <LoopForever+0x6>)
  ldr r1, =_edata
 8001432:	490e      	ldr	r1, [pc, #56]	; (800146c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001434:	4a0e      	ldr	r2, [pc, #56]	; (8001470 <LoopForever+0xe>)
  movs r3, #0
 8001436:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001438:	e002      	b.n	8001440 <LoopCopyDataInit>

0800143a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800143a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800143c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800143e:	3304      	adds	r3, #4

08001440 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001440:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001442:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001444:	d3f9      	bcc.n	800143a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001446:	4a0b      	ldr	r2, [pc, #44]	; (8001474 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001448:	4c0b      	ldr	r4, [pc, #44]	; (8001478 <LoopForever+0x16>)
  movs r3, #0
 800144a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800144c:	e001      	b.n	8001452 <LoopFillZerobss>

0800144e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800144e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001450:	3204      	adds	r2, #4

08001452 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001452:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001454:	d3fb      	bcc.n	800144e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001456:	f7ff ffe3 	bl	8001420 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800145a:	f002 fbf1 	bl	8003c40 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800145e:	f7ff fb7f 	bl	8000b60 <main>

08001462 <LoopForever>:

LoopForever:
    b LoopForever
 8001462:	e7fe      	b.n	8001462 <LoopForever>
  ldr   r0, =_estack
 8001464:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001468:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800146c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001470:	08003cd8 	.word	0x08003cd8
  ldr r2, =_sbss
 8001474:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001478:	200011a4 	.word	0x200011a4

0800147c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800147c:	e7fe      	b.n	800147c <ADC1_COMP_IRQHandler>
	...

08001480 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001484:	4b07      	ldr	r3, [pc, #28]	; (80014a4 <HAL_Init+0x24>)
 8001486:	681a      	ldr	r2, [r3, #0]
 8001488:	4b06      	ldr	r3, [pc, #24]	; (80014a4 <HAL_Init+0x24>)
 800148a:	2110      	movs	r1, #16
 800148c:	430a      	orrs	r2, r1
 800148e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001490:	2003      	movs	r0, #3
 8001492:	f000 f809 	bl	80014a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001496:	f7ff fe4d 	bl	8001134 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800149a:	2300      	movs	r3, #0
}
 800149c:	0018      	movs	r0, r3
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	46c0      	nop			; (mov r8, r8)
 80014a4:	40022000 	.word	0x40022000

080014a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014a8:	b590      	push	{r4, r7, lr}
 80014aa:	b083      	sub	sp, #12
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014b0:	4b14      	ldr	r3, [pc, #80]	; (8001504 <HAL_InitTick+0x5c>)
 80014b2:	681c      	ldr	r4, [r3, #0]
 80014b4:	4b14      	ldr	r3, [pc, #80]	; (8001508 <HAL_InitTick+0x60>)
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	0019      	movs	r1, r3
 80014ba:	23fa      	movs	r3, #250	; 0xfa
 80014bc:	0098      	lsls	r0, r3, #2
 80014be:	f7fe fe21 	bl	8000104 <__udivsi3>
 80014c2:	0003      	movs	r3, r0
 80014c4:	0019      	movs	r1, r3
 80014c6:	0020      	movs	r0, r4
 80014c8:	f7fe fe1c 	bl	8000104 <__udivsi3>
 80014cc:	0003      	movs	r3, r0
 80014ce:	0018      	movs	r0, r3
 80014d0:	f001 f90d 	bl	80026ee <HAL_SYSTICK_Config>
 80014d4:	1e03      	subs	r3, r0, #0
 80014d6:	d001      	beq.n	80014dc <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80014d8:	2301      	movs	r3, #1
 80014da:	e00f      	b.n	80014fc <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2b03      	cmp	r3, #3
 80014e0:	d80b      	bhi.n	80014fa <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014e2:	6879      	ldr	r1, [r7, #4]
 80014e4:	2301      	movs	r3, #1
 80014e6:	425b      	negs	r3, r3
 80014e8:	2200      	movs	r2, #0
 80014ea:	0018      	movs	r0, r3
 80014ec:	f001 f8da 	bl	80026a4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014f0:	4b06      	ldr	r3, [pc, #24]	; (800150c <HAL_InitTick+0x64>)
 80014f2:	687a      	ldr	r2, [r7, #4]
 80014f4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80014f6:	2300      	movs	r3, #0
 80014f8:	e000      	b.n	80014fc <HAL_InitTick+0x54>
    return HAL_ERROR;
 80014fa:	2301      	movs	r3, #1
}
 80014fc:	0018      	movs	r0, r3
 80014fe:	46bd      	mov	sp, r7
 8001500:	b003      	add	sp, #12
 8001502:	bd90      	pop	{r4, r7, pc}
 8001504:	20000000 	.word	0x20000000
 8001508:	20000008 	.word	0x20000008
 800150c:	20000004 	.word	0x20000004

08001510 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001514:	4b05      	ldr	r3, [pc, #20]	; (800152c <HAL_IncTick+0x1c>)
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	001a      	movs	r2, r3
 800151a:	4b05      	ldr	r3, [pc, #20]	; (8001530 <HAL_IncTick+0x20>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	18d2      	adds	r2, r2, r3
 8001520:	4b03      	ldr	r3, [pc, #12]	; (8001530 <HAL_IncTick+0x20>)
 8001522:	601a      	str	r2, [r3, #0]
}
 8001524:	46c0      	nop			; (mov r8, r8)
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	46c0      	nop			; (mov r8, r8)
 800152c:	20000008 	.word	0x20000008
 8001530:	200011a0 	.word	0x200011a0

08001534 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
  return uwTick;
 8001538:	4b02      	ldr	r3, [pc, #8]	; (8001544 <HAL_GetTick+0x10>)
 800153a:	681b      	ldr	r3, [r3, #0]
}
 800153c:	0018      	movs	r0, r3
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	46c0      	nop			; (mov r8, r8)
 8001544:	200011a0 	.word	0x200011a0

08001548 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b084      	sub	sp, #16
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001550:	f7ff fff0 	bl	8001534 <HAL_GetTick>
 8001554:	0003      	movs	r3, r0
 8001556:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	3301      	adds	r3, #1
 8001560:	d005      	beq.n	800156e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001562:	4b0a      	ldr	r3, [pc, #40]	; (800158c <HAL_Delay+0x44>)
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	001a      	movs	r2, r3
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	189b      	adds	r3, r3, r2
 800156c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800156e:	46c0      	nop			; (mov r8, r8)
 8001570:	f7ff ffe0 	bl	8001534 <HAL_GetTick>
 8001574:	0002      	movs	r2, r0
 8001576:	68bb      	ldr	r3, [r7, #8]
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	68fa      	ldr	r2, [r7, #12]
 800157c:	429a      	cmp	r2, r3
 800157e:	d8f7      	bhi.n	8001570 <HAL_Delay+0x28>
  {
  }
}
 8001580:	46c0      	nop			; (mov r8, r8)
 8001582:	46c0      	nop			; (mov r8, r8)
 8001584:	46bd      	mov	sp, r7
 8001586:	b004      	add	sp, #16
 8001588:	bd80      	pop	{r7, pc}
 800158a:	46c0      	nop			; (mov r8, r8)
 800158c:	20000008 	.word	0x20000008

08001590 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b084      	sub	sp, #16
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001598:	230f      	movs	r3, #15
 800159a:	18fb      	adds	r3, r7, r3
 800159c:	2200      	movs	r2, #0
 800159e:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 80015a0:	2300      	movs	r3, #0
 80015a2:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d101      	bne.n	80015ae <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80015aa:	2301      	movs	r3, #1
 80015ac:	e125      	b.n	80017fa <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d10a      	bne.n	80015cc <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	2200      	movs	r2, #0
 80015ba:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	2234      	movs	r2, #52	; 0x34
 80015c0:	2100      	movs	r1, #0
 80015c2:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	0018      	movs	r0, r3
 80015c8:	f7ff fdd8 	bl	800117c <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015d0:	2210      	movs	r2, #16
 80015d2:	4013      	ands	r3, r2
 80015d4:	d000      	beq.n	80015d8 <HAL_ADC_Init+0x48>
 80015d6:	e103      	b.n	80017e0 <HAL_ADC_Init+0x250>
 80015d8:	230f      	movs	r3, #15
 80015da:	18fb      	adds	r3, r7, r3
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d000      	beq.n	80015e4 <HAL_ADC_Init+0x54>
 80015e2:	e0fd      	b.n	80017e0 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	689b      	ldr	r3, [r3, #8]
 80015ea:	2204      	movs	r2, #4
 80015ec:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 80015ee:	d000      	beq.n	80015f2 <HAL_ADC_Init+0x62>
 80015f0:	e0f6      	b.n	80017e0 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015f6:	4a83      	ldr	r2, [pc, #524]	; (8001804 <HAL_ADC_Init+0x274>)
 80015f8:	4013      	ands	r3, r2
 80015fa:	2202      	movs	r2, #2
 80015fc:	431a      	orrs	r2, r3
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	689b      	ldr	r3, [r3, #8]
 8001608:	2203      	movs	r2, #3
 800160a:	4013      	ands	r3, r2
 800160c:	2b01      	cmp	r3, #1
 800160e:	d112      	bne.n	8001636 <HAL_ADC_Init+0xa6>
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	2201      	movs	r2, #1
 8001618:	4013      	ands	r3, r2
 800161a:	2b01      	cmp	r3, #1
 800161c:	d009      	beq.n	8001632 <HAL_ADC_Init+0xa2>
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	68da      	ldr	r2, [r3, #12]
 8001624:	2380      	movs	r3, #128	; 0x80
 8001626:	021b      	lsls	r3, r3, #8
 8001628:	401a      	ands	r2, r3
 800162a:	2380      	movs	r3, #128	; 0x80
 800162c:	021b      	lsls	r3, r3, #8
 800162e:	429a      	cmp	r2, r3
 8001630:	d101      	bne.n	8001636 <HAL_ADC_Init+0xa6>
 8001632:	2301      	movs	r3, #1
 8001634:	e000      	b.n	8001638 <HAL_ADC_Init+0xa8>
 8001636:	2300      	movs	r3, #0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d116      	bne.n	800166a <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	68db      	ldr	r3, [r3, #12]
 8001642:	2218      	movs	r2, #24
 8001644:	4393      	bics	r3, r2
 8001646:	0019      	movs	r1, r3
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	689a      	ldr	r2, [r3, #8]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	430a      	orrs	r2, r1
 8001652:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	691b      	ldr	r3, [r3, #16]
 800165a:	009b      	lsls	r3, r3, #2
 800165c:	0899      	lsrs	r1, r3, #2
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	685a      	ldr	r2, [r3, #4]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	430a      	orrs	r2, r1
 8001668:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	68da      	ldr	r2, [r3, #12]
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4964      	ldr	r1, [pc, #400]	; (8001808 <HAL_ADC_Init+0x278>)
 8001676:	400a      	ands	r2, r1
 8001678:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	7e1b      	ldrb	r3, [r3, #24]
 800167e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	7e5b      	ldrb	r3, [r3, #25]
 8001684:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001686:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	7e9b      	ldrb	r3, [r3, #26]
 800168c:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 800168e:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001694:	2b01      	cmp	r3, #1
 8001696:	d002      	beq.n	800169e <HAL_ADC_Init+0x10e>
 8001698:	2380      	movs	r3, #128	; 0x80
 800169a:	015b      	lsls	r3, r3, #5
 800169c:	e000      	b.n	80016a0 <HAL_ADC_Init+0x110>
 800169e:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80016a0:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80016a6:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	691b      	ldr	r3, [r3, #16]
 80016ac:	2b02      	cmp	r3, #2
 80016ae:	d101      	bne.n	80016b4 <HAL_ADC_Init+0x124>
 80016b0:	2304      	movs	r3, #4
 80016b2:	e000      	b.n	80016b6 <HAL_ADC_Init+0x126>
 80016b4:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 80016b6:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2124      	movs	r1, #36	; 0x24
 80016bc:	5c5b      	ldrb	r3, [r3, r1]
 80016be:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80016c0:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80016c2:	68ba      	ldr	r2, [r7, #8]
 80016c4:	4313      	orrs	r3, r2
 80016c6:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	7edb      	ldrb	r3, [r3, #27]
 80016cc:	2b01      	cmp	r3, #1
 80016ce:	d115      	bne.n	80016fc <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	7e9b      	ldrb	r3, [r3, #26]
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d105      	bne.n	80016e4 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	2280      	movs	r2, #128	; 0x80
 80016dc:	0252      	lsls	r2, r2, #9
 80016de:	4313      	orrs	r3, r2
 80016e0:	60bb      	str	r3, [r7, #8]
 80016e2:	e00b      	b.n	80016fc <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016e8:	2220      	movs	r2, #32
 80016ea:	431a      	orrs	r2, r3
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016f4:	2201      	movs	r2, #1
 80016f6:	431a      	orrs	r2, r3
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	69da      	ldr	r2, [r3, #28]
 8001700:	23c2      	movs	r3, #194	; 0xc2
 8001702:	33ff      	adds	r3, #255	; 0xff
 8001704:	429a      	cmp	r2, r3
 8001706:	d007      	beq.n	8001718 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001710:	4313      	orrs	r3, r2
 8001712:	68ba      	ldr	r2, [r7, #8]
 8001714:	4313      	orrs	r3, r2
 8001716:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	68d9      	ldr	r1, [r3, #12]
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	68ba      	ldr	r2, [r7, #8]
 8001724:	430a      	orrs	r2, r1
 8001726:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800172c:	2380      	movs	r3, #128	; 0x80
 800172e:	055b      	lsls	r3, r3, #21
 8001730:	429a      	cmp	r2, r3
 8001732:	d01b      	beq.n	800176c <HAL_ADC_Init+0x1dc>
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001738:	2b01      	cmp	r3, #1
 800173a:	d017      	beq.n	800176c <HAL_ADC_Init+0x1dc>
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001740:	2b02      	cmp	r3, #2
 8001742:	d013      	beq.n	800176c <HAL_ADC_Init+0x1dc>
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001748:	2b03      	cmp	r3, #3
 800174a:	d00f      	beq.n	800176c <HAL_ADC_Init+0x1dc>
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001750:	2b04      	cmp	r3, #4
 8001752:	d00b      	beq.n	800176c <HAL_ADC_Init+0x1dc>
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001758:	2b05      	cmp	r3, #5
 800175a:	d007      	beq.n	800176c <HAL_ADC_Init+0x1dc>
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001760:	2b06      	cmp	r3, #6
 8001762:	d003      	beq.n	800176c <HAL_ADC_Init+0x1dc>
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001768:	2b07      	cmp	r3, #7
 800176a:	d112      	bne.n	8001792 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	695a      	ldr	r2, [r3, #20]
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	2107      	movs	r1, #7
 8001778:	438a      	bics	r2, r1
 800177a:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	6959      	ldr	r1, [r3, #20]
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001786:	2207      	movs	r2, #7
 8001788:	401a      	ands	r2, r3
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	430a      	orrs	r2, r1
 8001790:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	68db      	ldr	r3, [r3, #12]
 8001798:	4a1c      	ldr	r2, [pc, #112]	; (800180c <HAL_ADC_Init+0x27c>)
 800179a:	4013      	ands	r3, r2
 800179c:	68ba      	ldr	r2, [r7, #8]
 800179e:	429a      	cmp	r2, r3
 80017a0:	d10b      	bne.n	80017ba <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2200      	movs	r2, #0
 80017a6:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017ac:	2203      	movs	r2, #3
 80017ae:	4393      	bics	r3, r2
 80017b0:	2201      	movs	r2, #1
 80017b2:	431a      	orrs	r2, r3
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80017b8:	e01c      	b.n	80017f4 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017be:	2212      	movs	r2, #18
 80017c0:	4393      	bics	r3, r2
 80017c2:	2210      	movs	r2, #16
 80017c4:	431a      	orrs	r2, r3
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017ce:	2201      	movs	r2, #1
 80017d0:	431a      	orrs	r2, r3
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 80017d6:	230f      	movs	r3, #15
 80017d8:	18fb      	adds	r3, r7, r3
 80017da:	2201      	movs	r2, #1
 80017dc:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80017de:	e009      	b.n	80017f4 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017e4:	2210      	movs	r2, #16
 80017e6:	431a      	orrs	r2, r3
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 80017ec:	230f      	movs	r3, #15
 80017ee:	18fb      	adds	r3, r7, r3
 80017f0:	2201      	movs	r2, #1
 80017f2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80017f4:	230f      	movs	r3, #15
 80017f6:	18fb      	adds	r3, r7, r3
 80017f8:	781b      	ldrb	r3, [r3, #0]
}
 80017fa:	0018      	movs	r0, r3
 80017fc:	46bd      	mov	sp, r7
 80017fe:	b004      	add	sp, #16
 8001800:	bd80      	pop	{r7, pc}
 8001802:	46c0      	nop			; (mov r8, r8)
 8001804:	fffffefd 	.word	0xfffffefd
 8001808:	fffe0219 	.word	0xfffe0219
 800180c:	833fffe7 	.word	0x833fffe7

08001810 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b084      	sub	sp, #16
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
 8001818:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800181a:	230f      	movs	r3, #15
 800181c:	18fb      	adds	r3, r7, r3
 800181e:	2200      	movs	r2, #0
 8001820:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8001822:	2300      	movs	r3, #0
 8001824:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800182a:	2380      	movs	r3, #128	; 0x80
 800182c:	055b      	lsls	r3, r3, #21
 800182e:	429a      	cmp	r2, r3
 8001830:	d011      	beq.n	8001856 <HAL_ADC_ConfigChannel+0x46>
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001836:	2b01      	cmp	r3, #1
 8001838:	d00d      	beq.n	8001856 <HAL_ADC_ConfigChannel+0x46>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800183e:	2b02      	cmp	r3, #2
 8001840:	d009      	beq.n	8001856 <HAL_ADC_ConfigChannel+0x46>
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001846:	2b03      	cmp	r3, #3
 8001848:	d005      	beq.n	8001856 <HAL_ADC_ConfigChannel+0x46>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800184e:	2b04      	cmp	r3, #4
 8001850:	d001      	beq.n	8001856 <HAL_ADC_ConfigChannel+0x46>
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	2234      	movs	r2, #52	; 0x34
 800185a:	5c9b      	ldrb	r3, [r3, r2]
 800185c:	2b01      	cmp	r3, #1
 800185e:	d101      	bne.n	8001864 <HAL_ADC_ConfigChannel+0x54>
 8001860:	2302      	movs	r3, #2
 8001862:	e0d0      	b.n	8001a06 <HAL_ADC_ConfigChannel+0x1f6>
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	2234      	movs	r2, #52	; 0x34
 8001868:	2101      	movs	r1, #1
 800186a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	689b      	ldr	r3, [r3, #8]
 8001872:	2204      	movs	r2, #4
 8001874:	4013      	ands	r3, r2
 8001876:	d000      	beq.n	800187a <HAL_ADC_ConfigChannel+0x6a>
 8001878:	e0b4      	b.n	80019e4 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	4a64      	ldr	r2, [pc, #400]	; (8001a10 <HAL_ADC_ConfigChannel+0x200>)
 8001880:	4293      	cmp	r3, r2
 8001882:	d100      	bne.n	8001886 <HAL_ADC_ConfigChannel+0x76>
 8001884:	e082      	b.n	800198c <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	2201      	movs	r2, #1
 8001892:	409a      	lsls	r2, r3
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	430a      	orrs	r2, r1
 800189a:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018a0:	2380      	movs	r3, #128	; 0x80
 80018a2:	055b      	lsls	r3, r3, #21
 80018a4:	429a      	cmp	r2, r3
 80018a6:	d037      	beq.n	8001918 <HAL_ADC_ConfigChannel+0x108>
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018ac:	2b01      	cmp	r3, #1
 80018ae:	d033      	beq.n	8001918 <HAL_ADC_ConfigChannel+0x108>
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018b4:	2b02      	cmp	r3, #2
 80018b6:	d02f      	beq.n	8001918 <HAL_ADC_ConfigChannel+0x108>
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018bc:	2b03      	cmp	r3, #3
 80018be:	d02b      	beq.n	8001918 <HAL_ADC_ConfigChannel+0x108>
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018c4:	2b04      	cmp	r3, #4
 80018c6:	d027      	beq.n	8001918 <HAL_ADC_ConfigChannel+0x108>
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018cc:	2b05      	cmp	r3, #5
 80018ce:	d023      	beq.n	8001918 <HAL_ADC_ConfigChannel+0x108>
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018d4:	2b06      	cmp	r3, #6
 80018d6:	d01f      	beq.n	8001918 <HAL_ADC_ConfigChannel+0x108>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018dc:	2b07      	cmp	r3, #7
 80018de:	d01b      	beq.n	8001918 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	689a      	ldr	r2, [r3, #8]
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	695b      	ldr	r3, [r3, #20]
 80018ea:	2107      	movs	r1, #7
 80018ec:	400b      	ands	r3, r1
 80018ee:	429a      	cmp	r2, r3
 80018f0:	d012      	beq.n	8001918 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	695a      	ldr	r2, [r3, #20]
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	2107      	movs	r1, #7
 80018fe:	438a      	bics	r2, r1
 8001900:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	6959      	ldr	r1, [r3, #20]
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	689b      	ldr	r3, [r3, #8]
 800190c:	2207      	movs	r2, #7
 800190e:	401a      	ands	r2, r3
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	430a      	orrs	r2, r1
 8001916:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	2b10      	cmp	r3, #16
 800191e:	d007      	beq.n	8001930 <HAL_ADC_ConfigChannel+0x120>
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	2b11      	cmp	r3, #17
 8001926:	d003      	beq.n	8001930 <HAL_ADC_ConfigChannel+0x120>
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	2b12      	cmp	r3, #18
 800192e:	d163      	bne.n	80019f8 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001930:	4b38      	ldr	r3, [pc, #224]	; (8001a14 <HAL_ADC_ConfigChannel+0x204>)
 8001932:	6819      	ldr	r1, [r3, #0]
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	2b10      	cmp	r3, #16
 800193a:	d009      	beq.n	8001950 <HAL_ADC_ConfigChannel+0x140>
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	2b11      	cmp	r3, #17
 8001942:	d102      	bne.n	800194a <HAL_ADC_ConfigChannel+0x13a>
 8001944:	2380      	movs	r3, #128	; 0x80
 8001946:	03db      	lsls	r3, r3, #15
 8001948:	e004      	b.n	8001954 <HAL_ADC_ConfigChannel+0x144>
 800194a:	2380      	movs	r3, #128	; 0x80
 800194c:	045b      	lsls	r3, r3, #17
 800194e:	e001      	b.n	8001954 <HAL_ADC_ConfigChannel+0x144>
 8001950:	2380      	movs	r3, #128	; 0x80
 8001952:	041b      	lsls	r3, r3, #16
 8001954:	4a2f      	ldr	r2, [pc, #188]	; (8001a14 <HAL_ADC_ConfigChannel+0x204>)
 8001956:	430b      	orrs	r3, r1
 8001958:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	2b10      	cmp	r3, #16
 8001960:	d14a      	bne.n	80019f8 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001962:	4b2d      	ldr	r3, [pc, #180]	; (8001a18 <HAL_ADC_ConfigChannel+0x208>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	492d      	ldr	r1, [pc, #180]	; (8001a1c <HAL_ADC_ConfigChannel+0x20c>)
 8001968:	0018      	movs	r0, r3
 800196a:	f7fe fbcb 	bl	8000104 <__udivsi3>
 800196e:	0003      	movs	r3, r0
 8001970:	001a      	movs	r2, r3
 8001972:	0013      	movs	r3, r2
 8001974:	009b      	lsls	r3, r3, #2
 8001976:	189b      	adds	r3, r3, r2
 8001978:	005b      	lsls	r3, r3, #1
 800197a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800197c:	e002      	b.n	8001984 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 800197e:	68bb      	ldr	r3, [r7, #8]
 8001980:	3b01      	subs	r3, #1
 8001982:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001984:	68bb      	ldr	r3, [r7, #8]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d1f9      	bne.n	800197e <HAL_ADC_ConfigChannel+0x16e>
 800198a:	e035      	b.n	80019f8 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	2101      	movs	r1, #1
 8001998:	4099      	lsls	r1, r3
 800199a:	000b      	movs	r3, r1
 800199c:	43d9      	mvns	r1, r3
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	400a      	ands	r2, r1
 80019a4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	2b10      	cmp	r3, #16
 80019ac:	d007      	beq.n	80019be <HAL_ADC_ConfigChannel+0x1ae>
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	2b11      	cmp	r3, #17
 80019b4:	d003      	beq.n	80019be <HAL_ADC_ConfigChannel+0x1ae>
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	2b12      	cmp	r3, #18
 80019bc:	d11c      	bne.n	80019f8 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80019be:	4b15      	ldr	r3, [pc, #84]	; (8001a14 <HAL_ADC_ConfigChannel+0x204>)
 80019c0:	6819      	ldr	r1, [r3, #0]
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	2b10      	cmp	r3, #16
 80019c8:	d007      	beq.n	80019da <HAL_ADC_ConfigChannel+0x1ca>
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	2b11      	cmp	r3, #17
 80019d0:	d101      	bne.n	80019d6 <HAL_ADC_ConfigChannel+0x1c6>
 80019d2:	4b13      	ldr	r3, [pc, #76]	; (8001a20 <HAL_ADC_ConfigChannel+0x210>)
 80019d4:	e002      	b.n	80019dc <HAL_ADC_ConfigChannel+0x1cc>
 80019d6:	4b13      	ldr	r3, [pc, #76]	; (8001a24 <HAL_ADC_ConfigChannel+0x214>)
 80019d8:	e000      	b.n	80019dc <HAL_ADC_ConfigChannel+0x1cc>
 80019da:	4b13      	ldr	r3, [pc, #76]	; (8001a28 <HAL_ADC_ConfigChannel+0x218>)
 80019dc:	4a0d      	ldr	r2, [pc, #52]	; (8001a14 <HAL_ADC_ConfigChannel+0x204>)
 80019de:	400b      	ands	r3, r1
 80019e0:	6013      	str	r3, [r2, #0]
 80019e2:	e009      	b.n	80019f8 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019e8:	2220      	movs	r2, #32
 80019ea:	431a      	orrs	r2, r3
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 80019f0:	230f      	movs	r3, #15
 80019f2:	18fb      	adds	r3, r7, r3
 80019f4:	2201      	movs	r2, #1
 80019f6:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	2234      	movs	r2, #52	; 0x34
 80019fc:	2100      	movs	r1, #0
 80019fe:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8001a00:	230f      	movs	r3, #15
 8001a02:	18fb      	adds	r3, r7, r3
 8001a04:	781b      	ldrb	r3, [r3, #0]
}
 8001a06:	0018      	movs	r0, r3
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	b004      	add	sp, #16
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	46c0      	nop			; (mov r8, r8)
 8001a10:	00001001 	.word	0x00001001
 8001a14:	40012708 	.word	0x40012708
 8001a18:	20000000 	.word	0x20000000
 8001a1c:	000f4240 	.word	0x000f4240
 8001a20:	ffbfffff 	.word	0xffbfffff
 8001a24:	feffffff 	.word	0xfeffffff
 8001a28:	ff7fffff 	.word	0xff7fffff

08001a2c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b084      	sub	sp, #16
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d101      	bne.n	8001a3e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e0f0      	b.n	8001c20 <HAL_CAN_Init+0x1f4>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2220      	movs	r2, #32
 8001a42:	5c9b      	ldrb	r3, [r3, r2]
 8001a44:	b2db      	uxtb	r3, r3
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d103      	bne.n	8001a52 <HAL_CAN_Init+0x26>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	0018      	movs	r0, r3
 8001a4e:	f7ff fbdb 	bl	8001208 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	681a      	ldr	r2, [r3, #0]
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	2101      	movs	r1, #1
 8001a5e:	430a      	orrs	r2, r1
 8001a60:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001a62:	f7ff fd67 	bl	8001534 <HAL_GetTick>
 8001a66:	0003      	movs	r3, r0
 8001a68:	60fb      	str	r3, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001a6a:	e013      	b.n	8001a94 <HAL_CAN_Init+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001a6c:	f7ff fd62 	bl	8001534 <HAL_GetTick>
 8001a70:	0002      	movs	r2, r0
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	1ad3      	subs	r3, r2, r3
 8001a76:	2b0a      	cmp	r3, #10
 8001a78:	d90c      	bls.n	8001a94 <HAL_CAN_Init+0x68>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a7e:	2280      	movs	r2, #128	; 0x80
 8001a80:	0292      	lsls	r2, r2, #10
 8001a82:	431a      	orrs	r2, r3
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2220      	movs	r2, #32
 8001a8c:	2105      	movs	r1, #5
 8001a8e:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001a90:	2301      	movs	r3, #1
 8001a92:	e0c5      	b.n	8001c20 <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	2201      	movs	r2, #1
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	d0e5      	beq.n	8001a6c <HAL_CAN_Init+0x40>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	681a      	ldr	r2, [r3, #0]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	2102      	movs	r1, #2
 8001aac:	438a      	bics	r2, r1
 8001aae:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001ab0:	f7ff fd40 	bl	8001534 <HAL_GetTick>
 8001ab4:	0003      	movs	r3, r0
 8001ab6:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001ab8:	e013      	b.n	8001ae2 <HAL_CAN_Init+0xb6>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001aba:	f7ff fd3b 	bl	8001534 <HAL_GetTick>
 8001abe:	0002      	movs	r2, r0
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	1ad3      	subs	r3, r2, r3
 8001ac4:	2b0a      	cmp	r3, #10
 8001ac6:	d90c      	bls.n	8001ae2 <HAL_CAN_Init+0xb6>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001acc:	2280      	movs	r2, #128	; 0x80
 8001ace:	0292      	lsls	r2, r2, #10
 8001ad0:	431a      	orrs	r2, r3
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2220      	movs	r2, #32
 8001ada:	2105      	movs	r1, #5
 8001adc:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e09e      	b.n	8001c20 <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	2202      	movs	r2, #2
 8001aea:	4013      	ands	r3, r2
 8001aec:	d1e5      	bne.n	8001aba <HAL_CAN_Init+0x8e>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	7e1b      	ldrb	r3, [r3, #24]
 8001af2:	2b01      	cmp	r3, #1
 8001af4:	d108      	bne.n	8001b08 <HAL_CAN_Init+0xdc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	681a      	ldr	r2, [r3, #0]
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	2180      	movs	r1, #128	; 0x80
 8001b02:	430a      	orrs	r2, r1
 8001b04:	601a      	str	r2, [r3, #0]
 8001b06:	e007      	b.n	8001b18 <HAL_CAN_Init+0xec>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	2180      	movs	r1, #128	; 0x80
 8001b14:	438a      	bics	r2, r1
 8001b16:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	7e5b      	ldrb	r3, [r3, #25]
 8001b1c:	2b01      	cmp	r3, #1
 8001b1e:	d108      	bne.n	8001b32 <HAL_CAN_Init+0x106>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	681a      	ldr	r2, [r3, #0]
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	2140      	movs	r1, #64	; 0x40
 8001b2c:	430a      	orrs	r2, r1
 8001b2e:	601a      	str	r2, [r3, #0]
 8001b30:	e007      	b.n	8001b42 <HAL_CAN_Init+0x116>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	681a      	ldr	r2, [r3, #0]
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	2140      	movs	r1, #64	; 0x40
 8001b3e:	438a      	bics	r2, r1
 8001b40:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	7e9b      	ldrb	r3, [r3, #26]
 8001b46:	2b01      	cmp	r3, #1
 8001b48:	d108      	bne.n	8001b5c <HAL_CAN_Init+0x130>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	681a      	ldr	r2, [r3, #0]
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	2120      	movs	r1, #32
 8001b56:	430a      	orrs	r2, r1
 8001b58:	601a      	str	r2, [r3, #0]
 8001b5a:	e007      	b.n	8001b6c <HAL_CAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	2120      	movs	r1, #32
 8001b68:	438a      	bics	r2, r1
 8001b6a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	7edb      	ldrb	r3, [r3, #27]
 8001b70:	2b01      	cmp	r3, #1
 8001b72:	d108      	bne.n	8001b86 <HAL_CAN_Init+0x15a>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	2110      	movs	r1, #16
 8001b80:	438a      	bics	r2, r1
 8001b82:	601a      	str	r2, [r3, #0]
 8001b84:	e007      	b.n	8001b96 <HAL_CAN_Init+0x16a>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	681a      	ldr	r2, [r3, #0]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	2110      	movs	r1, #16
 8001b92:	430a      	orrs	r2, r1
 8001b94:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	7f1b      	ldrb	r3, [r3, #28]
 8001b9a:	2b01      	cmp	r3, #1
 8001b9c:	d108      	bne.n	8001bb0 <HAL_CAN_Init+0x184>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	681a      	ldr	r2, [r3, #0]
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	2108      	movs	r1, #8
 8001baa:	430a      	orrs	r2, r1
 8001bac:	601a      	str	r2, [r3, #0]
 8001bae:	e007      	b.n	8001bc0 <HAL_CAN_Init+0x194>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	681a      	ldr	r2, [r3, #0]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	2108      	movs	r1, #8
 8001bbc:	438a      	bics	r2, r1
 8001bbe:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	7f5b      	ldrb	r3, [r3, #29]
 8001bc4:	2b01      	cmp	r3, #1
 8001bc6:	d108      	bne.n	8001bda <HAL_CAN_Init+0x1ae>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	681a      	ldr	r2, [r3, #0]
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	2104      	movs	r1, #4
 8001bd4:	430a      	orrs	r2, r1
 8001bd6:	601a      	str	r2, [r3, #0]
 8001bd8:	e007      	b.n	8001bea <HAL_CAN_Init+0x1be>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	681a      	ldr	r2, [r3, #0]
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	2104      	movs	r1, #4
 8001be6:	438a      	bics	r2, r1
 8001be8:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	689a      	ldr	r2, [r3, #8]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	68db      	ldr	r3, [r3, #12]
 8001bf2:	431a      	orrs	r2, r3
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	691b      	ldr	r3, [r3, #16]
 8001bf8:	431a      	orrs	r2, r3
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	695b      	ldr	r3, [r3, #20]
 8001bfe:	431a      	orrs	r2, r3
 8001c00:	0011      	movs	r1, r2
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	685b      	ldr	r3, [r3, #4]
 8001c06:	1e5a      	subs	r2, r3, #1
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	430a      	orrs	r2, r1
 8001c0e:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2200      	movs	r2, #0
 8001c14:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	2220      	movs	r2, #32
 8001c1a:	2101      	movs	r1, #1
 8001c1c:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8001c1e:	2300      	movs	r3, #0
}
 8001c20:	0018      	movs	r0, r3
 8001c22:	46bd      	mov	sp, r7
 8001c24:	b004      	add	sp, #16
 8001c26:	bd80      	pop	{r7, pc}

08001c28 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b086      	sub	sp, #24
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
 8001c30:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001c38:	2013      	movs	r0, #19
 8001c3a:	183b      	adds	r3, r7, r0
 8001c3c:	687a      	ldr	r2, [r7, #4]
 8001c3e:	2120      	movs	r1, #32
 8001c40:	5c52      	ldrb	r2, [r2, r1]
 8001c42:	701a      	strb	r2, [r3, #0]

  if ((state == HAL_CAN_STATE_READY) ||
 8001c44:	0002      	movs	r2, r0
 8001c46:	18bb      	adds	r3, r7, r2
 8001c48:	781b      	ldrb	r3, [r3, #0]
 8001c4a:	2b01      	cmp	r3, #1
 8001c4c:	d004      	beq.n	8001c58 <HAL_CAN_ConfigFilter+0x30>
 8001c4e:	18bb      	adds	r3, r7, r2
 8001c50:	781b      	ldrb	r3, [r3, #0]
 8001c52:	2b02      	cmp	r3, #2
 8001c54:	d000      	beq.n	8001c58 <HAL_CAN_ConfigFilter+0x30>
 8001c56:	e0cd      	b.n	8001df4 <HAL_CAN_ConfigFilter+0x1cc>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001c58:	697a      	ldr	r2, [r7, #20]
 8001c5a:	2380      	movs	r3, #128	; 0x80
 8001c5c:	009b      	lsls	r3, r3, #2
 8001c5e:	58d3      	ldr	r3, [r2, r3]
 8001c60:	2201      	movs	r2, #1
 8001c62:	431a      	orrs	r2, r3
 8001c64:	0011      	movs	r1, r2
 8001c66:	697a      	ldr	r2, [r7, #20]
 8001c68:	2380      	movs	r3, #128	; 0x80
 8001c6a:	009b      	lsls	r3, r3, #2
 8001c6c:	50d1      	str	r1, [r2, r3]

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	695b      	ldr	r3, [r3, #20]
 8001c72:	221f      	movs	r2, #31
 8001c74:	4013      	ands	r3, r2
 8001c76:	2201      	movs	r2, #1
 8001c78:	409a      	lsls	r2, r3
 8001c7a:	0013      	movs	r3, r2
 8001c7c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001c7e:	697a      	ldr	r2, [r7, #20]
 8001c80:	2387      	movs	r3, #135	; 0x87
 8001c82:	009b      	lsls	r3, r3, #2
 8001c84:	58d3      	ldr	r3, [r2, r3]
 8001c86:	68fa      	ldr	r2, [r7, #12]
 8001c88:	43d2      	mvns	r2, r2
 8001c8a:	401a      	ands	r2, r3
 8001c8c:	0011      	movs	r1, r2
 8001c8e:	697a      	ldr	r2, [r7, #20]
 8001c90:	2387      	movs	r3, #135	; 0x87
 8001c92:	009b      	lsls	r3, r3, #2
 8001c94:	50d1      	str	r1, [r2, r3]

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	69db      	ldr	r3, [r3, #28]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d129      	bne.n	8001cf2 <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001c9e:	697a      	ldr	r2, [r7, #20]
 8001ca0:	2383      	movs	r3, #131	; 0x83
 8001ca2:	009b      	lsls	r3, r3, #2
 8001ca4:	58d3      	ldr	r3, [r2, r3]
 8001ca6:	68fa      	ldr	r2, [r7, #12]
 8001ca8:	43d2      	mvns	r2, r2
 8001caa:	401a      	ands	r2, r3
 8001cac:	0011      	movs	r1, r2
 8001cae:	697a      	ldr	r2, [r7, #20]
 8001cb0:	2383      	movs	r3, #131	; 0x83
 8001cb2:	009b      	lsls	r3, r3, #2
 8001cb4:	50d1      	str	r1, [r2, r3]

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	68db      	ldr	r3, [r3, #12]
 8001cba:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	041b      	lsls	r3, r3, #16
 8001cc2:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001cc8:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	3248      	adds	r2, #72	; 0x48
 8001cce:	00d2      	lsls	r2, r2, #3
 8001cd0:	50d1      	str	r1, [r2, r3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	689b      	ldr	r3, [r3, #8]
 8001cd6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	041b      	lsls	r3, r3, #16
 8001cde:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001ce4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001ce6:	6979      	ldr	r1, [r7, #20]
 8001ce8:	3348      	adds	r3, #72	; 0x48
 8001cea:	00db      	lsls	r3, r3, #3
 8001cec:	18cb      	adds	r3, r1, r3
 8001cee:	3304      	adds	r3, #4
 8001cf0:	601a      	str	r2, [r3, #0]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	69db      	ldr	r3, [r3, #28]
 8001cf6:	2b01      	cmp	r3, #1
 8001cf8:	d128      	bne.n	8001d4c <HAL_CAN_ConfigFilter+0x124>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001cfa:	697a      	ldr	r2, [r7, #20]
 8001cfc:	2383      	movs	r3, #131	; 0x83
 8001cfe:	009b      	lsls	r3, r3, #2
 8001d00:	58d2      	ldr	r2, [r2, r3]
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	431a      	orrs	r2, r3
 8001d06:	0011      	movs	r1, r2
 8001d08:	697a      	ldr	r2, [r7, #20]
 8001d0a:	2383      	movs	r3, #131	; 0x83
 8001d0c:	009b      	lsls	r3, r3, #2
 8001d0e:	50d1      	str	r1, [r2, r3]

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	041b      	lsls	r3, r3, #16
 8001d1c:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001d22:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	3248      	adds	r2, #72	; 0x48
 8001d28:	00d2      	lsls	r2, r2, #3
 8001d2a:	50d1      	str	r1, [r2, r3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	689b      	ldr	r3, [r3, #8]
 8001d30:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	68db      	ldr	r3, [r3, #12]
 8001d36:	041b      	lsls	r3, r3, #16
 8001d38:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001d3e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001d40:	6979      	ldr	r1, [r7, #20]
 8001d42:	3348      	adds	r3, #72	; 0x48
 8001d44:	00db      	lsls	r3, r3, #3
 8001d46:	18cb      	adds	r3, r1, r3
 8001d48:	3304      	adds	r3, #4
 8001d4a:	601a      	str	r2, [r3, #0]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	699b      	ldr	r3, [r3, #24]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d10c      	bne.n	8001d6e <HAL_CAN_ConfigFilter+0x146>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001d54:	697a      	ldr	r2, [r7, #20]
 8001d56:	2381      	movs	r3, #129	; 0x81
 8001d58:	009b      	lsls	r3, r3, #2
 8001d5a:	58d3      	ldr	r3, [r2, r3]
 8001d5c:	68fa      	ldr	r2, [r7, #12]
 8001d5e:	43d2      	mvns	r2, r2
 8001d60:	401a      	ands	r2, r3
 8001d62:	0011      	movs	r1, r2
 8001d64:	697a      	ldr	r2, [r7, #20]
 8001d66:	2381      	movs	r3, #129	; 0x81
 8001d68:	009b      	lsls	r3, r3, #2
 8001d6a:	50d1      	str	r1, [r2, r3]
 8001d6c:	e00a      	b.n	8001d84 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001d6e:	697a      	ldr	r2, [r7, #20]
 8001d70:	2381      	movs	r3, #129	; 0x81
 8001d72:	009b      	lsls	r3, r3, #2
 8001d74:	58d2      	ldr	r2, [r2, r3]
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	431a      	orrs	r2, r3
 8001d7a:	0011      	movs	r1, r2
 8001d7c:	697a      	ldr	r2, [r7, #20]
 8001d7e:	2381      	movs	r3, #129	; 0x81
 8001d80:	009b      	lsls	r3, r3, #2
 8001d82:	50d1      	str	r1, [r2, r3]
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	691b      	ldr	r3, [r3, #16]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d10c      	bne.n	8001da6 <HAL_CAN_ConfigFilter+0x17e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001d8c:	697a      	ldr	r2, [r7, #20]
 8001d8e:	2385      	movs	r3, #133	; 0x85
 8001d90:	009b      	lsls	r3, r3, #2
 8001d92:	58d3      	ldr	r3, [r2, r3]
 8001d94:	68fa      	ldr	r2, [r7, #12]
 8001d96:	43d2      	mvns	r2, r2
 8001d98:	401a      	ands	r2, r3
 8001d9a:	0011      	movs	r1, r2
 8001d9c:	697a      	ldr	r2, [r7, #20]
 8001d9e:	2385      	movs	r3, #133	; 0x85
 8001da0:	009b      	lsls	r3, r3, #2
 8001da2:	50d1      	str	r1, [r2, r3]
 8001da4:	e00a      	b.n	8001dbc <HAL_CAN_ConfigFilter+0x194>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001da6:	697a      	ldr	r2, [r7, #20]
 8001da8:	2385      	movs	r3, #133	; 0x85
 8001daa:	009b      	lsls	r3, r3, #2
 8001dac:	58d2      	ldr	r2, [r2, r3]
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	431a      	orrs	r2, r3
 8001db2:	0011      	movs	r1, r2
 8001db4:	697a      	ldr	r2, [r7, #20]
 8001db6:	2385      	movs	r3, #133	; 0x85
 8001db8:	009b      	lsls	r3, r3, #2
 8001dba:	50d1      	str	r1, [r2, r3]
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	6a1b      	ldr	r3, [r3, #32]
 8001dc0:	2b01      	cmp	r3, #1
 8001dc2:	d10a      	bne.n	8001dda <HAL_CAN_ConfigFilter+0x1b2>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001dc4:	697a      	ldr	r2, [r7, #20]
 8001dc6:	2387      	movs	r3, #135	; 0x87
 8001dc8:	009b      	lsls	r3, r3, #2
 8001dca:	58d2      	ldr	r2, [r2, r3]
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	431a      	orrs	r2, r3
 8001dd0:	0011      	movs	r1, r2
 8001dd2:	697a      	ldr	r2, [r7, #20]
 8001dd4:	2387      	movs	r3, #135	; 0x87
 8001dd6:	009b      	lsls	r3, r3, #2
 8001dd8:	50d1      	str	r1, [r2, r3]
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001dda:	697a      	ldr	r2, [r7, #20]
 8001ddc:	2380      	movs	r3, #128	; 0x80
 8001dde:	009b      	lsls	r3, r3, #2
 8001de0:	58d3      	ldr	r3, [r2, r3]
 8001de2:	2201      	movs	r2, #1
 8001de4:	4393      	bics	r3, r2
 8001de6:	0019      	movs	r1, r3
 8001de8:	697a      	ldr	r2, [r7, #20]
 8001dea:	2380      	movs	r3, #128	; 0x80
 8001dec:	009b      	lsls	r3, r3, #2
 8001dee:	50d1      	str	r1, [r2, r3]

    /* Return function status */
    return HAL_OK;
 8001df0:	2300      	movs	r3, #0
 8001df2:	e007      	b.n	8001e04 <HAL_CAN_ConfigFilter+0x1dc>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001df8:	2280      	movs	r2, #128	; 0x80
 8001dfa:	02d2      	lsls	r2, r2, #11
 8001dfc:	431a      	orrs	r2, r3
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001e02:	2301      	movs	r3, #1
  }
}
 8001e04:	0018      	movs	r0, r3
 8001e06:	46bd      	mov	sp, r7
 8001e08:	b006      	add	sp, #24
 8001e0a:	bd80      	pop	{r7, pc}

08001e0c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b084      	sub	sp, #16
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2220      	movs	r2, #32
 8001e18:	5c9b      	ldrb	r3, [r3, r2]
 8001e1a:	b2db      	uxtb	r3, r3
 8001e1c:	2b01      	cmp	r3, #1
 8001e1e:	d12f      	bne.n	8001e80 <HAL_CAN_Start+0x74>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2220      	movs	r2, #32
 8001e24:	2102      	movs	r1, #2
 8001e26:	5499      	strb	r1, [r3, r2]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	2101      	movs	r1, #1
 8001e34:	438a      	bics	r2, r1
 8001e36:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001e38:	f7ff fb7c 	bl	8001534 <HAL_GetTick>
 8001e3c:	0003      	movs	r3, r0
 8001e3e:	60fb      	str	r3, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001e40:	e013      	b.n	8001e6a <HAL_CAN_Start+0x5e>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001e42:	f7ff fb77 	bl	8001534 <HAL_GetTick>
 8001e46:	0002      	movs	r2, r0
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	1ad3      	subs	r3, r2, r3
 8001e4c:	2b0a      	cmp	r3, #10
 8001e4e:	d90c      	bls.n	8001e6a <HAL_CAN_Start+0x5e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e54:	2280      	movs	r2, #128	; 0x80
 8001e56:	0292      	lsls	r2, r2, #10
 8001e58:	431a      	orrs	r2, r3
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2220      	movs	r2, #32
 8001e62:	2105      	movs	r1, #5
 8001e64:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001e66:	2301      	movs	r3, #1
 8001e68:	e012      	b.n	8001e90 <HAL_CAN_Start+0x84>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	2201      	movs	r2, #1
 8001e72:	4013      	ands	r3, r2
 8001e74:	d1e5      	bne.n	8001e42 <HAL_CAN_Start+0x36>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2200      	movs	r2, #0
 8001e7a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	e007      	b.n	8001e90 <HAL_CAN_Start+0x84>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e84:	2280      	movs	r2, #128	; 0x80
 8001e86:	0312      	lsls	r2, r2, #12
 8001e88:	431a      	orrs	r2, r3
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001e8e:	2301      	movs	r3, #1
  }
}
 8001e90:	0018      	movs	r0, r3
 8001e92:	46bd      	mov	sp, r7
 8001e94:	b004      	add	sp, #16
 8001e96:	bd80      	pop	{r7, pc}

08001e98 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b086      	sub	sp, #24
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	60f8      	str	r0, [r7, #12]
 8001ea0:	60b9      	str	r1, [r7, #8]
 8001ea2:	607a      	str	r2, [r7, #4]
 8001ea4:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001ea6:	2017      	movs	r0, #23
 8001ea8:	183b      	adds	r3, r7, r0
 8001eaa:	68fa      	ldr	r2, [r7, #12]
 8001eac:	2120      	movs	r1, #32
 8001eae:	5c52      	ldrb	r2, [r2, r1]
 8001eb0:	701a      	strb	r2, [r3, #0]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001eb2:	0002      	movs	r2, r0
 8001eb4:	18bb      	adds	r3, r7, r2
 8001eb6:	781b      	ldrb	r3, [r3, #0]
 8001eb8:	2b01      	cmp	r3, #1
 8001eba:	d004      	beq.n	8001ec6 <HAL_CAN_GetRxMessage+0x2e>
 8001ebc:	18bb      	adds	r3, r7, r2
 8001ebe:	781b      	ldrb	r3, [r3, #0]
 8001ec0:	2b02      	cmp	r3, #2
 8001ec2:	d000      	beq.n	8001ec6 <HAL_CAN_GetRxMessage+0x2e>
 8001ec4:	e0f8      	b.n	80020b8 <HAL_CAN_GetRxMessage+0x220>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001ec6:	68bb      	ldr	r3, [r7, #8]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d10e      	bne.n	8001eea <HAL_CAN_GetRxMessage+0x52>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	68db      	ldr	r3, [r3, #12]
 8001ed2:	2203      	movs	r2, #3
 8001ed4:	4013      	ands	r3, r2
 8001ed6:	d117      	bne.n	8001f08 <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001edc:	2280      	movs	r2, #128	; 0x80
 8001ede:	0392      	lsls	r2, r2, #14
 8001ee0:	431a      	orrs	r2, r3
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	e0ee      	b.n	80020c8 <HAL_CAN_GetRxMessage+0x230>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	691b      	ldr	r3, [r3, #16]
 8001ef0:	2203      	movs	r2, #3
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	d108      	bne.n	8001f08 <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001efa:	2280      	movs	r2, #128	; 0x80
 8001efc:	0392      	lsls	r2, r2, #14
 8001efe:	431a      	orrs	r2, r3
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001f04:	2301      	movs	r3, #1
 8001f06:	e0df      	b.n	80020c8 <HAL_CAN_GetRxMessage+0x230>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	68ba      	ldr	r2, [r7, #8]
 8001f0e:	321b      	adds	r2, #27
 8001f10:	0112      	lsls	r2, r2, #4
 8001f12:	58d3      	ldr	r3, [r2, r3]
 8001f14:	2204      	movs	r2, #4
 8001f16:	401a      	ands	r2, r3
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	689b      	ldr	r3, [r3, #8]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d10b      	bne.n	8001f3c <HAL_CAN_GetRxMessage+0xa4>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	68ba      	ldr	r2, [r7, #8]
 8001f2a:	321b      	adds	r2, #27
 8001f2c:	0112      	lsls	r2, r2, #4
 8001f2e:	58d3      	ldr	r3, [r2, r3]
 8001f30:	0d5b      	lsrs	r3, r3, #21
 8001f32:	055b      	lsls	r3, r3, #21
 8001f34:	0d5a      	lsrs	r2, r3, #21
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	601a      	str	r2, [r3, #0]
 8001f3a:	e00a      	b.n	8001f52 <HAL_CAN_GetRxMessage+0xba>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	68ba      	ldr	r2, [r7, #8]
 8001f42:	321b      	adds	r2, #27
 8001f44:	0112      	lsls	r2, r2, #4
 8001f46:	58d3      	ldr	r3, [r2, r3]
 8001f48:	08db      	lsrs	r3, r3, #3
 8001f4a:	00db      	lsls	r3, r3, #3
 8001f4c:	08da      	lsrs	r2, r3, #3
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	68ba      	ldr	r2, [r7, #8]
 8001f58:	321b      	adds	r2, #27
 8001f5a:	0112      	lsls	r2, r2, #4
 8001f5c:	58d3      	ldr	r3, [r2, r3]
 8001f5e:	2202      	movs	r2, #2
 8001f60:	401a      	ands	r2, r3
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	68bb      	ldr	r3, [r7, #8]
 8001f6c:	331b      	adds	r3, #27
 8001f6e:	011b      	lsls	r3, r3, #4
 8001f70:	18d3      	adds	r3, r2, r3
 8001f72:	3304      	adds	r3, #4
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	220f      	movs	r2, #15
 8001f78:	401a      	ands	r2, r3
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	681a      	ldr	r2, [r3, #0]
 8001f82:	68bb      	ldr	r3, [r7, #8]
 8001f84:	331b      	adds	r3, #27
 8001f86:	011b      	lsls	r3, r3, #4
 8001f88:	18d3      	adds	r3, r2, r3
 8001f8a:	3304      	adds	r3, #4
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	0a1b      	lsrs	r3, r3, #8
 8001f90:	22ff      	movs	r2, #255	; 0xff
 8001f92:	401a      	ands	r2, r3
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681a      	ldr	r2, [r3, #0]
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	331b      	adds	r3, #27
 8001fa0:	011b      	lsls	r3, r3, #4
 8001fa2:	18d3      	adds	r3, r2, r3
 8001fa4:	3304      	adds	r3, #4
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	0c1b      	lsrs	r3, r3, #16
 8001faa:	041b      	lsls	r3, r3, #16
 8001fac:	0c1a      	lsrs	r2, r3, #16
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	6819      	ldr	r1, [r3, #0]
 8001fb6:	68ba      	ldr	r2, [r7, #8]
 8001fb8:	23dc      	movs	r3, #220	; 0xdc
 8001fba:	005b      	lsls	r3, r3, #1
 8001fbc:	0112      	lsls	r2, r2, #4
 8001fbe:	188a      	adds	r2, r1, r2
 8001fc0:	18d3      	adds	r3, r2, r3
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	b2da      	uxtb	r2, r3
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	6819      	ldr	r1, [r3, #0]
 8001fce:	68ba      	ldr	r2, [r7, #8]
 8001fd0:	23dc      	movs	r3, #220	; 0xdc
 8001fd2:	005b      	lsls	r3, r3, #1
 8001fd4:	0112      	lsls	r2, r2, #4
 8001fd6:	188a      	adds	r2, r1, r2
 8001fd8:	18d3      	adds	r3, r2, r3
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	0a1a      	lsrs	r2, r3, #8
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	3301      	adds	r3, #1
 8001fe2:	b2d2      	uxtb	r2, r2
 8001fe4:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	6819      	ldr	r1, [r3, #0]
 8001fea:	68ba      	ldr	r2, [r7, #8]
 8001fec:	23dc      	movs	r3, #220	; 0xdc
 8001fee:	005b      	lsls	r3, r3, #1
 8001ff0:	0112      	lsls	r2, r2, #4
 8001ff2:	188a      	adds	r2, r1, r2
 8001ff4:	18d3      	adds	r3, r2, r3
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	0c1a      	lsrs	r2, r3, #16
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	3302      	adds	r3, #2
 8001ffe:	b2d2      	uxtb	r2, r2
 8002000:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	6819      	ldr	r1, [r3, #0]
 8002006:	68ba      	ldr	r2, [r7, #8]
 8002008:	23dc      	movs	r3, #220	; 0xdc
 800200a:	005b      	lsls	r3, r3, #1
 800200c:	0112      	lsls	r2, r2, #4
 800200e:	188a      	adds	r2, r1, r2
 8002010:	18d3      	adds	r3, r2, r3
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	0e1a      	lsrs	r2, r3, #24
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	3303      	adds	r3, #3
 800201a:	b2d2      	uxtb	r2, r2
 800201c:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	6819      	ldr	r1, [r3, #0]
 8002022:	68ba      	ldr	r2, [r7, #8]
 8002024:	23de      	movs	r3, #222	; 0xde
 8002026:	005b      	lsls	r3, r3, #1
 8002028:	0112      	lsls	r2, r2, #4
 800202a:	188a      	adds	r2, r1, r2
 800202c:	18d3      	adds	r3, r2, r3
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	3304      	adds	r3, #4
 8002034:	b2d2      	uxtb	r2, r2
 8002036:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	6819      	ldr	r1, [r3, #0]
 800203c:	68ba      	ldr	r2, [r7, #8]
 800203e:	23de      	movs	r3, #222	; 0xde
 8002040:	005b      	lsls	r3, r3, #1
 8002042:	0112      	lsls	r2, r2, #4
 8002044:	188a      	adds	r2, r1, r2
 8002046:	18d3      	adds	r3, r2, r3
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	0a1a      	lsrs	r2, r3, #8
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	3305      	adds	r3, #5
 8002050:	b2d2      	uxtb	r2, r2
 8002052:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	6819      	ldr	r1, [r3, #0]
 8002058:	68ba      	ldr	r2, [r7, #8]
 800205a:	23de      	movs	r3, #222	; 0xde
 800205c:	005b      	lsls	r3, r3, #1
 800205e:	0112      	lsls	r2, r2, #4
 8002060:	188a      	adds	r2, r1, r2
 8002062:	18d3      	adds	r3, r2, r3
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	0c1a      	lsrs	r2, r3, #16
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	3306      	adds	r3, #6
 800206c:	b2d2      	uxtb	r2, r2
 800206e:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	6819      	ldr	r1, [r3, #0]
 8002074:	68ba      	ldr	r2, [r7, #8]
 8002076:	23de      	movs	r3, #222	; 0xde
 8002078:	005b      	lsls	r3, r3, #1
 800207a:	0112      	lsls	r2, r2, #4
 800207c:	188a      	adds	r2, r1, r2
 800207e:	18d3      	adds	r3, r2, r3
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	0e1a      	lsrs	r2, r3, #24
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	3307      	adds	r3, #7
 8002088:	b2d2      	uxtb	r2, r2
 800208a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800208c:	68bb      	ldr	r3, [r7, #8]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d108      	bne.n	80020a4 <HAL_CAN_GetRxMessage+0x20c>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	68da      	ldr	r2, [r3, #12]
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	2120      	movs	r1, #32
 800209e:	430a      	orrs	r2, r1
 80020a0:	60da      	str	r2, [r3, #12]
 80020a2:	e007      	b.n	80020b4 <HAL_CAN_GetRxMessage+0x21c>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	691a      	ldr	r2, [r3, #16]
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	2120      	movs	r1, #32
 80020b0:	430a      	orrs	r2, r1
 80020b2:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80020b4:	2300      	movs	r3, #0
 80020b6:	e007      	b.n	80020c8 <HAL_CAN_GetRxMessage+0x230>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020bc:	2280      	movs	r2, #128	; 0x80
 80020be:	02d2      	lsls	r2, r2, #11
 80020c0:	431a      	orrs	r2, r3
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
  }
}
 80020c8:	0018      	movs	r0, r3
 80020ca:	46bd      	mov	sp, r7
 80020cc:	b006      	add	sp, #24
 80020ce:	bd80      	pop	{r7, pc}

080020d0 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b084      	sub	sp, #16
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
 80020d8:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80020da:	200f      	movs	r0, #15
 80020dc:	183b      	adds	r3, r7, r0
 80020de:	687a      	ldr	r2, [r7, #4]
 80020e0:	2120      	movs	r1, #32
 80020e2:	5c52      	ldrb	r2, [r2, r1]
 80020e4:	701a      	strb	r2, [r3, #0]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80020e6:	0002      	movs	r2, r0
 80020e8:	18bb      	adds	r3, r7, r2
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	2b01      	cmp	r3, #1
 80020ee:	d003      	beq.n	80020f8 <HAL_CAN_ActivateNotification+0x28>
 80020f0:	18bb      	adds	r3, r7, r2
 80020f2:	781b      	ldrb	r3, [r3, #0]
 80020f4:	2b02      	cmp	r3, #2
 80020f6:	d109      	bne.n	800210c <HAL_CAN_ActivateNotification+0x3c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	6959      	ldr	r1, [r3, #20]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	683a      	ldr	r2, [r7, #0]
 8002104:	430a      	orrs	r2, r1
 8002106:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002108:	2300      	movs	r3, #0
 800210a:	e007      	b.n	800211c <HAL_CAN_ActivateNotification+0x4c>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002110:	2280      	movs	r2, #128	; 0x80
 8002112:	02d2      	lsls	r2, r2, #11
 8002114:	431a      	orrs	r2, r3
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
  }
}
 800211c:	0018      	movs	r0, r3
 800211e:	46bd      	mov	sp, r7
 8002120:	b004      	add	sp, #16
 8002122:	bd80      	pop	{r7, pc}

08002124 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b08a      	sub	sp, #40	; 0x28
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800212c:	2300      	movs	r3, #0
 800212e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	695b      	ldr	r3, [r3, #20]
 8002136:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	689b      	ldr	r3, [r3, #8]
 8002146:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	68db      	ldr	r3, [r3, #12]
 800214e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	691b      	ldr	r3, [r3, #16]
 8002156:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	699b      	ldr	r3, [r3, #24]
 800215e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002160:	6a3b      	ldr	r3, [r7, #32]
 8002162:	2201      	movs	r2, #1
 8002164:	4013      	ands	r3, r2
 8002166:	d100      	bne.n	800216a <HAL_CAN_IRQHandler+0x46>
 8002168:	e084      	b.n	8002274 <HAL_CAN_IRQHandler+0x150>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800216a:	69bb      	ldr	r3, [r7, #24]
 800216c:	2201      	movs	r2, #1
 800216e:	4013      	ands	r3, r2
 8002170:	d024      	beq.n	80021bc <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	2201      	movs	r2, #1
 8002178:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800217a:	69bb      	ldr	r3, [r7, #24]
 800217c:	2202      	movs	r2, #2
 800217e:	4013      	ands	r3, r2
 8002180:	d004      	beq.n	800218c <HAL_CAN_IRQHandler+0x68>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	0018      	movs	r0, r3
 8002186:	f000 f981 	bl	800248c <HAL_CAN_TxMailbox0CompleteCallback>
 800218a:	e017      	b.n	80021bc <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800218c:	69bb      	ldr	r3, [r7, #24]
 800218e:	2204      	movs	r2, #4
 8002190:	4013      	ands	r3, r2
 8002192:	d005      	beq.n	80021a0 <HAL_CAN_IRQHandler+0x7c>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002196:	2280      	movs	r2, #128	; 0x80
 8002198:	0112      	lsls	r2, r2, #4
 800219a:	4313      	orrs	r3, r2
 800219c:	627b      	str	r3, [r7, #36]	; 0x24
 800219e:	e00d      	b.n	80021bc <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80021a0:	69bb      	ldr	r3, [r7, #24]
 80021a2:	2208      	movs	r2, #8
 80021a4:	4013      	ands	r3, r2
 80021a6:	d005      	beq.n	80021b4 <HAL_CAN_IRQHandler+0x90>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80021a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021aa:	2280      	movs	r2, #128	; 0x80
 80021ac:	0152      	lsls	r2, r2, #5
 80021ae:	4313      	orrs	r3, r2
 80021b0:	627b      	str	r3, [r7, #36]	; 0x24
 80021b2:	e003      	b.n	80021bc <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	0018      	movs	r0, r3
 80021b8:	f000 f980 	bl	80024bc <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80021bc:	69ba      	ldr	r2, [r7, #24]
 80021be:	2380      	movs	r3, #128	; 0x80
 80021c0:	005b      	lsls	r3, r3, #1
 80021c2:	4013      	ands	r3, r2
 80021c4:	d028      	beq.n	8002218 <HAL_CAN_IRQHandler+0xf4>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	2280      	movs	r2, #128	; 0x80
 80021cc:	0052      	lsls	r2, r2, #1
 80021ce:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80021d0:	69ba      	ldr	r2, [r7, #24]
 80021d2:	2380      	movs	r3, #128	; 0x80
 80021d4:	009b      	lsls	r3, r3, #2
 80021d6:	4013      	ands	r3, r2
 80021d8:	d004      	beq.n	80021e4 <HAL_CAN_IRQHandler+0xc0>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	0018      	movs	r0, r3
 80021de:	f000 f95d 	bl	800249c <HAL_CAN_TxMailbox1CompleteCallback>
 80021e2:	e019      	b.n	8002218 <HAL_CAN_IRQHandler+0xf4>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80021e4:	69ba      	ldr	r2, [r7, #24]
 80021e6:	2380      	movs	r3, #128	; 0x80
 80021e8:	00db      	lsls	r3, r3, #3
 80021ea:	4013      	ands	r3, r2
 80021ec:	d005      	beq.n	80021fa <HAL_CAN_IRQHandler+0xd6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80021ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021f0:	2280      	movs	r2, #128	; 0x80
 80021f2:	0192      	lsls	r2, r2, #6
 80021f4:	4313      	orrs	r3, r2
 80021f6:	627b      	str	r3, [r7, #36]	; 0x24
 80021f8:	e00e      	b.n	8002218 <HAL_CAN_IRQHandler+0xf4>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80021fa:	69ba      	ldr	r2, [r7, #24]
 80021fc:	2380      	movs	r3, #128	; 0x80
 80021fe:	011b      	lsls	r3, r3, #4
 8002200:	4013      	ands	r3, r2
 8002202:	d005      	beq.n	8002210 <HAL_CAN_IRQHandler+0xec>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002206:	2280      	movs	r2, #128	; 0x80
 8002208:	01d2      	lsls	r2, r2, #7
 800220a:	4313      	orrs	r3, r2
 800220c:	627b      	str	r3, [r7, #36]	; 0x24
 800220e:	e003      	b.n	8002218 <HAL_CAN_IRQHandler+0xf4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	0018      	movs	r0, r3
 8002214:	f000 f95a 	bl	80024cc <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002218:	69ba      	ldr	r2, [r7, #24]
 800221a:	2380      	movs	r3, #128	; 0x80
 800221c:	025b      	lsls	r3, r3, #9
 800221e:	4013      	ands	r3, r2
 8002220:	d028      	beq.n	8002274 <HAL_CAN_IRQHandler+0x150>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	2280      	movs	r2, #128	; 0x80
 8002228:	0252      	lsls	r2, r2, #9
 800222a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800222c:	69ba      	ldr	r2, [r7, #24]
 800222e:	2380      	movs	r3, #128	; 0x80
 8002230:	029b      	lsls	r3, r3, #10
 8002232:	4013      	ands	r3, r2
 8002234:	d004      	beq.n	8002240 <HAL_CAN_IRQHandler+0x11c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	0018      	movs	r0, r3
 800223a:	f000 f937 	bl	80024ac <HAL_CAN_TxMailbox2CompleteCallback>
 800223e:	e019      	b.n	8002274 <HAL_CAN_IRQHandler+0x150>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002240:	69ba      	ldr	r2, [r7, #24]
 8002242:	2380      	movs	r3, #128	; 0x80
 8002244:	02db      	lsls	r3, r3, #11
 8002246:	4013      	ands	r3, r2
 8002248:	d005      	beq.n	8002256 <HAL_CAN_IRQHandler+0x132>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800224a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800224c:	2280      	movs	r2, #128	; 0x80
 800224e:	0212      	lsls	r2, r2, #8
 8002250:	4313      	orrs	r3, r2
 8002252:	627b      	str	r3, [r7, #36]	; 0x24
 8002254:	e00e      	b.n	8002274 <HAL_CAN_IRQHandler+0x150>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002256:	69ba      	ldr	r2, [r7, #24]
 8002258:	2380      	movs	r3, #128	; 0x80
 800225a:	031b      	lsls	r3, r3, #12
 800225c:	4013      	ands	r3, r2
 800225e:	d005      	beq.n	800226c <HAL_CAN_IRQHandler+0x148>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002262:	2280      	movs	r2, #128	; 0x80
 8002264:	0252      	lsls	r2, r2, #9
 8002266:	4313      	orrs	r3, r2
 8002268:	627b      	str	r3, [r7, #36]	; 0x24
 800226a:	e003      	b.n	8002274 <HAL_CAN_IRQHandler+0x150>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	0018      	movs	r0, r3
 8002270:	f000 f934 	bl	80024dc <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002274:	6a3b      	ldr	r3, [r7, #32]
 8002276:	2208      	movs	r2, #8
 8002278:	4013      	ands	r3, r2
 800227a:	d00c      	beq.n	8002296 <HAL_CAN_IRQHandler+0x172>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	2210      	movs	r2, #16
 8002280:	4013      	ands	r3, r2
 8002282:	d008      	beq.n	8002296 <HAL_CAN_IRQHandler+0x172>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002286:	2280      	movs	r2, #128	; 0x80
 8002288:	0092      	lsls	r2, r2, #2
 800228a:	4313      	orrs	r3, r2
 800228c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	2210      	movs	r2, #16
 8002294:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002296:	6a3b      	ldr	r3, [r7, #32]
 8002298:	2204      	movs	r2, #4
 800229a:	4013      	ands	r3, r2
 800229c:	d00b      	beq.n	80022b6 <HAL_CAN_IRQHandler+0x192>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	2208      	movs	r2, #8
 80022a2:	4013      	ands	r3, r2
 80022a4:	d007      	beq.n	80022b6 <HAL_CAN_IRQHandler+0x192>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	2208      	movs	r2, #8
 80022ac:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	0018      	movs	r0, r3
 80022b2:	f000 f91b 	bl	80024ec <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80022b6:	6a3b      	ldr	r3, [r7, #32]
 80022b8:	2202      	movs	r2, #2
 80022ba:	4013      	ands	r3, r2
 80022bc:	d009      	beq.n	80022d2 <HAL_CAN_IRQHandler+0x1ae>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	68db      	ldr	r3, [r3, #12]
 80022c4:	2203      	movs	r2, #3
 80022c6:	4013      	ands	r3, r2
 80022c8:	d003      	beq.n	80022d2 <HAL_CAN_IRQHandler+0x1ae>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	0018      	movs	r0, r3
 80022ce:	f7fe fc13 	bl	8000af8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80022d2:	6a3b      	ldr	r3, [r7, #32]
 80022d4:	2240      	movs	r2, #64	; 0x40
 80022d6:	4013      	ands	r3, r2
 80022d8:	d00c      	beq.n	80022f4 <HAL_CAN_IRQHandler+0x1d0>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	2210      	movs	r2, #16
 80022de:	4013      	ands	r3, r2
 80022e0:	d008      	beq.n	80022f4 <HAL_CAN_IRQHandler+0x1d0>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80022e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022e4:	2280      	movs	r2, #128	; 0x80
 80022e6:	00d2      	lsls	r2, r2, #3
 80022e8:	4313      	orrs	r3, r2
 80022ea:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	2210      	movs	r2, #16
 80022f2:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80022f4:	6a3b      	ldr	r3, [r7, #32]
 80022f6:	2220      	movs	r2, #32
 80022f8:	4013      	ands	r3, r2
 80022fa:	d00b      	beq.n	8002314 <HAL_CAN_IRQHandler+0x1f0>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80022fc:	693b      	ldr	r3, [r7, #16]
 80022fe:	2208      	movs	r2, #8
 8002300:	4013      	ands	r3, r2
 8002302:	d007      	beq.n	8002314 <HAL_CAN_IRQHandler+0x1f0>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2208      	movs	r2, #8
 800230a:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	0018      	movs	r0, r3
 8002310:	f000 f8fc 	bl	800250c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002314:	6a3b      	ldr	r3, [r7, #32]
 8002316:	2210      	movs	r2, #16
 8002318:	4013      	ands	r3, r2
 800231a:	d009      	beq.n	8002330 <HAL_CAN_IRQHandler+0x20c>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	691b      	ldr	r3, [r3, #16]
 8002322:	2203      	movs	r2, #3
 8002324:	4013      	ands	r3, r2
 8002326:	d003      	beq.n	8002330 <HAL_CAN_IRQHandler+0x20c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	0018      	movs	r0, r3
 800232c:	f000 f8e6 	bl	80024fc <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002330:	6a3a      	ldr	r2, [r7, #32]
 8002332:	2380      	movs	r3, #128	; 0x80
 8002334:	029b      	lsls	r3, r3, #10
 8002336:	4013      	ands	r3, r2
 8002338:	d00b      	beq.n	8002352 <HAL_CAN_IRQHandler+0x22e>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800233a:	69fb      	ldr	r3, [r7, #28]
 800233c:	2210      	movs	r2, #16
 800233e:	4013      	ands	r3, r2
 8002340:	d007      	beq.n	8002352 <HAL_CAN_IRQHandler+0x22e>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	2210      	movs	r2, #16
 8002348:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	0018      	movs	r0, r3
 800234e:	f000 f8e5 	bl	800251c <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002352:	6a3a      	ldr	r2, [r7, #32]
 8002354:	2380      	movs	r3, #128	; 0x80
 8002356:	025b      	lsls	r3, r3, #9
 8002358:	4013      	ands	r3, r2
 800235a:	d00b      	beq.n	8002374 <HAL_CAN_IRQHandler+0x250>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800235c:	69fb      	ldr	r3, [r7, #28]
 800235e:	2208      	movs	r2, #8
 8002360:	4013      	ands	r3, r2
 8002362:	d007      	beq.n	8002374 <HAL_CAN_IRQHandler+0x250>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	2208      	movs	r2, #8
 800236a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	0018      	movs	r0, r3
 8002370:	f000 f8dc 	bl	800252c <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002374:	6a3a      	ldr	r2, [r7, #32]
 8002376:	2380      	movs	r3, #128	; 0x80
 8002378:	021b      	lsls	r3, r3, #8
 800237a:	4013      	ands	r3, r2
 800237c:	d100      	bne.n	8002380 <HAL_CAN_IRQHandler+0x25c>
 800237e:	e074      	b.n	800246a <HAL_CAN_IRQHandler+0x346>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	2204      	movs	r2, #4
 8002384:	4013      	ands	r3, r2
 8002386:	d100      	bne.n	800238a <HAL_CAN_IRQHandler+0x266>
 8002388:	e06b      	b.n	8002462 <HAL_CAN_IRQHandler+0x33e>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800238a:	6a3a      	ldr	r2, [r7, #32]
 800238c:	2380      	movs	r3, #128	; 0x80
 800238e:	005b      	lsls	r3, r3, #1
 8002390:	4013      	ands	r3, r2
 8002392:	d007      	beq.n	80023a4 <HAL_CAN_IRQHandler+0x280>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	2201      	movs	r2, #1
 8002398:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800239a:	d003      	beq.n	80023a4 <HAL_CAN_IRQHandler+0x280>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800239c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800239e:	2201      	movs	r2, #1
 80023a0:	4313      	orrs	r3, r2
 80023a2:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80023a4:	6a3a      	ldr	r2, [r7, #32]
 80023a6:	2380      	movs	r3, #128	; 0x80
 80023a8:	009b      	lsls	r3, r3, #2
 80023aa:	4013      	ands	r3, r2
 80023ac:	d007      	beq.n	80023be <HAL_CAN_IRQHandler+0x29a>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	2202      	movs	r2, #2
 80023b2:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80023b4:	d003      	beq.n	80023be <HAL_CAN_IRQHandler+0x29a>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80023b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023b8:	2202      	movs	r2, #2
 80023ba:	4313      	orrs	r3, r2
 80023bc:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80023be:	6a3a      	ldr	r2, [r7, #32]
 80023c0:	2380      	movs	r3, #128	; 0x80
 80023c2:	00db      	lsls	r3, r3, #3
 80023c4:	4013      	ands	r3, r2
 80023c6:	d007      	beq.n	80023d8 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	2204      	movs	r2, #4
 80023cc:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80023ce:	d003      	beq.n	80023d8 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80023d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023d2:	2204      	movs	r2, #4
 80023d4:	4313      	orrs	r3, r2
 80023d6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80023d8:	6a3a      	ldr	r2, [r7, #32]
 80023da:	2380      	movs	r3, #128	; 0x80
 80023dc:	011b      	lsls	r3, r3, #4
 80023de:	4013      	ands	r3, r2
 80023e0:	d03f      	beq.n	8002462 <HAL_CAN_IRQHandler+0x33e>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	2270      	movs	r2, #112	; 0x70
 80023e6:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80023e8:	d03b      	beq.n	8002462 <HAL_CAN_IRQHandler+0x33e>
      {
        switch (esrflags & CAN_ESR_LEC)
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	2270      	movs	r2, #112	; 0x70
 80023ee:	4013      	ands	r3, r2
 80023f0:	2b60      	cmp	r3, #96	; 0x60
 80023f2:	d027      	beq.n	8002444 <HAL_CAN_IRQHandler+0x320>
 80023f4:	d82c      	bhi.n	8002450 <HAL_CAN_IRQHandler+0x32c>
 80023f6:	2b50      	cmp	r3, #80	; 0x50
 80023f8:	d01f      	beq.n	800243a <HAL_CAN_IRQHandler+0x316>
 80023fa:	d829      	bhi.n	8002450 <HAL_CAN_IRQHandler+0x32c>
 80023fc:	2b40      	cmp	r3, #64	; 0x40
 80023fe:	d017      	beq.n	8002430 <HAL_CAN_IRQHandler+0x30c>
 8002400:	d826      	bhi.n	8002450 <HAL_CAN_IRQHandler+0x32c>
 8002402:	2b30      	cmp	r3, #48	; 0x30
 8002404:	d00f      	beq.n	8002426 <HAL_CAN_IRQHandler+0x302>
 8002406:	d823      	bhi.n	8002450 <HAL_CAN_IRQHandler+0x32c>
 8002408:	2b10      	cmp	r3, #16
 800240a:	d002      	beq.n	8002412 <HAL_CAN_IRQHandler+0x2ee>
 800240c:	2b20      	cmp	r3, #32
 800240e:	d005      	beq.n	800241c <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002410:	e01e      	b.n	8002450 <HAL_CAN_IRQHandler+0x32c>
            errorcode |= HAL_CAN_ERROR_STF;
 8002412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002414:	2208      	movs	r2, #8
 8002416:	4313      	orrs	r3, r2
 8002418:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800241a:	e01a      	b.n	8002452 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_FOR;
 800241c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800241e:	2210      	movs	r2, #16
 8002420:	4313      	orrs	r3, r2
 8002422:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002424:	e015      	b.n	8002452 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002428:	2220      	movs	r2, #32
 800242a:	4313      	orrs	r3, r2
 800242c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800242e:	e010      	b.n	8002452 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_BR;
 8002430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002432:	2240      	movs	r2, #64	; 0x40
 8002434:	4313      	orrs	r3, r2
 8002436:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002438:	e00b      	b.n	8002452 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_BD;
 800243a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800243c:	2280      	movs	r2, #128	; 0x80
 800243e:	4313      	orrs	r3, r2
 8002440:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002442:	e006      	b.n	8002452 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002446:	2280      	movs	r2, #128	; 0x80
 8002448:	0052      	lsls	r2, r2, #1
 800244a:	4313      	orrs	r3, r2
 800244c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800244e:	e000      	b.n	8002452 <HAL_CAN_IRQHandler+0x32e>
            break;
 8002450:	46c0      	nop			; (mov r8, r8)
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	699a      	ldr	r2, [r3, #24]
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	2170      	movs	r1, #112	; 0x70
 800245e:	438a      	bics	r2, r1
 8002460:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	2204      	movs	r2, #4
 8002468:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800246a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800246c:	2b00      	cmp	r3, #0
 800246e:	d009      	beq.n	8002484 <HAL_CAN_IRQHandler+0x360>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002476:	431a      	orrs	r2, r3
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	0018      	movs	r0, r3
 8002480:	f000 f85c 	bl	800253c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002484:	46c0      	nop			; (mov r8, r8)
 8002486:	46bd      	mov	sp, r7
 8002488:	b00a      	add	sp, #40	; 0x28
 800248a:	bd80      	pop	{r7, pc}

0800248c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002494:	46c0      	nop			; (mov r8, r8)
 8002496:	46bd      	mov	sp, r7
 8002498:	b002      	add	sp, #8
 800249a:	bd80      	pop	{r7, pc}

0800249c <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b082      	sub	sp, #8
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80024a4:	46c0      	nop			; (mov r8, r8)
 80024a6:	46bd      	mov	sp, r7
 80024a8:	b002      	add	sp, #8
 80024aa:	bd80      	pop	{r7, pc}

080024ac <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b082      	sub	sp, #8
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80024b4:	46c0      	nop			; (mov r8, r8)
 80024b6:	46bd      	mov	sp, r7
 80024b8:	b002      	add	sp, #8
 80024ba:	bd80      	pop	{r7, pc}

080024bc <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b082      	sub	sp, #8
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80024c4:	46c0      	nop			; (mov r8, r8)
 80024c6:	46bd      	mov	sp, r7
 80024c8:	b002      	add	sp, #8
 80024ca:	bd80      	pop	{r7, pc}

080024cc <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b082      	sub	sp, #8
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80024d4:	46c0      	nop			; (mov r8, r8)
 80024d6:	46bd      	mov	sp, r7
 80024d8:	b002      	add	sp, #8
 80024da:	bd80      	pop	{r7, pc}

080024dc <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b082      	sub	sp, #8
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80024e4:	46c0      	nop			; (mov r8, r8)
 80024e6:	46bd      	mov	sp, r7
 80024e8:	b002      	add	sp, #8
 80024ea:	bd80      	pop	{r7, pc}

080024ec <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b082      	sub	sp, #8
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80024f4:	46c0      	nop			; (mov r8, r8)
 80024f6:	46bd      	mov	sp, r7
 80024f8:	b002      	add	sp, #8
 80024fa:	bd80      	pop	{r7, pc}

080024fc <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b082      	sub	sp, #8
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002504:	46c0      	nop			; (mov r8, r8)
 8002506:	46bd      	mov	sp, r7
 8002508:	b002      	add	sp, #8
 800250a:	bd80      	pop	{r7, pc}

0800250c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b082      	sub	sp, #8
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002514:	46c0      	nop			; (mov r8, r8)
 8002516:	46bd      	mov	sp, r7
 8002518:	b002      	add	sp, #8
 800251a:	bd80      	pop	{r7, pc}

0800251c <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b082      	sub	sp, #8
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002524:	46c0      	nop			; (mov r8, r8)
 8002526:	46bd      	mov	sp, r7
 8002528:	b002      	add	sp, #8
 800252a:	bd80      	pop	{r7, pc}

0800252c <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b082      	sub	sp, #8
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002534:	46c0      	nop			; (mov r8, r8)
 8002536:	46bd      	mov	sp, r7
 8002538:	b002      	add	sp, #8
 800253a:	bd80      	pop	{r7, pc}

0800253c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b082      	sub	sp, #8
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002544:	46c0      	nop			; (mov r8, r8)
 8002546:	46bd      	mov	sp, r7
 8002548:	b002      	add	sp, #8
 800254a:	bd80      	pop	{r7, pc}

0800254c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b082      	sub	sp, #8
 8002550:	af00      	add	r7, sp, #0
 8002552:	0002      	movs	r2, r0
 8002554:	1dfb      	adds	r3, r7, #7
 8002556:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002558:	1dfb      	adds	r3, r7, #7
 800255a:	781b      	ldrb	r3, [r3, #0]
 800255c:	2b7f      	cmp	r3, #127	; 0x7f
 800255e:	d809      	bhi.n	8002574 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002560:	1dfb      	adds	r3, r7, #7
 8002562:	781b      	ldrb	r3, [r3, #0]
 8002564:	001a      	movs	r2, r3
 8002566:	231f      	movs	r3, #31
 8002568:	401a      	ands	r2, r3
 800256a:	4b04      	ldr	r3, [pc, #16]	; (800257c <__NVIC_EnableIRQ+0x30>)
 800256c:	2101      	movs	r1, #1
 800256e:	4091      	lsls	r1, r2
 8002570:	000a      	movs	r2, r1
 8002572:	601a      	str	r2, [r3, #0]
  }
}
 8002574:	46c0      	nop			; (mov r8, r8)
 8002576:	46bd      	mov	sp, r7
 8002578:	b002      	add	sp, #8
 800257a:	bd80      	pop	{r7, pc}
 800257c:	e000e100 	.word	0xe000e100

08002580 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002580:	b590      	push	{r4, r7, lr}
 8002582:	b083      	sub	sp, #12
 8002584:	af00      	add	r7, sp, #0
 8002586:	0002      	movs	r2, r0
 8002588:	6039      	str	r1, [r7, #0]
 800258a:	1dfb      	adds	r3, r7, #7
 800258c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800258e:	1dfb      	adds	r3, r7, #7
 8002590:	781b      	ldrb	r3, [r3, #0]
 8002592:	2b7f      	cmp	r3, #127	; 0x7f
 8002594:	d828      	bhi.n	80025e8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002596:	4a2f      	ldr	r2, [pc, #188]	; (8002654 <__NVIC_SetPriority+0xd4>)
 8002598:	1dfb      	adds	r3, r7, #7
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	b25b      	sxtb	r3, r3
 800259e:	089b      	lsrs	r3, r3, #2
 80025a0:	33c0      	adds	r3, #192	; 0xc0
 80025a2:	009b      	lsls	r3, r3, #2
 80025a4:	589b      	ldr	r3, [r3, r2]
 80025a6:	1dfa      	adds	r2, r7, #7
 80025a8:	7812      	ldrb	r2, [r2, #0]
 80025aa:	0011      	movs	r1, r2
 80025ac:	2203      	movs	r2, #3
 80025ae:	400a      	ands	r2, r1
 80025b0:	00d2      	lsls	r2, r2, #3
 80025b2:	21ff      	movs	r1, #255	; 0xff
 80025b4:	4091      	lsls	r1, r2
 80025b6:	000a      	movs	r2, r1
 80025b8:	43d2      	mvns	r2, r2
 80025ba:	401a      	ands	r2, r3
 80025bc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	019b      	lsls	r3, r3, #6
 80025c2:	22ff      	movs	r2, #255	; 0xff
 80025c4:	401a      	ands	r2, r3
 80025c6:	1dfb      	adds	r3, r7, #7
 80025c8:	781b      	ldrb	r3, [r3, #0]
 80025ca:	0018      	movs	r0, r3
 80025cc:	2303      	movs	r3, #3
 80025ce:	4003      	ands	r3, r0
 80025d0:	00db      	lsls	r3, r3, #3
 80025d2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80025d4:	481f      	ldr	r0, [pc, #124]	; (8002654 <__NVIC_SetPriority+0xd4>)
 80025d6:	1dfb      	adds	r3, r7, #7
 80025d8:	781b      	ldrb	r3, [r3, #0]
 80025da:	b25b      	sxtb	r3, r3
 80025dc:	089b      	lsrs	r3, r3, #2
 80025de:	430a      	orrs	r2, r1
 80025e0:	33c0      	adds	r3, #192	; 0xc0
 80025e2:	009b      	lsls	r3, r3, #2
 80025e4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80025e6:	e031      	b.n	800264c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80025e8:	4a1b      	ldr	r2, [pc, #108]	; (8002658 <__NVIC_SetPriority+0xd8>)
 80025ea:	1dfb      	adds	r3, r7, #7
 80025ec:	781b      	ldrb	r3, [r3, #0]
 80025ee:	0019      	movs	r1, r3
 80025f0:	230f      	movs	r3, #15
 80025f2:	400b      	ands	r3, r1
 80025f4:	3b08      	subs	r3, #8
 80025f6:	089b      	lsrs	r3, r3, #2
 80025f8:	3306      	adds	r3, #6
 80025fa:	009b      	lsls	r3, r3, #2
 80025fc:	18d3      	adds	r3, r2, r3
 80025fe:	3304      	adds	r3, #4
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	1dfa      	adds	r2, r7, #7
 8002604:	7812      	ldrb	r2, [r2, #0]
 8002606:	0011      	movs	r1, r2
 8002608:	2203      	movs	r2, #3
 800260a:	400a      	ands	r2, r1
 800260c:	00d2      	lsls	r2, r2, #3
 800260e:	21ff      	movs	r1, #255	; 0xff
 8002610:	4091      	lsls	r1, r2
 8002612:	000a      	movs	r2, r1
 8002614:	43d2      	mvns	r2, r2
 8002616:	401a      	ands	r2, r3
 8002618:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	019b      	lsls	r3, r3, #6
 800261e:	22ff      	movs	r2, #255	; 0xff
 8002620:	401a      	ands	r2, r3
 8002622:	1dfb      	adds	r3, r7, #7
 8002624:	781b      	ldrb	r3, [r3, #0]
 8002626:	0018      	movs	r0, r3
 8002628:	2303      	movs	r3, #3
 800262a:	4003      	ands	r3, r0
 800262c:	00db      	lsls	r3, r3, #3
 800262e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002630:	4809      	ldr	r0, [pc, #36]	; (8002658 <__NVIC_SetPriority+0xd8>)
 8002632:	1dfb      	adds	r3, r7, #7
 8002634:	781b      	ldrb	r3, [r3, #0]
 8002636:	001c      	movs	r4, r3
 8002638:	230f      	movs	r3, #15
 800263a:	4023      	ands	r3, r4
 800263c:	3b08      	subs	r3, #8
 800263e:	089b      	lsrs	r3, r3, #2
 8002640:	430a      	orrs	r2, r1
 8002642:	3306      	adds	r3, #6
 8002644:	009b      	lsls	r3, r3, #2
 8002646:	18c3      	adds	r3, r0, r3
 8002648:	3304      	adds	r3, #4
 800264a:	601a      	str	r2, [r3, #0]
}
 800264c:	46c0      	nop			; (mov r8, r8)
 800264e:	46bd      	mov	sp, r7
 8002650:	b003      	add	sp, #12
 8002652:	bd90      	pop	{r4, r7, pc}
 8002654:	e000e100 	.word	0xe000e100
 8002658:	e000ed00 	.word	0xe000ed00

0800265c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b082      	sub	sp, #8
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	1e5a      	subs	r2, r3, #1
 8002668:	2380      	movs	r3, #128	; 0x80
 800266a:	045b      	lsls	r3, r3, #17
 800266c:	429a      	cmp	r2, r3
 800266e:	d301      	bcc.n	8002674 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002670:	2301      	movs	r3, #1
 8002672:	e010      	b.n	8002696 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002674:	4b0a      	ldr	r3, [pc, #40]	; (80026a0 <SysTick_Config+0x44>)
 8002676:	687a      	ldr	r2, [r7, #4]
 8002678:	3a01      	subs	r2, #1
 800267a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800267c:	2301      	movs	r3, #1
 800267e:	425b      	negs	r3, r3
 8002680:	2103      	movs	r1, #3
 8002682:	0018      	movs	r0, r3
 8002684:	f7ff ff7c 	bl	8002580 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002688:	4b05      	ldr	r3, [pc, #20]	; (80026a0 <SysTick_Config+0x44>)
 800268a:	2200      	movs	r2, #0
 800268c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800268e:	4b04      	ldr	r3, [pc, #16]	; (80026a0 <SysTick_Config+0x44>)
 8002690:	2207      	movs	r2, #7
 8002692:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002694:	2300      	movs	r3, #0
}
 8002696:	0018      	movs	r0, r3
 8002698:	46bd      	mov	sp, r7
 800269a:	b002      	add	sp, #8
 800269c:	bd80      	pop	{r7, pc}
 800269e:	46c0      	nop			; (mov r8, r8)
 80026a0:	e000e010 	.word	0xe000e010

080026a4 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b084      	sub	sp, #16
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	60b9      	str	r1, [r7, #8]
 80026ac:	607a      	str	r2, [r7, #4]
 80026ae:	210f      	movs	r1, #15
 80026b0:	187b      	adds	r3, r7, r1
 80026b2:	1c02      	adds	r2, r0, #0
 80026b4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80026b6:	68ba      	ldr	r2, [r7, #8]
 80026b8:	187b      	adds	r3, r7, r1
 80026ba:	781b      	ldrb	r3, [r3, #0]
 80026bc:	b25b      	sxtb	r3, r3
 80026be:	0011      	movs	r1, r2
 80026c0:	0018      	movs	r0, r3
 80026c2:	f7ff ff5d 	bl	8002580 <__NVIC_SetPriority>
}
 80026c6:	46c0      	nop			; (mov r8, r8)
 80026c8:	46bd      	mov	sp, r7
 80026ca:	b004      	add	sp, #16
 80026cc:	bd80      	pop	{r7, pc}

080026ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026ce:	b580      	push	{r7, lr}
 80026d0:	b082      	sub	sp, #8
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	0002      	movs	r2, r0
 80026d6:	1dfb      	adds	r3, r7, #7
 80026d8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026da:	1dfb      	adds	r3, r7, #7
 80026dc:	781b      	ldrb	r3, [r3, #0]
 80026de:	b25b      	sxtb	r3, r3
 80026e0:	0018      	movs	r0, r3
 80026e2:	f7ff ff33 	bl	800254c <__NVIC_EnableIRQ>
}
 80026e6:	46c0      	nop			; (mov r8, r8)
 80026e8:	46bd      	mov	sp, r7
 80026ea:	b002      	add	sp, #8
 80026ec:	bd80      	pop	{r7, pc}

080026ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026ee:	b580      	push	{r7, lr}
 80026f0:	b082      	sub	sp, #8
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	0018      	movs	r0, r3
 80026fa:	f7ff ffaf 	bl	800265c <SysTick_Config>
 80026fe:	0003      	movs	r3, r0
}
 8002700:	0018      	movs	r0, r3
 8002702:	46bd      	mov	sp, r7
 8002704:	b002      	add	sp, #8
 8002706:	bd80      	pop	{r7, pc}

08002708 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b086      	sub	sp, #24
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
 8002710:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002712:	2300      	movs	r3, #0
 8002714:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002716:	e155      	b.n	80029c4 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	2101      	movs	r1, #1
 800271e:	697a      	ldr	r2, [r7, #20]
 8002720:	4091      	lsls	r1, r2
 8002722:	000a      	movs	r2, r1
 8002724:	4013      	ands	r3, r2
 8002726:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d100      	bne.n	8002730 <HAL_GPIO_Init+0x28>
 800272e:	e146      	b.n	80029be <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	2203      	movs	r2, #3
 8002736:	4013      	ands	r3, r2
 8002738:	2b01      	cmp	r3, #1
 800273a:	d005      	beq.n	8002748 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	2203      	movs	r2, #3
 8002742:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002744:	2b02      	cmp	r3, #2
 8002746:	d130      	bne.n	80027aa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800274e:	697b      	ldr	r3, [r7, #20]
 8002750:	005b      	lsls	r3, r3, #1
 8002752:	2203      	movs	r2, #3
 8002754:	409a      	lsls	r2, r3
 8002756:	0013      	movs	r3, r2
 8002758:	43da      	mvns	r2, r3
 800275a:	693b      	ldr	r3, [r7, #16]
 800275c:	4013      	ands	r3, r2
 800275e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	68da      	ldr	r2, [r3, #12]
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	005b      	lsls	r3, r3, #1
 8002768:	409a      	lsls	r2, r3
 800276a:	0013      	movs	r3, r2
 800276c:	693a      	ldr	r2, [r7, #16]
 800276e:	4313      	orrs	r3, r2
 8002770:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	693a      	ldr	r2, [r7, #16]
 8002776:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800277e:	2201      	movs	r2, #1
 8002780:	697b      	ldr	r3, [r7, #20]
 8002782:	409a      	lsls	r2, r3
 8002784:	0013      	movs	r3, r2
 8002786:	43da      	mvns	r2, r3
 8002788:	693b      	ldr	r3, [r7, #16]
 800278a:	4013      	ands	r3, r2
 800278c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	091b      	lsrs	r3, r3, #4
 8002794:	2201      	movs	r2, #1
 8002796:	401a      	ands	r2, r3
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	409a      	lsls	r2, r3
 800279c:	0013      	movs	r3, r2
 800279e:	693a      	ldr	r2, [r7, #16]
 80027a0:	4313      	orrs	r3, r2
 80027a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	693a      	ldr	r2, [r7, #16]
 80027a8:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	2203      	movs	r2, #3
 80027b0:	4013      	ands	r3, r2
 80027b2:	2b03      	cmp	r3, #3
 80027b4:	d017      	beq.n	80027e6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	68db      	ldr	r3, [r3, #12]
 80027ba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	005b      	lsls	r3, r3, #1
 80027c0:	2203      	movs	r2, #3
 80027c2:	409a      	lsls	r2, r3
 80027c4:	0013      	movs	r3, r2
 80027c6:	43da      	mvns	r2, r3
 80027c8:	693b      	ldr	r3, [r7, #16]
 80027ca:	4013      	ands	r3, r2
 80027cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	689a      	ldr	r2, [r3, #8]
 80027d2:	697b      	ldr	r3, [r7, #20]
 80027d4:	005b      	lsls	r3, r3, #1
 80027d6:	409a      	lsls	r2, r3
 80027d8:	0013      	movs	r3, r2
 80027da:	693a      	ldr	r2, [r7, #16]
 80027dc:	4313      	orrs	r3, r2
 80027de:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	693a      	ldr	r2, [r7, #16]
 80027e4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	2203      	movs	r2, #3
 80027ec:	4013      	ands	r3, r2
 80027ee:	2b02      	cmp	r3, #2
 80027f0:	d123      	bne.n	800283a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80027f2:	697b      	ldr	r3, [r7, #20]
 80027f4:	08da      	lsrs	r2, r3, #3
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	3208      	adds	r2, #8
 80027fa:	0092      	lsls	r2, r2, #2
 80027fc:	58d3      	ldr	r3, [r2, r3]
 80027fe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	2207      	movs	r2, #7
 8002804:	4013      	ands	r3, r2
 8002806:	009b      	lsls	r3, r3, #2
 8002808:	220f      	movs	r2, #15
 800280a:	409a      	lsls	r2, r3
 800280c:	0013      	movs	r3, r2
 800280e:	43da      	mvns	r2, r3
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	4013      	ands	r3, r2
 8002814:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	691a      	ldr	r2, [r3, #16]
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	2107      	movs	r1, #7
 800281e:	400b      	ands	r3, r1
 8002820:	009b      	lsls	r3, r3, #2
 8002822:	409a      	lsls	r2, r3
 8002824:	0013      	movs	r3, r2
 8002826:	693a      	ldr	r2, [r7, #16]
 8002828:	4313      	orrs	r3, r2
 800282a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800282c:	697b      	ldr	r3, [r7, #20]
 800282e:	08da      	lsrs	r2, r3, #3
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	3208      	adds	r2, #8
 8002834:	0092      	lsls	r2, r2, #2
 8002836:	6939      	ldr	r1, [r7, #16]
 8002838:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	005b      	lsls	r3, r3, #1
 8002844:	2203      	movs	r2, #3
 8002846:	409a      	lsls	r2, r3
 8002848:	0013      	movs	r3, r2
 800284a:	43da      	mvns	r2, r3
 800284c:	693b      	ldr	r3, [r7, #16]
 800284e:	4013      	ands	r3, r2
 8002850:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	2203      	movs	r2, #3
 8002858:	401a      	ands	r2, r3
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	005b      	lsls	r3, r3, #1
 800285e:	409a      	lsls	r2, r3
 8002860:	0013      	movs	r3, r2
 8002862:	693a      	ldr	r2, [r7, #16]
 8002864:	4313      	orrs	r3, r2
 8002866:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	693a      	ldr	r2, [r7, #16]
 800286c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	685a      	ldr	r2, [r3, #4]
 8002872:	23c0      	movs	r3, #192	; 0xc0
 8002874:	029b      	lsls	r3, r3, #10
 8002876:	4013      	ands	r3, r2
 8002878:	d100      	bne.n	800287c <HAL_GPIO_Init+0x174>
 800287a:	e0a0      	b.n	80029be <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800287c:	4b57      	ldr	r3, [pc, #348]	; (80029dc <HAL_GPIO_Init+0x2d4>)
 800287e:	699a      	ldr	r2, [r3, #24]
 8002880:	4b56      	ldr	r3, [pc, #344]	; (80029dc <HAL_GPIO_Init+0x2d4>)
 8002882:	2101      	movs	r1, #1
 8002884:	430a      	orrs	r2, r1
 8002886:	619a      	str	r2, [r3, #24]
 8002888:	4b54      	ldr	r3, [pc, #336]	; (80029dc <HAL_GPIO_Init+0x2d4>)
 800288a:	699b      	ldr	r3, [r3, #24]
 800288c:	2201      	movs	r2, #1
 800288e:	4013      	ands	r3, r2
 8002890:	60bb      	str	r3, [r7, #8]
 8002892:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002894:	4a52      	ldr	r2, [pc, #328]	; (80029e0 <HAL_GPIO_Init+0x2d8>)
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	089b      	lsrs	r3, r3, #2
 800289a:	3302      	adds	r3, #2
 800289c:	009b      	lsls	r3, r3, #2
 800289e:	589b      	ldr	r3, [r3, r2]
 80028a0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	2203      	movs	r2, #3
 80028a6:	4013      	ands	r3, r2
 80028a8:	009b      	lsls	r3, r3, #2
 80028aa:	220f      	movs	r2, #15
 80028ac:	409a      	lsls	r2, r3
 80028ae:	0013      	movs	r3, r2
 80028b0:	43da      	mvns	r2, r3
 80028b2:	693b      	ldr	r3, [r7, #16]
 80028b4:	4013      	ands	r3, r2
 80028b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80028b8:	687a      	ldr	r2, [r7, #4]
 80028ba:	2390      	movs	r3, #144	; 0x90
 80028bc:	05db      	lsls	r3, r3, #23
 80028be:	429a      	cmp	r2, r3
 80028c0:	d019      	beq.n	80028f6 <HAL_GPIO_Init+0x1ee>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	4a47      	ldr	r2, [pc, #284]	; (80029e4 <HAL_GPIO_Init+0x2dc>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d013      	beq.n	80028f2 <HAL_GPIO_Init+0x1ea>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	4a46      	ldr	r2, [pc, #280]	; (80029e8 <HAL_GPIO_Init+0x2e0>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d00d      	beq.n	80028ee <HAL_GPIO_Init+0x1e6>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	4a45      	ldr	r2, [pc, #276]	; (80029ec <HAL_GPIO_Init+0x2e4>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d007      	beq.n	80028ea <HAL_GPIO_Init+0x1e2>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	4a44      	ldr	r2, [pc, #272]	; (80029f0 <HAL_GPIO_Init+0x2e8>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d101      	bne.n	80028e6 <HAL_GPIO_Init+0x1de>
 80028e2:	2304      	movs	r3, #4
 80028e4:	e008      	b.n	80028f8 <HAL_GPIO_Init+0x1f0>
 80028e6:	2305      	movs	r3, #5
 80028e8:	e006      	b.n	80028f8 <HAL_GPIO_Init+0x1f0>
 80028ea:	2303      	movs	r3, #3
 80028ec:	e004      	b.n	80028f8 <HAL_GPIO_Init+0x1f0>
 80028ee:	2302      	movs	r3, #2
 80028f0:	e002      	b.n	80028f8 <HAL_GPIO_Init+0x1f0>
 80028f2:	2301      	movs	r3, #1
 80028f4:	e000      	b.n	80028f8 <HAL_GPIO_Init+0x1f0>
 80028f6:	2300      	movs	r3, #0
 80028f8:	697a      	ldr	r2, [r7, #20]
 80028fa:	2103      	movs	r1, #3
 80028fc:	400a      	ands	r2, r1
 80028fe:	0092      	lsls	r2, r2, #2
 8002900:	4093      	lsls	r3, r2
 8002902:	693a      	ldr	r2, [r7, #16]
 8002904:	4313      	orrs	r3, r2
 8002906:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002908:	4935      	ldr	r1, [pc, #212]	; (80029e0 <HAL_GPIO_Init+0x2d8>)
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	089b      	lsrs	r3, r3, #2
 800290e:	3302      	adds	r3, #2
 8002910:	009b      	lsls	r3, r3, #2
 8002912:	693a      	ldr	r2, [r7, #16]
 8002914:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002916:	4b37      	ldr	r3, [pc, #220]	; (80029f4 <HAL_GPIO_Init+0x2ec>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	43da      	mvns	r2, r3
 8002920:	693b      	ldr	r3, [r7, #16]
 8002922:	4013      	ands	r3, r2
 8002924:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	685a      	ldr	r2, [r3, #4]
 800292a:	2380      	movs	r3, #128	; 0x80
 800292c:	025b      	lsls	r3, r3, #9
 800292e:	4013      	ands	r3, r2
 8002930:	d003      	beq.n	800293a <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8002932:	693a      	ldr	r2, [r7, #16]
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	4313      	orrs	r3, r2
 8002938:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800293a:	4b2e      	ldr	r3, [pc, #184]	; (80029f4 <HAL_GPIO_Init+0x2ec>)
 800293c:	693a      	ldr	r2, [r7, #16]
 800293e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8002940:	4b2c      	ldr	r3, [pc, #176]	; (80029f4 <HAL_GPIO_Init+0x2ec>)
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	43da      	mvns	r2, r3
 800294a:	693b      	ldr	r3, [r7, #16]
 800294c:	4013      	ands	r3, r2
 800294e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	685a      	ldr	r2, [r3, #4]
 8002954:	2380      	movs	r3, #128	; 0x80
 8002956:	029b      	lsls	r3, r3, #10
 8002958:	4013      	ands	r3, r2
 800295a:	d003      	beq.n	8002964 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 800295c:	693a      	ldr	r2, [r7, #16]
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	4313      	orrs	r3, r2
 8002962:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002964:	4b23      	ldr	r3, [pc, #140]	; (80029f4 <HAL_GPIO_Init+0x2ec>)
 8002966:	693a      	ldr	r2, [r7, #16]
 8002968:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800296a:	4b22      	ldr	r3, [pc, #136]	; (80029f4 <HAL_GPIO_Init+0x2ec>)
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	43da      	mvns	r2, r3
 8002974:	693b      	ldr	r3, [r7, #16]
 8002976:	4013      	ands	r3, r2
 8002978:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	685a      	ldr	r2, [r3, #4]
 800297e:	2380      	movs	r3, #128	; 0x80
 8002980:	035b      	lsls	r3, r3, #13
 8002982:	4013      	ands	r3, r2
 8002984:	d003      	beq.n	800298e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002986:	693a      	ldr	r2, [r7, #16]
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	4313      	orrs	r3, r2
 800298c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800298e:	4b19      	ldr	r3, [pc, #100]	; (80029f4 <HAL_GPIO_Init+0x2ec>)
 8002990:	693a      	ldr	r2, [r7, #16]
 8002992:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002994:	4b17      	ldr	r3, [pc, #92]	; (80029f4 <HAL_GPIO_Init+0x2ec>)
 8002996:	68db      	ldr	r3, [r3, #12]
 8002998:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	43da      	mvns	r2, r3
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	4013      	ands	r3, r2
 80029a2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	685a      	ldr	r2, [r3, #4]
 80029a8:	2380      	movs	r3, #128	; 0x80
 80029aa:	039b      	lsls	r3, r3, #14
 80029ac:	4013      	ands	r3, r2
 80029ae:	d003      	beq.n	80029b8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80029b0:	693a      	ldr	r2, [r7, #16]
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	4313      	orrs	r3, r2
 80029b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80029b8:	4b0e      	ldr	r3, [pc, #56]	; (80029f4 <HAL_GPIO_Init+0x2ec>)
 80029ba:	693a      	ldr	r2, [r7, #16]
 80029bc:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	3301      	adds	r3, #1
 80029c2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	681a      	ldr	r2, [r3, #0]
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	40da      	lsrs	r2, r3
 80029cc:	1e13      	subs	r3, r2, #0
 80029ce:	d000      	beq.n	80029d2 <HAL_GPIO_Init+0x2ca>
 80029d0:	e6a2      	b.n	8002718 <HAL_GPIO_Init+0x10>
  } 
}
 80029d2:	46c0      	nop			; (mov r8, r8)
 80029d4:	46c0      	nop			; (mov r8, r8)
 80029d6:	46bd      	mov	sp, r7
 80029d8:	b006      	add	sp, #24
 80029da:	bd80      	pop	{r7, pc}
 80029dc:	40021000 	.word	0x40021000
 80029e0:	40010000 	.word	0x40010000
 80029e4:	48000400 	.word	0x48000400
 80029e8:	48000800 	.word	0x48000800
 80029ec:	48000c00 	.word	0x48000c00
 80029f0:	48001000 	.word	0x48001000
 80029f4:	40010400 	.word	0x40010400

080029f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b082      	sub	sp, #8
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
 8002a00:	0008      	movs	r0, r1
 8002a02:	0011      	movs	r1, r2
 8002a04:	1cbb      	adds	r3, r7, #2
 8002a06:	1c02      	adds	r2, r0, #0
 8002a08:	801a      	strh	r2, [r3, #0]
 8002a0a:	1c7b      	adds	r3, r7, #1
 8002a0c:	1c0a      	adds	r2, r1, #0
 8002a0e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002a10:	1c7b      	adds	r3, r7, #1
 8002a12:	781b      	ldrb	r3, [r3, #0]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d004      	beq.n	8002a22 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002a18:	1cbb      	adds	r3, r7, #2
 8002a1a:	881a      	ldrh	r2, [r3, #0]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002a20:	e003      	b.n	8002a2a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002a22:	1cbb      	adds	r3, r7, #2
 8002a24:	881a      	ldrh	r2, [r3, #0]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002a2a:	46c0      	nop			; (mov r8, r8)
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	b002      	add	sp, #8
 8002a30:	bd80      	pop	{r7, pc}
	...

08002a34 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b082      	sub	sp, #8
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	0002      	movs	r2, r0
 8002a3c:	1dbb      	adds	r3, r7, #6
 8002a3e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002a40:	4b09      	ldr	r3, [pc, #36]	; (8002a68 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8002a42:	695b      	ldr	r3, [r3, #20]
 8002a44:	1dba      	adds	r2, r7, #6
 8002a46:	8812      	ldrh	r2, [r2, #0]
 8002a48:	4013      	ands	r3, r2
 8002a4a:	d008      	beq.n	8002a5e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002a4c:	4b06      	ldr	r3, [pc, #24]	; (8002a68 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8002a4e:	1dba      	adds	r2, r7, #6
 8002a50:	8812      	ldrh	r2, [r2, #0]
 8002a52:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002a54:	1dbb      	adds	r3, r7, #6
 8002a56:	881b      	ldrh	r3, [r3, #0]
 8002a58:	0018      	movs	r0, r3
 8002a5a:	f7fe f869 	bl	8000b30 <HAL_GPIO_EXTI_Callback>
  }
}
 8002a5e:	46c0      	nop			; (mov r8, r8)
 8002a60:	46bd      	mov	sp, r7
 8002a62:	b002      	add	sp, #8
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	46c0      	nop			; (mov r8, r8)
 8002a68:	40010400 	.word	0x40010400

08002a6c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b088      	sub	sp, #32
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d102      	bne.n	8002a80 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	f000 fb76 	bl	800316c <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	2201      	movs	r2, #1
 8002a86:	4013      	ands	r3, r2
 8002a88:	d100      	bne.n	8002a8c <HAL_RCC_OscConfig+0x20>
 8002a8a:	e08e      	b.n	8002baa <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002a8c:	4bc5      	ldr	r3, [pc, #788]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	220c      	movs	r2, #12
 8002a92:	4013      	ands	r3, r2
 8002a94:	2b04      	cmp	r3, #4
 8002a96:	d00e      	beq.n	8002ab6 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002a98:	4bc2      	ldr	r3, [pc, #776]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	220c      	movs	r2, #12
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	2b08      	cmp	r3, #8
 8002aa2:	d117      	bne.n	8002ad4 <HAL_RCC_OscConfig+0x68>
 8002aa4:	4bbf      	ldr	r3, [pc, #764]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002aa6:	685a      	ldr	r2, [r3, #4]
 8002aa8:	23c0      	movs	r3, #192	; 0xc0
 8002aaa:	025b      	lsls	r3, r3, #9
 8002aac:	401a      	ands	r2, r3
 8002aae:	2380      	movs	r3, #128	; 0x80
 8002ab0:	025b      	lsls	r3, r3, #9
 8002ab2:	429a      	cmp	r2, r3
 8002ab4:	d10e      	bne.n	8002ad4 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ab6:	4bbb      	ldr	r3, [pc, #748]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002ab8:	681a      	ldr	r2, [r3, #0]
 8002aba:	2380      	movs	r3, #128	; 0x80
 8002abc:	029b      	lsls	r3, r3, #10
 8002abe:	4013      	ands	r3, r2
 8002ac0:	d100      	bne.n	8002ac4 <HAL_RCC_OscConfig+0x58>
 8002ac2:	e071      	b.n	8002ba8 <HAL_RCC_OscConfig+0x13c>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d000      	beq.n	8002ace <HAL_RCC_OscConfig+0x62>
 8002acc:	e06c      	b.n	8002ba8 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	f000 fb4c 	bl	800316c <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	2b01      	cmp	r3, #1
 8002ada:	d107      	bne.n	8002aec <HAL_RCC_OscConfig+0x80>
 8002adc:	4bb1      	ldr	r3, [pc, #708]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002ade:	681a      	ldr	r2, [r3, #0]
 8002ae0:	4bb0      	ldr	r3, [pc, #704]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002ae2:	2180      	movs	r1, #128	; 0x80
 8002ae4:	0249      	lsls	r1, r1, #9
 8002ae6:	430a      	orrs	r2, r1
 8002ae8:	601a      	str	r2, [r3, #0]
 8002aea:	e02f      	b.n	8002b4c <HAL_RCC_OscConfig+0xe0>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d10c      	bne.n	8002b0e <HAL_RCC_OscConfig+0xa2>
 8002af4:	4bab      	ldr	r3, [pc, #684]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002af6:	681a      	ldr	r2, [r3, #0]
 8002af8:	4baa      	ldr	r3, [pc, #680]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002afa:	49ab      	ldr	r1, [pc, #684]	; (8002da8 <HAL_RCC_OscConfig+0x33c>)
 8002afc:	400a      	ands	r2, r1
 8002afe:	601a      	str	r2, [r3, #0]
 8002b00:	4ba8      	ldr	r3, [pc, #672]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002b02:	681a      	ldr	r2, [r3, #0]
 8002b04:	4ba7      	ldr	r3, [pc, #668]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002b06:	49a9      	ldr	r1, [pc, #676]	; (8002dac <HAL_RCC_OscConfig+0x340>)
 8002b08:	400a      	ands	r2, r1
 8002b0a:	601a      	str	r2, [r3, #0]
 8002b0c:	e01e      	b.n	8002b4c <HAL_RCC_OscConfig+0xe0>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	2b05      	cmp	r3, #5
 8002b14:	d10e      	bne.n	8002b34 <HAL_RCC_OscConfig+0xc8>
 8002b16:	4ba3      	ldr	r3, [pc, #652]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002b18:	681a      	ldr	r2, [r3, #0]
 8002b1a:	4ba2      	ldr	r3, [pc, #648]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002b1c:	2180      	movs	r1, #128	; 0x80
 8002b1e:	02c9      	lsls	r1, r1, #11
 8002b20:	430a      	orrs	r2, r1
 8002b22:	601a      	str	r2, [r3, #0]
 8002b24:	4b9f      	ldr	r3, [pc, #636]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	4b9e      	ldr	r3, [pc, #632]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002b2a:	2180      	movs	r1, #128	; 0x80
 8002b2c:	0249      	lsls	r1, r1, #9
 8002b2e:	430a      	orrs	r2, r1
 8002b30:	601a      	str	r2, [r3, #0]
 8002b32:	e00b      	b.n	8002b4c <HAL_RCC_OscConfig+0xe0>
 8002b34:	4b9b      	ldr	r3, [pc, #620]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	4b9a      	ldr	r3, [pc, #616]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002b3a:	499b      	ldr	r1, [pc, #620]	; (8002da8 <HAL_RCC_OscConfig+0x33c>)
 8002b3c:	400a      	ands	r2, r1
 8002b3e:	601a      	str	r2, [r3, #0]
 8002b40:	4b98      	ldr	r3, [pc, #608]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002b42:	681a      	ldr	r2, [r3, #0]
 8002b44:	4b97      	ldr	r3, [pc, #604]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002b46:	4999      	ldr	r1, [pc, #612]	; (8002dac <HAL_RCC_OscConfig+0x340>)
 8002b48:	400a      	ands	r2, r1
 8002b4a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d014      	beq.n	8002b7e <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b54:	f7fe fcee 	bl	8001534 <HAL_GetTick>
 8002b58:	0003      	movs	r3, r0
 8002b5a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b5c:	e008      	b.n	8002b70 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b5e:	f7fe fce9 	bl	8001534 <HAL_GetTick>
 8002b62:	0002      	movs	r2, r0
 8002b64:	69bb      	ldr	r3, [r7, #24]
 8002b66:	1ad3      	subs	r3, r2, r3
 8002b68:	2b64      	cmp	r3, #100	; 0x64
 8002b6a:	d901      	bls.n	8002b70 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8002b6c:	2303      	movs	r3, #3
 8002b6e:	e2fd      	b.n	800316c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b70:	4b8c      	ldr	r3, [pc, #560]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002b72:	681a      	ldr	r2, [r3, #0]
 8002b74:	2380      	movs	r3, #128	; 0x80
 8002b76:	029b      	lsls	r3, r3, #10
 8002b78:	4013      	ands	r3, r2
 8002b7a:	d0f0      	beq.n	8002b5e <HAL_RCC_OscConfig+0xf2>
 8002b7c:	e015      	b.n	8002baa <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b7e:	f7fe fcd9 	bl	8001534 <HAL_GetTick>
 8002b82:	0003      	movs	r3, r0
 8002b84:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b86:	e008      	b.n	8002b9a <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b88:	f7fe fcd4 	bl	8001534 <HAL_GetTick>
 8002b8c:	0002      	movs	r2, r0
 8002b8e:	69bb      	ldr	r3, [r7, #24]
 8002b90:	1ad3      	subs	r3, r2, r3
 8002b92:	2b64      	cmp	r3, #100	; 0x64
 8002b94:	d901      	bls.n	8002b9a <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8002b96:	2303      	movs	r3, #3
 8002b98:	e2e8      	b.n	800316c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b9a:	4b82      	ldr	r3, [pc, #520]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	2380      	movs	r3, #128	; 0x80
 8002ba0:	029b      	lsls	r3, r3, #10
 8002ba2:	4013      	ands	r3, r2
 8002ba4:	d1f0      	bne.n	8002b88 <HAL_RCC_OscConfig+0x11c>
 8002ba6:	e000      	b.n	8002baa <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ba8:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	2202      	movs	r2, #2
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	d100      	bne.n	8002bb6 <HAL_RCC_OscConfig+0x14a>
 8002bb4:	e06c      	b.n	8002c90 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002bb6:	4b7b      	ldr	r3, [pc, #492]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	220c      	movs	r2, #12
 8002bbc:	4013      	ands	r3, r2
 8002bbe:	d00e      	beq.n	8002bde <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002bc0:	4b78      	ldr	r3, [pc, #480]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	220c      	movs	r2, #12
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	2b08      	cmp	r3, #8
 8002bca:	d11f      	bne.n	8002c0c <HAL_RCC_OscConfig+0x1a0>
 8002bcc:	4b75      	ldr	r3, [pc, #468]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002bce:	685a      	ldr	r2, [r3, #4]
 8002bd0:	23c0      	movs	r3, #192	; 0xc0
 8002bd2:	025b      	lsls	r3, r3, #9
 8002bd4:	401a      	ands	r2, r3
 8002bd6:	2380      	movs	r3, #128	; 0x80
 8002bd8:	021b      	lsls	r3, r3, #8
 8002bda:	429a      	cmp	r2, r3
 8002bdc:	d116      	bne.n	8002c0c <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bde:	4b71      	ldr	r3, [pc, #452]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	2202      	movs	r2, #2
 8002be4:	4013      	ands	r3, r2
 8002be6:	d005      	beq.n	8002bf4 <HAL_RCC_OscConfig+0x188>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	68db      	ldr	r3, [r3, #12]
 8002bec:	2b01      	cmp	r3, #1
 8002bee:	d001      	beq.n	8002bf4 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	e2bb      	b.n	800316c <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bf4:	4b6b      	ldr	r3, [pc, #428]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	22f8      	movs	r2, #248	; 0xf8
 8002bfa:	4393      	bics	r3, r2
 8002bfc:	0019      	movs	r1, r3
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	691b      	ldr	r3, [r3, #16]
 8002c02:	00da      	lsls	r2, r3, #3
 8002c04:	4b67      	ldr	r3, [pc, #412]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002c06:	430a      	orrs	r2, r1
 8002c08:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c0a:	e041      	b.n	8002c90 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	68db      	ldr	r3, [r3, #12]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d024      	beq.n	8002c5e <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c14:	4b63      	ldr	r3, [pc, #396]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002c16:	681a      	ldr	r2, [r3, #0]
 8002c18:	4b62      	ldr	r3, [pc, #392]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002c1a:	2101      	movs	r1, #1
 8002c1c:	430a      	orrs	r2, r1
 8002c1e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c20:	f7fe fc88 	bl	8001534 <HAL_GetTick>
 8002c24:	0003      	movs	r3, r0
 8002c26:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c28:	e008      	b.n	8002c3c <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c2a:	f7fe fc83 	bl	8001534 <HAL_GetTick>
 8002c2e:	0002      	movs	r2, r0
 8002c30:	69bb      	ldr	r3, [r7, #24]
 8002c32:	1ad3      	subs	r3, r2, r3
 8002c34:	2b02      	cmp	r3, #2
 8002c36:	d901      	bls.n	8002c3c <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002c38:	2303      	movs	r3, #3
 8002c3a:	e297      	b.n	800316c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c3c:	4b59      	ldr	r3, [pc, #356]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	2202      	movs	r2, #2
 8002c42:	4013      	ands	r3, r2
 8002c44:	d0f1      	beq.n	8002c2a <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c46:	4b57      	ldr	r3, [pc, #348]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	22f8      	movs	r2, #248	; 0xf8
 8002c4c:	4393      	bics	r3, r2
 8002c4e:	0019      	movs	r1, r3
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	691b      	ldr	r3, [r3, #16]
 8002c54:	00da      	lsls	r2, r3, #3
 8002c56:	4b53      	ldr	r3, [pc, #332]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002c58:	430a      	orrs	r2, r1
 8002c5a:	601a      	str	r2, [r3, #0]
 8002c5c:	e018      	b.n	8002c90 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c5e:	4b51      	ldr	r3, [pc, #324]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002c60:	681a      	ldr	r2, [r3, #0]
 8002c62:	4b50      	ldr	r3, [pc, #320]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002c64:	2101      	movs	r1, #1
 8002c66:	438a      	bics	r2, r1
 8002c68:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c6a:	f7fe fc63 	bl	8001534 <HAL_GetTick>
 8002c6e:	0003      	movs	r3, r0
 8002c70:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c72:	e008      	b.n	8002c86 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c74:	f7fe fc5e 	bl	8001534 <HAL_GetTick>
 8002c78:	0002      	movs	r2, r0
 8002c7a:	69bb      	ldr	r3, [r7, #24]
 8002c7c:	1ad3      	subs	r3, r2, r3
 8002c7e:	2b02      	cmp	r3, #2
 8002c80:	d901      	bls.n	8002c86 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8002c82:	2303      	movs	r3, #3
 8002c84:	e272      	b.n	800316c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c86:	4b47      	ldr	r3, [pc, #284]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	2202      	movs	r2, #2
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	d1f1      	bne.n	8002c74 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	2208      	movs	r2, #8
 8002c96:	4013      	ands	r3, r2
 8002c98:	d036      	beq.n	8002d08 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	69db      	ldr	r3, [r3, #28]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d019      	beq.n	8002cd6 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ca2:	4b40      	ldr	r3, [pc, #256]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002ca4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ca6:	4b3f      	ldr	r3, [pc, #252]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002ca8:	2101      	movs	r1, #1
 8002caa:	430a      	orrs	r2, r1
 8002cac:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cae:	f7fe fc41 	bl	8001534 <HAL_GetTick>
 8002cb2:	0003      	movs	r3, r0
 8002cb4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cb6:	e008      	b.n	8002cca <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002cb8:	f7fe fc3c 	bl	8001534 <HAL_GetTick>
 8002cbc:	0002      	movs	r2, r0
 8002cbe:	69bb      	ldr	r3, [r7, #24]
 8002cc0:	1ad3      	subs	r3, r2, r3
 8002cc2:	2b02      	cmp	r3, #2
 8002cc4:	d901      	bls.n	8002cca <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8002cc6:	2303      	movs	r3, #3
 8002cc8:	e250      	b.n	800316c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cca:	4b36      	ldr	r3, [pc, #216]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cce:	2202      	movs	r2, #2
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	d0f1      	beq.n	8002cb8 <HAL_RCC_OscConfig+0x24c>
 8002cd4:	e018      	b.n	8002d08 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002cd6:	4b33      	ldr	r3, [pc, #204]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002cd8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002cda:	4b32      	ldr	r3, [pc, #200]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002cdc:	2101      	movs	r1, #1
 8002cde:	438a      	bics	r2, r1
 8002ce0:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ce2:	f7fe fc27 	bl	8001534 <HAL_GetTick>
 8002ce6:	0003      	movs	r3, r0
 8002ce8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cea:	e008      	b.n	8002cfe <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002cec:	f7fe fc22 	bl	8001534 <HAL_GetTick>
 8002cf0:	0002      	movs	r2, r0
 8002cf2:	69bb      	ldr	r3, [r7, #24]
 8002cf4:	1ad3      	subs	r3, r2, r3
 8002cf6:	2b02      	cmp	r3, #2
 8002cf8:	d901      	bls.n	8002cfe <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8002cfa:	2303      	movs	r3, #3
 8002cfc:	e236      	b.n	800316c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cfe:	4b29      	ldr	r3, [pc, #164]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d02:	2202      	movs	r2, #2
 8002d04:	4013      	ands	r3, r2
 8002d06:	d1f1      	bne.n	8002cec <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	2204      	movs	r2, #4
 8002d0e:	4013      	ands	r3, r2
 8002d10:	d100      	bne.n	8002d14 <HAL_RCC_OscConfig+0x2a8>
 8002d12:	e0b5      	b.n	8002e80 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d14:	201f      	movs	r0, #31
 8002d16:	183b      	adds	r3, r7, r0
 8002d18:	2200      	movs	r2, #0
 8002d1a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d1c:	4b21      	ldr	r3, [pc, #132]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002d1e:	69da      	ldr	r2, [r3, #28]
 8002d20:	2380      	movs	r3, #128	; 0x80
 8002d22:	055b      	lsls	r3, r3, #21
 8002d24:	4013      	ands	r3, r2
 8002d26:	d110      	bne.n	8002d4a <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d28:	4b1e      	ldr	r3, [pc, #120]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002d2a:	69da      	ldr	r2, [r3, #28]
 8002d2c:	4b1d      	ldr	r3, [pc, #116]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002d2e:	2180      	movs	r1, #128	; 0x80
 8002d30:	0549      	lsls	r1, r1, #21
 8002d32:	430a      	orrs	r2, r1
 8002d34:	61da      	str	r2, [r3, #28]
 8002d36:	4b1b      	ldr	r3, [pc, #108]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002d38:	69da      	ldr	r2, [r3, #28]
 8002d3a:	2380      	movs	r3, #128	; 0x80
 8002d3c:	055b      	lsls	r3, r3, #21
 8002d3e:	4013      	ands	r3, r2
 8002d40:	60fb      	str	r3, [r7, #12]
 8002d42:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002d44:	183b      	adds	r3, r7, r0
 8002d46:	2201      	movs	r2, #1
 8002d48:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d4a:	4b19      	ldr	r3, [pc, #100]	; (8002db0 <HAL_RCC_OscConfig+0x344>)
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	2380      	movs	r3, #128	; 0x80
 8002d50:	005b      	lsls	r3, r3, #1
 8002d52:	4013      	ands	r3, r2
 8002d54:	d11a      	bne.n	8002d8c <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d56:	4b16      	ldr	r3, [pc, #88]	; (8002db0 <HAL_RCC_OscConfig+0x344>)
 8002d58:	681a      	ldr	r2, [r3, #0]
 8002d5a:	4b15      	ldr	r3, [pc, #84]	; (8002db0 <HAL_RCC_OscConfig+0x344>)
 8002d5c:	2180      	movs	r1, #128	; 0x80
 8002d5e:	0049      	lsls	r1, r1, #1
 8002d60:	430a      	orrs	r2, r1
 8002d62:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d64:	f7fe fbe6 	bl	8001534 <HAL_GetTick>
 8002d68:	0003      	movs	r3, r0
 8002d6a:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d6c:	e008      	b.n	8002d80 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d6e:	f7fe fbe1 	bl	8001534 <HAL_GetTick>
 8002d72:	0002      	movs	r2, r0
 8002d74:	69bb      	ldr	r3, [r7, #24]
 8002d76:	1ad3      	subs	r3, r2, r3
 8002d78:	2b64      	cmp	r3, #100	; 0x64
 8002d7a:	d901      	bls.n	8002d80 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8002d7c:	2303      	movs	r3, #3
 8002d7e:	e1f5      	b.n	800316c <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d80:	4b0b      	ldr	r3, [pc, #44]	; (8002db0 <HAL_RCC_OscConfig+0x344>)
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	2380      	movs	r3, #128	; 0x80
 8002d86:	005b      	lsls	r3, r3, #1
 8002d88:	4013      	ands	r3, r2
 8002d8a:	d0f0      	beq.n	8002d6e <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	689b      	ldr	r3, [r3, #8]
 8002d90:	2b01      	cmp	r3, #1
 8002d92:	d10f      	bne.n	8002db4 <HAL_RCC_OscConfig+0x348>
 8002d94:	4b03      	ldr	r3, [pc, #12]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002d96:	6a1a      	ldr	r2, [r3, #32]
 8002d98:	4b02      	ldr	r3, [pc, #8]	; (8002da4 <HAL_RCC_OscConfig+0x338>)
 8002d9a:	2101      	movs	r1, #1
 8002d9c:	430a      	orrs	r2, r1
 8002d9e:	621a      	str	r2, [r3, #32]
 8002da0:	e036      	b.n	8002e10 <HAL_RCC_OscConfig+0x3a4>
 8002da2:	46c0      	nop			; (mov r8, r8)
 8002da4:	40021000 	.word	0x40021000
 8002da8:	fffeffff 	.word	0xfffeffff
 8002dac:	fffbffff 	.word	0xfffbffff
 8002db0:	40007000 	.word	0x40007000
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	689b      	ldr	r3, [r3, #8]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d10c      	bne.n	8002dd6 <HAL_RCC_OscConfig+0x36a>
 8002dbc:	4bca      	ldr	r3, [pc, #808]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002dbe:	6a1a      	ldr	r2, [r3, #32]
 8002dc0:	4bc9      	ldr	r3, [pc, #804]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002dc2:	2101      	movs	r1, #1
 8002dc4:	438a      	bics	r2, r1
 8002dc6:	621a      	str	r2, [r3, #32]
 8002dc8:	4bc7      	ldr	r3, [pc, #796]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002dca:	6a1a      	ldr	r2, [r3, #32]
 8002dcc:	4bc6      	ldr	r3, [pc, #792]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002dce:	2104      	movs	r1, #4
 8002dd0:	438a      	bics	r2, r1
 8002dd2:	621a      	str	r2, [r3, #32]
 8002dd4:	e01c      	b.n	8002e10 <HAL_RCC_OscConfig+0x3a4>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	2b05      	cmp	r3, #5
 8002ddc:	d10c      	bne.n	8002df8 <HAL_RCC_OscConfig+0x38c>
 8002dde:	4bc2      	ldr	r3, [pc, #776]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002de0:	6a1a      	ldr	r2, [r3, #32]
 8002de2:	4bc1      	ldr	r3, [pc, #772]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002de4:	2104      	movs	r1, #4
 8002de6:	430a      	orrs	r2, r1
 8002de8:	621a      	str	r2, [r3, #32]
 8002dea:	4bbf      	ldr	r3, [pc, #764]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002dec:	6a1a      	ldr	r2, [r3, #32]
 8002dee:	4bbe      	ldr	r3, [pc, #760]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002df0:	2101      	movs	r1, #1
 8002df2:	430a      	orrs	r2, r1
 8002df4:	621a      	str	r2, [r3, #32]
 8002df6:	e00b      	b.n	8002e10 <HAL_RCC_OscConfig+0x3a4>
 8002df8:	4bbb      	ldr	r3, [pc, #748]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002dfa:	6a1a      	ldr	r2, [r3, #32]
 8002dfc:	4bba      	ldr	r3, [pc, #744]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002dfe:	2101      	movs	r1, #1
 8002e00:	438a      	bics	r2, r1
 8002e02:	621a      	str	r2, [r3, #32]
 8002e04:	4bb8      	ldr	r3, [pc, #736]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002e06:	6a1a      	ldr	r2, [r3, #32]
 8002e08:	4bb7      	ldr	r3, [pc, #732]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002e0a:	2104      	movs	r1, #4
 8002e0c:	438a      	bics	r2, r1
 8002e0e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	689b      	ldr	r3, [r3, #8]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d014      	beq.n	8002e42 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e18:	f7fe fb8c 	bl	8001534 <HAL_GetTick>
 8002e1c:	0003      	movs	r3, r0
 8002e1e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e20:	e009      	b.n	8002e36 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e22:	f7fe fb87 	bl	8001534 <HAL_GetTick>
 8002e26:	0002      	movs	r2, r0
 8002e28:	69bb      	ldr	r3, [r7, #24]
 8002e2a:	1ad3      	subs	r3, r2, r3
 8002e2c:	4aaf      	ldr	r2, [pc, #700]	; (80030ec <HAL_RCC_OscConfig+0x680>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d901      	bls.n	8002e36 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8002e32:	2303      	movs	r3, #3
 8002e34:	e19a      	b.n	800316c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e36:	4bac      	ldr	r3, [pc, #688]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002e38:	6a1b      	ldr	r3, [r3, #32]
 8002e3a:	2202      	movs	r2, #2
 8002e3c:	4013      	ands	r3, r2
 8002e3e:	d0f0      	beq.n	8002e22 <HAL_RCC_OscConfig+0x3b6>
 8002e40:	e013      	b.n	8002e6a <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e42:	f7fe fb77 	bl	8001534 <HAL_GetTick>
 8002e46:	0003      	movs	r3, r0
 8002e48:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e4a:	e009      	b.n	8002e60 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e4c:	f7fe fb72 	bl	8001534 <HAL_GetTick>
 8002e50:	0002      	movs	r2, r0
 8002e52:	69bb      	ldr	r3, [r7, #24]
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	4aa5      	ldr	r2, [pc, #660]	; (80030ec <HAL_RCC_OscConfig+0x680>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d901      	bls.n	8002e60 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8002e5c:	2303      	movs	r3, #3
 8002e5e:	e185      	b.n	800316c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e60:	4ba1      	ldr	r3, [pc, #644]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002e62:	6a1b      	ldr	r3, [r3, #32]
 8002e64:	2202      	movs	r2, #2
 8002e66:	4013      	ands	r3, r2
 8002e68:	d1f0      	bne.n	8002e4c <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002e6a:	231f      	movs	r3, #31
 8002e6c:	18fb      	adds	r3, r7, r3
 8002e6e:	781b      	ldrb	r3, [r3, #0]
 8002e70:	2b01      	cmp	r3, #1
 8002e72:	d105      	bne.n	8002e80 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e74:	4b9c      	ldr	r3, [pc, #624]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002e76:	69da      	ldr	r2, [r3, #28]
 8002e78:	4b9b      	ldr	r3, [pc, #620]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002e7a:	499d      	ldr	r1, [pc, #628]	; (80030f0 <HAL_RCC_OscConfig+0x684>)
 8002e7c:	400a      	ands	r2, r1
 8002e7e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	2210      	movs	r2, #16
 8002e86:	4013      	ands	r3, r2
 8002e88:	d063      	beq.n	8002f52 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	695b      	ldr	r3, [r3, #20]
 8002e8e:	2b01      	cmp	r3, #1
 8002e90:	d12a      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002e92:	4b95      	ldr	r3, [pc, #596]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002e94:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002e96:	4b94      	ldr	r3, [pc, #592]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002e98:	2104      	movs	r1, #4
 8002e9a:	430a      	orrs	r2, r1
 8002e9c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002e9e:	4b92      	ldr	r3, [pc, #584]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002ea0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ea2:	4b91      	ldr	r3, [pc, #580]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002ea4:	2101      	movs	r1, #1
 8002ea6:	430a      	orrs	r2, r1
 8002ea8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002eaa:	f7fe fb43 	bl	8001534 <HAL_GetTick>
 8002eae:	0003      	movs	r3, r0
 8002eb0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002eb2:	e008      	b.n	8002ec6 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002eb4:	f7fe fb3e 	bl	8001534 <HAL_GetTick>
 8002eb8:	0002      	movs	r2, r0
 8002eba:	69bb      	ldr	r3, [r7, #24]
 8002ebc:	1ad3      	subs	r3, r2, r3
 8002ebe:	2b02      	cmp	r3, #2
 8002ec0:	d901      	bls.n	8002ec6 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	e152      	b.n	800316c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002ec6:	4b88      	ldr	r3, [pc, #544]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002ec8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002eca:	2202      	movs	r2, #2
 8002ecc:	4013      	ands	r3, r2
 8002ece:	d0f1      	beq.n	8002eb4 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002ed0:	4b85      	ldr	r3, [pc, #532]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002ed2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ed4:	22f8      	movs	r2, #248	; 0xf8
 8002ed6:	4393      	bics	r3, r2
 8002ed8:	0019      	movs	r1, r3
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	699b      	ldr	r3, [r3, #24]
 8002ede:	00da      	lsls	r2, r3, #3
 8002ee0:	4b81      	ldr	r3, [pc, #516]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002ee2:	430a      	orrs	r2, r1
 8002ee4:	635a      	str	r2, [r3, #52]	; 0x34
 8002ee6:	e034      	b.n	8002f52 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	695b      	ldr	r3, [r3, #20]
 8002eec:	3305      	adds	r3, #5
 8002eee:	d111      	bne.n	8002f14 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002ef0:	4b7d      	ldr	r3, [pc, #500]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002ef2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ef4:	4b7c      	ldr	r3, [pc, #496]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002ef6:	2104      	movs	r1, #4
 8002ef8:	438a      	bics	r2, r1
 8002efa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002efc:	4b7a      	ldr	r3, [pc, #488]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002efe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f00:	22f8      	movs	r2, #248	; 0xf8
 8002f02:	4393      	bics	r3, r2
 8002f04:	0019      	movs	r1, r3
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	699b      	ldr	r3, [r3, #24]
 8002f0a:	00da      	lsls	r2, r3, #3
 8002f0c:	4b76      	ldr	r3, [pc, #472]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002f0e:	430a      	orrs	r2, r1
 8002f10:	635a      	str	r2, [r3, #52]	; 0x34
 8002f12:	e01e      	b.n	8002f52 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002f14:	4b74      	ldr	r3, [pc, #464]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002f16:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f18:	4b73      	ldr	r3, [pc, #460]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002f1a:	2104      	movs	r1, #4
 8002f1c:	430a      	orrs	r2, r1
 8002f1e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002f20:	4b71      	ldr	r3, [pc, #452]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002f22:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f24:	4b70      	ldr	r3, [pc, #448]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002f26:	2101      	movs	r1, #1
 8002f28:	438a      	bics	r2, r1
 8002f2a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f2c:	f7fe fb02 	bl	8001534 <HAL_GetTick>
 8002f30:	0003      	movs	r3, r0
 8002f32:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002f34:	e008      	b.n	8002f48 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002f36:	f7fe fafd 	bl	8001534 <HAL_GetTick>
 8002f3a:	0002      	movs	r2, r0
 8002f3c:	69bb      	ldr	r3, [r7, #24]
 8002f3e:	1ad3      	subs	r3, r2, r3
 8002f40:	2b02      	cmp	r3, #2
 8002f42:	d901      	bls.n	8002f48 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8002f44:	2303      	movs	r3, #3
 8002f46:	e111      	b.n	800316c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002f48:	4b67      	ldr	r3, [pc, #412]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002f4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f4c:	2202      	movs	r2, #2
 8002f4e:	4013      	ands	r3, r2
 8002f50:	d1f1      	bne.n	8002f36 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	2220      	movs	r2, #32
 8002f58:	4013      	ands	r3, r2
 8002f5a:	d05c      	beq.n	8003016 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002f5c:	4b62      	ldr	r3, [pc, #392]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	220c      	movs	r2, #12
 8002f62:	4013      	ands	r3, r2
 8002f64:	2b0c      	cmp	r3, #12
 8002f66:	d00e      	beq.n	8002f86 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002f68:	4b5f      	ldr	r3, [pc, #380]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	220c      	movs	r2, #12
 8002f6e:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002f70:	2b08      	cmp	r3, #8
 8002f72:	d114      	bne.n	8002f9e <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002f74:	4b5c      	ldr	r3, [pc, #368]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002f76:	685a      	ldr	r2, [r3, #4]
 8002f78:	23c0      	movs	r3, #192	; 0xc0
 8002f7a:	025b      	lsls	r3, r3, #9
 8002f7c:	401a      	ands	r2, r3
 8002f7e:	23c0      	movs	r3, #192	; 0xc0
 8002f80:	025b      	lsls	r3, r3, #9
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d10b      	bne.n	8002f9e <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002f86:	4b58      	ldr	r3, [pc, #352]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002f88:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f8a:	2380      	movs	r3, #128	; 0x80
 8002f8c:	025b      	lsls	r3, r3, #9
 8002f8e:	4013      	ands	r3, r2
 8002f90:	d040      	beq.n	8003014 <HAL_RCC_OscConfig+0x5a8>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6a1b      	ldr	r3, [r3, #32]
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d03c      	beq.n	8003014 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e0e6      	b.n	800316c <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6a1b      	ldr	r3, [r3, #32]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d01b      	beq.n	8002fde <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002fa6:	4b50      	ldr	r3, [pc, #320]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002fa8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002faa:	4b4f      	ldr	r3, [pc, #316]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002fac:	2180      	movs	r1, #128	; 0x80
 8002fae:	0249      	lsls	r1, r1, #9
 8002fb0:	430a      	orrs	r2, r1
 8002fb2:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fb4:	f7fe fabe 	bl	8001534 <HAL_GetTick>
 8002fb8:	0003      	movs	r3, r0
 8002fba:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002fbc:	e008      	b.n	8002fd0 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002fbe:	f7fe fab9 	bl	8001534 <HAL_GetTick>
 8002fc2:	0002      	movs	r2, r0
 8002fc4:	69bb      	ldr	r3, [r7, #24]
 8002fc6:	1ad3      	subs	r3, r2, r3
 8002fc8:	2b02      	cmp	r3, #2
 8002fca:	d901      	bls.n	8002fd0 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8002fcc:	2303      	movs	r3, #3
 8002fce:	e0cd      	b.n	800316c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002fd0:	4b45      	ldr	r3, [pc, #276]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002fd2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002fd4:	2380      	movs	r3, #128	; 0x80
 8002fd6:	025b      	lsls	r3, r3, #9
 8002fd8:	4013      	ands	r3, r2
 8002fda:	d0f0      	beq.n	8002fbe <HAL_RCC_OscConfig+0x552>
 8002fdc:	e01b      	b.n	8003016 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002fde:	4b42      	ldr	r3, [pc, #264]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002fe0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002fe2:	4b41      	ldr	r3, [pc, #260]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8002fe4:	4943      	ldr	r1, [pc, #268]	; (80030f4 <HAL_RCC_OscConfig+0x688>)
 8002fe6:	400a      	ands	r2, r1
 8002fe8:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fea:	f7fe faa3 	bl	8001534 <HAL_GetTick>
 8002fee:	0003      	movs	r3, r0
 8002ff0:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002ff2:	e008      	b.n	8003006 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002ff4:	f7fe fa9e 	bl	8001534 <HAL_GetTick>
 8002ff8:	0002      	movs	r2, r0
 8002ffa:	69bb      	ldr	r3, [r7, #24]
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	2b02      	cmp	r3, #2
 8003000:	d901      	bls.n	8003006 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8003002:	2303      	movs	r3, #3
 8003004:	e0b2      	b.n	800316c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8003006:	4b38      	ldr	r3, [pc, #224]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8003008:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800300a:	2380      	movs	r3, #128	; 0x80
 800300c:	025b      	lsls	r3, r3, #9
 800300e:	4013      	ands	r3, r2
 8003010:	d1f0      	bne.n	8002ff4 <HAL_RCC_OscConfig+0x588>
 8003012:	e000      	b.n	8003016 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8003014:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800301a:	2b00      	cmp	r3, #0
 800301c:	d100      	bne.n	8003020 <HAL_RCC_OscConfig+0x5b4>
 800301e:	e0a4      	b.n	800316a <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003020:	4b31      	ldr	r3, [pc, #196]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	220c      	movs	r2, #12
 8003026:	4013      	ands	r3, r2
 8003028:	2b08      	cmp	r3, #8
 800302a:	d100      	bne.n	800302e <HAL_RCC_OscConfig+0x5c2>
 800302c:	e078      	b.n	8003120 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003032:	2b02      	cmp	r3, #2
 8003034:	d14c      	bne.n	80030d0 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003036:	4b2c      	ldr	r3, [pc, #176]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8003038:	681a      	ldr	r2, [r3, #0]
 800303a:	4b2b      	ldr	r3, [pc, #172]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 800303c:	492e      	ldr	r1, [pc, #184]	; (80030f8 <HAL_RCC_OscConfig+0x68c>)
 800303e:	400a      	ands	r2, r1
 8003040:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003042:	f7fe fa77 	bl	8001534 <HAL_GetTick>
 8003046:	0003      	movs	r3, r0
 8003048:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800304a:	e008      	b.n	800305e <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800304c:	f7fe fa72 	bl	8001534 <HAL_GetTick>
 8003050:	0002      	movs	r2, r0
 8003052:	69bb      	ldr	r3, [r7, #24]
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	2b02      	cmp	r3, #2
 8003058:	d901      	bls.n	800305e <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 800305a:	2303      	movs	r3, #3
 800305c:	e086      	b.n	800316c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800305e:	4b22      	ldr	r3, [pc, #136]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8003060:	681a      	ldr	r2, [r3, #0]
 8003062:	2380      	movs	r3, #128	; 0x80
 8003064:	049b      	lsls	r3, r3, #18
 8003066:	4013      	ands	r3, r2
 8003068:	d1f0      	bne.n	800304c <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800306a:	4b1f      	ldr	r3, [pc, #124]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 800306c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800306e:	220f      	movs	r2, #15
 8003070:	4393      	bics	r3, r2
 8003072:	0019      	movs	r1, r3
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003078:	4b1b      	ldr	r3, [pc, #108]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 800307a:	430a      	orrs	r2, r1
 800307c:	62da      	str	r2, [r3, #44]	; 0x2c
 800307e:	4b1a      	ldr	r3, [pc, #104]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	4a1e      	ldr	r2, [pc, #120]	; (80030fc <HAL_RCC_OscConfig+0x690>)
 8003084:	4013      	ands	r3, r2
 8003086:	0019      	movs	r1, r3
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003090:	431a      	orrs	r2, r3
 8003092:	4b15      	ldr	r3, [pc, #84]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 8003094:	430a      	orrs	r2, r1
 8003096:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003098:	4b13      	ldr	r3, [pc, #76]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	4b12      	ldr	r3, [pc, #72]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 800309e:	2180      	movs	r1, #128	; 0x80
 80030a0:	0449      	lsls	r1, r1, #17
 80030a2:	430a      	orrs	r2, r1
 80030a4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030a6:	f7fe fa45 	bl	8001534 <HAL_GetTick>
 80030aa:	0003      	movs	r3, r0
 80030ac:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80030ae:	e008      	b.n	80030c2 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030b0:	f7fe fa40 	bl	8001534 <HAL_GetTick>
 80030b4:	0002      	movs	r2, r0
 80030b6:	69bb      	ldr	r3, [r7, #24]
 80030b8:	1ad3      	subs	r3, r2, r3
 80030ba:	2b02      	cmp	r3, #2
 80030bc:	d901      	bls.n	80030c2 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 80030be:	2303      	movs	r3, #3
 80030c0:	e054      	b.n	800316c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80030c2:	4b09      	ldr	r3, [pc, #36]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	2380      	movs	r3, #128	; 0x80
 80030c8:	049b      	lsls	r3, r3, #18
 80030ca:	4013      	ands	r3, r2
 80030cc:	d0f0      	beq.n	80030b0 <HAL_RCC_OscConfig+0x644>
 80030ce:	e04c      	b.n	800316a <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030d0:	4b05      	ldr	r3, [pc, #20]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	4b04      	ldr	r3, [pc, #16]	; (80030e8 <HAL_RCC_OscConfig+0x67c>)
 80030d6:	4908      	ldr	r1, [pc, #32]	; (80030f8 <HAL_RCC_OscConfig+0x68c>)
 80030d8:	400a      	ands	r2, r1
 80030da:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030dc:	f7fe fa2a 	bl	8001534 <HAL_GetTick>
 80030e0:	0003      	movs	r3, r0
 80030e2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030e4:	e015      	b.n	8003112 <HAL_RCC_OscConfig+0x6a6>
 80030e6:	46c0      	nop			; (mov r8, r8)
 80030e8:	40021000 	.word	0x40021000
 80030ec:	00001388 	.word	0x00001388
 80030f0:	efffffff 	.word	0xefffffff
 80030f4:	fffeffff 	.word	0xfffeffff
 80030f8:	feffffff 	.word	0xfeffffff
 80030fc:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003100:	f7fe fa18 	bl	8001534 <HAL_GetTick>
 8003104:	0002      	movs	r2, r0
 8003106:	69bb      	ldr	r3, [r7, #24]
 8003108:	1ad3      	subs	r3, r2, r3
 800310a:	2b02      	cmp	r3, #2
 800310c:	d901      	bls.n	8003112 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 800310e:	2303      	movs	r3, #3
 8003110:	e02c      	b.n	800316c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003112:	4b18      	ldr	r3, [pc, #96]	; (8003174 <HAL_RCC_OscConfig+0x708>)
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	2380      	movs	r3, #128	; 0x80
 8003118:	049b      	lsls	r3, r3, #18
 800311a:	4013      	ands	r3, r2
 800311c:	d1f0      	bne.n	8003100 <HAL_RCC_OscConfig+0x694>
 800311e:	e024      	b.n	800316a <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003124:	2b01      	cmp	r3, #1
 8003126:	d101      	bne.n	800312c <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8003128:	2301      	movs	r3, #1
 800312a:	e01f      	b.n	800316c <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800312c:	4b11      	ldr	r3, [pc, #68]	; (8003174 <HAL_RCC_OscConfig+0x708>)
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8003132:	4b10      	ldr	r3, [pc, #64]	; (8003174 <HAL_RCC_OscConfig+0x708>)
 8003134:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003136:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003138:	697a      	ldr	r2, [r7, #20]
 800313a:	23c0      	movs	r3, #192	; 0xc0
 800313c:	025b      	lsls	r3, r3, #9
 800313e:	401a      	ands	r2, r3
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003144:	429a      	cmp	r2, r3
 8003146:	d10e      	bne.n	8003166 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	220f      	movs	r2, #15
 800314c:	401a      	ands	r2, r3
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003152:	429a      	cmp	r2, r3
 8003154:	d107      	bne.n	8003166 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8003156:	697a      	ldr	r2, [r7, #20]
 8003158:	23f0      	movs	r3, #240	; 0xf0
 800315a:	039b      	lsls	r3, r3, #14
 800315c:	401a      	ands	r2, r3
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003162:	429a      	cmp	r2, r3
 8003164:	d001      	beq.n	800316a <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	e000      	b.n	800316c <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 800316a:	2300      	movs	r3, #0
}
 800316c:	0018      	movs	r0, r3
 800316e:	46bd      	mov	sp, r7
 8003170:	b008      	add	sp, #32
 8003172:	bd80      	pop	{r7, pc}
 8003174:	40021000 	.word	0x40021000

08003178 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b084      	sub	sp, #16
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
 8003180:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d101      	bne.n	800318c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003188:	2301      	movs	r3, #1
 800318a:	e0bf      	b.n	800330c <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800318c:	4b61      	ldr	r3, [pc, #388]	; (8003314 <HAL_RCC_ClockConfig+0x19c>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	2201      	movs	r2, #1
 8003192:	4013      	ands	r3, r2
 8003194:	683a      	ldr	r2, [r7, #0]
 8003196:	429a      	cmp	r2, r3
 8003198:	d911      	bls.n	80031be <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800319a:	4b5e      	ldr	r3, [pc, #376]	; (8003314 <HAL_RCC_ClockConfig+0x19c>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	2201      	movs	r2, #1
 80031a0:	4393      	bics	r3, r2
 80031a2:	0019      	movs	r1, r3
 80031a4:	4b5b      	ldr	r3, [pc, #364]	; (8003314 <HAL_RCC_ClockConfig+0x19c>)
 80031a6:	683a      	ldr	r2, [r7, #0]
 80031a8:	430a      	orrs	r2, r1
 80031aa:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031ac:	4b59      	ldr	r3, [pc, #356]	; (8003314 <HAL_RCC_ClockConfig+0x19c>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	2201      	movs	r2, #1
 80031b2:	4013      	ands	r3, r2
 80031b4:	683a      	ldr	r2, [r7, #0]
 80031b6:	429a      	cmp	r2, r3
 80031b8:	d001      	beq.n	80031be <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	e0a6      	b.n	800330c <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	2202      	movs	r2, #2
 80031c4:	4013      	ands	r3, r2
 80031c6:	d015      	beq.n	80031f4 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	2204      	movs	r2, #4
 80031ce:	4013      	ands	r3, r2
 80031d0:	d006      	beq.n	80031e0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80031d2:	4b51      	ldr	r3, [pc, #324]	; (8003318 <HAL_RCC_ClockConfig+0x1a0>)
 80031d4:	685a      	ldr	r2, [r3, #4]
 80031d6:	4b50      	ldr	r3, [pc, #320]	; (8003318 <HAL_RCC_ClockConfig+0x1a0>)
 80031d8:	21e0      	movs	r1, #224	; 0xe0
 80031da:	00c9      	lsls	r1, r1, #3
 80031dc:	430a      	orrs	r2, r1
 80031de:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031e0:	4b4d      	ldr	r3, [pc, #308]	; (8003318 <HAL_RCC_ClockConfig+0x1a0>)
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	22f0      	movs	r2, #240	; 0xf0
 80031e6:	4393      	bics	r3, r2
 80031e8:	0019      	movs	r1, r3
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	689a      	ldr	r2, [r3, #8]
 80031ee:	4b4a      	ldr	r3, [pc, #296]	; (8003318 <HAL_RCC_ClockConfig+0x1a0>)
 80031f0:	430a      	orrs	r2, r1
 80031f2:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	2201      	movs	r2, #1
 80031fa:	4013      	ands	r3, r2
 80031fc:	d04c      	beq.n	8003298 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	2b01      	cmp	r3, #1
 8003204:	d107      	bne.n	8003216 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003206:	4b44      	ldr	r3, [pc, #272]	; (8003318 <HAL_RCC_ClockConfig+0x1a0>)
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	2380      	movs	r3, #128	; 0x80
 800320c:	029b      	lsls	r3, r3, #10
 800320e:	4013      	ands	r3, r2
 8003210:	d120      	bne.n	8003254 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8003212:	2301      	movs	r3, #1
 8003214:	e07a      	b.n	800330c <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	2b02      	cmp	r3, #2
 800321c:	d107      	bne.n	800322e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800321e:	4b3e      	ldr	r3, [pc, #248]	; (8003318 <HAL_RCC_ClockConfig+0x1a0>)
 8003220:	681a      	ldr	r2, [r3, #0]
 8003222:	2380      	movs	r3, #128	; 0x80
 8003224:	049b      	lsls	r3, r3, #18
 8003226:	4013      	ands	r3, r2
 8003228:	d114      	bne.n	8003254 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	e06e      	b.n	800330c <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	2b03      	cmp	r3, #3
 8003234:	d107      	bne.n	8003246 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8003236:	4b38      	ldr	r3, [pc, #224]	; (8003318 <HAL_RCC_ClockConfig+0x1a0>)
 8003238:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800323a:	2380      	movs	r3, #128	; 0x80
 800323c:	025b      	lsls	r3, r3, #9
 800323e:	4013      	ands	r3, r2
 8003240:	d108      	bne.n	8003254 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8003242:	2301      	movs	r3, #1
 8003244:	e062      	b.n	800330c <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003246:	4b34      	ldr	r3, [pc, #208]	; (8003318 <HAL_RCC_ClockConfig+0x1a0>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	2202      	movs	r2, #2
 800324c:	4013      	ands	r3, r2
 800324e:	d101      	bne.n	8003254 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8003250:	2301      	movs	r3, #1
 8003252:	e05b      	b.n	800330c <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003254:	4b30      	ldr	r3, [pc, #192]	; (8003318 <HAL_RCC_ClockConfig+0x1a0>)
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	2203      	movs	r2, #3
 800325a:	4393      	bics	r3, r2
 800325c:	0019      	movs	r1, r3
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	685a      	ldr	r2, [r3, #4]
 8003262:	4b2d      	ldr	r3, [pc, #180]	; (8003318 <HAL_RCC_ClockConfig+0x1a0>)
 8003264:	430a      	orrs	r2, r1
 8003266:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003268:	f7fe f964 	bl	8001534 <HAL_GetTick>
 800326c:	0003      	movs	r3, r0
 800326e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003270:	e009      	b.n	8003286 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003272:	f7fe f95f 	bl	8001534 <HAL_GetTick>
 8003276:	0002      	movs	r2, r0
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	1ad3      	subs	r3, r2, r3
 800327c:	4a27      	ldr	r2, [pc, #156]	; (800331c <HAL_RCC_ClockConfig+0x1a4>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d901      	bls.n	8003286 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003282:	2303      	movs	r3, #3
 8003284:	e042      	b.n	800330c <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003286:	4b24      	ldr	r3, [pc, #144]	; (8003318 <HAL_RCC_ClockConfig+0x1a0>)
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	220c      	movs	r2, #12
 800328c:	401a      	ands	r2, r3
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	009b      	lsls	r3, r3, #2
 8003294:	429a      	cmp	r2, r3
 8003296:	d1ec      	bne.n	8003272 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003298:	4b1e      	ldr	r3, [pc, #120]	; (8003314 <HAL_RCC_ClockConfig+0x19c>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	2201      	movs	r2, #1
 800329e:	4013      	ands	r3, r2
 80032a0:	683a      	ldr	r2, [r7, #0]
 80032a2:	429a      	cmp	r2, r3
 80032a4:	d211      	bcs.n	80032ca <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032a6:	4b1b      	ldr	r3, [pc, #108]	; (8003314 <HAL_RCC_ClockConfig+0x19c>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	2201      	movs	r2, #1
 80032ac:	4393      	bics	r3, r2
 80032ae:	0019      	movs	r1, r3
 80032b0:	4b18      	ldr	r3, [pc, #96]	; (8003314 <HAL_RCC_ClockConfig+0x19c>)
 80032b2:	683a      	ldr	r2, [r7, #0]
 80032b4:	430a      	orrs	r2, r1
 80032b6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032b8:	4b16      	ldr	r3, [pc, #88]	; (8003314 <HAL_RCC_ClockConfig+0x19c>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	2201      	movs	r2, #1
 80032be:	4013      	ands	r3, r2
 80032c0:	683a      	ldr	r2, [r7, #0]
 80032c2:	429a      	cmp	r2, r3
 80032c4:	d001      	beq.n	80032ca <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 80032c6:	2301      	movs	r3, #1
 80032c8:	e020      	b.n	800330c <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	2204      	movs	r2, #4
 80032d0:	4013      	ands	r3, r2
 80032d2:	d009      	beq.n	80032e8 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80032d4:	4b10      	ldr	r3, [pc, #64]	; (8003318 <HAL_RCC_ClockConfig+0x1a0>)
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	4a11      	ldr	r2, [pc, #68]	; (8003320 <HAL_RCC_ClockConfig+0x1a8>)
 80032da:	4013      	ands	r3, r2
 80032dc:	0019      	movs	r1, r3
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	68da      	ldr	r2, [r3, #12]
 80032e2:	4b0d      	ldr	r3, [pc, #52]	; (8003318 <HAL_RCC_ClockConfig+0x1a0>)
 80032e4:	430a      	orrs	r2, r1
 80032e6:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80032e8:	f000 f820 	bl	800332c <HAL_RCC_GetSysClockFreq>
 80032ec:	0001      	movs	r1, r0
 80032ee:	4b0a      	ldr	r3, [pc, #40]	; (8003318 <HAL_RCC_ClockConfig+0x1a0>)
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	091b      	lsrs	r3, r3, #4
 80032f4:	220f      	movs	r2, #15
 80032f6:	4013      	ands	r3, r2
 80032f8:	4a0a      	ldr	r2, [pc, #40]	; (8003324 <HAL_RCC_ClockConfig+0x1ac>)
 80032fa:	5cd3      	ldrb	r3, [r2, r3]
 80032fc:	000a      	movs	r2, r1
 80032fe:	40da      	lsrs	r2, r3
 8003300:	4b09      	ldr	r3, [pc, #36]	; (8003328 <HAL_RCC_ClockConfig+0x1b0>)
 8003302:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003304:	2003      	movs	r0, #3
 8003306:	f7fe f8cf 	bl	80014a8 <HAL_InitTick>
  
  return HAL_OK;
 800330a:	2300      	movs	r3, #0
}
 800330c:	0018      	movs	r0, r3
 800330e:	46bd      	mov	sp, r7
 8003310:	b004      	add	sp, #16
 8003312:	bd80      	pop	{r7, pc}
 8003314:	40022000 	.word	0x40022000
 8003318:	40021000 	.word	0x40021000
 800331c:	00001388 	.word	0x00001388
 8003320:	fffff8ff 	.word	0xfffff8ff
 8003324:	08003cc0 	.word	0x08003cc0
 8003328:	20000000 	.word	0x20000000

0800332c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800332c:	b590      	push	{r4, r7, lr}
 800332e:	b08f      	sub	sp, #60	; 0x3c
 8003330:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8003332:	2314      	movs	r3, #20
 8003334:	18fb      	adds	r3, r7, r3
 8003336:	4a38      	ldr	r2, [pc, #224]	; (8003418 <HAL_RCC_GetSysClockFreq+0xec>)
 8003338:	ca13      	ldmia	r2!, {r0, r1, r4}
 800333a:	c313      	stmia	r3!, {r0, r1, r4}
 800333c:	6812      	ldr	r2, [r2, #0]
 800333e:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8003340:	1d3b      	adds	r3, r7, #4
 8003342:	4a36      	ldr	r2, [pc, #216]	; (800341c <HAL_RCC_GetSysClockFreq+0xf0>)
 8003344:	ca13      	ldmia	r2!, {r0, r1, r4}
 8003346:	c313      	stmia	r3!, {r0, r1, r4}
 8003348:	6812      	ldr	r2, [r2, #0]
 800334a:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800334c:	2300      	movs	r3, #0
 800334e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003350:	2300      	movs	r3, #0
 8003352:	62bb      	str	r3, [r7, #40]	; 0x28
 8003354:	2300      	movs	r3, #0
 8003356:	637b      	str	r3, [r7, #52]	; 0x34
 8003358:	2300      	movs	r3, #0
 800335a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 800335c:	2300      	movs	r3, #0
 800335e:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8003360:	4b2f      	ldr	r3, [pc, #188]	; (8003420 <HAL_RCC_GetSysClockFreq+0xf4>)
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003366:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003368:	220c      	movs	r2, #12
 800336a:	4013      	ands	r3, r2
 800336c:	2b0c      	cmp	r3, #12
 800336e:	d047      	beq.n	8003400 <HAL_RCC_GetSysClockFreq+0xd4>
 8003370:	d849      	bhi.n	8003406 <HAL_RCC_GetSysClockFreq+0xda>
 8003372:	2b04      	cmp	r3, #4
 8003374:	d002      	beq.n	800337c <HAL_RCC_GetSysClockFreq+0x50>
 8003376:	2b08      	cmp	r3, #8
 8003378:	d003      	beq.n	8003382 <HAL_RCC_GetSysClockFreq+0x56>
 800337a:	e044      	b.n	8003406 <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800337c:	4b29      	ldr	r3, [pc, #164]	; (8003424 <HAL_RCC_GetSysClockFreq+0xf8>)
 800337e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003380:	e044      	b.n	800340c <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8003382:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003384:	0c9b      	lsrs	r3, r3, #18
 8003386:	220f      	movs	r2, #15
 8003388:	4013      	ands	r3, r2
 800338a:	2214      	movs	r2, #20
 800338c:	18ba      	adds	r2, r7, r2
 800338e:	5cd3      	ldrb	r3, [r2, r3]
 8003390:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003392:	4b23      	ldr	r3, [pc, #140]	; (8003420 <HAL_RCC_GetSysClockFreq+0xf4>)
 8003394:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003396:	220f      	movs	r2, #15
 8003398:	4013      	ands	r3, r2
 800339a:	1d3a      	adds	r2, r7, #4
 800339c:	5cd3      	ldrb	r3, [r2, r3]
 800339e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80033a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80033a2:	23c0      	movs	r3, #192	; 0xc0
 80033a4:	025b      	lsls	r3, r3, #9
 80033a6:	401a      	ands	r2, r3
 80033a8:	2380      	movs	r3, #128	; 0x80
 80033aa:	025b      	lsls	r3, r3, #9
 80033ac:	429a      	cmp	r2, r3
 80033ae:	d109      	bne.n	80033c4 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80033b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80033b2:	481c      	ldr	r0, [pc, #112]	; (8003424 <HAL_RCC_GetSysClockFreq+0xf8>)
 80033b4:	f7fc fea6 	bl	8000104 <__udivsi3>
 80033b8:	0003      	movs	r3, r0
 80033ba:	001a      	movs	r2, r3
 80033bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033be:	4353      	muls	r3, r2
 80033c0:	637b      	str	r3, [r7, #52]	; 0x34
 80033c2:	e01a      	b.n	80033fa <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 80033c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80033c6:	23c0      	movs	r3, #192	; 0xc0
 80033c8:	025b      	lsls	r3, r3, #9
 80033ca:	401a      	ands	r2, r3
 80033cc:	23c0      	movs	r3, #192	; 0xc0
 80033ce:	025b      	lsls	r3, r3, #9
 80033d0:	429a      	cmp	r2, r3
 80033d2:	d109      	bne.n	80033e8 <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80033d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80033d6:	4814      	ldr	r0, [pc, #80]	; (8003428 <HAL_RCC_GetSysClockFreq+0xfc>)
 80033d8:	f7fc fe94 	bl	8000104 <__udivsi3>
 80033dc:	0003      	movs	r3, r0
 80033de:	001a      	movs	r2, r3
 80033e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e2:	4353      	muls	r3, r2
 80033e4:	637b      	str	r3, [r7, #52]	; 0x34
 80033e6:	e008      	b.n	80033fa <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80033e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80033ea:	4810      	ldr	r0, [pc, #64]	; (800342c <HAL_RCC_GetSysClockFreq+0x100>)
 80033ec:	f7fc fe8a 	bl	8000104 <__udivsi3>
 80033f0:	0003      	movs	r3, r0
 80033f2:	001a      	movs	r2, r3
 80033f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033f6:	4353      	muls	r3, r2
 80033f8:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80033fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033fc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80033fe:	e005      	b.n	800340c <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8003400:	4b09      	ldr	r3, [pc, #36]	; (8003428 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003402:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003404:	e002      	b.n	800340c <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003406:	4b09      	ldr	r3, [pc, #36]	; (800342c <HAL_RCC_GetSysClockFreq+0x100>)
 8003408:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800340a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800340c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800340e:	0018      	movs	r0, r3
 8003410:	46bd      	mov	sp, r7
 8003412:	b00f      	add	sp, #60	; 0x3c
 8003414:	bd90      	pop	{r4, r7, pc}
 8003416:	46c0      	nop			; (mov r8, r8)
 8003418:	08003ca0 	.word	0x08003ca0
 800341c:	08003cb0 	.word	0x08003cb0
 8003420:	40021000 	.word	0x40021000
 8003424:	00b71b00 	.word	0x00b71b00
 8003428:	02dc6c00 	.word	0x02dc6c00
 800342c:	007a1200 	.word	0x007a1200

08003430 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b084      	sub	sp, #16
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d101      	bne.n	8003442 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	e0a8      	b.n	8003594 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003446:	2b00      	cmp	r3, #0
 8003448:	d109      	bne.n	800345e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	685a      	ldr	r2, [r3, #4]
 800344e:	2382      	movs	r3, #130	; 0x82
 8003450:	005b      	lsls	r3, r3, #1
 8003452:	429a      	cmp	r2, r3
 8003454:	d009      	beq.n	800346a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2200      	movs	r2, #0
 800345a:	61da      	str	r2, [r3, #28]
 800345c:	e005      	b.n	800346a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2200      	movs	r2, #0
 8003462:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2200      	movs	r2, #0
 8003468:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2200      	movs	r2, #0
 800346e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	225d      	movs	r2, #93	; 0x5d
 8003474:	5c9b      	ldrb	r3, [r3, r2]
 8003476:	b2db      	uxtb	r3, r3
 8003478:	2b00      	cmp	r3, #0
 800347a:	d107      	bne.n	800348c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	225c      	movs	r2, #92	; 0x5c
 8003480:	2100      	movs	r1, #0
 8003482:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	0018      	movs	r0, r3
 8003488:	f7fd ff14 	bl	80012b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	225d      	movs	r2, #93	; 0x5d
 8003490:	2102      	movs	r1, #2
 8003492:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	681a      	ldr	r2, [r3, #0]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	2140      	movs	r1, #64	; 0x40
 80034a0:	438a      	bics	r2, r1
 80034a2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	68da      	ldr	r2, [r3, #12]
 80034a8:	23e0      	movs	r3, #224	; 0xe0
 80034aa:	00db      	lsls	r3, r3, #3
 80034ac:	429a      	cmp	r2, r3
 80034ae:	d902      	bls.n	80034b6 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80034b0:	2300      	movs	r3, #0
 80034b2:	60fb      	str	r3, [r7, #12]
 80034b4:	e002      	b.n	80034bc <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80034b6:	2380      	movs	r3, #128	; 0x80
 80034b8:	015b      	lsls	r3, r3, #5
 80034ba:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	68da      	ldr	r2, [r3, #12]
 80034c0:	23f0      	movs	r3, #240	; 0xf0
 80034c2:	011b      	lsls	r3, r3, #4
 80034c4:	429a      	cmp	r2, r3
 80034c6:	d008      	beq.n	80034da <HAL_SPI_Init+0xaa>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	68da      	ldr	r2, [r3, #12]
 80034cc:	23e0      	movs	r3, #224	; 0xe0
 80034ce:	00db      	lsls	r3, r3, #3
 80034d0:	429a      	cmp	r2, r3
 80034d2:	d002      	beq.n	80034da <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2200      	movs	r2, #0
 80034d8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	685a      	ldr	r2, [r3, #4]
 80034de:	2382      	movs	r3, #130	; 0x82
 80034e0:	005b      	lsls	r3, r3, #1
 80034e2:	401a      	ands	r2, r3
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6899      	ldr	r1, [r3, #8]
 80034e8:	2384      	movs	r3, #132	; 0x84
 80034ea:	021b      	lsls	r3, r3, #8
 80034ec:	400b      	ands	r3, r1
 80034ee:	431a      	orrs	r2, r3
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	691b      	ldr	r3, [r3, #16]
 80034f4:	2102      	movs	r1, #2
 80034f6:	400b      	ands	r3, r1
 80034f8:	431a      	orrs	r2, r3
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	695b      	ldr	r3, [r3, #20]
 80034fe:	2101      	movs	r1, #1
 8003500:	400b      	ands	r3, r1
 8003502:	431a      	orrs	r2, r3
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6999      	ldr	r1, [r3, #24]
 8003508:	2380      	movs	r3, #128	; 0x80
 800350a:	009b      	lsls	r3, r3, #2
 800350c:	400b      	ands	r3, r1
 800350e:	431a      	orrs	r2, r3
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	69db      	ldr	r3, [r3, #28]
 8003514:	2138      	movs	r1, #56	; 0x38
 8003516:	400b      	ands	r3, r1
 8003518:	431a      	orrs	r2, r3
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6a1b      	ldr	r3, [r3, #32]
 800351e:	2180      	movs	r1, #128	; 0x80
 8003520:	400b      	ands	r3, r1
 8003522:	431a      	orrs	r2, r3
 8003524:	0011      	movs	r1, r2
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800352a:	2380      	movs	r3, #128	; 0x80
 800352c:	019b      	lsls	r3, r3, #6
 800352e:	401a      	ands	r2, r3
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	430a      	orrs	r2, r1
 8003536:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	699b      	ldr	r3, [r3, #24]
 800353c:	0c1b      	lsrs	r3, r3, #16
 800353e:	2204      	movs	r2, #4
 8003540:	401a      	ands	r2, r3
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003546:	2110      	movs	r1, #16
 8003548:	400b      	ands	r3, r1
 800354a:	431a      	orrs	r2, r3
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003550:	2108      	movs	r1, #8
 8003552:	400b      	ands	r3, r1
 8003554:	431a      	orrs	r2, r3
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	68d9      	ldr	r1, [r3, #12]
 800355a:	23f0      	movs	r3, #240	; 0xf0
 800355c:	011b      	lsls	r3, r3, #4
 800355e:	400b      	ands	r3, r1
 8003560:	431a      	orrs	r2, r3
 8003562:	0011      	movs	r1, r2
 8003564:	68fa      	ldr	r2, [r7, #12]
 8003566:	2380      	movs	r3, #128	; 0x80
 8003568:	015b      	lsls	r3, r3, #5
 800356a:	401a      	ands	r2, r3
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	430a      	orrs	r2, r1
 8003572:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	69da      	ldr	r2, [r3, #28]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4907      	ldr	r1, [pc, #28]	; (800359c <HAL_SPI_Init+0x16c>)
 8003580:	400a      	ands	r2, r1
 8003582:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2200      	movs	r2, #0
 8003588:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	225d      	movs	r2, #93	; 0x5d
 800358e:	2101      	movs	r1, #1
 8003590:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003592:	2300      	movs	r3, #0
}
 8003594:	0018      	movs	r0, r3
 8003596:	46bd      	mov	sp, r7
 8003598:	b004      	add	sp, #16
 800359a:	bd80      	pop	{r7, pc}
 800359c:	fffff7ff 	.word	0xfffff7ff

080035a0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b08a      	sub	sp, #40	; 0x28
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	60f8      	str	r0, [r7, #12]
 80035a8:	60b9      	str	r1, [r7, #8]
 80035aa:	607a      	str	r2, [r7, #4]
 80035ac:	001a      	movs	r2, r3
 80035ae:	1cbb      	adds	r3, r7, #2
 80035b0:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80035b2:	2301      	movs	r3, #1
 80035b4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80035b6:	2323      	movs	r3, #35	; 0x23
 80035b8:	18fb      	adds	r3, r7, r3
 80035ba:	2200      	movs	r2, #0
 80035bc:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	225c      	movs	r2, #92	; 0x5c
 80035c2:	5c9b      	ldrb	r3, [r3, r2]
 80035c4:	2b01      	cmp	r3, #1
 80035c6:	d101      	bne.n	80035cc <HAL_SPI_TransmitReceive+0x2c>
 80035c8:	2302      	movs	r3, #2
 80035ca:	e1b5      	b.n	8003938 <HAL_SPI_TransmitReceive+0x398>
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	225c      	movs	r2, #92	; 0x5c
 80035d0:	2101      	movs	r1, #1
 80035d2:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80035d4:	f7fd ffae 	bl	8001534 <HAL_GetTick>
 80035d8:	0003      	movs	r3, r0
 80035da:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80035dc:	201b      	movs	r0, #27
 80035de:	183b      	adds	r3, r7, r0
 80035e0:	68fa      	ldr	r2, [r7, #12]
 80035e2:	215d      	movs	r1, #93	; 0x5d
 80035e4:	5c52      	ldrb	r2, [r2, r1]
 80035e6:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80035ee:	2312      	movs	r3, #18
 80035f0:	18fb      	adds	r3, r7, r3
 80035f2:	1cba      	adds	r2, r7, #2
 80035f4:	8812      	ldrh	r2, [r2, #0]
 80035f6:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80035f8:	183b      	adds	r3, r7, r0
 80035fa:	781b      	ldrb	r3, [r3, #0]
 80035fc:	2b01      	cmp	r3, #1
 80035fe:	d011      	beq.n	8003624 <HAL_SPI_TransmitReceive+0x84>
 8003600:	697a      	ldr	r2, [r7, #20]
 8003602:	2382      	movs	r3, #130	; 0x82
 8003604:	005b      	lsls	r3, r3, #1
 8003606:	429a      	cmp	r2, r3
 8003608:	d107      	bne.n	800361a <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d103      	bne.n	800361a <HAL_SPI_TransmitReceive+0x7a>
 8003612:	183b      	adds	r3, r7, r0
 8003614:	781b      	ldrb	r3, [r3, #0]
 8003616:	2b04      	cmp	r3, #4
 8003618:	d004      	beq.n	8003624 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 800361a:	2323      	movs	r3, #35	; 0x23
 800361c:	18fb      	adds	r3, r7, r3
 800361e:	2202      	movs	r2, #2
 8003620:	701a      	strb	r2, [r3, #0]
    goto error;
 8003622:	e17e      	b.n	8003922 <HAL_SPI_TransmitReceive+0x382>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d006      	beq.n	8003638 <HAL_SPI_TransmitReceive+0x98>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d003      	beq.n	8003638 <HAL_SPI_TransmitReceive+0x98>
 8003630:	1cbb      	adds	r3, r7, #2
 8003632:	881b      	ldrh	r3, [r3, #0]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d104      	bne.n	8003642 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8003638:	2323      	movs	r3, #35	; 0x23
 800363a:	18fb      	adds	r3, r7, r3
 800363c:	2201      	movs	r2, #1
 800363e:	701a      	strb	r2, [r3, #0]
    goto error;
 8003640:	e16f      	b.n	8003922 <HAL_SPI_TransmitReceive+0x382>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	225d      	movs	r2, #93	; 0x5d
 8003646:	5c9b      	ldrb	r3, [r3, r2]
 8003648:	b2db      	uxtb	r3, r3
 800364a:	2b04      	cmp	r3, #4
 800364c:	d003      	beq.n	8003656 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	225d      	movs	r2, #93	; 0x5d
 8003652:	2105      	movs	r1, #5
 8003654:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	2200      	movs	r2, #0
 800365a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	687a      	ldr	r2, [r7, #4]
 8003660:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	1cba      	adds	r2, r7, #2
 8003666:	2146      	movs	r1, #70	; 0x46
 8003668:	8812      	ldrh	r2, [r2, #0]
 800366a:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	1cba      	adds	r2, r7, #2
 8003670:	2144      	movs	r1, #68	; 0x44
 8003672:	8812      	ldrh	r2, [r2, #0]
 8003674:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	68ba      	ldr	r2, [r7, #8]
 800367a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	1cba      	adds	r2, r7, #2
 8003680:	8812      	ldrh	r2, [r2, #0]
 8003682:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	1cba      	adds	r2, r7, #2
 8003688:	8812      	ldrh	r2, [r2, #0]
 800368a:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	2200      	movs	r2, #0
 8003690:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2200      	movs	r2, #0
 8003696:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	68da      	ldr	r2, [r3, #12]
 800369c:	23e0      	movs	r3, #224	; 0xe0
 800369e:	00db      	lsls	r3, r3, #3
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d908      	bls.n	80036b6 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	685a      	ldr	r2, [r3, #4]
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	49a4      	ldr	r1, [pc, #656]	; (8003940 <HAL_SPI_TransmitReceive+0x3a0>)
 80036b0:	400a      	ands	r2, r1
 80036b2:	605a      	str	r2, [r3, #4]
 80036b4:	e008      	b.n	80036c8 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	685a      	ldr	r2, [r3, #4]
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	2180      	movs	r1, #128	; 0x80
 80036c2:	0149      	lsls	r1, r1, #5
 80036c4:	430a      	orrs	r2, r1
 80036c6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	2240      	movs	r2, #64	; 0x40
 80036d0:	4013      	ands	r3, r2
 80036d2:	2b40      	cmp	r3, #64	; 0x40
 80036d4:	d007      	beq.n	80036e6 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	2140      	movs	r1, #64	; 0x40
 80036e2:	430a      	orrs	r2, r1
 80036e4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	68da      	ldr	r2, [r3, #12]
 80036ea:	23e0      	movs	r3, #224	; 0xe0
 80036ec:	00db      	lsls	r3, r3, #3
 80036ee:	429a      	cmp	r2, r3
 80036f0:	d800      	bhi.n	80036f4 <HAL_SPI_TransmitReceive+0x154>
 80036f2:	e07f      	b.n	80037f4 <HAL_SPI_TransmitReceive+0x254>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d005      	beq.n	8003708 <HAL_SPI_TransmitReceive+0x168>
 80036fc:	2312      	movs	r3, #18
 80036fe:	18fb      	adds	r3, r7, r3
 8003700:	881b      	ldrh	r3, [r3, #0]
 8003702:	2b01      	cmp	r3, #1
 8003704:	d000      	beq.n	8003708 <HAL_SPI_TransmitReceive+0x168>
 8003706:	e069      	b.n	80037dc <HAL_SPI_TransmitReceive+0x23c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800370c:	881a      	ldrh	r2, [r3, #0]
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003718:	1c9a      	adds	r2, r3, #2
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003722:	b29b      	uxth	r3, r3
 8003724:	3b01      	subs	r3, #1
 8003726:	b29a      	uxth	r2, r3
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800372c:	e056      	b.n	80037dc <HAL_SPI_TransmitReceive+0x23c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	2202      	movs	r2, #2
 8003736:	4013      	ands	r3, r2
 8003738:	2b02      	cmp	r3, #2
 800373a:	d11b      	bne.n	8003774 <HAL_SPI_TransmitReceive+0x1d4>
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003740:	b29b      	uxth	r3, r3
 8003742:	2b00      	cmp	r3, #0
 8003744:	d016      	beq.n	8003774 <HAL_SPI_TransmitReceive+0x1d4>
 8003746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003748:	2b01      	cmp	r3, #1
 800374a:	d113      	bne.n	8003774 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003750:	881a      	ldrh	r2, [r3, #0]
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800375c:	1c9a      	adds	r2, r3, #2
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003766:	b29b      	uxth	r3, r3
 8003768:	3b01      	subs	r3, #1
 800376a:	b29a      	uxth	r2, r3
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003770:	2300      	movs	r3, #0
 8003772:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	689b      	ldr	r3, [r3, #8]
 800377a:	2201      	movs	r2, #1
 800377c:	4013      	ands	r3, r2
 800377e:	2b01      	cmp	r3, #1
 8003780:	d11c      	bne.n	80037bc <HAL_SPI_TransmitReceive+0x21c>
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	2246      	movs	r2, #70	; 0x46
 8003786:	5a9b      	ldrh	r3, [r3, r2]
 8003788:	b29b      	uxth	r3, r3
 800378a:	2b00      	cmp	r3, #0
 800378c:	d016      	beq.n	80037bc <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	68da      	ldr	r2, [r3, #12]
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003798:	b292      	uxth	r2, r2
 800379a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037a0:	1c9a      	adds	r2, r3, #2
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	2246      	movs	r2, #70	; 0x46
 80037aa:	5a9b      	ldrh	r3, [r3, r2]
 80037ac:	b29b      	uxth	r3, r3
 80037ae:	3b01      	subs	r3, #1
 80037b0:	b299      	uxth	r1, r3
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	2246      	movs	r2, #70	; 0x46
 80037b6:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80037b8:	2301      	movs	r3, #1
 80037ba:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80037bc:	f7fd feba 	bl	8001534 <HAL_GetTick>
 80037c0:	0002      	movs	r2, r0
 80037c2:	69fb      	ldr	r3, [r7, #28]
 80037c4:	1ad3      	subs	r3, r2, r3
 80037c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80037c8:	429a      	cmp	r2, r3
 80037ca:	d807      	bhi.n	80037dc <HAL_SPI_TransmitReceive+0x23c>
 80037cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037ce:	3301      	adds	r3, #1
 80037d0:	d004      	beq.n	80037dc <HAL_SPI_TransmitReceive+0x23c>
      {
        errorcode = HAL_TIMEOUT;
 80037d2:	2323      	movs	r3, #35	; 0x23
 80037d4:	18fb      	adds	r3, r7, r3
 80037d6:	2203      	movs	r2, #3
 80037d8:	701a      	strb	r2, [r3, #0]
        goto error;
 80037da:	e0a2      	b.n	8003922 <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80037e0:	b29b      	uxth	r3, r3
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d1a3      	bne.n	800372e <HAL_SPI_TransmitReceive+0x18e>
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2246      	movs	r2, #70	; 0x46
 80037ea:	5a9b      	ldrh	r3, [r3, r2]
 80037ec:	b29b      	uxth	r3, r3
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d19d      	bne.n	800372e <HAL_SPI_TransmitReceive+0x18e>
 80037f2:	e085      	b.n	8003900 <HAL_SPI_TransmitReceive+0x360>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d005      	beq.n	8003808 <HAL_SPI_TransmitReceive+0x268>
 80037fc:	2312      	movs	r3, #18
 80037fe:	18fb      	adds	r3, r7, r3
 8003800:	881b      	ldrh	r3, [r3, #0]
 8003802:	2b01      	cmp	r3, #1
 8003804:	d000      	beq.n	8003808 <HAL_SPI_TransmitReceive+0x268>
 8003806:	e070      	b.n	80038ea <HAL_SPI_TransmitReceive+0x34a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	330c      	adds	r3, #12
 8003812:	7812      	ldrb	r2, [r2, #0]
 8003814:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800381a:	1c5a      	adds	r2, r3, #1
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003824:	b29b      	uxth	r3, r3
 8003826:	3b01      	subs	r3, #1
 8003828:	b29a      	uxth	r2, r3
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800382e:	e05c      	b.n	80038ea <HAL_SPI_TransmitReceive+0x34a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	689b      	ldr	r3, [r3, #8]
 8003836:	2202      	movs	r2, #2
 8003838:	4013      	ands	r3, r2
 800383a:	2b02      	cmp	r3, #2
 800383c:	d11c      	bne.n	8003878 <HAL_SPI_TransmitReceive+0x2d8>
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003842:	b29b      	uxth	r3, r3
 8003844:	2b00      	cmp	r3, #0
 8003846:	d017      	beq.n	8003878 <HAL_SPI_TransmitReceive+0x2d8>
 8003848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800384a:	2b01      	cmp	r3, #1
 800384c:	d114      	bne.n	8003878 <HAL_SPI_TransmitReceive+0x2d8>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	330c      	adds	r3, #12
 8003858:	7812      	ldrb	r2, [r2, #0]
 800385a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003860:	1c5a      	adds	r2, r3, #1
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800386a:	b29b      	uxth	r3, r3
 800386c:	3b01      	subs	r3, #1
 800386e:	b29a      	uxth	r2, r3
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003874:	2300      	movs	r3, #0
 8003876:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	2201      	movs	r2, #1
 8003880:	4013      	ands	r3, r2
 8003882:	2b01      	cmp	r3, #1
 8003884:	d11e      	bne.n	80038c4 <HAL_SPI_TransmitReceive+0x324>
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	2246      	movs	r2, #70	; 0x46
 800388a:	5a9b      	ldrh	r3, [r3, r2]
 800388c:	b29b      	uxth	r3, r3
 800388e:	2b00      	cmp	r3, #0
 8003890:	d018      	beq.n	80038c4 <HAL_SPI_TransmitReceive+0x324>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	330c      	adds	r3, #12
 8003898:	001a      	movs	r2, r3
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800389e:	7812      	ldrb	r2, [r2, #0]
 80038a0:	b2d2      	uxtb	r2, r2
 80038a2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038a8:	1c5a      	adds	r2, r3, #1
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2246      	movs	r2, #70	; 0x46
 80038b2:	5a9b      	ldrh	r3, [r3, r2]
 80038b4:	b29b      	uxth	r3, r3
 80038b6:	3b01      	subs	r3, #1
 80038b8:	b299      	uxth	r1, r3
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	2246      	movs	r2, #70	; 0x46
 80038be:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80038c0:	2301      	movs	r3, #1
 80038c2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80038c4:	f7fd fe36 	bl	8001534 <HAL_GetTick>
 80038c8:	0002      	movs	r2, r0
 80038ca:	69fb      	ldr	r3, [r7, #28]
 80038cc:	1ad3      	subs	r3, r2, r3
 80038ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80038d0:	429a      	cmp	r2, r3
 80038d2:	d802      	bhi.n	80038da <HAL_SPI_TransmitReceive+0x33a>
 80038d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038d6:	3301      	adds	r3, #1
 80038d8:	d102      	bne.n	80038e0 <HAL_SPI_TransmitReceive+0x340>
 80038da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d104      	bne.n	80038ea <HAL_SPI_TransmitReceive+0x34a>
      {
        errorcode = HAL_TIMEOUT;
 80038e0:	2323      	movs	r3, #35	; 0x23
 80038e2:	18fb      	adds	r3, r7, r3
 80038e4:	2203      	movs	r2, #3
 80038e6:	701a      	strb	r2, [r3, #0]
        goto error;
 80038e8:	e01b      	b.n	8003922 <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80038ee:	b29b      	uxth	r3, r3
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d19d      	bne.n	8003830 <HAL_SPI_TransmitReceive+0x290>
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	2246      	movs	r2, #70	; 0x46
 80038f8:	5a9b      	ldrh	r3, [r3, r2]
 80038fa:	b29b      	uxth	r3, r3
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d197      	bne.n	8003830 <HAL_SPI_TransmitReceive+0x290>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003900:	69fa      	ldr	r2, [r7, #28]
 8003902:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	0018      	movs	r0, r3
 8003908:	f000 f94c 	bl	8003ba4 <SPI_EndRxTxTransaction>
 800390c:	1e03      	subs	r3, r0, #0
 800390e:	d007      	beq.n	8003920 <HAL_SPI_TransmitReceive+0x380>
  {
    errorcode = HAL_ERROR;
 8003910:	2323      	movs	r3, #35	; 0x23
 8003912:	18fb      	adds	r3, r7, r3
 8003914:	2201      	movs	r2, #1
 8003916:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2220      	movs	r2, #32
 800391c:	661a      	str	r2, [r3, #96]	; 0x60
 800391e:	e000      	b.n	8003922 <HAL_SPI_TransmitReceive+0x382>
  }

error :
 8003920:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	225d      	movs	r2, #93	; 0x5d
 8003926:	2101      	movs	r1, #1
 8003928:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	225c      	movs	r2, #92	; 0x5c
 800392e:	2100      	movs	r1, #0
 8003930:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8003932:	2323      	movs	r3, #35	; 0x23
 8003934:	18fb      	adds	r3, r7, r3
 8003936:	781b      	ldrb	r3, [r3, #0]
}
 8003938:	0018      	movs	r0, r3
 800393a:	46bd      	mov	sp, r7
 800393c:	b00a      	add	sp, #40	; 0x28
 800393e:	bd80      	pop	{r7, pc}
 8003940:	ffffefff 	.word	0xffffefff

08003944 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b088      	sub	sp, #32
 8003948:	af00      	add	r7, sp, #0
 800394a:	60f8      	str	r0, [r7, #12]
 800394c:	60b9      	str	r1, [r7, #8]
 800394e:	603b      	str	r3, [r7, #0]
 8003950:	1dfb      	adds	r3, r7, #7
 8003952:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003954:	f7fd fdee 	bl	8001534 <HAL_GetTick>
 8003958:	0002      	movs	r2, r0
 800395a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800395c:	1a9b      	subs	r3, r3, r2
 800395e:	683a      	ldr	r2, [r7, #0]
 8003960:	18d3      	adds	r3, r2, r3
 8003962:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003964:	f7fd fde6 	bl	8001534 <HAL_GetTick>
 8003968:	0003      	movs	r3, r0
 800396a:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800396c:	4b3a      	ldr	r3, [pc, #232]	; (8003a58 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	015b      	lsls	r3, r3, #5
 8003972:	0d1b      	lsrs	r3, r3, #20
 8003974:	69fa      	ldr	r2, [r7, #28]
 8003976:	4353      	muls	r3, r2
 8003978:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800397a:	e058      	b.n	8003a2e <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	3301      	adds	r3, #1
 8003980:	d055      	beq.n	8003a2e <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003982:	f7fd fdd7 	bl	8001534 <HAL_GetTick>
 8003986:	0002      	movs	r2, r0
 8003988:	69bb      	ldr	r3, [r7, #24]
 800398a:	1ad3      	subs	r3, r2, r3
 800398c:	69fa      	ldr	r2, [r7, #28]
 800398e:	429a      	cmp	r2, r3
 8003990:	d902      	bls.n	8003998 <SPI_WaitFlagStateUntilTimeout+0x54>
 8003992:	69fb      	ldr	r3, [r7, #28]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d142      	bne.n	8003a1e <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	685a      	ldr	r2, [r3, #4]
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	21e0      	movs	r1, #224	; 0xe0
 80039a4:	438a      	bics	r2, r1
 80039a6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	685a      	ldr	r2, [r3, #4]
 80039ac:	2382      	movs	r3, #130	; 0x82
 80039ae:	005b      	lsls	r3, r3, #1
 80039b0:	429a      	cmp	r2, r3
 80039b2:	d113      	bne.n	80039dc <SPI_WaitFlagStateUntilTimeout+0x98>
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	689a      	ldr	r2, [r3, #8]
 80039b8:	2380      	movs	r3, #128	; 0x80
 80039ba:	021b      	lsls	r3, r3, #8
 80039bc:	429a      	cmp	r2, r3
 80039be:	d005      	beq.n	80039cc <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	689a      	ldr	r2, [r3, #8]
 80039c4:	2380      	movs	r3, #128	; 0x80
 80039c6:	00db      	lsls	r3, r3, #3
 80039c8:	429a      	cmp	r2, r3
 80039ca:	d107      	bne.n	80039dc <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	2140      	movs	r1, #64	; 0x40
 80039d8:	438a      	bics	r2, r1
 80039da:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80039e0:	2380      	movs	r3, #128	; 0x80
 80039e2:	019b      	lsls	r3, r3, #6
 80039e4:	429a      	cmp	r2, r3
 80039e6:	d110      	bne.n	8003a0a <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	491a      	ldr	r1, [pc, #104]	; (8003a5c <SPI_WaitFlagStateUntilTimeout+0x118>)
 80039f4:	400a      	ands	r2, r1
 80039f6:	601a      	str	r2, [r3, #0]
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	681a      	ldr	r2, [r3, #0]
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	2180      	movs	r1, #128	; 0x80
 8003a04:	0189      	lsls	r1, r1, #6
 8003a06:	430a      	orrs	r2, r1
 8003a08:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	225d      	movs	r2, #93	; 0x5d
 8003a0e:	2101      	movs	r1, #1
 8003a10:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	225c      	movs	r2, #92	; 0x5c
 8003a16:	2100      	movs	r1, #0
 8003a18:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003a1a:	2303      	movs	r3, #3
 8003a1c:	e017      	b.n	8003a4e <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003a1e:	697b      	ldr	r3, [r7, #20]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d101      	bne.n	8003a28 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8003a24:	2300      	movs	r3, #0
 8003a26:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	3b01      	subs	r3, #1
 8003a2c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	689b      	ldr	r3, [r3, #8]
 8003a34:	68ba      	ldr	r2, [r7, #8]
 8003a36:	4013      	ands	r3, r2
 8003a38:	68ba      	ldr	r2, [r7, #8]
 8003a3a:	1ad3      	subs	r3, r2, r3
 8003a3c:	425a      	negs	r2, r3
 8003a3e:	4153      	adcs	r3, r2
 8003a40:	b2db      	uxtb	r3, r3
 8003a42:	001a      	movs	r2, r3
 8003a44:	1dfb      	adds	r3, r7, #7
 8003a46:	781b      	ldrb	r3, [r3, #0]
 8003a48:	429a      	cmp	r2, r3
 8003a4a:	d197      	bne.n	800397c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003a4c:	2300      	movs	r3, #0
}
 8003a4e:	0018      	movs	r0, r3
 8003a50:	46bd      	mov	sp, r7
 8003a52:	b008      	add	sp, #32
 8003a54:	bd80      	pop	{r7, pc}
 8003a56:	46c0      	nop			; (mov r8, r8)
 8003a58:	20000000 	.word	0x20000000
 8003a5c:	ffffdfff 	.word	0xffffdfff

08003a60 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b08a      	sub	sp, #40	; 0x28
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	60f8      	str	r0, [r7, #12]
 8003a68:	60b9      	str	r1, [r7, #8]
 8003a6a:	607a      	str	r2, [r7, #4]
 8003a6c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003a6e:	2317      	movs	r3, #23
 8003a70:	18fb      	adds	r3, r7, r3
 8003a72:	2200      	movs	r2, #0
 8003a74:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003a76:	f7fd fd5d 	bl	8001534 <HAL_GetTick>
 8003a7a:	0002      	movs	r2, r0
 8003a7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a7e:	1a9b      	subs	r3, r3, r2
 8003a80:	683a      	ldr	r2, [r7, #0]
 8003a82:	18d3      	adds	r3, r2, r3
 8003a84:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8003a86:	f7fd fd55 	bl	8001534 <HAL_GetTick>
 8003a8a:	0003      	movs	r3, r0
 8003a8c:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	330c      	adds	r3, #12
 8003a94:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003a96:	4b41      	ldr	r3, [pc, #260]	; (8003b9c <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8003a98:	681a      	ldr	r2, [r3, #0]
 8003a9a:	0013      	movs	r3, r2
 8003a9c:	009b      	lsls	r3, r3, #2
 8003a9e:	189b      	adds	r3, r3, r2
 8003aa0:	00da      	lsls	r2, r3, #3
 8003aa2:	1ad3      	subs	r3, r2, r3
 8003aa4:	0d1b      	lsrs	r3, r3, #20
 8003aa6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003aa8:	4353      	muls	r3, r2
 8003aaa:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003aac:	e068      	b.n	8003b80 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003aae:	68ba      	ldr	r2, [r7, #8]
 8003ab0:	23c0      	movs	r3, #192	; 0xc0
 8003ab2:	00db      	lsls	r3, r3, #3
 8003ab4:	429a      	cmp	r2, r3
 8003ab6:	d10a      	bne.n	8003ace <SPI_WaitFifoStateUntilTimeout+0x6e>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d107      	bne.n	8003ace <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003abe:	69fb      	ldr	r3, [r7, #28]
 8003ac0:	781b      	ldrb	r3, [r3, #0]
 8003ac2:	b2da      	uxtb	r2, r3
 8003ac4:	2117      	movs	r1, #23
 8003ac6:	187b      	adds	r3, r7, r1
 8003ac8:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003aca:	187b      	adds	r3, r7, r1
 8003acc:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	3301      	adds	r3, #1
 8003ad2:	d055      	beq.n	8003b80 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003ad4:	f7fd fd2e 	bl	8001534 <HAL_GetTick>
 8003ad8:	0002      	movs	r2, r0
 8003ada:	6a3b      	ldr	r3, [r7, #32]
 8003adc:	1ad3      	subs	r3, r2, r3
 8003ade:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d902      	bls.n	8003aea <SPI_WaitFifoStateUntilTimeout+0x8a>
 8003ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d142      	bne.n	8003b70 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	685a      	ldr	r2, [r3, #4]
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	21e0      	movs	r1, #224	; 0xe0
 8003af6:	438a      	bics	r2, r1
 8003af8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	685a      	ldr	r2, [r3, #4]
 8003afe:	2382      	movs	r3, #130	; 0x82
 8003b00:	005b      	lsls	r3, r3, #1
 8003b02:	429a      	cmp	r2, r3
 8003b04:	d113      	bne.n	8003b2e <SPI_WaitFifoStateUntilTimeout+0xce>
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	689a      	ldr	r2, [r3, #8]
 8003b0a:	2380      	movs	r3, #128	; 0x80
 8003b0c:	021b      	lsls	r3, r3, #8
 8003b0e:	429a      	cmp	r2, r3
 8003b10:	d005      	beq.n	8003b1e <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	689a      	ldr	r2, [r3, #8]
 8003b16:	2380      	movs	r3, #128	; 0x80
 8003b18:	00db      	lsls	r3, r3, #3
 8003b1a:	429a      	cmp	r2, r3
 8003b1c:	d107      	bne.n	8003b2e <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	681a      	ldr	r2, [r3, #0]
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	2140      	movs	r1, #64	; 0x40
 8003b2a:	438a      	bics	r2, r1
 8003b2c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b32:	2380      	movs	r3, #128	; 0x80
 8003b34:	019b      	lsls	r3, r3, #6
 8003b36:	429a      	cmp	r2, r3
 8003b38:	d110      	bne.n	8003b5c <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	681a      	ldr	r2, [r3, #0]
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4916      	ldr	r1, [pc, #88]	; (8003ba0 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8003b46:	400a      	ands	r2, r1
 8003b48:	601a      	str	r2, [r3, #0]
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	681a      	ldr	r2, [r3, #0]
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	2180      	movs	r1, #128	; 0x80
 8003b56:	0189      	lsls	r1, r1, #6
 8003b58:	430a      	orrs	r2, r1
 8003b5a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	225d      	movs	r2, #93	; 0x5d
 8003b60:	2101      	movs	r1, #1
 8003b62:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	225c      	movs	r2, #92	; 0x5c
 8003b68:	2100      	movs	r1, #0
 8003b6a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003b6c:	2303      	movs	r3, #3
 8003b6e:	e010      	b.n	8003b92 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003b70:	69bb      	ldr	r3, [r7, #24]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d101      	bne.n	8003b7a <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8003b76:	2300      	movs	r3, #0
 8003b78:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 8003b7a:	69bb      	ldr	r3, [r7, #24]
 8003b7c:	3b01      	subs	r3, #1
 8003b7e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	689b      	ldr	r3, [r3, #8]
 8003b86:	68ba      	ldr	r2, [r7, #8]
 8003b88:	4013      	ands	r3, r2
 8003b8a:	687a      	ldr	r2, [r7, #4]
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	d18e      	bne.n	8003aae <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8003b90:	2300      	movs	r3, #0
}
 8003b92:	0018      	movs	r0, r3
 8003b94:	46bd      	mov	sp, r7
 8003b96:	b00a      	add	sp, #40	; 0x28
 8003b98:	bd80      	pop	{r7, pc}
 8003b9a:	46c0      	nop			; (mov r8, r8)
 8003b9c:	20000000 	.word	0x20000000
 8003ba0:	ffffdfff 	.word	0xffffdfff

08003ba4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b086      	sub	sp, #24
 8003ba8:	af02      	add	r7, sp, #8
 8003baa:	60f8      	str	r0, [r7, #12]
 8003bac:	60b9      	str	r1, [r7, #8]
 8003bae:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003bb0:	68ba      	ldr	r2, [r7, #8]
 8003bb2:	23c0      	movs	r3, #192	; 0xc0
 8003bb4:	0159      	lsls	r1, r3, #5
 8003bb6:	68f8      	ldr	r0, [r7, #12]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	9300      	str	r3, [sp, #0]
 8003bbc:	0013      	movs	r3, r2
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	f7ff ff4e 	bl	8003a60 <SPI_WaitFifoStateUntilTimeout>
 8003bc4:	1e03      	subs	r3, r0, #0
 8003bc6:	d007      	beq.n	8003bd8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003bcc:	2220      	movs	r2, #32
 8003bce:	431a      	orrs	r2, r3
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003bd4:	2303      	movs	r3, #3
 8003bd6:	e027      	b.n	8003c28 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003bd8:	68ba      	ldr	r2, [r7, #8]
 8003bda:	68f8      	ldr	r0, [r7, #12]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	9300      	str	r3, [sp, #0]
 8003be0:	0013      	movs	r3, r2
 8003be2:	2200      	movs	r2, #0
 8003be4:	2180      	movs	r1, #128	; 0x80
 8003be6:	f7ff fead 	bl	8003944 <SPI_WaitFlagStateUntilTimeout>
 8003bea:	1e03      	subs	r3, r0, #0
 8003bec:	d007      	beq.n	8003bfe <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003bf2:	2220      	movs	r2, #32
 8003bf4:	431a      	orrs	r2, r3
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003bfa:	2303      	movs	r3, #3
 8003bfc:	e014      	b.n	8003c28 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003bfe:	68ba      	ldr	r2, [r7, #8]
 8003c00:	23c0      	movs	r3, #192	; 0xc0
 8003c02:	00d9      	lsls	r1, r3, #3
 8003c04:	68f8      	ldr	r0, [r7, #12]
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	9300      	str	r3, [sp, #0]
 8003c0a:	0013      	movs	r3, r2
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	f7ff ff27 	bl	8003a60 <SPI_WaitFifoStateUntilTimeout>
 8003c12:	1e03      	subs	r3, r0, #0
 8003c14:	d007      	beq.n	8003c26 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c1a:	2220      	movs	r2, #32
 8003c1c:	431a      	orrs	r2, r3
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003c22:	2303      	movs	r3, #3
 8003c24:	e000      	b.n	8003c28 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003c26:	2300      	movs	r3, #0
}
 8003c28:	0018      	movs	r0, r3
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	b004      	add	sp, #16
 8003c2e:	bd80      	pop	{r7, pc}

08003c30 <memset>:
 8003c30:	0003      	movs	r3, r0
 8003c32:	1882      	adds	r2, r0, r2
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d100      	bne.n	8003c3a <memset+0xa>
 8003c38:	4770      	bx	lr
 8003c3a:	7019      	strb	r1, [r3, #0]
 8003c3c:	3301      	adds	r3, #1
 8003c3e:	e7f9      	b.n	8003c34 <memset+0x4>

08003c40 <__libc_init_array>:
 8003c40:	b570      	push	{r4, r5, r6, lr}
 8003c42:	2600      	movs	r6, #0
 8003c44:	4c0c      	ldr	r4, [pc, #48]	; (8003c78 <__libc_init_array+0x38>)
 8003c46:	4d0d      	ldr	r5, [pc, #52]	; (8003c7c <__libc_init_array+0x3c>)
 8003c48:	1b64      	subs	r4, r4, r5
 8003c4a:	10a4      	asrs	r4, r4, #2
 8003c4c:	42a6      	cmp	r6, r4
 8003c4e:	d109      	bne.n	8003c64 <__libc_init_array+0x24>
 8003c50:	2600      	movs	r6, #0
 8003c52:	f000 f819 	bl	8003c88 <_init>
 8003c56:	4c0a      	ldr	r4, [pc, #40]	; (8003c80 <__libc_init_array+0x40>)
 8003c58:	4d0a      	ldr	r5, [pc, #40]	; (8003c84 <__libc_init_array+0x44>)
 8003c5a:	1b64      	subs	r4, r4, r5
 8003c5c:	10a4      	asrs	r4, r4, #2
 8003c5e:	42a6      	cmp	r6, r4
 8003c60:	d105      	bne.n	8003c6e <__libc_init_array+0x2e>
 8003c62:	bd70      	pop	{r4, r5, r6, pc}
 8003c64:	00b3      	lsls	r3, r6, #2
 8003c66:	58eb      	ldr	r3, [r5, r3]
 8003c68:	4798      	blx	r3
 8003c6a:	3601      	adds	r6, #1
 8003c6c:	e7ee      	b.n	8003c4c <__libc_init_array+0xc>
 8003c6e:	00b3      	lsls	r3, r6, #2
 8003c70:	58eb      	ldr	r3, [r5, r3]
 8003c72:	4798      	blx	r3
 8003c74:	3601      	adds	r6, #1
 8003c76:	e7f2      	b.n	8003c5e <__libc_init_array+0x1e>
 8003c78:	08003cd0 	.word	0x08003cd0
 8003c7c:	08003cd0 	.word	0x08003cd0
 8003c80:	08003cd4 	.word	0x08003cd4
 8003c84:	08003cd0 	.word	0x08003cd0

08003c88 <_init>:
 8003c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c8a:	46c0      	nop			; (mov r8, r8)
 8003c8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c8e:	bc08      	pop	{r3}
 8003c90:	469e      	mov	lr, r3
 8003c92:	4770      	bx	lr

08003c94 <_fini>:
 8003c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c96:	46c0      	nop			; (mov r8, r8)
 8003c98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c9a:	bc08      	pop	{r3}
 8003c9c:	469e      	mov	lr, r3
 8003c9e:	4770      	bx	lr
