// Seed: 2407577276
module module_0;
  logic id_0, id_1, id_2, id_3, id_4, id_5;
  tri0 id_6;
  assign id_3 = 1;
  type_10 id_7 (
      .id_0(id_6),
      .id_1(1),
      .id_2(id_6),
      .id_3(1),
      .id_4(id_5)
  );
  always @(negedge id_2) id_6[1 : 1] = 1;
endmodule
