# FPGA-Verilog-11
#### Practice 11
#### Note 1 : All use "always".
#### Note 2 : Testbench: 先 reset D latch, 再 latch d 到 Q, 設定好各 mux, 輸出 output 到 g. 
#### Block diagram:
![image](https://github.com/JoanMCHuang/FPGA-Verilog-11/blob/main/11.png) 

