$date
	Sat Oct 22 18:51:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#918371
b10101 !
1"
#918374
b10101 &
b10101 %
1$
#918375
0"
#918378
b1000000 &
b1000000 %
#918382
b100000 &
b100000 %
#918386
b10000 &
b10000 %
#918390
b1000 &
b1000 %
#918394
b100 &
b100 %
#918398
b10 &
b10 %
#918402
b1 &
b1 %
1#
#918406
b0 &
0#
b0 %
0$
#1920606
b10100 &
b10100 %
1$
b10100 !
1"
#1920607
0"
#1920610
b1010 &
b1010 %
#1920614
b101 &
b101 %
#1920618
b10000 &
b10000 %
#1920622
b1000 &
b1000 %
#1920626
b100 &
b100 %
#1920630
b10 &
b10 %
#1920634
b1 &
b1 %
1#
#1920638
b0 &
0#
b0 %
0$
#2927119
b1 !
1"
#2927122
b1 &
b1 %
1$
#2927123
0"
#2927126
1#
#2927130
b0 &
b0 %
0#
0$
#4500012
