/**
 * linux/arch/arm/mach-parrot7/pinctrl.h - Parrot7 pin controller platform
 *                                         interface
 *
 * Copyright (C) 2012 Parrot S.A.
 *
 * author:  Gregor Boirie <gregor.boirie@parrot.com>
 * date:    07-Jun-2012
 *
 * This file is released under the GPL
 */

/**************************************************
 * Pinctrl interface usage sample code for BSP...
 **************************************************/

#ifdef DONT_REMOVE_ME

/*
 * Properties tables must be declared as static. The cannot lay onto any
 * kernel's init sections and must not be constant.
 */
static unsigned long myboard_sdhci_cmdcfg[] = {
	P7CTL_SMT_CFG(OFF),
	P7CTL_PUD_CFG(KEEP),
	P7CTL_SLR_CFG(1),
};

static unsigned long myboard_sdhci_datcfg[] = {
	P7CTL_SMT_CFG(ON),
	P7CTL_PUD_CFG(UP),
	P7CTL_SLR_CFG(0),
	P7CTL_DRV_CFG(TRI)
};

static unsigned long myboard_sdhci1_clkcfg[] = {
	P7CTL_PUD_CFG(DOWN),
	P7CTL_DRV_CFG(5)
};

/*
 * Pinmaps tables SHOULD be hold by an __initdata section.
 */
static struct pinctrl_map myboard_sdhci0_pins[] __initdata = {
	/* Just select the right clock function. */
	P7_INIT_PINMAP(P7_SD_0_CLK),

	/* Command pin is assigned a set of properties shared with sdhci1 command. */
	P7_INIT_PINMAP(P7_SD_0_CMD),
	P7_INIT_PINCFG(P7_SD_0_CMD, myboard_sdhci_cmdcfg),

	/* Just select the right functions here. */
	P7_INIT_PINMAP(P7_SD_0_DAT00),
	P7_INIT_PINMAP(P7_SD_0_DAT01),
	P7_INIT_PINMAP(P7_SD_0_DAT02),

	/* Properties also shared with sdhci0 dat00 & dat01. */
	P7_INIT_PINCFG(P7_SD_0_DAT03, myboard_sdhci_datcfg),
};

static struct pinctrl_map myboard_sdhci1_pins[] __initdata = {
	/* Clock pin is assigned its own set of properties. */
	P7_INIT_PINMAP(P7_SD_1_CLK),
	P7_INIT_PINCFG(P7_SD_1_CLK, myboard_sdhci1_clkcfg),

	/* Same for command pin. */
	P7_INIT_PINMAP(P7_SD_1_CMD),
	P7_INIT_PINCFG(P7_SD_1_CMD, myboard_sdhci_cmdcfg),

	/* A single set of properties is applied to dat00 & dat01 only */
	P7_INIT_PINMAP(P7_SD_1_DAT00),
	P7_INIT_PINCFG(P7_SD_1_DAT00, myboard_sdhci_datcfg),

	P7_INIT_PINMAP(P7_SD_1_DAT01),
	P7_INIT_PINCFG(P7_SD_1_DAT01, myboard_sdhci_datcfg),

	/* Just select the right functions here. */
	P7_INIT_PINMAP(P7_SD_1_DAT02),
	P7_INIT_PINMAP(P7_SD_1_DAT03),
};

/*
 * Register pinmaps later on using p7_init_dev or controller specific
 * implementation.
 */
p7_init_sdhci(0,
			  &myboard_sdhci0_pdata,
			  myboard_sdhci0_pins,
			  ARRAY_SIZE(myboard_sdhci0_pins));
p7_init_sdhci(1,
			  &myboard_sdhci1_pdata,
			  myboard_sdhci1_pins,
			  ARRAY_SIZE(myboard_sdhci1_pins));

#endif  /* DONT_REMOVE_ME */

#ifndef _ARCH_PARROT7_PINCTRL_H
#define _ARCH_PARROT7_PINCTRL_H

#ifdef CONFIG_PINCTRL_PARROT7

#include <linux/pinctrl/machine.h>
#include <pinctrl/p7-pinctrl.h>

extern int p7_config_pin(int pin,
			 int config);

extern int p7_assign_named_pins(char const*,
                                char const*,
                                struct pinctrl_map*,
                                size_t) __init;

/**
 * p7_assign_pins() - Assign a default set of pins to device for further usage.
 *
 * @dev_name:   device name
 * @pins:       array of pin functions and optional settings
 * @pin_cnt:    number of element of @pins array
 *
 * Returns: 0 - success, a negative errno like value if failure
 *
 * Note: see p7_assign_pins() for more infos.
 */
 static inline int p7_assign_pins(char const* dev_name,
                                 struct pinctrl_map* pins,
                                 size_t pin_cnt)
{
	return p7_assign_named_pins(dev_name, NULL, pins, pin_cnt);
}

/**
 * P7_INIT_PINMAP() - Define a pin to be used according to multiplexing
 *                    function passed in argument.
 * @_func_id: multiplexing function identifier
 */
#define P7_INIT_PINMAP(_func_id)                        \
    PIN_MAP_MUX_GROUP_DEFAULT(NULL,                     \
                              P7CTL_DRV_NAME ".0",      \
                              NULL,                     \
                              (char*) _func_id)

/**
 * P7_INIT_PINCFG() - Define multiplexed pin settings
 *
 * @_func_id:   multiplexing function identifier
 * @_cfg:       settings
 *
 * @_cfg must be initialized using Parrot7 pin controller driver macros
 * (see linux/drivers/pinctrl/p7-pinctrl.h);
 */
#define P7_INIT_PINCFG(_func_id, _cfg)                  \
    PIN_MAP_CONFIGS_PIN_DEFAULT(NULL,                   \
                                P7CTL_DRV_NAME ".0",    \
                                (char*) _func_id,       \
                                _cfg)

struct p7_pinctrl_config {
	const struct pinctrl_pin_desc 	*pin_descs;
	unsigned                         pin_descs_sz;
	const struct p7ctl_function	*pin_funcs;
	unsigned long			*gpio_pins;
	unsigned                         gpio_pins_sz;
};

extern const struct p7_pinctrl_config p7_pinctrl_config_r1;
extern const struct p7_pinctrl_config p7_pinctrl_config_r2;
extern const struct p7_pinctrl_config p7_pinctrl_config_r3;

extern int p7_init_pctl(void) __init;

/**
 * enum p7_pin_func - Multiplexing function identifier.
 *
 * This enum list all functions that exist in *any* version of the chip, not all
 * chips revisions will have the same set of functions.
 *
 * Note: identifiers were generated using the genpin.sh script located
 * into this directory.
 */
enum p7_pin_func {
	P7_CAM_1_DATA02,
	P7_GPIO_000,
	P7_SPI_03b,
	P7_CAM_3_VSa,
	P7_CAM_1_DATA03,
	P7_GPIO_001,
	P7_SPI_04b,
	P7_CAM_3_HSa,
	P7_CAM_1_DATA04,
	P7_GPIO_002,
	P7_SPI_05b,
	P7_CAM_4_VSa,
	P7_CAM_1_DATA05,
	P7_GPIO_003,
	P7_SPI_06b,
	P7_CAM_4_HSa,
	P7_CAM_1_DATA06,
	P7_GPIO_004,
	P7_SPI_07b,
	P7_CAM_5_VSa,
	P7_CAM_1_DATA07,
	P7_GPIO_005,
	P7_SPI_08b,
	P7_CAM_5_HSa,
	P7_CAM_5_CLK,
	P7_GPIO_006,
	P7_SD_2_CLK,
	P7_CAM_5_DATA00,
	P7_GPIO_007,
	P7_SD_2_CMD,
	P7_CAM_5_DATA01,
	P7_GPIO_008,
	P7_SD_2_DAT00,
	P7_CAM_5_DATA02,
	P7_GPIO_009,
	P7_SD_2_DAT01,
	P7_CAM_5_DATA03,
	P7_GPIO_010,
	P7_SD_2_DAT02,
	P7_CAM_5_DATA04,
	P7_GPIO_011,
	P7_SD_2_DAT03,
	P7_CAM_5_DATA05,
	P7_GPIO_012,
	P7_CAM_5_DATA06,
	P7_GPIO_013,
	P7_CAM_5_DATA07,
	P7_GPIO_014,
	P7_SD_1_CLK,
	P7_UART_5_TX,
	P7_SD_1_CMD,
	P7_UART_5_RX,
	P7_SD_1_DAT00,
	P7_UART_6_TX,
	P7_SD_1_DAT02,
	P7_UART_7_TX,
	P7_SD_1_DAT01,
	P7_UART_6_RX,
	P7_SD_1_DAT03,
	P7_UART_7_RX,
	P7_SD_0_CLK,
	P7_SD_0_CMD,
	P7_SD_0_DAT00,
	P7_SD_0_DAT01,
	P7_SD_0_DAT02,
	P7_SD_0_DAT03,
	P7_NAND_NCE,
	P7_SPI_00a,
	P7_NAND_NR,
	P7_SPI_01a,
	P7_NAND_NW,
	P7_SPI_02a,
	P7_NAND_AL,
	P7_SPI_03a,
	P7_NAND_CL,
	P7_SPI_04a,
	P7_NAND_RNB,
	P7_SPI_05a,
	P7_NAND_DQS,
	P7_GPIO_033,
	P7_CAN1_RXa,
	P7_NAND_DATA_00,
	P7_SPI_06a,
	P7_NAND_DATA_01,
	P7_SPI_07a,
	P7_NAND_DATA_02,
	P7_SPI_08a,
	P7_NAND_DATA_03,
	P7_SPI_09a,
	P7_NAND_DATA_04,
	P7_GPIO_038,
	P7_NAND_DATA_05,
	P7_GPIO_039,
	P7_NAND_DATA_06,
	P7_GPIO_040,
	P7_NAND_DATA_07,
	P7_GPIO_041,
	P7_NAND_WP,
	P7_GPIO_042,
	P7_GPIO_049,
	P7_GPIO_050,
	P7_CAN1_TXa,
	P7_FORCE_POWER_ON,
	P7_TRST_N,
	P7_TDI,
	P7_TDO,
	P7_TCK,
	P7_TMS,
	P7_UART_1_RX,
	P7_UART_1_TX,
	P7_UART_1_RTS,
	P7_CAN0_RXb,
	P7_UART_1_CTS,
	P7_CAN0_TXb,
	P7_UART_0_RX,
	P7_GPIO_055,
	P7_UART_0_TX,
	P7_GPIO_056,
	P7_UART_0_RTS,
	P7_GPIO_057,
	P7_UART_0_CTS,
	P7_GPIO_058,
	P7_I2C_2_DAT,
	P7_GPIO_059,
	P7_I2C_2_SL_DAT,
	P7_I2C_2_CLK,
	P7_GPIO_060,
	P7_I2C_2_SL_CLK,
	P7_I2C_1_DAT,
	P7_GPIO_061,
	P7_I2C_1_SL_DAT,
	P7_I2C_1_CLK,
	P7_GPIO_062,
	P7_I2C_1_SL_CLK,
	P7_I2C_0_DAT,
	P7_GPIO_063,
	P7_I2C_0_SL_DAT,
	P7_I2C_0_CLK,
	P7_GPIO_064,
	P7_I2C_0_SL_CLK,
	P7_UART_4_RX,
	P7_GPIO_065,
	P7_UART_4_TX,
	P7_GPIO_066,
	P7_UART_3_RX,
	P7_GPIO_067,
	P7_UART_3_TX,
	P7_GPIO_068,
	P7_UART_2_RX,
	P7_CAN1_TXb,
	P7_UART_2_TX,
	P7_CAN1_RXb,
	P7_I2C_SECURE_CLK,
	P7_SPI_09b,
	P7_GPIO_071,
	P7_PWM_15,
	P7_SPI_10b,
	P7_GPIO_072,
	P7_SPI_11b,
	P7_GPIO_073,
	P7_I2C_SECURE_CLKa,
	P7_SPI_12b,
	P7_GPIO_074,
	P7_SPI_13b,
	P7_GPIO_075,
	P7_SPI_14b,
	P7_GPIO_076,
	P7_SPI_00,
	P7_GPIO_077,
	P7_AAI_15,
	P7_CAN1_TX,
	P7_SPI_01,
	P7_GPIO_078,
	P7_AAI_16,
	P7_CAN1_RX,
	P7_SPI_02,
	P7_GPIO_079,
	P7_AAI_17,
	P7_CAN0_TX,
	P7_SPI_03,
	P7_GPIO_080,
	P7_AAI_18,
	P7_CAN0_RX,
	P7_SPI_04,
	P7_GPIO_081,
	P7_AAI_19,
	P7_SPI_05,
	P7_GPIO_082,
	P7_AAI_20,
	P7_SPI_06,
	P7_GPIO_083,
	P7_AAI_21,
	P7_SPI_07,
	P7_GPIO_084,
	P7_AAI_22,
	P7_SPI_08,
	P7_GPIO_085,
	P7_AAI_23,
	P7_SPI_09,
	P7_GPIO_086,
	P7_AAI_24,
	P7_SPI_10,
	P7_GPIO_087,
	P7_AAI_25,
	P7_SPI_11,
	P7_GPIO_088,
	P7_AAI_26,
	P7_SPI_12,
	P7_GPIO_089,
	P7_AAI_27,
	P7_SPI_13,
	P7_GPIO_090,
	P7_AAI_28,
	P7_SPI_14,
	P7_GPIO_091,
	P7_AAI_29,
	P7_SPI_15,
	P7_GPIO_092,
	P7_AAI_30,
	P7_P7MU_CLK_OUT,
	P7_PWM_15a,
	P7_I2C_SECURE_DAT,
	P7_REBOOT_P7MU,
	P7_GPIO_094,
	P7_ULPI_0_DATA00,
	P7_ULPI_0_DATA01,
	P7_ULPI_0_DATA02,
	P7_ULPI_0_DATA03,
	P7_ULPI_0_DATA04,
	P7_ULPI_0_DATA05,
	P7_ULPI_0_DATA06,
	P7_ULPI_0_DATA07,
	P7_ULPI_0_NXT,
	P7_ULPI_0_DIR,
	P7_ULPI_0_CLK,
	P7_ULPI_1_DATA00,
	P7_GPIO_106,
	P7_I2C_2_CLKa,
	P7_ULPI_1_DATA01,
	P7_GPIO_107,
	P7_I2C_2_DATa,
	P7_ULPI_1_DATA02,
	P7_GPIO_108,
	P7_I2C_2_CLKb,
	P7_ULPI_1_DATA03,
	P7_GPIO_109,
	P7_I2C_2_DATb,
	P7_ULPI_1_DATA04,
	P7_GPIO_110,
	P7_I2C_2_CLKc,
	P7_ULPI_1_DATA05,
	P7_GPIO_111,
	P7_I2C_2_DATc,
	P7_ULPI_1_DATA06,
	P7_GPIO_112,
	P7_I2C_2_CLKd,
	P7_ULPI_1_DATA07,
	P7_GPIO_113,
	P7_I2C_2_DATd,
	P7_ULPI_1_NXT,
	P7_GPIO_114,
	P7_I2C_2_CLKe,
	P7_ULPI_1_DIR,
	P7_GPIO_115,
	P7_ULPI_1_STP,
	P7_GPIO_116,
	P7_GPIO_117,
	P7_I2C_2_DATe,
	P7_ULPI_0_STP,
	P7_ULPI_1_CLK,
	P7_GPIO_118,
	P7_AAI_00,
	P7_GPIO_119,
	P7_PWM_00,
	P7_AAI_01,
	P7_GPIO_120,
	P7_PWM_01,
	P7_AAI_02,
	P7_GPIO_121,
	P7_PWM_02,
	P7_AAI_03,
	P7_GPIO_122,
	P7_PWM_03,
	P7_AAI_04,
	P7_GPIO_123,
	P7_PWM_04,
	P7_AAI_05,
	P7_GPIO_124,
	P7_PWM_05,
	P7_AAI_06,
	P7_GPIO_125,
	P7_PWM_06,
	P7_AAI_07,
	P7_GPIO_126,
	P7_PWM_07,
	P7_AAI_08,
	P7_GPIO_127,
	P7_PWM_08,
	P7_AAI_09,
	P7_GPIO_128,
	P7_PWM_09,
	P7_AAI_10,
	P7_GPIO_129,
	P7_PWM_10,
	P7_AAI_11,
	P7_GPIO_130,
	P7_PWM_11,
	P7_AAI_12,
	P7_GPIO_131,
	P7_PWM_12,
	P7_AAI_13,
	P7_GPIO_132,
	P7_PWM_13,
	P7_AAI_14,
	P7_GPIO_133,
	P7_PWM_14,
	P7_SPI_16,
	P7_GPIO_134,
	P7_ETH_MII_TXER,
	P7_SPI_17,
	P7_GPIO_135,
	P7_ETH_MII_RXER,
	P7_SPI_18,
	P7_GPIO_136,
	P7_ETH_MII_CRS,
	P7_SPI_19,
	P7_GPIO_137,
	P7_ETH_MII_COL,
	P7_ETH_RGMII_TXC,
	P7_GPIO_138,
	P7_ETH_RGMII_TXD_00,
	P7_GPIO_139,
	P7_ETH_RGMII_TXD_01,
	P7_GPIO_140,
	P7_ETH_RGMII_TXD_02,
	P7_GPIO_141,
	P7_ETH_RGMII_TXD_03,
	P7_GPIO_142,
	P7_ETH_RGMII_TX_CTL,
	P7_GPIO_143,
	P7_ETH_RGMII_RXC,
	P7_GPIO_144,
	P7_ETH_RGMII_RXD_00,
	P7_GPIO_145,
	P7_ETH_RGMII_RXD_01,
	P7_GPIO_146,
	P7_ETH_RGMII_RXD_02,
	P7_GPIO_147,
	P7_ETH_RGMII_RXD_03,
	P7_GPIO_148,
	P7_ETH_RGMII_RX_CTL,
	P7_GPIO_149,
	P7_ETH_MDC,
	P7_GPIO_150,
	P7_ETH_MDIO,
	P7_GPIO_151,
	P7_LCD_0_DEN,
	P7_GPIO_152,
	P7_CAM_1_VS,
	P7_LCD_0_HS,
	P7_GPIO_153,
	P7_CAM_1_HS,
	P7_LCD_0_DENa,
	P7_LCD_0_VS,
	P7_GPIO_154,
	P7_CAM_0_VS,
	P7_LCD_0_DATA00,
	P7_GPIO_155,
	P7_CAM_0_HS,
	P7_LCD_0_DATA01,
	P7_GPIO_156,
	P7_CAM_2_VS,
	P7_LCD_0_DATA02,
	P7_GPIO_157,
	P7_CAM_2_HS,
	P7_LCD_0_DATA03,
	P7_GPIO_158,
	P7_CAM_3_VS,
	P7_LCD_0_DATA04,
	P7_GPIO_159,
	P7_CAM_3_HS,
	P7_LCD_0_DATA05,
	P7_GPIO_160,
	P7_CAM_5_VS,
	P7_LCD_0_DATA06,
	P7_GPIO_161,
	P7_CAM_5_HS,
	P7_LCD_0_DATA07,
	P7_GPIO_162,
	P7_CAM_0_DATA08,
	P7_LCD_0_DATA08,
	P7_GPIO_163,
	P7_CAM_0_DATA09,
	P7_CAM_0_DATA08a,
	P7_LCD_0_DATA09,
	P7_GPIO_164,
	P7_CAM_0_DATA10,
	P7_CAM_0_DATA09a,
	P7_LCD_0_DATA10,
	P7_GPIO_165,
	P7_CAM_0_DATA11,
	P7_CAM_0_DATA10a,
	P7_LCD_0_DATA11,
	P7_GPIO_166,
	P7_CAM_0_DATA12,
	P7_CAM_0_DATA11a,
	P7_LCD_0_DATA12,
	P7_GPIO_167,
	P7_CAM_0_DATA13,
	P7_CAM_0_DATA12a,
	P7_LCD_0_DATA13,
	P7_GPIO_168,
	P7_CAM_0_DATA14,
	P7_CAM_0_DATA13a,
	P7_LCD_0_DATA14,
	P7_GPIO_169,
	P7_CAM_0_DATA15,
	P7_CAM_0_DATA14a,
	P7_LCD_0_DATA15,
	P7_GPIO_170,
	P7_CAM_0_DATA16,
	P7_CAM_0_DATA15a,
	P7_LCD_0_DATA16,
	P7_GPIO_171,
	P7_CAM_0_DATA17,
	P7_LCD_0_DATA17,
	P7_GPIO_172,
	P7_CAM_0_DATA18,
	P7_LCD_0_DATA18,
	P7_GPIO_173,
	P7_CAM_0_DATA19,
	P7_LCD_0_DATA19,
	P7_GPIO_174,
	P7_CAM_0_DATA20,
	P7_LCD_0_DATA20,
	P7_GPIO_175,
	P7_CAM_0_DATA21,
	P7_CAM_3_DATA09a,
	P7_LCD_0_DATA21,
	P7_GPIO_176,
	P7_CAM_0_DATA22,
	P7_CAM_3_DATA08a,
	P7_LCD_0_DATA22,
	P7_GPIO_177,
	P7_CAM_0_DATA23,
	P7_LCD_0_DATA23,
	P7_GPIO_178,
	P7_CAM_4_VS,
	P7_LCD_0_CLK,
	P7_GPIO_179,
	P7_CAM_4_HS,
	P7_CAM_0_CLKa,
	P7_LCD_1_HS,
	P7_GPIO_180,
	P7_CAM_2_CLK,
	P7_LCD_1_DENa,
	P7_LCD_1_VS,
	P7_GPIO_181,
	P7_CAM_2_DATA00,
	P7_CPU_TRACECLKOUT,
	P7_LCD_1_CLK,
	P7_GPIO_182,
	P7_CAM_2_DATA01,
	P7_CPU_TRACECTL,
	P7_LCD_1_DATA00,
	P7_GPIO_183,
	P7_CAM_2_DATA02,
	P7_CPU_TRACEDATA_00,
	P7_LCD_1_DATA01,
	P7_GPIO_184,
	P7_CAM_2_DATA03,
	P7_CPU_TRACEDATA_01,
	P7_LCD_1_DATA02,
	P7_GPIO_185,
	P7_CAM_2_DATA04,
	P7_CPU_TRACEDATA_02,
	P7_LCD_1_DATA03,
	P7_GPIO_186,
	P7_CAM_2_DATA05,
	P7_CPU_TRACEDATA_03,
	P7_LCD_1_DATA04,
	P7_GPIO_187,
	P7_CAM_2_DATA06,
	P7_CPU_TRACEDATA_04,
	P7_LCD_1_DATA05,
	P7_GPIO_188,
	P7_CAM_2_DATA07,
	P7_CPU_TRACEDATA_05,
	P7_LCD_1_DATA06,
	P7_GPIO_189,
	P7_CAM_3_CLK,
	P7_CPU_TRACEDATA_06,
	P7_LCD_1_DATA07,
	P7_GPIO_190,
	P7_CAM_3_DATA00,
	P7_CPU_TRACEDATA_07,
	P7_LCD_1_DATA08,
	P7_GPIO_191,
	P7_CAM_3_DATA01,
	P7_CPU_TRACEDATA_08,
	P7_LCD_1_DATA09,
	P7_GPIO_192,
	P7_CAM_3_DATA02,
	P7_CPU_TRACEDATA_09,
	P7_LCD_1_DATA10,
	P7_GPIO_193,
	P7_CAM_3_DATA03,
	P7_CPU_TRACEDATA_10,
	P7_LCD_1_DATA11,
	P7_GPIO_194,
	P7_CAM_3_DATA04,
	P7_CPU_TRACEDATA_11,
	P7_LCD_1_DATA12,
	P7_GPIO_195,
	P7_CAM_3_DATA05,
	P7_CPU_TRACEDATA_12,
	P7_LCD_1_DATA13,
	P7_GPIO_196,
	P7_CAM_3_DATA06,
	P7_CPU_TRACEDATA_13,
	P7_LCD_1_DATA14,
	P7_GPIO_197,
	P7_CAM_3_DATA07,
	P7_CPU_TRACEDATA_14,
	P7_LCD_1_DATA15,
	P7_GPIO_198,
	P7_CAM_4_CLK,
	P7_CPU_TRACEDATA_15,
	P7_LCD_1_DATA16,
	P7_GPIO_199,
	P7_CAM_4_DATA00,
	P7_LCD_1_DATA17,
	P7_GPIO_200,
	P7_CAM_4_DATA01,
	P7_LCD_1_DATA18,
	P7_GPIO_201,
	P7_CAM_4_DATA02,
	P7_LCD_1_DATA19,
	P7_GPIO_202,
	P7_CAM_4_DATA03,
	P7_LCD_1_DATA20,
	P7_GPIO_203,
	P7_CAM_4_DATA04,
	P7_LCD_1_DATA21,
	P7_GPIO_204,
	P7_CAM_4_DATA05,
	P7_LCD_1_DATA22,
	P7_GPIO_205,
	P7_CAM_4_DATA06,
	P7_LCD_1_DATA23,
	P7_GPIO_206,
	P7_CAM_4_DATA07,
	P7_LCD_1_DEN,
	P7_GPIO_207,
	P7_CAM_1_HSa,
	P7_LCD_1_CLKa,
	P7_CAM_0_CLK,
	P7_GPIO_208,
	P7_CAM_1_CLKa,
	P7_CAM_0_DATA00,
	P7_GPIO_209,
	P7_CAM_1_DATA08,
	P7_CAM_0_DATA01,
	P7_GPIO_210,
	P7_CAM_1_DATA09,
	P7_CAM_0_DATA02,
	P7_GPIO_211,
	P7_CAM_1_DATA10,
	P7_CAM_4_DATA08,
	P7_CAM_0_DATA03,
	P7_GPIO_212,
	P7_CAM_1_DATA11,
	P7_CAM_4_DATA09,
	P7_CAM_0_DATA04,
	P7_GPIO_213,
	P7_CAM_1_DATA12,
	P7_CAM_5_DATA08,
	P7_CAM_0_DATA05,
	P7_GPIO_214,
	P7_CAM_1_DATA13,
	P7_CAM_5_DATA09,
	P7_CAM_0_DATA06,
	P7_GPIO_215,
	P7_CAM_1_DATA14,
	P7_CAM_2_DATA08,
	P7_CAM_0_DATA07,
	P7_GPIO_216,
	P7_CAM_1_DATA15,
	P7_CAM_2_DATA09,
	P7_CAM_1_CLK,
	P7_GPIO_217,
	P7_SPI_00b,
	P7_CAM_1_DATA00,
	P7_GPIO_218,
	P7_SPI_01b,
	P7_CAM_0_VSa,
	P7_CAM_1_DATA01,
	P7_GPIO_219,
	P7_SPI_02b,
	P7_CAM_0_HSa,
	P7_PAR_NCS,
	P7_PAR_NRS,
	P7_PAR_NRD,
	P7_PAR_NWR,
	P7_PAR_D00,
	P7_PAR_D01,
	P7_PAR_D02,
	P7_PAR_D03,
	P7_PAR_D04,
	P7_PAR_D05,
	P7_PAR_D06,
	P7_PAR_D07,
	P7_PAR_D08,
	P7_PAR_D09,
	P7_PAR_D10,
	P7_PAR_D11,
	P7_PAR_D12,
	P7_PAR_D13,
	P7_PAR_D14,
	P7_PAR_D15,
	P7_N_FUNCTIONS,
};

#endif  /* CONFIG_PINCTRL_PARROT7 */

#endif  /*_ARCH_PARROT7_PINCTRL_H */
