Drill report for /home/samata/projects-git/VeloKey/KiCad/OTS.kicad_pcb
Created on Mon Feb 15 20:15:23 2016

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'OTS.drl' contains
    plated through holes:
    =============================================================
    T1  0.51mm  0.020"  (9 holes)
    T2  0.80mm  0.032"  (14 holes)
    T3  1.00mm  0.039"  (10 holes)
    T4  1.00mm  0.039"  (14 holes)
    T5  1.02mm  0.040"  (182 holes)
    T6  1.60mm  0.063"  (2 holes)
    T7  2.70mm  0.106"  (4 holes)

    Total plated holes count 235


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T8  3.05mm  0.120"  (16 holes)

    Total unplated holes count 16
