// Seed: 470482714
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wor id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = -1;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    input uwire id_0
    , id_9,
    input tri0 id_1,
    input wire id_2,
    input tri id_3,
    output supply1 id_4,
    output uwire id_5,
    output supply0 id_6,
    output supply0 id_7
);
  wire id_10;
  always @(negedge -1'b0, -1) fork join
  logic id_11;
  initial begin : LABEL_0
    $unsigned(58);
    ;
  end
  assign id_11[1] = 1;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_10,
      id_9,
      id_9
  );
endmodule
