#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Apr  5 19:33:41 2025
# Process ID: 30408
# Current directory: X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10864 X:\2-Github\CPU_Design_Based_on_FPGA\CPU_design\CPU.xpr
# Log file: X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/vivado.log
# Journal file: X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design\vivado.jou
# Running On: SaverZY, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 24, Host memory: 68446 MB
#-----------------------------------------------------------
start_gui
open_project X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.xpr
update_compile_order -fileset sources_1
set_property CONFIG.Coe_File {X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/Pipeline_final.coe} [get_ips Memory]
generate_target all [get_files  X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci]
catch { config_ip_cache -export [get_ips -all Memory] }
catch { [ delete_ip_run [get_ips -all Memory] ] }
export_ip_user_files -of_objects [get_files X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci]
export_simulation -of_objects [get_files X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci] -directory X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.ip_user_files/sim_scripts -ip_user_files_dir X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.ip_user_files -ipstatic_source_dir X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.cache/compile_simlib/modelsim} {questa=X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.cache/compile_simlib/questa} {riviera=X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.cache/compile_simlib/riviera} {activehdl=X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
connect_hw_server -allow_non_jtag
connect_hw_server -allow_non_jtag
connect_hw_server -allow_non_jtag
