Info: Generated by version: 23.3 build 104
Info: Starting: Create simulation model
Info: qsys-generate D:\School\Grad\Code\my_hdc\hdl\rtl\floating_point\fp_mult.ip --simulation=VERILOG --allow-mixed-language-simulation --simulator=MODELSIM --output-directory=D:\School\Grad\Code\my_hdc\hdl\rtl\floating_point\fp_mult --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: fp_mult: "Transforming system: fp_mult"
Info: fp_mult: "Naming system components in system: fp_mult"
Info: fp_mult: "Processing generation queue"
Info: fp_mult: "Generating: fp_mult"
Info: fp_mult: "Generating: fp_mult_altera_fp_functions_1917_ebne4uy"
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 400 -name none -noChanValid -enableHardFP 0 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPMul 8 23
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 200 -name none -noChanValid -enableHardFP 0 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPMul 8 23
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 100 -name none -noChanValid -enableHardFP 0 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPMul 8 23
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 150 -name none -noChanValid -enableHardFP 0 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPMul 8 23
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 125 -name none -noChanValid -enableHardFP 0 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPMul 8 23
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 112 -name none -noChanValid -enableHardFP 0 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPMul 8 23
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 105 -name none -noChanValid -enableHardFP 0 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPMul 8 23
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 109 -name none -noChanValid -enableHardFP 0 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPMul 8 23
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 111 -name none -noChanValid -enableHardFP 0 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPMul 8 23
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 110 -name none -noChanValid -enableHardFP 0 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPMul 8 23
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 109 -name none -noChanValid -enableHardFP 0 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPMul 8 23
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 110 -name none -noChanValid -enableHardFP 0 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPMul 8 23
Info: fp_functions_0: Could achieve 3 cycles latency maximum at Frequency 109 MHz, padding with registers to reach requested 3 cycles latency
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 109 -name fp_mult_altera_fp_functions_1917_ebne4uy -noChanValid -enableHardFP 0 -printMachineReadable -lang VHDL -constrainLatency 3 -correctRounding -speedgrade 5 FPMul 8 23
Info: fp_functions_0: DSP Blocks Used: 2
Info: fp_functions_0: LUTs Used: 215
Info: fp_functions_0: Memory Bits Used: 0
Info: fp_functions_0: Memory Blocks Used: 0
Info: fp_mult: Done "fp_mult" with 2 modules, 4 files
Info: Generating the following file(s) for MODELSIM simulator in D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_mult/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_mult/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=D:\School\Grad\Code\my_hdc\hdl\rtl\floating_point\fp_mult.ip --simulator=MODELSIM --output-directory=D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_mult/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_mult/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_mult/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\School\Grad\Code\my_hdc\hdl\rtl\floating_point\fp_mult.ip --block-symbol-file --output-directory=D:\School\Grad\Code\my_hdc\hdl\rtl\floating_point\fp_mult --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\School\Grad\Code\my_hdc\hdl\rtl\floating_point\fp_mult.ip --synthesis=VERILOG --output-directory=D:\School\Grad\Code\my_hdc\hdl\rtl\floating_point\fp_mult --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: fp_mult: "Transforming system: fp_mult"
Info: fp_mult: "Naming system components in system: fp_mult"
Info: fp_mult: "Processing generation queue"
Info: fp_mult: "Generating: fp_mult"
Info: fp_mult: "Generating: fp_mult_altera_fp_functions_1917_ebne4uy"
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 400 -name none -noChanValid -enableHardFP 0 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPMul 8 23
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 200 -name none -noChanValid -enableHardFP 0 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPMul 8 23
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 100 -name none -noChanValid -enableHardFP 0 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPMul 8 23
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 150 -name none -noChanValid -enableHardFP 0 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPMul 8 23
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 125 -name none -noChanValid -enableHardFP 0 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPMul 8 23
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 112 -name none -noChanValid -enableHardFP 0 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPMul 8 23
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 105 -name none -noChanValid -enableHardFP 0 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPMul 8 23
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 109 -name none -noChanValid -enableHardFP 0 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPMul 8 23
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 111 -name none -noChanValid -enableHardFP 0 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPMul 8 23
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 110 -name none -noChanValid -enableHardFP 0 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPMul 8 23
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 109 -name none -noChanValid -enableHardFP 0 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPMul 8 23
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 110 -name none -noChanValid -enableHardFP 0 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 5 FPMul 8 23
Info: fp_functions_0: Could achieve 3 cycles latency maximum at Frequency 109 MHz, padding with registers to reach requested 3 cycles latency
Info: fp_functions_0: D:/programs/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 109 -name fp_mult_altera_fp_functions_1917_ebne4uy -noChanValid -enableHardFP 0 -printMachineReadable -lang VHDL -constrainLatency 3 -correctRounding -speedgrade 5 FPMul 8 23
Info: fp_functions_0: DSP Blocks Used: 2
Info: fp_functions_0: LUTs Used: 215
Info: fp_functions_0: Memory Bits Used: 0
Info: fp_functions_0: Memory Blocks Used: 0
Info: fp_mult: Done "fp_mult" with 2 modules, 4 files
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in fp_mult. No files generated.
Info: Finished: Generate IP Core Documentation
