

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_28_2'
================================================================
* Date:           Sun Sep 15 03:13:53 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_iris
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.893 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_2  |        8|        8|         7|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.89>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 10 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 11 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%conv_i_i13_i_i8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i13_i_i8"   --->   Operation 12 'read' 'conv_i_i13_i_i8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%layer2_output_2_03_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_2_03_reload"   --->   Operation 13 'read' 'layer2_output_2_03_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%layer2_output_1_02_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_1_02_reload"   --->   Operation 14 'read' 'layer2_output_1_02_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%layer2_output_0_01_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_0_01_reload"   --->   Operation 15 'read' 'layer2_output_0_01_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%conv_i_i13_i_i8_cast = sext i16 %conv_i_i13_i_i8_read"   --->   Operation 16 'sext' 'conv_i_i13_i_i8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_r, i64 666, i64 207, i64 1"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.61ns)   --->   "%store_ln0 = store i2 0, i2 %i_3"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 20 [1/1] (1.61ns)   --->   "%store_ln0 = store i16 0, i16 %sum"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = load i2 %i_3" [nn.cpp:28->nn.cpp:80]   --->   Operation 22 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%icmp_ln28 = icmp_eq  i2 %i, i2 3" [nn.cpp:28->nn.cpp:80]   --->   Operation 23 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%add_ln28 = add i2 %i, i2 1" [nn.cpp:28->nn.cpp:80]   --->   Operation 24 'add' 'add_ln28' <Predicate = true> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.body8.i.split_ifconv, void %for.body24.i.preheader.exitStub" [nn.cpp:28->nn.cpp:80]   --->   Operation 25 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.64ns)   --->   "%tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %layer2_output_0_01_reload_read, i16 %layer2_output_1_02_reload_read, i16 %layer2_output_2_03_reload_read, i2 %i" [nn.cpp:30->nn.cpp:80]   --->   Operation 26 'mux' 'tmp_1' <Predicate = (!icmp_ln28)> <Delay = 1.64> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i16 %tmp_1" [nn.cpp:30->nn.cpp:80]   --->   Operation 27 'sext' 'sext_ln30' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.14ns)   --->   "%x = sub i17 %sext_ln30, i17 %conv_i_i13_i_i8_cast" [nn.cpp:30->nn.cpp:80]   --->   Operation 28 'sub' 'x' <Predicate = (!icmp_ln28)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%x_l_int = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %x, i32 8, i32 11" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:192->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 29 'partselect' 'x_l_int' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln194 = trunc i17 %x" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:194->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 30 'trunc' 'trunc_ln194' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%x_l_fract = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln194, i3 0" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:194->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 31 'bitconcatenate' 'x_l_fract' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 16" [nn.cpp:30->nn.cpp:80]   --->   Operation 32 'bitselect' 'tmp_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln202)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 11" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 33 'bitselect' 'tmp_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln202)   --->   "%overf = xor i1 %tmp_2, i1 %tmp_3" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 34 'xor' 'overf' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln202)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 12" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 35 'bitselect' 'tmp_4' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln202)   --->   "%xor_ln198 = xor i1 %tmp_2, i1 %tmp_4" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 36 'xor' 'xor_ln198' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 13" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 37 'bitselect' 'tmp_5' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%xor_ln198_1 = xor i1 %tmp_2, i1 %tmp_5" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 38 'xor' 'xor_ln198_1' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 14" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 39 'bitselect' 'tmp_6' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%xor_ln198_2 = xor i1 %tmp_2, i1 %tmp_6" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 40 'xor' 'xor_ln198_2' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_4)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 15" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 41 'bitselect' 'tmp_7' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_4)   --->   "%xor_ln198_3 = xor i1 %tmp_2, i1 %tmp_7" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 42 'xor' 'xor_ln198_3' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.77ns)   --->   "%icmp_ln202 = icmp_eq  i4 %x_l_int, i4 7" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 43 'icmp' 'icmp_ln202' <Predicate = (!icmp_ln28)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.12ns)   --->   "%icmp_ln202_1 = icmp_ugt  i11 %x_l_fract, i11 1280" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 44 'icmp' 'icmp_ln202_1' <Predicate = (!icmp_ln28)> <Delay = 2.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_4)   --->   "%and_ln202 = and i1 %icmp_ln202, i1 %icmp_ln202_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 45 'and' 'and_ln202' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %x, i32 7, i32 10" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:212->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 46 'partselect' 'tmp' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%x_msb_ind_2 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %x, i32 2, i32 6" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:214->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 47 'partselect' 'x_msb_ind_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln217 = trunc i17 %x" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:217->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 48 'trunc' 'trunc_ln217' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%x_lsb_ind = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln217, i3 0" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:217->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 49 'bitconcatenate' 'x_lsb_ind' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i5 %x_lsb_ind" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:230->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 50 'zext' 'zext_ln230' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%f_x_lsb_table_addr = getelementptr i11 %f_x_lsb_table, i64 0, i64 %zext_ln230" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:230->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 51 'getelementptr' 'f_x_lsb_table_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (2.15ns)   --->   "%f_x_lsb = load i5 %f_x_lsb_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:230->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 52 'load' 'f_x_lsb' <Predicate = (!icmp_ln28)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 32> <ROM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln245 = zext i5 %x_msb_ind_2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:245->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 53 'zext' 'zext_ln245' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%exp_x_msb_2_m_1_table_addr = getelementptr i25 %exp_x_msb_2_m_1_table, i64 0, i64 %zext_ln245" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:245->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 54 'getelementptr' 'exp_x_msb_2_m_1_table_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (2.15ns)   --->   "%exp_x_msb_2_m_1 = load i5 %exp_x_msb_2_m_1_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:245->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 55 'load' 'exp_x_msb_2_m_1' <Predicate = (!icmp_ln28)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_1 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln202 = or i1 %xor_ln198, i1 %overf" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 56 'or' 'or_ln202' <Predicate = (!icmp_ln28)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%or_ln202_1 = or i1 %xor_ln198_1, i1 %xor_ln198_2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 57 'or' 'or_ln202_1' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln202_2 = or i1 %or_ln202_1, i1 %or_ln202" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 58 'or' 'or_ln202_2' <Predicate = (!icmp_ln28)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_4)   --->   "%or_ln202_3 = or i1 %and_ln202, i1 %xor_ln198_3" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 59 'or' 'or_ln202_3' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln202_4 = or i1 %or_ln202_3, i1 %or_ln202_2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 60 'or' 'or_ln202_4' <Predicate = (!icmp_ln28)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (1.61ns)   --->   "%store_ln28 = store i2 %add_ln28, i2 %i_3" [nn.cpp:28->nn.cpp:80]   --->   Operation 61 'store' 'store_ln28' <Predicate = (!icmp_ln28)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 62 [1/2] (2.15ns)   --->   "%f_x_lsb = load i5 %f_x_lsb_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:230->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 62 'load' 'f_x_lsb' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 32> <ROM>
ST_2 : Operation 63 [1/2] (2.15ns)   --->   "%exp_x_msb_2_m_1 = load i5 %exp_x_msb_2_m_1_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:245->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 63 'load' 'exp_x_msb_2_m_1' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 3 <SV = 2> <Delay = 6.77>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%x_msb_ind_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %tmp_2, i4 %tmp" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:212->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 64 'bitconcatenate' 'x_msb_ind_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%exp_x_lsb_m_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i2.i5.i11, i2 %trunc_ln217, i5 0, i11 %f_x_lsb" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:233->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 65 'bitconcatenate' 'exp_x_lsb_m_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i25 %exp_x_msb_2_m_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:247->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 66 'zext' 'zext_ln247' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln247_1 = zext i18 %exp_x_lsb_m_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:247->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 67 'zext' 'zext_ln247_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (6.77ns)   --->   "%f_x_msb_2_lsb = mul i43 %zext_ln247, i43 %zext_ln247_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:247->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 68 'mul' 'f_x_msb_2_lsb' <Predicate = (!or_ln202_4)> <Delay = 6.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i19 @_ssdm_op_PartSelect.i19.i43.i32.i32, i43 %f_x_msb_2_lsb, i32 24, i32 42" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 69 'partselect' 'trunc_ln2' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln261 = zext i5 %x_msb_ind_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:261->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 70 'zext' 'zext_ln261' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_addr = getelementptr i25 %exp_x_msb_1_table, i64 0, i64 %zext_ln261" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:261->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 71 'getelementptr' 'exp_x_msb_1_table_addr' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (2.15ns)   --->   "%exp_x_msb_1 = load i5 %exp_x_msb_1_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:261->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 72 'load' 'exp_x_msb_1' <Predicate = (!or_ln202_4)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 4 <SV = 3> <Delay = 4.70>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i19 %trunc_ln2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 73 'zext' 'zext_ln249' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i2.i5.i11.i1, i2 %trunc_ln217, i5 0, i11 %f_x_lsb, i1 0" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 74 'bitconcatenate' 'shl_ln2' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln249_1 = zext i19 %shl_ln2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 75 'zext' 'zext_ln249_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (2.25ns)   --->   "%add_ln249 = add i20 %zext_ln249_1, i20 %zext_ln249" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 76 'add' 'add_ln249' <Predicate = (!or_ln202_4)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln249_2 = zext i20 %add_ln249" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 77 'zext' 'zext_ln249_2' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (2.45ns)   --->   "%exp_x_msb_2_lsb_m_1 = add i25 %exp_x_msb_2_m_1, i25 %zext_ln249_2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 78 'add' 'exp_x_msb_2_lsb_m_1' <Predicate = (!or_ln202_4)> <Delay = 2.45> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/2] (2.15ns)   --->   "%exp_x_msb_1 = load i5 %exp_x_msb_1_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:261->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 79 'load' 'exp_x_msb_1' <Predicate = (!or_ln202_4)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 5 <SV = 4> <Delay = 6.77>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln262 = zext i25 %exp_x_msb_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:262->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 80 'zext' 'zext_ln262' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln262_1 = zext i25 %exp_x_msb_2_lsb_m_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:262->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 81 'zext' 'zext_ln262_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (6.77ns)   --->   "%y_lo = mul i50 %zext_ln262_1, i50 %zext_ln262" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:262->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 82 'mul' 'y_lo' <Predicate = (!or_ln202_4)> <Delay = 6.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%y_lo_s = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %y_lo, i32 25, i32 49" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:263->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 83 'partselect' 'y_lo_s' <Predicate = (!or_ln202_4)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.45>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%y = xor i1 %tmp_2, i1 1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:203->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 84 'xor' 'y' <Predicate = (or_ln202_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%select_ln190 = select i1 %y, i22 4194303, i22 0" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:190->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 85 'select' 'select_ln190' <Predicate = (or_ln202_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (2.45ns)   --->   "%y_l = add i25 %exp_x_msb_1, i25 %y_lo_s" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:264->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 86 'add' 'y_l' <Predicate = (!or_ln202_4)> <Delay = 2.45> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%y_1 = partselect i22 @_ssdm_op_PartSelect.i22.i25.i32.i32, i25 %y_l, i32 3, i32 24" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:265->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 87 'partselect' 'y_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (1.11ns) (out node of the LUT)   --->   "%y_2 = select i1 %or_ln202_4, i22 %select_ln190, i22 %y_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 88 'select' 'y_2' <Predicate = true> <Delay = 1.11> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i2 @_ssdm_op_PartSelect.i2.i22.i32.i32, i22 %y_2, i32 20, i32 21" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:271->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 89 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (1.58ns)   --->   "%overf_1 = icmp_ne  i2 %tmp_8, i2 0" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:271->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 90 'icmp' 'overf_1' <Predicate = true> <Delay = 1.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %y_2, i32 19" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:271->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 91 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%overf_2 = or i1 %tmp_9, i1 %overf_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:271->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 92 'or' 'overf_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %y_2, i32 3, i32 18" [nn.cpp:30->nn.cpp:80]   --->   Operation 93 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (1.29ns) (out node of the LUT)   --->   "%select_ln274 = select i1 %overf_2, i16 65535, i16 %tmp_s" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:274->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 94 'select' 'select_ln274' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%sum_load = load i16 %sum"   --->   Operation 105 'load' 'sum_load' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %sum_4_out, i16 %sum_load"   --->   Operation 106 'write' 'write_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 107 'ret' 'ret_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.75>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%sum_load_1 = load i16 %sum" [nn.cpp:31->nn.cpp:80]   --->   Operation 95 'load' 'sum_load_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i2 %i" [nn.cpp:28->nn.cpp:80]   --->   Operation 96 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [nn.cpp:29->nn.cpp:80]   --->   Operation 97 'specpipeline' 'specpipeline_ln29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%speclooptripcount_ln19 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [nn.cpp:19->nn.cpp:80]   --->   Operation 98 'speclooptripcount' 'speclooptripcount_ln19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [nn.cpp:28->nn.cpp:80]   --->   Operation 99 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i16 %output_r, i64 0, i64 %zext_ln28" [nn.cpp:30->nn.cpp:80]   --->   Operation 100 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (2.15ns)   --->   "%store_ln30 = store i16 %select_ln274, i2 %output_r_addr" [nn.cpp:30->nn.cpp:80]   --->   Operation 101 'store' 'store_ln30' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 3> <RAM>
ST_7 : Operation 102 [1/1] (2.14ns)   --->   "%sum_4 = add i16 %select_ln274, i16 %sum_load_1" [nn.cpp:31->nn.cpp:80]   --->   Operation 102 'add' 'sum_4' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (1.61ns)   --->   "%store_ln28 = store i16 %sum_4, i16 %sum" [nn.cpp:28->nn.cpp:80]   --->   Operation 103 'store' 'store_ln28' <Predicate = true> <Delay = 1.61>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.body8.i" [nn.cpp:28->nn.cpp:80]   --->   Operation 104 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer2_output_0_01_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_output_1_02_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_output_2_03_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_i_i13_i_i8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ sum_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ f_x_lsb_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_2_m_1_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                            (alloca           ) [ 01111111]
i_3                            (alloca           ) [ 01000000]
conv_i_i13_i_i8_read           (read             ) [ 00000000]
layer2_output_2_03_reload_read (read             ) [ 00000000]
layer2_output_1_02_reload_read (read             ) [ 00000000]
layer2_output_0_01_reload_read (read             ) [ 00000000]
conv_i_i13_i_i8_cast           (sext             ) [ 00000000]
specmemcore_ln0                (specmemcore      ) [ 00000000]
specinterface_ln0              (specinterface    ) [ 00000000]
store_ln0                      (store            ) [ 00000000]
store_ln0                      (store            ) [ 00000000]
br_ln0                         (br               ) [ 00000000]
i                              (load             ) [ 01111111]
icmp_ln28                      (icmp             ) [ 01111110]
add_ln28                       (add              ) [ 00000000]
br_ln28                        (br               ) [ 00000000]
tmp_1                          (mux              ) [ 00000000]
sext_ln30                      (sext             ) [ 00000000]
x                              (sub              ) [ 00000000]
x_l_int                        (partselect       ) [ 00000000]
trunc_ln194                    (trunc            ) [ 00000000]
x_l_fract                      (bitconcatenate   ) [ 00000000]
tmp_2                          (bitselect        ) [ 01111110]
tmp_3                          (bitselect        ) [ 00000000]
overf                          (xor              ) [ 00000000]
tmp_4                          (bitselect        ) [ 00000000]
xor_ln198                      (xor              ) [ 00000000]
tmp_5                          (bitselect        ) [ 00000000]
xor_ln198_1                    (xor              ) [ 00000000]
tmp_6                          (bitselect        ) [ 00000000]
xor_ln198_2                    (xor              ) [ 00000000]
tmp_7                          (bitselect        ) [ 00000000]
xor_ln198_3                    (xor              ) [ 00000000]
icmp_ln202                     (icmp             ) [ 00000000]
icmp_ln202_1                   (icmp             ) [ 00000000]
and_ln202                      (and              ) [ 00000000]
tmp                            (partselect       ) [ 01110000]
x_msb_ind_2                    (partselect       ) [ 00000000]
trunc_ln217                    (trunc            ) [ 01111000]
x_lsb_ind                      (bitconcatenate   ) [ 00000000]
zext_ln230                     (zext             ) [ 00000000]
f_x_lsb_table_addr             (getelementptr    ) [ 01100000]
zext_ln245                     (zext             ) [ 00000000]
exp_x_msb_2_m_1_table_addr     (getelementptr    ) [ 01100000]
or_ln202                       (or               ) [ 00000000]
or_ln202_1                     (or               ) [ 00000000]
or_ln202_2                     (or               ) [ 00000000]
or_ln202_3                     (or               ) [ 00000000]
or_ln202_4                     (or               ) [ 01111110]
store_ln28                     (store            ) [ 00000000]
f_x_lsb                        (load             ) [ 01011000]
exp_x_msb_2_m_1                (load             ) [ 01011000]
x_msb_ind_1                    (bitconcatenate   ) [ 00000000]
exp_x_lsb_m_1                  (bitconcatenate   ) [ 00000000]
zext_ln247                     (zext             ) [ 00000000]
zext_ln247_1                   (zext             ) [ 00000000]
f_x_msb_2_lsb                  (mul              ) [ 00000000]
trunc_ln2                      (partselect       ) [ 01001000]
zext_ln261                     (zext             ) [ 00000000]
exp_x_msb_1_table_addr         (getelementptr    ) [ 01001000]
zext_ln249                     (zext             ) [ 00000000]
shl_ln2                        (bitconcatenate   ) [ 00000000]
zext_ln249_1                   (zext             ) [ 00000000]
add_ln249                      (add              ) [ 00000000]
zext_ln249_2                   (zext             ) [ 00000000]
exp_x_msb_2_lsb_m_1            (add              ) [ 01000100]
exp_x_msb_1                    (load             ) [ 01000110]
zext_ln262                     (zext             ) [ 00000000]
zext_ln262_1                   (zext             ) [ 00000000]
y_lo                           (mul              ) [ 00000000]
y_lo_s                         (partselect       ) [ 01000010]
y                              (xor              ) [ 00000000]
select_ln190                   (select           ) [ 00000000]
y_l                            (add              ) [ 00000000]
y_1                            (partselect       ) [ 00000000]
y_2                            (select           ) [ 00000000]
tmp_8                          (partselect       ) [ 00000000]
overf_1                        (icmp             ) [ 00000000]
tmp_9                          (bitselect        ) [ 00000000]
overf_2                        (or               ) [ 00000000]
tmp_s                          (partselect       ) [ 00000000]
select_ln274                   (select           ) [ 01000001]
sum_load_1                     (load             ) [ 00000000]
zext_ln28                      (zext             ) [ 00000000]
specpipeline_ln29              (specpipeline     ) [ 00000000]
speclooptripcount_ln19         (speclooptripcount) [ 00000000]
specloopname_ln28              (specloopname     ) [ 00000000]
output_r_addr                  (getelementptr    ) [ 00000000]
store_ln30                     (store            ) [ 00000000]
sum_4                          (add              ) [ 00000000]
store_ln28                     (store            ) [ 00000000]
br_ln28                        (br               ) [ 00000000]
sum_load                       (load             ) [ 00000000]
write_ln0                      (write            ) [ 00000000]
ret_ln0                        (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer2_output_0_01_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_0_01_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer2_output_1_02_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_1_02_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer2_output_2_03_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_2_03_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_i_i13_i_i8">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i_i13_i_i8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sum_4_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_4_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="f_x_lsb_table">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_lsb_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="exp_x_msb_2_m_1_table">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_2_m_1_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="exp_x_msb_1_table">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i16.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i2.i5.i11"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i2.i5.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i22.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="150" class="1004" name="sum_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="i_3_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="conv_i_i13_i_i8_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_i_i13_i_i8_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="layer2_output_2_03_reload_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_output_2_03_reload_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="layer2_output_1_02_reload_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_output_1_02_reload_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="layer2_output_0_01_reload_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_output_0_01_reload_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="write_ln0_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="0" index="2" bw="16" slack="0"/>
<pin id="186" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="189" class="1004" name="f_x_lsb_table_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="11" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="5" slack="0"/>
<pin id="193" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_lsb_table_addr/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="5" slack="0"/>
<pin id="198" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_lsb/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="exp_x_msb_2_m_1_table_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="25" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="5" slack="0"/>
<pin id="206" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_2_m_1_table_addr/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="0"/>
<pin id="211" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_2_m_1/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="exp_x_msb_1_table_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="25" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="5" slack="0"/>
<pin id="219" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_1_table_addr/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="0"/>
<pin id="224" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_1/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="output_r_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="2" slack="0"/>
<pin id="232" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr/7 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln30_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="2" slack="0"/>
<pin id="237" dir="0" index="1" bw="16" slack="1"/>
<pin id="238" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/7 "/>
</bind>
</comp>

<comp id="241" class="1004" name="y_lo_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="25" slack="0"/>
<pin id="243" dir="0" index="1" bw="25" slack="0"/>
<pin id="244" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="y_lo/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="conv_i_i13_i_i8_cast_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="0"/>
<pin id="247" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv_i_i13_i_i8_cast/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln0_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="2" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln0_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="i_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="2" slack="0"/>
<pin id="261" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln28_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="2" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="add_ln28_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="2" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="0"/>
<pin id="276" dir="0" index="1" bw="16" slack="0"/>
<pin id="277" dir="0" index="2" bw="16" slack="0"/>
<pin id="278" dir="0" index="3" bw="16" slack="0"/>
<pin id="279" dir="0" index="4" bw="2" slack="0"/>
<pin id="280" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="sext_ln30_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="0"/>
<pin id="288" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="x_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="16" slack="0"/>
<pin id="293" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="x_l_int_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="0"/>
<pin id="298" dir="0" index="1" bw="17" slack="0"/>
<pin id="299" dir="0" index="2" bw="5" slack="0"/>
<pin id="300" dir="0" index="3" bw="5" slack="0"/>
<pin id="301" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_l_int/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="trunc_ln194_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="17" slack="0"/>
<pin id="308" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln194/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="x_l_fract_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="11" slack="0"/>
<pin id="312" dir="0" index="1" bw="8" slack="0"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_l_fract/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_2_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="17" slack="0"/>
<pin id="321" dir="0" index="2" bw="6" slack="0"/>
<pin id="322" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_3_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="17" slack="0"/>
<pin id="329" dir="0" index="2" bw="5" slack="0"/>
<pin id="330" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="overf_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="overf/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_4_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="17" slack="0"/>
<pin id="343" dir="0" index="2" bw="5" slack="0"/>
<pin id="344" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="xor_ln198_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln198/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_5_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="17" slack="0"/>
<pin id="357" dir="0" index="2" bw="5" slack="0"/>
<pin id="358" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="xor_ln198_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln198_1/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_6_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="17" slack="0"/>
<pin id="371" dir="0" index="2" bw="5" slack="0"/>
<pin id="372" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="xor_ln198_2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln198_2/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_7_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="17" slack="0"/>
<pin id="385" dir="0" index="2" bw="5" slack="0"/>
<pin id="386" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="xor_ln198_3_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln198_3/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="icmp_ln202_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="0"/>
<pin id="398" dir="0" index="1" bw="4" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln202/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="icmp_ln202_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="11" slack="0"/>
<pin id="404" dir="0" index="1" bw="11" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln202_1/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="and_ln202_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln202/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="4" slack="0"/>
<pin id="416" dir="0" index="1" bw="17" slack="0"/>
<pin id="417" dir="0" index="2" bw="4" slack="0"/>
<pin id="418" dir="0" index="3" bw="5" slack="0"/>
<pin id="419" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="x_msb_ind_2_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="5" slack="0"/>
<pin id="426" dir="0" index="1" bw="17" slack="0"/>
<pin id="427" dir="0" index="2" bw="3" slack="0"/>
<pin id="428" dir="0" index="3" bw="4" slack="0"/>
<pin id="429" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_msb_ind_2/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="trunc_ln217_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="17" slack="0"/>
<pin id="436" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln217/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="x_lsb_ind_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="5" slack="0"/>
<pin id="440" dir="0" index="1" bw="2" slack="0"/>
<pin id="441" dir="0" index="2" bw="1" slack="0"/>
<pin id="442" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_lsb_ind/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln230_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="5" slack="0"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln230/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln245_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="5" slack="0"/>
<pin id="453" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln245/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="or_ln202_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="or_ln202_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_1/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="or_ln202_2_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_2/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="or_ln202_3_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_3/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="or_ln202_4_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_4/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="store_ln28_store_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="2" slack="0"/>
<pin id="488" dir="0" index="1" bw="2" slack="0"/>
<pin id="489" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="x_msb_ind_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="5" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="2"/>
<pin id="494" dir="0" index="2" bw="4" slack="2"/>
<pin id="495" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_msb_ind_1/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="exp_x_lsb_m_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="18" slack="0"/>
<pin id="499" dir="0" index="1" bw="2" slack="2"/>
<pin id="500" dir="0" index="2" bw="1" slack="0"/>
<pin id="501" dir="0" index="3" bw="11" slack="1"/>
<pin id="502" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_x_lsb_m_1/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln247_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="25" slack="1"/>
<pin id="507" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="zext_ln247_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="18" slack="0"/>
<pin id="510" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247_1/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="f_x_msb_2_lsb_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="25" slack="0"/>
<pin id="514" dir="0" index="1" bw="18" slack="0"/>
<pin id="515" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="f_x_msb_2_lsb/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="trunc_ln2_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="19" slack="0"/>
<pin id="520" dir="0" index="1" bw="43" slack="0"/>
<pin id="521" dir="0" index="2" bw="6" slack="0"/>
<pin id="522" dir="0" index="3" bw="7" slack="0"/>
<pin id="523" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln261_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="5" slack="0"/>
<pin id="530" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln261/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext_ln249_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="19" slack="1"/>
<pin id="535" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="shl_ln2_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="19" slack="0"/>
<pin id="538" dir="0" index="1" bw="2" slack="3"/>
<pin id="539" dir="0" index="2" bw="1" slack="0"/>
<pin id="540" dir="0" index="3" bw="11" slack="2"/>
<pin id="541" dir="0" index="4" bw="1" slack="0"/>
<pin id="542" dir="1" index="5" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="zext_ln249_1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="19" slack="0"/>
<pin id="548" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249_1/4 "/>
</bind>
</comp>

<comp id="550" class="1004" name="add_ln249_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="19" slack="0"/>
<pin id="552" dir="0" index="1" bw="19" slack="0"/>
<pin id="553" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln249/4 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln249_2_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="20" slack="0"/>
<pin id="558" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249_2/4 "/>
</bind>
</comp>

<comp id="560" class="1004" name="exp_x_msb_2_lsb_m_1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="25" slack="2"/>
<pin id="562" dir="0" index="1" bw="20" slack="0"/>
<pin id="563" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_x_msb_2_lsb_m_1/4 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln262_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="25" slack="1"/>
<pin id="567" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln262/5 "/>
</bind>
</comp>

<comp id="569" class="1004" name="zext_ln262_1_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="25" slack="1"/>
<pin id="571" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln262_1/5 "/>
</bind>
</comp>

<comp id="573" class="1004" name="y_lo_s_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="25" slack="0"/>
<pin id="575" dir="0" index="1" bw="50" slack="0"/>
<pin id="576" dir="0" index="2" bw="6" slack="0"/>
<pin id="577" dir="0" index="3" bw="7" slack="0"/>
<pin id="578" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_lo_s/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="y_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="5"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y/6 "/>
</bind>
</comp>

<comp id="588" class="1004" name="select_ln190_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="0" index="2" bw="1" slack="0"/>
<pin id="592" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln190/6 "/>
</bind>
</comp>

<comp id="596" class="1004" name="y_l_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="25" slack="2"/>
<pin id="598" dir="0" index="1" bw="25" slack="1"/>
<pin id="599" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_l/6 "/>
</bind>
</comp>

<comp id="600" class="1004" name="y_1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="22" slack="0"/>
<pin id="602" dir="0" index="1" bw="25" slack="0"/>
<pin id="603" dir="0" index="2" bw="3" slack="0"/>
<pin id="604" dir="0" index="3" bw="6" slack="0"/>
<pin id="605" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_1/6 "/>
</bind>
</comp>

<comp id="610" class="1004" name="y_2_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="5"/>
<pin id="612" dir="0" index="1" bw="22" slack="0"/>
<pin id="613" dir="0" index="2" bw="22" slack="0"/>
<pin id="614" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_2/6 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_8_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="2" slack="0"/>
<pin id="619" dir="0" index="1" bw="22" slack="0"/>
<pin id="620" dir="0" index="2" bw="6" slack="0"/>
<pin id="621" dir="0" index="3" bw="6" slack="0"/>
<pin id="622" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="627" class="1004" name="overf_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="2" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="overf_1/6 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_9_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="22" slack="0"/>
<pin id="636" dir="0" index="2" bw="6" slack="0"/>
<pin id="637" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="641" class="1004" name="overf_2_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="overf_2/6 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_s_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="16" slack="0"/>
<pin id="649" dir="0" index="1" bw="22" slack="0"/>
<pin id="650" dir="0" index="2" bw="3" slack="0"/>
<pin id="651" dir="0" index="3" bw="6" slack="0"/>
<pin id="652" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="657" class="1004" name="select_ln274_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="0" index="2" bw="16" slack="0"/>
<pin id="661" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln274/6 "/>
</bind>
</comp>

<comp id="665" class="1004" name="sum_load_1_load_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="16" slack="6"/>
<pin id="667" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_1/7 "/>
</bind>
</comp>

<comp id="668" class="1004" name="zext_ln28_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="2" slack="6"/>
<pin id="670" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/7 "/>
</bind>
</comp>

<comp id="672" class="1004" name="sum_4_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="16" slack="1"/>
<pin id="674" dir="0" index="1" bw="16" slack="0"/>
<pin id="675" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_4/7 "/>
</bind>
</comp>

<comp id="677" class="1004" name="store_ln28_store_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="16" slack="0"/>
<pin id="679" dir="0" index="1" bw="16" slack="6"/>
<pin id="680" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/7 "/>
</bind>
</comp>

<comp id="682" class="1004" name="sum_load_load_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="16" slack="5"/>
<pin id="684" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/6 "/>
</bind>
</comp>

<comp id="686" class="1005" name="sum_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="16" slack="0"/>
<pin id="688" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="694" class="1005" name="i_3_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="2" slack="0"/>
<pin id="696" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="701" class="1005" name="i_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="2" slack="6"/>
<pin id="703" dir="1" index="1" bw="2" slack="6"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="706" class="1005" name="icmp_ln28_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="5"/>
<pin id="708" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="710" class="1005" name="tmp_2_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="2"/>
<pin id="712" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="716" class="1005" name="tmp_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="4" slack="2"/>
<pin id="718" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="721" class="1005" name="trunc_ln217_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="2" slack="2"/>
<pin id="723" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln217 "/>
</bind>
</comp>

<comp id="727" class="1005" name="f_x_lsb_table_addr_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="5" slack="1"/>
<pin id="729" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_x_lsb_table_addr "/>
</bind>
</comp>

<comp id="732" class="1005" name="exp_x_msb_2_m_1_table_addr_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="5" slack="1"/>
<pin id="734" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_m_1_table_addr "/>
</bind>
</comp>

<comp id="737" class="1005" name="or_ln202_4_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="2"/>
<pin id="739" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="or_ln202_4 "/>
</bind>
</comp>

<comp id="742" class="1005" name="f_x_lsb_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="11" slack="1"/>
<pin id="744" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="f_x_lsb "/>
</bind>
</comp>

<comp id="748" class="1005" name="exp_x_msb_2_m_1_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="25" slack="1"/>
<pin id="750" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_m_1 "/>
</bind>
</comp>

<comp id="754" class="1005" name="trunc_ln2_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="19" slack="1"/>
<pin id="756" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="759" class="1005" name="exp_x_msb_1_table_addr_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="5" slack="1"/>
<pin id="761" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_table_addr "/>
</bind>
</comp>

<comp id="764" class="1005" name="exp_x_msb_2_lsb_m_1_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="25" slack="1"/>
<pin id="766" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_lsb_m_1 "/>
</bind>
</comp>

<comp id="769" class="1005" name="exp_x_msb_1_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="25" slack="1"/>
<pin id="771" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1 "/>
</bind>
</comp>

<comp id="775" class="1005" name="y_lo_s_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="25" slack="1"/>
<pin id="777" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="y_lo_s "/>
</bind>
</comp>

<comp id="780" class="1005" name="select_ln274_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="16" slack="1"/>
<pin id="782" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln274 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="153"><net_src comp="18" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="20" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="20" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="20" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="2" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="20" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="0" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="148" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="10" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="88" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="189" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="14" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="88" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="202" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="16" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="88" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="215" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="8" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="88" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="228" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="248"><net_src comp="158" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="40" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="42" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="266"><net_src comp="259" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="44" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="259" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="46" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="281"><net_src comp="48" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="176" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="170" pin="2"/><net_sink comp="274" pin=2"/></net>

<net id="284"><net_src comp="164" pin="2"/><net_sink comp="274" pin=3"/></net>

<net id="285"><net_src comp="259" pin="1"/><net_sink comp="274" pin=4"/></net>

<net id="289"><net_src comp="274" pin="5"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="245" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="50" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="290" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="52" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="305"><net_src comp="54" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="309"><net_src comp="290" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="56" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="306" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="58" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="323"><net_src comp="60" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="290" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="62" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="331"><net_src comp="60" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="290" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="54" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="338"><net_src comp="318" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="326" pin="3"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="60" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="290" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="64" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="352"><net_src comp="318" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="340" pin="3"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="60" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="290" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="66" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="366"><net_src comp="318" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="354" pin="3"/><net_sink comp="362" pin=1"/></net>

<net id="373"><net_src comp="60" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="290" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="68" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="380"><net_src comp="318" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="368" pin="3"/><net_sink comp="376" pin=1"/></net>

<net id="387"><net_src comp="60" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="290" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="70" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="394"><net_src comp="318" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="382" pin="3"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="296" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="72" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="310" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="74" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="396" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="402" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="420"><net_src comp="50" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="290" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="422"><net_src comp="76" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="423"><net_src comp="78" pin="0"/><net_sink comp="414" pin=3"/></net>

<net id="430"><net_src comp="80" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="290" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="432"><net_src comp="82" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="433"><net_src comp="84" pin="0"/><net_sink comp="424" pin=3"/></net>

<net id="437"><net_src comp="290" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="443"><net_src comp="86" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="434" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="58" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="449"><net_src comp="438" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="454"><net_src comp="424" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="460"><net_src comp="348" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="334" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="362" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="376" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="462" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="456" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="408" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="390" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="474" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="468" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="268" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="496"><net_src comp="90" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="503"><net_src comp="92" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="94" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="511"><net_src comp="497" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="505" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="508" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="524"><net_src comp="96" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="512" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="526"><net_src comp="98" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="527"><net_src comp="100" pin="0"/><net_sink comp="518" pin=3"/></net>

<net id="531"><net_src comp="491" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="543"><net_src comp="102" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="94" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="545"><net_src comp="104" pin="0"/><net_sink comp="536" pin=4"/></net>

<net id="549"><net_src comp="536" pin="5"/><net_sink comp="546" pin=0"/></net>

<net id="554"><net_src comp="546" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="533" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="559"><net_src comp="550" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="564"><net_src comp="556" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="565" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="572"><net_src comp="569" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="579"><net_src comp="106" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="241" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="581"><net_src comp="108" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="582"><net_src comp="110" pin="0"/><net_sink comp="573" pin=3"/></net>

<net id="587"><net_src comp="112" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="583" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="114" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="595"><net_src comp="116" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="606"><net_src comp="118" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="596" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="608"><net_src comp="120" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="609"><net_src comp="98" pin="0"/><net_sink comp="600" pin=3"/></net>

<net id="615"><net_src comp="588" pin="3"/><net_sink comp="610" pin=1"/></net>

<net id="616"><net_src comp="600" pin="4"/><net_sink comp="610" pin=2"/></net>

<net id="623"><net_src comp="122" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="610" pin="3"/><net_sink comp="617" pin=1"/></net>

<net id="625"><net_src comp="124" pin="0"/><net_sink comp="617" pin=2"/></net>

<net id="626"><net_src comp="126" pin="0"/><net_sink comp="617" pin=3"/></net>

<net id="631"><net_src comp="617" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="40" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="638"><net_src comp="128" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="610" pin="3"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="130" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="645"><net_src comp="633" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="627" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="653"><net_src comp="132" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="654"><net_src comp="610" pin="3"/><net_sink comp="647" pin=1"/></net>

<net id="655"><net_src comp="120" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="656"><net_src comp="134" pin="0"/><net_sink comp="647" pin=3"/></net>

<net id="662"><net_src comp="641" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="136" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="664"><net_src comp="647" pin="4"/><net_sink comp="657" pin=2"/></net>

<net id="671"><net_src comp="668" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="676"><net_src comp="665" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="681"><net_src comp="672" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="685"><net_src comp="682" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="689"><net_src comp="150" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="692"><net_src comp="686" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="693"><net_src comp="686" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="697"><net_src comp="154" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="699"><net_src comp="694" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="700"><net_src comp="694" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="704"><net_src comp="259" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="709"><net_src comp="262" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="318" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="715"><net_src comp="710" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="719"><net_src comp="414" pin="4"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="724"><net_src comp="434" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="730"><net_src comp="189" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="735"><net_src comp="202" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="740"><net_src comp="480" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="745"><net_src comp="196" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="497" pin=3"/></net>

<net id="747"><net_src comp="742" pin="1"/><net_sink comp="536" pin=3"/></net>

<net id="751"><net_src comp="209" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="757"><net_src comp="518" pin="4"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="762"><net_src comp="215" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="767"><net_src comp="560" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="772"><net_src comp="222" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="774"><net_src comp="769" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="778"><net_src comp="573" pin="4"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="783"><net_src comp="657" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="785"><net_src comp="780" pin="1"/><net_sink comp="672" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {7 }
	Port: sum_4_out | {6 }
 - Input state : 
	Port: neural_network_Pipeline_VITIS_LOOP_28_2 : layer2_output_0_01_reload | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_28_2 : layer2_output_1_02_reload | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_28_2 : layer2_output_2_03_reload | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_28_2 : conv_i_i13_i_i8 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_28_2 : f_x_lsb_table | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_28_2 : exp_x_msb_2_m_1_table | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_28_2 : exp_x_msb_1_table | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i : 1
		icmp_ln28 : 2
		add_ln28 : 2
		br_ln28 : 3
		tmp_1 : 2
		sext_ln30 : 3
		x : 4
		x_l_int : 5
		trunc_ln194 : 5
		x_l_fract : 6
		tmp_2 : 5
		tmp_3 : 5
		overf : 6
		tmp_4 : 5
		xor_ln198 : 6
		tmp_5 : 5
		xor_ln198_1 : 6
		tmp_6 : 5
		xor_ln198_2 : 6
		tmp_7 : 5
		xor_ln198_3 : 6
		icmp_ln202 : 6
		icmp_ln202_1 : 7
		and_ln202 : 8
		tmp : 5
		x_msb_ind_2 : 5
		trunc_ln217 : 5
		x_lsb_ind : 6
		zext_ln230 : 7
		f_x_lsb_table_addr : 8
		f_x_lsb : 9
		zext_ln245 : 6
		exp_x_msb_2_m_1_table_addr : 7
		exp_x_msb_2_m_1 : 8
		or_ln202 : 6
		or_ln202_1 : 6
		or_ln202_2 : 6
		or_ln202_3 : 8
		or_ln202_4 : 8
		store_ln28 : 3
	State 2
	State 3
		zext_ln247_1 : 1
		f_x_msb_2_lsb : 2
		trunc_ln2 : 3
		zext_ln261 : 1
		exp_x_msb_1_table_addr : 2
		exp_x_msb_1 : 3
	State 4
		zext_ln249_1 : 1
		add_ln249 : 2
		zext_ln249_2 : 3
		exp_x_msb_2_lsb_m_1 : 4
	State 5
		y_lo : 1
		y_lo_s : 2
	State 6
		y_1 : 1
		y_2 : 2
		tmp_8 : 3
		overf_1 : 4
		tmp_9 : 3
		overf_2 : 5
		tmp_s : 3
		select_ln274 : 5
		write_ln0 : 1
	State 7
		output_r_addr : 1
		store_ln30 : 2
		sum_4 : 1
		store_ln28 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|
| Operation|               Functional Unit              |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|
|          |               add_ln28_fu_268              |    0    |    0    |    10   |
|          |              add_ln249_fu_550              |    0    |    0    |    26   |
|    add   |         exp_x_msb_2_lsb_m_1_fu_560         |    0    |    0    |    32   |
|          |                 y_l_fu_596                 |    0    |    0    |    32   |
|          |                sum_4_fu_672                |    0    |    0    |    23   |
|----------|--------------------------------------------|---------|---------|---------|
|    mul   |                 y_lo_fu_241                |    2    |    0    |    48   |
|          |            f_x_msb_2_lsb_fu_512            |    1    |    0    |    48   |
|----------|--------------------------------------------|---------|---------|---------|
|          |              icmp_ln28_fu_262              |    0    |    0    |    10   |
|   icmp   |              icmp_ln202_fu_396             |    0    |    0    |    13   |
|          |             icmp_ln202_1_fu_402            |    0    |    0    |    18   |
|          |               overf_1_fu_627               |    0    |    0    |    10   |
|----------|--------------------------------------------|---------|---------|---------|
|          |             select_ln190_fu_588            |    0    |    0    |    2    |
|  select  |                 y_2_fu_610                 |    0    |    0    |    22   |
|          |             select_ln274_fu_657            |    0    |    0    |    16   |
|----------|--------------------------------------------|---------|---------|---------|
|    sub   |                  x_fu_290                  |    0    |    0    |    23   |
|----------|--------------------------------------------|---------|---------|---------|
|    mux   |                tmp_1_fu_274                |    0    |    0    |    13   |
|----------|--------------------------------------------|---------|---------|---------|
|          |                overf_fu_334                |    0    |    0    |    2    |
|          |              xor_ln198_fu_348              |    0    |    0    |    2    |
|    xor   |             xor_ln198_1_fu_362             |    0    |    0    |    2    |
|          |             xor_ln198_2_fu_376             |    0    |    0    |    2    |
|          |             xor_ln198_3_fu_390             |    0    |    0    |    2    |
|          |                  y_fu_583                  |    0    |    0    |    2    |
|----------|--------------------------------------------|---------|---------|---------|
|          |               or_ln202_fu_456              |    0    |    0    |    2    |
|          |              or_ln202_1_fu_462             |    0    |    0    |    2    |
|    or    |              or_ln202_2_fu_468             |    0    |    0    |    2    |
|          |              or_ln202_3_fu_474             |    0    |    0    |    2    |
|          |              or_ln202_4_fu_480             |    0    |    0    |    2    |
|          |               overf_2_fu_641               |    0    |    0    |    2    |
|----------|--------------------------------------------|---------|---------|---------|
|    and   |              and_ln202_fu_408              |    0    |    0    |    2    |
|----------|--------------------------------------------|---------|---------|---------|
|          |      conv_i_i13_i_i8_read_read_fu_158      |    0    |    0    |    0    |
|   read   | layer2_output_2_03_reload_read_read_fu_164 |    0    |    0    |    0    |
|          | layer2_output_1_02_reload_read_read_fu_170 |    0    |    0    |    0    |
|          | layer2_output_0_01_reload_read_read_fu_176 |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|   write  |           write_ln0_write_fu_182           |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|   sext   |         conv_i_i13_i_i8_cast_fu_245        |    0    |    0    |    0    |
|          |              sext_ln30_fu_286              |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|          |               x_l_int_fu_296               |    0    |    0    |    0    |
|          |                 tmp_fu_414                 |    0    |    0    |    0    |
|          |             x_msb_ind_2_fu_424             |    0    |    0    |    0    |
|partselect|              trunc_ln2_fu_518              |    0    |    0    |    0    |
|          |                y_lo_s_fu_573               |    0    |    0    |    0    |
|          |                 y_1_fu_600                 |    0    |    0    |    0    |
|          |                tmp_8_fu_617                |    0    |    0    |    0    |
|          |                tmp_s_fu_647                |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|   trunc  |             trunc_ln194_fu_306             |    0    |    0    |    0    |
|          |             trunc_ln217_fu_434             |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|          |              x_l_fract_fu_310              |    0    |    0    |    0    |
|          |              x_lsb_ind_fu_438              |    0    |    0    |    0    |
|bitconcatenate|             x_msb_ind_1_fu_491             |    0    |    0    |    0    |
|          |            exp_x_lsb_m_1_fu_497            |    0    |    0    |    0    |
|          |               shl_ln2_fu_536               |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|          |                tmp_2_fu_318                |    0    |    0    |    0    |
|          |                tmp_3_fu_326                |    0    |    0    |    0    |
|          |                tmp_4_fu_340                |    0    |    0    |    0    |
| bitselect|                tmp_5_fu_354                |    0    |    0    |    0    |
|          |                tmp_6_fu_368                |    0    |    0    |    0    |
|          |                tmp_7_fu_382                |    0    |    0    |    0    |
|          |                tmp_9_fu_633                |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|          |              zext_ln230_fu_446             |    0    |    0    |    0    |
|          |              zext_ln245_fu_451             |    0    |    0    |    0    |
|          |              zext_ln247_fu_505             |    0    |    0    |    0    |
|          |             zext_ln247_1_fu_508            |    0    |    0    |    0    |
|          |              zext_ln261_fu_528             |    0    |    0    |    0    |
|   zext   |              zext_ln249_fu_533             |    0    |    0    |    0    |
|          |             zext_ln249_1_fu_546            |    0    |    0    |    0    |
|          |             zext_ln249_2_fu_556            |    0    |    0    |    0    |
|          |              zext_ln262_fu_565             |    0    |    0    |    0    |
|          |             zext_ln262_1_fu_569            |    0    |    0    |    0    |
|          |              zext_ln28_fu_668              |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|   Total  |                                            |    3    |    0    |   372   |
|----------|--------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|        exp_x_msb_1_reg_769       |   25   |
|  exp_x_msb_1_table_addr_reg_759  |    5   |
|    exp_x_msb_2_lsb_m_1_reg_764   |   25   |
|      exp_x_msb_2_m_1_reg_748     |   25   |
|exp_x_msb_2_m_1_table_addr_reg_732|    5   |
|          f_x_lsb_reg_742         |   11   |
|    f_x_lsb_table_addr_reg_727    |    5   |
|            i_3_reg_694           |    2   |
|             i_reg_701            |    2   |
|         icmp_ln28_reg_706        |    1   |
|        or_ln202_4_reg_737        |    1   |
|       select_ln274_reg_780       |   16   |
|            sum_reg_686           |   16   |
|           tmp_2_reg_710          |    1   |
|            tmp_reg_716           |    4   |
|        trunc_ln217_reg_721       |    2   |
|         trunc_ln2_reg_754        |   19   |
|          y_lo_s_reg_775          |   25   |
+----------------------------------+--------+
|               Total              |   190  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_196 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_209 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_222 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   30   ||   4.83  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   372  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   190  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    4   |   190  |   399  |
+-----------+--------+--------+--------+--------+
