--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml SCHEME.twx SCHEME.ncd -o SCHEME.twr SCHEME.pcf -ucf GenIO.ucf

Design file:              SCHEME.ncd
Physical constraint file: SCHEME.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2121 paths analyzed, 407 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.401ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_13/enemies<0>.X_5 (SLICE_X55Y14.CE), 44 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/vcs_3 (FF)
  Destination:          XLXI_13/enemies<0>.X_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.385ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.074 - 0.090)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/vcs_3 to XLXI_13/enemies<0>.X_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y25.YQ      Tcko                  0.567   XLXI_5/vcs<10>
                                                       XLXI_5/vcs_3
    SLICE_X65Y41.F1      net (fanout=12)       2.438   XLXI_5/vcs<3>
    SLICE_X65Y41.COUT    Topcyf                1.011   XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<3>
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_lut<2>
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<2>
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<3>
    SLICE_X65Y42.CIN     net (fanout=1)        0.000   XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<3>
    SLICE_X65Y42.COUT    Tbyp                  0.103   XLXI_5/Mcompar_v_sync_cmp_ge0000_lut<4>
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<4>
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<5>
    SLICE_X65Y43.CIN     net (fanout=1)        0.000   XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<5>
    SLICE_X65Y43.XB      Tcinxb                0.352   XLXI_5/v_sync_cmp_ge0000
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<6>
    SLICE_X54Y32.F3      net (fanout=2)        1.182   XLXI_5/v_sync_cmp_ge0000
    SLICE_X54Y32.X       Tilo                  0.660   XLXI_13/enemies<1>_X_and0000
                                                       XLXI_13/enemies<1>_X_and000041
    SLICE_X55Y14.CE      net (fanout=5)        1.589   XLXI_13/enemies<1>_X_and0000
    SLICE_X55Y14.CLK     Tceck                 0.483   XLXI_13/enemies<0>.X_5
                                                       XLXI_13/enemies<0>.X_5
    -------------------------------------------------  ---------------------------
    Total                                      8.385ns (3.176ns logic, 5.209ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/vcs_7 (FF)
  Destination:          XLXI_13/enemies<0>.X_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.303ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.074 - 0.091)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/vcs_7 to XLXI_13/enemies<0>.X_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y22.XQ      Tcko                  0.515   XLXI_5/vcs<7>
                                                       XLXI_5/vcs_7
    SLICE_X65Y42.F3      net (fanout=11)       2.511   XLXI_5/vcs<7>
    SLICE_X65Y42.COUT    Topcyf                1.011   XLXI_5/Mcompar_v_sync_cmp_ge0000_lut<4>
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_lut<4>
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<4>
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<5>
    SLICE_X65Y43.CIN     net (fanout=1)        0.000   XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<5>
    SLICE_X65Y43.XB      Tcinxb                0.352   XLXI_5/v_sync_cmp_ge0000
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<6>
    SLICE_X54Y32.F3      net (fanout=2)        1.182   XLXI_5/v_sync_cmp_ge0000
    SLICE_X54Y32.X       Tilo                  0.660   XLXI_13/enemies<1>_X_and0000
                                                       XLXI_13/enemies<1>_X_and000041
    SLICE_X55Y14.CE      net (fanout=5)        1.589   XLXI_13/enemies<1>_X_and0000
    SLICE_X55Y14.CLK     Tceck                 0.483   XLXI_13/enemies<0>.X_5
                                                       XLXI_13/enemies<0>.X_5
    -------------------------------------------------  ---------------------------
    Total                                      8.303ns (3.021ns logic, 5.282ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/vcs_8 (FF)
  Destination:          XLXI_13/enemies<0>.X_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.799ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.074 - 0.090)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/vcs_8 to XLXI_13/enemies<0>.X_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y24.YQ      Tcko                  0.567   XLXI_5/vcs<9>
                                                       XLXI_5/vcs_8
    SLICE_X65Y42.F2      net (fanout=11)       1.955   XLXI_5/vcs<8>
    SLICE_X65Y42.COUT    Topcyf                1.011   XLXI_5/Mcompar_v_sync_cmp_ge0000_lut<4>
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_lut<4>
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<4>
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<5>
    SLICE_X65Y43.CIN     net (fanout=1)        0.000   XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<5>
    SLICE_X65Y43.XB      Tcinxb                0.352   XLXI_5/v_sync_cmp_ge0000
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<6>
    SLICE_X54Y32.F3      net (fanout=2)        1.182   XLXI_5/v_sync_cmp_ge0000
    SLICE_X54Y32.X       Tilo                  0.660   XLXI_13/enemies<1>_X_and0000
                                                       XLXI_13/enemies<1>_X_and000041
    SLICE_X55Y14.CE      net (fanout=5)        1.589   XLXI_13/enemies<1>_X_and0000
    SLICE_X55Y14.CLK     Tceck                 0.483   XLXI_13/enemies<0>.X_5
                                                       XLXI_13/enemies<0>.X_5
    -------------------------------------------------  ---------------------------
    Total                                      7.799ns (3.073ns logic, 4.726ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_13/enemies<0>.X_6 (SLICE_X55Y14.CE), 44 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/vcs_3 (FF)
  Destination:          XLXI_13/enemies<0>.X_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.385ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.074 - 0.090)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/vcs_3 to XLXI_13/enemies<0>.X_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y25.YQ      Tcko                  0.567   XLXI_5/vcs<10>
                                                       XLXI_5/vcs_3
    SLICE_X65Y41.F1      net (fanout=12)       2.438   XLXI_5/vcs<3>
    SLICE_X65Y41.COUT    Topcyf                1.011   XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<3>
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_lut<2>
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<2>
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<3>
    SLICE_X65Y42.CIN     net (fanout=1)        0.000   XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<3>
    SLICE_X65Y42.COUT    Tbyp                  0.103   XLXI_5/Mcompar_v_sync_cmp_ge0000_lut<4>
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<4>
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<5>
    SLICE_X65Y43.CIN     net (fanout=1)        0.000   XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<5>
    SLICE_X65Y43.XB      Tcinxb                0.352   XLXI_5/v_sync_cmp_ge0000
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<6>
    SLICE_X54Y32.F3      net (fanout=2)        1.182   XLXI_5/v_sync_cmp_ge0000
    SLICE_X54Y32.X       Tilo                  0.660   XLXI_13/enemies<1>_X_and0000
                                                       XLXI_13/enemies<1>_X_and000041
    SLICE_X55Y14.CE      net (fanout=5)        1.589   XLXI_13/enemies<1>_X_and0000
    SLICE_X55Y14.CLK     Tceck                 0.483   XLXI_13/enemies<0>.X_5
                                                       XLXI_13/enemies<0>.X_6
    -------------------------------------------------  ---------------------------
    Total                                      8.385ns (3.176ns logic, 5.209ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/vcs_7 (FF)
  Destination:          XLXI_13/enemies<0>.X_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.303ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.074 - 0.091)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/vcs_7 to XLXI_13/enemies<0>.X_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y22.XQ      Tcko                  0.515   XLXI_5/vcs<7>
                                                       XLXI_5/vcs_7
    SLICE_X65Y42.F3      net (fanout=11)       2.511   XLXI_5/vcs<7>
    SLICE_X65Y42.COUT    Topcyf                1.011   XLXI_5/Mcompar_v_sync_cmp_ge0000_lut<4>
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_lut<4>
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<4>
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<5>
    SLICE_X65Y43.CIN     net (fanout=1)        0.000   XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<5>
    SLICE_X65Y43.XB      Tcinxb                0.352   XLXI_5/v_sync_cmp_ge0000
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<6>
    SLICE_X54Y32.F3      net (fanout=2)        1.182   XLXI_5/v_sync_cmp_ge0000
    SLICE_X54Y32.X       Tilo                  0.660   XLXI_13/enemies<1>_X_and0000
                                                       XLXI_13/enemies<1>_X_and000041
    SLICE_X55Y14.CE      net (fanout=5)        1.589   XLXI_13/enemies<1>_X_and0000
    SLICE_X55Y14.CLK     Tceck                 0.483   XLXI_13/enemies<0>.X_5
                                                       XLXI_13/enemies<0>.X_6
    -------------------------------------------------  ---------------------------
    Total                                      8.303ns (3.021ns logic, 5.282ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/vcs_8 (FF)
  Destination:          XLXI_13/enemies<0>.X_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.799ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.074 - 0.090)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/vcs_8 to XLXI_13/enemies<0>.X_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y24.YQ      Tcko                  0.567   XLXI_5/vcs<9>
                                                       XLXI_5/vcs_8
    SLICE_X65Y42.F2      net (fanout=11)       1.955   XLXI_5/vcs<8>
    SLICE_X65Y42.COUT    Topcyf                1.011   XLXI_5/Mcompar_v_sync_cmp_ge0000_lut<4>
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_lut<4>
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<4>
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<5>
    SLICE_X65Y43.CIN     net (fanout=1)        0.000   XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<5>
    SLICE_X65Y43.XB      Tcinxb                0.352   XLXI_5/v_sync_cmp_ge0000
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<6>
    SLICE_X54Y32.F3      net (fanout=2)        1.182   XLXI_5/v_sync_cmp_ge0000
    SLICE_X54Y32.X       Tilo                  0.660   XLXI_13/enemies<1>_X_and0000
                                                       XLXI_13/enemies<1>_X_and000041
    SLICE_X55Y14.CE      net (fanout=5)        1.589   XLXI_13/enemies<1>_X_and0000
    SLICE_X55Y14.CLK     Tceck                 0.483   XLXI_13/enemies<0>.X_5
                                                       XLXI_13/enemies<0>.X_6
    -------------------------------------------------  ---------------------------
    Total                                      7.799ns (3.073ns logic, 4.726ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_13/enemies<0>.X_7 (SLICE_X55Y15.CE), 44 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/vcs_3 (FF)
  Destination:          XLXI_13/enemies<0>.X_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.385ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.074 - 0.090)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/vcs_3 to XLXI_13/enemies<0>.X_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y25.YQ      Tcko                  0.567   XLXI_5/vcs<10>
                                                       XLXI_5/vcs_3
    SLICE_X65Y41.F1      net (fanout=12)       2.438   XLXI_5/vcs<3>
    SLICE_X65Y41.COUT    Topcyf                1.011   XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<3>
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_lut<2>
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<2>
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<3>
    SLICE_X65Y42.CIN     net (fanout=1)        0.000   XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<3>
    SLICE_X65Y42.COUT    Tbyp                  0.103   XLXI_5/Mcompar_v_sync_cmp_ge0000_lut<4>
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<4>
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<5>
    SLICE_X65Y43.CIN     net (fanout=1)        0.000   XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<5>
    SLICE_X65Y43.XB      Tcinxb                0.352   XLXI_5/v_sync_cmp_ge0000
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<6>
    SLICE_X54Y32.F3      net (fanout=2)        1.182   XLXI_5/v_sync_cmp_ge0000
    SLICE_X54Y32.X       Tilo                  0.660   XLXI_13/enemies<1>_X_and0000
                                                       XLXI_13/enemies<1>_X_and000041
    SLICE_X55Y15.CE      net (fanout=5)        1.589   XLXI_13/enemies<1>_X_and0000
    SLICE_X55Y15.CLK     Tceck                 0.483   XLXI_13/enemies<0>.X_7
                                                       XLXI_13/enemies<0>.X_7
    -------------------------------------------------  ---------------------------
    Total                                      8.385ns (3.176ns logic, 5.209ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/vcs_7 (FF)
  Destination:          XLXI_13/enemies<0>.X_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.303ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.074 - 0.091)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/vcs_7 to XLXI_13/enemies<0>.X_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y22.XQ      Tcko                  0.515   XLXI_5/vcs<7>
                                                       XLXI_5/vcs_7
    SLICE_X65Y42.F3      net (fanout=11)       2.511   XLXI_5/vcs<7>
    SLICE_X65Y42.COUT    Topcyf                1.011   XLXI_5/Mcompar_v_sync_cmp_ge0000_lut<4>
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_lut<4>
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<4>
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<5>
    SLICE_X65Y43.CIN     net (fanout=1)        0.000   XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<5>
    SLICE_X65Y43.XB      Tcinxb                0.352   XLXI_5/v_sync_cmp_ge0000
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<6>
    SLICE_X54Y32.F3      net (fanout=2)        1.182   XLXI_5/v_sync_cmp_ge0000
    SLICE_X54Y32.X       Tilo                  0.660   XLXI_13/enemies<1>_X_and0000
                                                       XLXI_13/enemies<1>_X_and000041
    SLICE_X55Y15.CE      net (fanout=5)        1.589   XLXI_13/enemies<1>_X_and0000
    SLICE_X55Y15.CLK     Tceck                 0.483   XLXI_13/enemies<0>.X_7
                                                       XLXI_13/enemies<0>.X_7
    -------------------------------------------------  ---------------------------
    Total                                      8.303ns (3.021ns logic, 5.282ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/vcs_8 (FF)
  Destination:          XLXI_13/enemies<0>.X_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.799ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.074 - 0.090)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/vcs_8 to XLXI_13/enemies<0>.X_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y24.YQ      Tcko                  0.567   XLXI_5/vcs<9>
                                                       XLXI_5/vcs_8
    SLICE_X65Y42.F2      net (fanout=11)       1.955   XLXI_5/vcs<8>
    SLICE_X65Y42.COUT    Topcyf                1.011   XLXI_5/Mcompar_v_sync_cmp_ge0000_lut<4>
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_lut<4>
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<4>
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<5>
    SLICE_X65Y43.CIN     net (fanout=1)        0.000   XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<5>
    SLICE_X65Y43.XB      Tcinxb                0.352   XLXI_5/v_sync_cmp_ge0000
                                                       XLXI_5/Mcompar_v_sync_cmp_ge0000_cy<6>
    SLICE_X54Y32.F3      net (fanout=2)        1.182   XLXI_5/v_sync_cmp_ge0000
    SLICE_X54Y32.X       Tilo                  0.660   XLXI_13/enemies<1>_X_and0000
                                                       XLXI_13/enemies<1>_X_and000041
    SLICE_X55Y15.CE      net (fanout=5)        1.589   XLXI_13/enemies<1>_X_and0000
    SLICE_X55Y15.CLK     Tceck                 0.483   XLXI_13/enemies<0>.X_7
                                                       XLXI_13/enemies<0>.X_7
    -------------------------------------------------  ---------------------------
    Total                                      7.799ns (3.073ns logic, 4.726ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_9/in_player_action (SLICE_X53Y58.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.847ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_10/B1_Status_0 (FF)
  Destination:          XLXI_9/in_player_action (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.855ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.016 - 0.008)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_10/B1_Status_0 to XLXI_9/in_player_action
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y60.YQ      Tcko                  0.409   XLXN_15<0>
                                                       XLXI_10/B1_Status_0
    SLICE_X53Y58.BY      net (fanout=1)        0.329   XLXN_15<0>
    SLICE_X53Y58.CLK     Tckdi       (-Th)    -0.117   XLXI_9/in_player_action
                                                       XLXI_9/in_player_action
    -------------------------------------------------  ---------------------------
    Total                                      0.855ns (0.526ns logic, 0.329ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_10/srCmdF4_1 (SLICE_X67Y84.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.851ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_10/srCmdF4_2 (FF)
  Destination:          XLXI_10/srCmdF4_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.851ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_10/srCmdF4_2 to XLXI_10/srCmdF4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y85.YQ      Tcko                  0.454   XLXI_10/srCmdF4<3>
                                                       XLXI_10/srCmdF4_2
    SLICE_X67Y84.BX      net (fanout=1)        0.317   XLXI_10/srCmdF4<2>
    SLICE_X67Y84.CLK     Tckdi       (-Th)    -0.080   XLXI_10/srCmdF4<1>
                                                       XLXI_10/srCmdF4_1
    -------------------------------------------------  ---------------------------
    Total                                      0.851ns (0.534ns logic, 0.317ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_10/srCmdF4_4 (SLICE_X65Y85.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.857ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_10/srCmdF4_52 (FF)
  Destination:          XLXI_10/srCmdF4_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.855ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.010 - 0.012)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_10/srCmdF4_52 to XLXI_10/srCmdF4_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y87.YQ      Tcko                  0.409   XLXI_10/srCmdF4_52
                                                       XLXI_10/srCmdF4_52
    SLICE_X65Y85.BY      net (fanout=1)        0.329   XLXI_10/srCmdF4_52
    SLICE_X65Y85.CLK     Tckdi       (-Th)    -0.117   XLXI_10/srCmdF4<9>
                                                       XLXI_10/srCmdF4_4
    -------------------------------------------------  ---------------------------
    Total                                      0.855ns (0.526ns logic, 0.329ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_10/cntWDog<4>/CLK
  Logical resource: XLXI_10/cntWDog_4/CK
  Location pin: SLICE_X54Y83.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: XLXI_10/cntWDog<4>/CLK
  Logical resource: XLXI_10/cntWDog_4/CK
  Location pin: SLICE_X54Y83.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_5/hcs<1>/CLK
  Logical resource: XLXI_5/hcs_1/CK
  Location pin: SLICE_X46Y27.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |    8.401|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2121 paths, 0 nets, and 713 connections

Design statistics:
   Minimum period:   8.401ns{1}   (Maximum frequency: 119.033MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 26 10:52:46 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 117 MB



