INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HBat/Documents/GitHub/hbat_win_vscode/vivado/myOr/myOr.srcs/sources_1/new/myOr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myOr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HBat/Documents/GitHub/hbat_win_vscode/vivado/myOr/myOr.srcs/sim_1/new/myOr_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myOr_S
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HBat/Documents/GitHub/hbat_win_vscode/vivado/myOr/myOr.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
