
Vending_machine.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bafc  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000079c  0800bd00  0800bd00  0001bd00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c49c  0800c49c  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800c49c  0800c49c  0001c49c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c4a4  0800c4a4  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c4a4  0800c4a4  0001c4a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c4a8  0800c4a8  0001c4a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800c4ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004c4  200001e8  0800c690  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200006ac  0800c690  000206ac  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e3be  00000000  00000000  00020212  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003576  00000000  00000000  0003e5d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f70  00000000  00000000  00041b48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e18  00000000  00000000  00042ab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004f06  00000000  00000000  000438d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015f42  00000000  00000000  000487d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f7054  00000000  00000000  0005e718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0015576c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005284  00000000  00000000  001557c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001e8 	.word	0x200001e8
 800021c:	00000000 	.word	0x00000000
 8000220:	0800bce4 	.word	0x0800bce4

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001ec 	.word	0x200001ec
 800023c:	0800bce4 	.word	0x0800bce4

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295
 8000678:	f04f 30ff 	movne.w	r0, #4294967295
 800067c:	f000 b9a6 	b.w	80009cc <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f83e 	bl	8000708 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__aeabi_d2lz>:
 8000698:	b508      	push	{r3, lr}
 800069a:	4602      	mov	r2, r0
 800069c:	460b      	mov	r3, r1
 800069e:	ec43 2b17 	vmov	d7, r2, r3
 80006a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006aa:	d403      	bmi.n	80006b4 <__aeabi_d2lz+0x1c>
 80006ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006b0:	f000 b80a 	b.w	80006c8 <__aeabi_d2ulz>
 80006b4:	eeb1 7b47 	vneg.f64	d7, d7
 80006b8:	ec51 0b17 	vmov	r0, r1, d7
 80006bc:	f000 f804 	bl	80006c8 <__aeabi_d2ulz>
 80006c0:	4240      	negs	r0, r0
 80006c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c6:	bd08      	pop	{r3, pc}

080006c8 <__aeabi_d2ulz>:
 80006c8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80006f8 <__aeabi_d2ulz+0x30>
 80006cc:	ec41 0b17 	vmov	d7, r0, r1
 80006d0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000700 <__aeabi_d2ulz+0x38>
 80006d4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006d8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006dc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006e0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006e8:	ee16 1a10 	vmov	r1, s12
 80006ec:	ee17 0a90 	vmov	r0, s15
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	f3af 8000 	nop.w
 80006f8:	00000000 	.word	0x00000000
 80006fc:	3df00000 	.word	0x3df00000
 8000700:	00000000 	.word	0x00000000
 8000704:	41f00000 	.word	0x41f00000

08000708 <__udivmoddi4>:
 8000708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800070c:	9d08      	ldr	r5, [sp, #32]
 800070e:	4604      	mov	r4, r0
 8000710:	468c      	mov	ip, r1
 8000712:	2b00      	cmp	r3, #0
 8000714:	f040 8083 	bne.w	800081e <__udivmoddi4+0x116>
 8000718:	428a      	cmp	r2, r1
 800071a:	4617      	mov	r7, r2
 800071c:	d947      	bls.n	80007ae <__udivmoddi4+0xa6>
 800071e:	fab2 f282 	clz	r2, r2
 8000722:	b142      	cbz	r2, 8000736 <__udivmoddi4+0x2e>
 8000724:	f1c2 0020 	rsb	r0, r2, #32
 8000728:	fa24 f000 	lsr.w	r0, r4, r0
 800072c:	4091      	lsls	r1, r2
 800072e:	4097      	lsls	r7, r2
 8000730:	ea40 0c01 	orr.w	ip, r0, r1
 8000734:	4094      	lsls	r4, r2
 8000736:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800073a:	0c23      	lsrs	r3, r4, #16
 800073c:	fbbc f6f8 	udiv	r6, ip, r8
 8000740:	fa1f fe87 	uxth.w	lr, r7
 8000744:	fb08 c116 	mls	r1, r8, r6, ip
 8000748:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800074c:	fb06 f10e 	mul.w	r1, r6, lr
 8000750:	4299      	cmp	r1, r3
 8000752:	d909      	bls.n	8000768 <__udivmoddi4+0x60>
 8000754:	18fb      	adds	r3, r7, r3
 8000756:	f106 30ff 	add.w	r0, r6, #4294967295
 800075a:	f080 8119 	bcs.w	8000990 <__udivmoddi4+0x288>
 800075e:	4299      	cmp	r1, r3
 8000760:	f240 8116 	bls.w	8000990 <__udivmoddi4+0x288>
 8000764:	3e02      	subs	r6, #2
 8000766:	443b      	add	r3, r7
 8000768:	1a5b      	subs	r3, r3, r1
 800076a:	b2a4      	uxth	r4, r4
 800076c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000770:	fb08 3310 	mls	r3, r8, r0, r3
 8000774:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000778:	fb00 fe0e 	mul.w	lr, r0, lr
 800077c:	45a6      	cmp	lr, r4
 800077e:	d909      	bls.n	8000794 <__udivmoddi4+0x8c>
 8000780:	193c      	adds	r4, r7, r4
 8000782:	f100 33ff 	add.w	r3, r0, #4294967295
 8000786:	f080 8105 	bcs.w	8000994 <__udivmoddi4+0x28c>
 800078a:	45a6      	cmp	lr, r4
 800078c:	f240 8102 	bls.w	8000994 <__udivmoddi4+0x28c>
 8000790:	3802      	subs	r0, #2
 8000792:	443c      	add	r4, r7
 8000794:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000798:	eba4 040e 	sub.w	r4, r4, lr
 800079c:	2600      	movs	r6, #0
 800079e:	b11d      	cbz	r5, 80007a8 <__udivmoddi4+0xa0>
 80007a0:	40d4      	lsrs	r4, r2
 80007a2:	2300      	movs	r3, #0
 80007a4:	e9c5 4300 	strd	r4, r3, [r5]
 80007a8:	4631      	mov	r1, r6
 80007aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ae:	b902      	cbnz	r2, 80007b2 <__udivmoddi4+0xaa>
 80007b0:	deff      	udf	#255	; 0xff
 80007b2:	fab2 f282 	clz	r2, r2
 80007b6:	2a00      	cmp	r2, #0
 80007b8:	d150      	bne.n	800085c <__udivmoddi4+0x154>
 80007ba:	1bcb      	subs	r3, r1, r7
 80007bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007c0:	fa1f f887 	uxth.w	r8, r7
 80007c4:	2601      	movs	r6, #1
 80007c6:	fbb3 fcfe 	udiv	ip, r3, lr
 80007ca:	0c21      	lsrs	r1, r4, #16
 80007cc:	fb0e 331c 	mls	r3, lr, ip, r3
 80007d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80007d4:	fb08 f30c 	mul.w	r3, r8, ip
 80007d8:	428b      	cmp	r3, r1
 80007da:	d907      	bls.n	80007ec <__udivmoddi4+0xe4>
 80007dc:	1879      	adds	r1, r7, r1
 80007de:	f10c 30ff 	add.w	r0, ip, #4294967295
 80007e2:	d202      	bcs.n	80007ea <__udivmoddi4+0xe2>
 80007e4:	428b      	cmp	r3, r1
 80007e6:	f200 80e9 	bhi.w	80009bc <__udivmoddi4+0x2b4>
 80007ea:	4684      	mov	ip, r0
 80007ec:	1ac9      	subs	r1, r1, r3
 80007ee:	b2a3      	uxth	r3, r4
 80007f0:	fbb1 f0fe 	udiv	r0, r1, lr
 80007f4:	fb0e 1110 	mls	r1, lr, r0, r1
 80007f8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80007fc:	fb08 f800 	mul.w	r8, r8, r0
 8000800:	45a0      	cmp	r8, r4
 8000802:	d907      	bls.n	8000814 <__udivmoddi4+0x10c>
 8000804:	193c      	adds	r4, r7, r4
 8000806:	f100 33ff 	add.w	r3, r0, #4294967295
 800080a:	d202      	bcs.n	8000812 <__udivmoddi4+0x10a>
 800080c:	45a0      	cmp	r8, r4
 800080e:	f200 80d9 	bhi.w	80009c4 <__udivmoddi4+0x2bc>
 8000812:	4618      	mov	r0, r3
 8000814:	eba4 0408 	sub.w	r4, r4, r8
 8000818:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800081c:	e7bf      	b.n	800079e <__udivmoddi4+0x96>
 800081e:	428b      	cmp	r3, r1
 8000820:	d909      	bls.n	8000836 <__udivmoddi4+0x12e>
 8000822:	2d00      	cmp	r5, #0
 8000824:	f000 80b1 	beq.w	800098a <__udivmoddi4+0x282>
 8000828:	2600      	movs	r6, #0
 800082a:	e9c5 0100 	strd	r0, r1, [r5]
 800082e:	4630      	mov	r0, r6
 8000830:	4631      	mov	r1, r6
 8000832:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000836:	fab3 f683 	clz	r6, r3
 800083a:	2e00      	cmp	r6, #0
 800083c:	d14a      	bne.n	80008d4 <__udivmoddi4+0x1cc>
 800083e:	428b      	cmp	r3, r1
 8000840:	d302      	bcc.n	8000848 <__udivmoddi4+0x140>
 8000842:	4282      	cmp	r2, r0
 8000844:	f200 80b8 	bhi.w	80009b8 <__udivmoddi4+0x2b0>
 8000848:	1a84      	subs	r4, r0, r2
 800084a:	eb61 0103 	sbc.w	r1, r1, r3
 800084e:	2001      	movs	r0, #1
 8000850:	468c      	mov	ip, r1
 8000852:	2d00      	cmp	r5, #0
 8000854:	d0a8      	beq.n	80007a8 <__udivmoddi4+0xa0>
 8000856:	e9c5 4c00 	strd	r4, ip, [r5]
 800085a:	e7a5      	b.n	80007a8 <__udivmoddi4+0xa0>
 800085c:	f1c2 0320 	rsb	r3, r2, #32
 8000860:	fa20 f603 	lsr.w	r6, r0, r3
 8000864:	4097      	lsls	r7, r2
 8000866:	fa01 f002 	lsl.w	r0, r1, r2
 800086a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800086e:	40d9      	lsrs	r1, r3
 8000870:	4330      	orrs	r0, r6
 8000872:	0c03      	lsrs	r3, r0, #16
 8000874:	fbb1 f6fe 	udiv	r6, r1, lr
 8000878:	fa1f f887 	uxth.w	r8, r7
 800087c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000880:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000884:	fb06 f108 	mul.w	r1, r6, r8
 8000888:	4299      	cmp	r1, r3
 800088a:	fa04 f402 	lsl.w	r4, r4, r2
 800088e:	d909      	bls.n	80008a4 <__udivmoddi4+0x19c>
 8000890:	18fb      	adds	r3, r7, r3
 8000892:	f106 3cff 	add.w	ip, r6, #4294967295
 8000896:	f080 808d 	bcs.w	80009b4 <__udivmoddi4+0x2ac>
 800089a:	4299      	cmp	r1, r3
 800089c:	f240 808a 	bls.w	80009b4 <__udivmoddi4+0x2ac>
 80008a0:	3e02      	subs	r6, #2
 80008a2:	443b      	add	r3, r7
 80008a4:	1a5b      	subs	r3, r3, r1
 80008a6:	b281      	uxth	r1, r0
 80008a8:	fbb3 f0fe 	udiv	r0, r3, lr
 80008ac:	fb0e 3310 	mls	r3, lr, r0, r3
 80008b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008b4:	fb00 f308 	mul.w	r3, r0, r8
 80008b8:	428b      	cmp	r3, r1
 80008ba:	d907      	bls.n	80008cc <__udivmoddi4+0x1c4>
 80008bc:	1879      	adds	r1, r7, r1
 80008be:	f100 3cff 	add.w	ip, r0, #4294967295
 80008c2:	d273      	bcs.n	80009ac <__udivmoddi4+0x2a4>
 80008c4:	428b      	cmp	r3, r1
 80008c6:	d971      	bls.n	80009ac <__udivmoddi4+0x2a4>
 80008c8:	3802      	subs	r0, #2
 80008ca:	4439      	add	r1, r7
 80008cc:	1acb      	subs	r3, r1, r3
 80008ce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80008d2:	e778      	b.n	80007c6 <__udivmoddi4+0xbe>
 80008d4:	f1c6 0c20 	rsb	ip, r6, #32
 80008d8:	fa03 f406 	lsl.w	r4, r3, r6
 80008dc:	fa22 f30c 	lsr.w	r3, r2, ip
 80008e0:	431c      	orrs	r4, r3
 80008e2:	fa20 f70c 	lsr.w	r7, r0, ip
 80008e6:	fa01 f306 	lsl.w	r3, r1, r6
 80008ea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80008ee:	fa21 f10c 	lsr.w	r1, r1, ip
 80008f2:	431f      	orrs	r7, r3
 80008f4:	0c3b      	lsrs	r3, r7, #16
 80008f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80008fa:	fa1f f884 	uxth.w	r8, r4
 80008fe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000902:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000906:	fb09 fa08 	mul.w	sl, r9, r8
 800090a:	458a      	cmp	sl, r1
 800090c:	fa02 f206 	lsl.w	r2, r2, r6
 8000910:	fa00 f306 	lsl.w	r3, r0, r6
 8000914:	d908      	bls.n	8000928 <__udivmoddi4+0x220>
 8000916:	1861      	adds	r1, r4, r1
 8000918:	f109 30ff 	add.w	r0, r9, #4294967295
 800091c:	d248      	bcs.n	80009b0 <__udivmoddi4+0x2a8>
 800091e:	458a      	cmp	sl, r1
 8000920:	d946      	bls.n	80009b0 <__udivmoddi4+0x2a8>
 8000922:	f1a9 0902 	sub.w	r9, r9, #2
 8000926:	4421      	add	r1, r4
 8000928:	eba1 010a 	sub.w	r1, r1, sl
 800092c:	b2bf      	uxth	r7, r7
 800092e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000932:	fb0e 1110 	mls	r1, lr, r0, r1
 8000936:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800093a:	fb00 f808 	mul.w	r8, r0, r8
 800093e:	45b8      	cmp	r8, r7
 8000940:	d907      	bls.n	8000952 <__udivmoddi4+0x24a>
 8000942:	19e7      	adds	r7, r4, r7
 8000944:	f100 31ff 	add.w	r1, r0, #4294967295
 8000948:	d22e      	bcs.n	80009a8 <__udivmoddi4+0x2a0>
 800094a:	45b8      	cmp	r8, r7
 800094c:	d92c      	bls.n	80009a8 <__udivmoddi4+0x2a0>
 800094e:	3802      	subs	r0, #2
 8000950:	4427      	add	r7, r4
 8000952:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000956:	eba7 0708 	sub.w	r7, r7, r8
 800095a:	fba0 8902 	umull	r8, r9, r0, r2
 800095e:	454f      	cmp	r7, r9
 8000960:	46c6      	mov	lr, r8
 8000962:	4649      	mov	r1, r9
 8000964:	d31a      	bcc.n	800099c <__udivmoddi4+0x294>
 8000966:	d017      	beq.n	8000998 <__udivmoddi4+0x290>
 8000968:	b15d      	cbz	r5, 8000982 <__udivmoddi4+0x27a>
 800096a:	ebb3 020e 	subs.w	r2, r3, lr
 800096e:	eb67 0701 	sbc.w	r7, r7, r1
 8000972:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000976:	40f2      	lsrs	r2, r6
 8000978:	ea4c 0202 	orr.w	r2, ip, r2
 800097c:	40f7      	lsrs	r7, r6
 800097e:	e9c5 2700 	strd	r2, r7, [r5]
 8000982:	2600      	movs	r6, #0
 8000984:	4631      	mov	r1, r6
 8000986:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800098a:	462e      	mov	r6, r5
 800098c:	4628      	mov	r0, r5
 800098e:	e70b      	b.n	80007a8 <__udivmoddi4+0xa0>
 8000990:	4606      	mov	r6, r0
 8000992:	e6e9      	b.n	8000768 <__udivmoddi4+0x60>
 8000994:	4618      	mov	r0, r3
 8000996:	e6fd      	b.n	8000794 <__udivmoddi4+0x8c>
 8000998:	4543      	cmp	r3, r8
 800099a:	d2e5      	bcs.n	8000968 <__udivmoddi4+0x260>
 800099c:	ebb8 0e02 	subs.w	lr, r8, r2
 80009a0:	eb69 0104 	sbc.w	r1, r9, r4
 80009a4:	3801      	subs	r0, #1
 80009a6:	e7df      	b.n	8000968 <__udivmoddi4+0x260>
 80009a8:	4608      	mov	r0, r1
 80009aa:	e7d2      	b.n	8000952 <__udivmoddi4+0x24a>
 80009ac:	4660      	mov	r0, ip
 80009ae:	e78d      	b.n	80008cc <__udivmoddi4+0x1c4>
 80009b0:	4681      	mov	r9, r0
 80009b2:	e7b9      	b.n	8000928 <__udivmoddi4+0x220>
 80009b4:	4666      	mov	r6, ip
 80009b6:	e775      	b.n	80008a4 <__udivmoddi4+0x19c>
 80009b8:	4630      	mov	r0, r6
 80009ba:	e74a      	b.n	8000852 <__udivmoddi4+0x14a>
 80009bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80009c0:	4439      	add	r1, r7
 80009c2:	e713      	b.n	80007ec <__udivmoddi4+0xe4>
 80009c4:	3802      	subs	r0, #2
 80009c6:	443c      	add	r4, r7
 80009c8:	e724      	b.n	8000814 <__udivmoddi4+0x10c>
 80009ca:	bf00      	nop

080009cc <__aeabi_idiv0>:
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop

080009d0 <init_application>:

//static uint64_t lastTime1 = 0;
//static uint64_t lastTime2 = 0;
//static int sensorIndex = 0;

void init_application(){
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b082      	sub	sp, #8
 80009d4:	af00      	add	r7, sp, #0
	printf("STM32 SPI Slave Ready\r\n"); // Print ready message
 80009d6:	4815      	ldr	r0, [pc, #84]	; (8000a2c <init_application+0x5c>)
 80009d8:	f007 fc28 	bl	800822c <puts>
	//HAL_SPI_Receive_IT(&hspi1, spi_rx_buffer, SPI_BUFFER_SIZE);
	HAL_SPI_TransmitReceive_IT(&hspi1, spi_tx_buffer, spi_rx_buffer, SPI_BUFFER_SIZE);
 80009dc:	2306      	movs	r3, #6
 80009de:	4a14      	ldr	r2, [pc, #80]	; (8000a30 <init_application+0x60>)
 80009e0:	4914      	ldr	r1, [pc, #80]	; (8000a34 <init_application+0x64>)
 80009e2:	4815      	ldr	r0, [pc, #84]	; (8000a38 <init_application+0x68>)
 80009e4:	f005 fa9a 	bl	8005f1c <HAL_SPI_TransmitReceive_IT>
	//setFanMode();

	uint8_t red = 255;
 80009e8:	23ff      	movs	r3, #255	; 0xff
 80009ea:	70fb      	strb	r3, [r7, #3]
	uint8_t green = 255;
 80009ec:	23ff      	movs	r3, #255	; 0xff
 80009ee:	70bb      	strb	r3, [r7, #2]
	uint8_t blue = 255;
 80009f0:	23ff      	movs	r3, #255	; 0xff
 80009f2:	707b      	strb	r3, [r7, #1]
	uint8_t mode = 0xFF;
 80009f4:	23ff      	movs	r3, #255	; 0xff
 80009f6:	703b      	strb	r3, [r7, #0]

	//CheckTemperature(SENSOR_AHT20_6);



    for(int i = 1; i <= 14; i++) {
 80009f8:	2301      	movs	r3, #1
 80009fa:	607b      	str	r3, [r7, #4]
 80009fc:	e00e      	b.n	8000a1c <init_application+0x4c>
    	Send_Price(i, 0x00, 0x0A);
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	b29b      	uxth	r3, r3
 8000a02:	220a      	movs	r2, #10
 8000a04:	2100      	movs	r1, #0
 8000a06:	4618      	mov	r0, r3
 8000a08:	f000 fb94 	bl	8001134 <Send_Price>
    	//HAL_Delay(100);
        //Send_RGB(i + 100, red, green, blue, mode);
        open_cabinet(i);
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	b2db      	uxtb	r3, r3
 8000a10:	4618      	mov	r0, r3
 8000a12:	f000 fbcd 	bl	80011b0 <open_cabinet>
    for(int i = 1; i <= 14; i++) {
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	3301      	adds	r3, #1
 8000a1a:	607b      	str	r3, [r7, #4]
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	2b0e      	cmp	r3, #14
 8000a20:	dded      	ble.n	80009fe <init_application+0x2e>

    }


}
 8000a22:	bf00      	nop
 8000a24:	bf00      	nop
 8000a26:	3708      	adds	r7, #8
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	bd80      	pop	{r7, pc}
 8000a2c:	0800bd00 	.word	0x0800bd00
 8000a30:	20000680 	.word	0x20000680
 8000a34:	20000688 	.word	0x20000688
 8000a38:	200004d8 	.word	0x200004d8

08000a3c <loop_application>:

void loop_application(){
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	af00      	add	r7, sp, #0


	if(getSPIFlag()){
 8000a40:	f000 ffe6 	bl	8001a10 <getSPIFlag>
 8000a44:	4603      	mov	r3, r0
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d004      	beq.n	8000a54 <loop_application+0x18>
		Process_SPI_Command(rpi_msg, SPI_BUFFER_SIZE);
 8000a4a:	2106      	movs	r1, #6
 8000a4c:	4812      	ldr	r0, [pc, #72]	; (8000a98 <loop_application+0x5c>)
 8000a4e:	f001 f829 	bl	8001aa4 <Process_SPI_Command>
		    sensorIndex = (sensorIndex + 1) % 4;
		}
		*/
	}

}
 8000a52:	e01e      	b.n	8000a92 <loop_application+0x56>
		if(getSendSPIFlag() && get_error_flag()) HandleState();
 8000a54:	f000 ffe8 	bl	8001a28 <getSendSPIFlag>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d006      	beq.n	8000a6c <loop_application+0x30>
 8000a5e:	f000 f9df 	bl	8000e20 <get_error_flag>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d001      	beq.n	8000a6c <loop_application+0x30>
 8000a68:	f000 f9f2 	bl	8000e50 <HandleState>
		if(getSendSPIFlag() && get_locker_flag()) CheckAllLockersAfterDelay();
 8000a6c:	f000 ffdc 	bl	8001a28 <getSendSPIFlag>
 8000a70:	4603      	mov	r3, r0
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d006      	beq.n	8000a84 <loop_application+0x48>
 8000a76:	f000 f9df 	bl	8000e38 <get_locker_flag>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d001      	beq.n	8000a84 <loop_application+0x48>
 8000a80:	f000 fab4 	bl	8000fec <CheckAllLockersAfterDelay>
		if(getClimateFlag()) setFanMode();
 8000a84:	f000 f81a 	bl	8000abc <getClimateFlag>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d001      	beq.n	8000a92 <loop_application+0x56>
 8000a8e:	f000 f821 	bl	8000ad4 <setFanMode>
}
 8000a92:	bf00      	nop
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	20000690 	.word	0x20000690

08000a9c <setClimateFlag>:
bool climate_flag = false;
bool auto_flag = false;



void setClimateFlag(bool flag){
 8000a9c:	b480      	push	{r7}
 8000a9e:	b083      	sub	sp, #12
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	71fb      	strb	r3, [r7, #7]
	climate_flag = flag;
 8000aa6:	4a04      	ldr	r2, [pc, #16]	; (8000ab8 <setClimateFlag+0x1c>)
 8000aa8:	79fb      	ldrb	r3, [r7, #7]
 8000aaa:	7013      	strb	r3, [r2, #0]
}
 8000aac:	bf00      	nop
 8000aae:	370c      	adds	r7, #12
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab6:	4770      	bx	lr
 8000ab8:	20000204 	.word	0x20000204

08000abc <getClimateFlag>:
bool getClimateFlag(){
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
	return climate_flag;
 8000ac0:	4b03      	ldr	r3, [pc, #12]	; (8000ad0 <getClimateFlag+0x14>)
 8000ac2:	781b      	ldrb	r3, [r3, #0]
}
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop
 8000ad0:	20000204 	.word	0x20000204

08000ad4 <setFanMode>:
}
bool getAutoFlag(){
	return auto_flag;
}

void setFanMode(){
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0
    switch (fanMode){
 8000ad8:	4bcc      	ldr	r3, [pc, #816]	; (8000e0c <setFanMode+0x338>)
 8000ada:	781b      	ldrb	r3, [r3, #0]
 8000adc:	2b07      	cmp	r3, #7
 8000ade:	dc19      	bgt.n	8000b14 <setFanMode+0x40>
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	f2c0 816b 	blt.w	8000dbc <setFanMode+0x2e8>
 8000ae6:	2b07      	cmp	r3, #7
 8000ae8:	f200 8168 	bhi.w	8000dbc <setFanMode+0x2e8>
 8000aec:	a201      	add	r2, pc, #4	; (adr r2, 8000af4 <setFanMode+0x20>)
 8000aee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000af2:	bf00      	nop
 8000af4:	08000b1d 	.word	0x08000b1d
 8000af8:	08000b67 	.word	0x08000b67
 8000afc:	08000bb1 	.word	0x08000bb1
 8000b00:	08000bfb 	.word	0x08000bfb
 8000b04:	08000c45 	.word	0x08000c45
 8000b08:	08000c8f 	.word	0x08000c8f
 8000b0c:	08000cd9 	.word	0x08000cd9
 8000b10:	08000d23 	.word	0x08000d23
 8000b14:	2bff      	cmp	r3, #255	; 0xff
 8000b16:	f000 8129 	beq.w	8000d6c <setFanMode+0x298>
 8000b1a:	e14f      	b.n	8000dbc <setFanMode+0x2e8>
        case 0:
            // All OFF
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, RESET);
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	2104      	movs	r1, #4
 8000b20:	48bb      	ldr	r0, [pc, #748]	; (8000e10 <setFanMode+0x33c>)
 8000b22:	f002 fb4b 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_3, RESET);
 8000b26:	2200      	movs	r2, #0
 8000b28:	2108      	movs	r1, #8
 8000b2a:	48b9      	ldr	r0, [pc, #740]	; (8000e10 <setFanMode+0x33c>)
 8000b2c:	f002 fb46 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_4, RESET);
 8000b30:	2200      	movs	r2, #0
 8000b32:	2110      	movs	r1, #16
 8000b34:	48b6      	ldr	r0, [pc, #728]	; (8000e10 <setFanMode+0x33c>)
 8000b36:	f002 fb41 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_5, RESET);
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	2120      	movs	r1, #32
 8000b3e:	48b4      	ldr	r0, [pc, #720]	; (8000e10 <setFanMode+0x33c>)
 8000b40:	f002 fb3c 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, RESET);
 8000b44:	2200      	movs	r2, #0
 8000b46:	2140      	movs	r1, #64	; 0x40
 8000b48:	48b1      	ldr	r0, [pc, #708]	; (8000e10 <setFanMode+0x33c>)
 8000b4a:	f002 fb37 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7, RESET);
 8000b4e:	2200      	movs	r2, #0
 8000b50:	2180      	movs	r1, #128	; 0x80
 8000b52:	48af      	ldr	r0, [pc, #700]	; (8000e10 <setFanMode+0x33c>)
 8000b54:	f002 fb32 	bl	80031bc <HAL_GPIO_WritePin>
            climate_flag = false;
 8000b58:	4bae      	ldr	r3, [pc, #696]	; (8000e14 <setFanMode+0x340>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	701a      	strb	r2, [r3, #0]
            auto_flag = false;
 8000b5e:	4bae      	ldr	r3, [pc, #696]	; (8000e18 <setFanMode+0x344>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	701a      	strb	r2, [r3, #0]
            break;
 8000b64:	e14f      	b.n	8000e06 <setFanMode+0x332>

        case 1:
            // Fan1 ON, others OFF
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, SET);
 8000b66:	2201      	movs	r2, #1
 8000b68:	2104      	movs	r1, #4
 8000b6a:	48a9      	ldr	r0, [pc, #676]	; (8000e10 <setFanMode+0x33c>)
 8000b6c:	f002 fb26 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_3, RESET);
 8000b70:	2200      	movs	r2, #0
 8000b72:	2108      	movs	r1, #8
 8000b74:	48a6      	ldr	r0, [pc, #664]	; (8000e10 <setFanMode+0x33c>)
 8000b76:	f002 fb21 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_4, RESET);
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	2110      	movs	r1, #16
 8000b7e:	48a4      	ldr	r0, [pc, #656]	; (8000e10 <setFanMode+0x33c>)
 8000b80:	f002 fb1c 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_5, RESET);
 8000b84:	2200      	movs	r2, #0
 8000b86:	2120      	movs	r1, #32
 8000b88:	48a1      	ldr	r0, [pc, #644]	; (8000e10 <setFanMode+0x33c>)
 8000b8a:	f002 fb17 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, RESET);
 8000b8e:	2200      	movs	r2, #0
 8000b90:	2140      	movs	r1, #64	; 0x40
 8000b92:	489f      	ldr	r0, [pc, #636]	; (8000e10 <setFanMode+0x33c>)
 8000b94:	f002 fb12 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7, RESET);
 8000b98:	2200      	movs	r2, #0
 8000b9a:	2180      	movs	r1, #128	; 0x80
 8000b9c:	489c      	ldr	r0, [pc, #624]	; (8000e10 <setFanMode+0x33c>)
 8000b9e:	f002 fb0d 	bl	80031bc <HAL_GPIO_WritePin>
            climate_flag = false;
 8000ba2:	4b9c      	ldr	r3, [pc, #624]	; (8000e14 <setFanMode+0x340>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	701a      	strb	r2, [r3, #0]
            auto_flag = false;
 8000ba8:	4b9b      	ldr	r3, [pc, #620]	; (8000e18 <setFanMode+0x344>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	701a      	strb	r2, [r3, #0]
            break;
 8000bae:	e12a      	b.n	8000e06 <setFanMode+0x332>

        case 2:
            // Fan2 ON, others OFF
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, RESET);
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	2104      	movs	r1, #4
 8000bb4:	4896      	ldr	r0, [pc, #600]	; (8000e10 <setFanMode+0x33c>)
 8000bb6:	f002 fb01 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_3, SET);
 8000bba:	2201      	movs	r2, #1
 8000bbc:	2108      	movs	r1, #8
 8000bbe:	4894      	ldr	r0, [pc, #592]	; (8000e10 <setFanMode+0x33c>)
 8000bc0:	f002 fafc 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_4, RESET);
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	2110      	movs	r1, #16
 8000bc8:	4891      	ldr	r0, [pc, #580]	; (8000e10 <setFanMode+0x33c>)
 8000bca:	f002 faf7 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_5, RESET);
 8000bce:	2200      	movs	r2, #0
 8000bd0:	2120      	movs	r1, #32
 8000bd2:	488f      	ldr	r0, [pc, #572]	; (8000e10 <setFanMode+0x33c>)
 8000bd4:	f002 faf2 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, RESET);
 8000bd8:	2200      	movs	r2, #0
 8000bda:	2140      	movs	r1, #64	; 0x40
 8000bdc:	488c      	ldr	r0, [pc, #560]	; (8000e10 <setFanMode+0x33c>)
 8000bde:	f002 faed 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7, RESET);
 8000be2:	2200      	movs	r2, #0
 8000be4:	2180      	movs	r1, #128	; 0x80
 8000be6:	488a      	ldr	r0, [pc, #552]	; (8000e10 <setFanMode+0x33c>)
 8000be8:	f002 fae8 	bl	80031bc <HAL_GPIO_WritePin>
            climate_flag = false;
 8000bec:	4b89      	ldr	r3, [pc, #548]	; (8000e14 <setFanMode+0x340>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	701a      	strb	r2, [r3, #0]
            auto_flag = false;
 8000bf2:	4b89      	ldr	r3, [pc, #548]	; (8000e18 <setFanMode+0x344>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	701a      	strb	r2, [r3, #0]
            break;
 8000bf8:	e105      	b.n	8000e06 <setFanMode+0x332>

        case 3:
            // Fan3 ON, others OFF
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, RESET);
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	2104      	movs	r1, #4
 8000bfe:	4884      	ldr	r0, [pc, #528]	; (8000e10 <setFanMode+0x33c>)
 8000c00:	f002 fadc 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_3, RESET);
 8000c04:	2200      	movs	r2, #0
 8000c06:	2108      	movs	r1, #8
 8000c08:	4881      	ldr	r0, [pc, #516]	; (8000e10 <setFanMode+0x33c>)
 8000c0a:	f002 fad7 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_4, SET);
 8000c0e:	2201      	movs	r2, #1
 8000c10:	2110      	movs	r1, #16
 8000c12:	487f      	ldr	r0, [pc, #508]	; (8000e10 <setFanMode+0x33c>)
 8000c14:	f002 fad2 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_5, RESET);
 8000c18:	2200      	movs	r2, #0
 8000c1a:	2120      	movs	r1, #32
 8000c1c:	487c      	ldr	r0, [pc, #496]	; (8000e10 <setFanMode+0x33c>)
 8000c1e:	f002 facd 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, RESET);
 8000c22:	2200      	movs	r2, #0
 8000c24:	2140      	movs	r1, #64	; 0x40
 8000c26:	487a      	ldr	r0, [pc, #488]	; (8000e10 <setFanMode+0x33c>)
 8000c28:	f002 fac8 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7, RESET);
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	2180      	movs	r1, #128	; 0x80
 8000c30:	4877      	ldr	r0, [pc, #476]	; (8000e10 <setFanMode+0x33c>)
 8000c32:	f002 fac3 	bl	80031bc <HAL_GPIO_WritePin>
            climate_flag = false;
 8000c36:	4b77      	ldr	r3, [pc, #476]	; (8000e14 <setFanMode+0x340>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	701a      	strb	r2, [r3, #0]
            auto_flag = false;
 8000c3c:	4b76      	ldr	r3, [pc, #472]	; (8000e18 <setFanMode+0x344>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	701a      	strb	r2, [r3, #0]
            break;
 8000c42:	e0e0      	b.n	8000e06 <setFanMode+0x332>

        case 4:
            // Fan1 & Fan2 ON, Fan3 OFF
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, SET);
 8000c44:	2201      	movs	r2, #1
 8000c46:	2104      	movs	r1, #4
 8000c48:	4871      	ldr	r0, [pc, #452]	; (8000e10 <setFanMode+0x33c>)
 8000c4a:	f002 fab7 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_3, SET);
 8000c4e:	2201      	movs	r2, #1
 8000c50:	2108      	movs	r1, #8
 8000c52:	486f      	ldr	r0, [pc, #444]	; (8000e10 <setFanMode+0x33c>)
 8000c54:	f002 fab2 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_4, RESET);
 8000c58:	2200      	movs	r2, #0
 8000c5a:	2110      	movs	r1, #16
 8000c5c:	486c      	ldr	r0, [pc, #432]	; (8000e10 <setFanMode+0x33c>)
 8000c5e:	f002 faad 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_5, RESET);
 8000c62:	2200      	movs	r2, #0
 8000c64:	2120      	movs	r1, #32
 8000c66:	486a      	ldr	r0, [pc, #424]	; (8000e10 <setFanMode+0x33c>)
 8000c68:	f002 faa8 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, RESET);
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	2140      	movs	r1, #64	; 0x40
 8000c70:	4867      	ldr	r0, [pc, #412]	; (8000e10 <setFanMode+0x33c>)
 8000c72:	f002 faa3 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7, RESET);
 8000c76:	2200      	movs	r2, #0
 8000c78:	2180      	movs	r1, #128	; 0x80
 8000c7a:	4865      	ldr	r0, [pc, #404]	; (8000e10 <setFanMode+0x33c>)
 8000c7c:	f002 fa9e 	bl	80031bc <HAL_GPIO_WritePin>
            climate_flag = false;
 8000c80:	4b64      	ldr	r3, [pc, #400]	; (8000e14 <setFanMode+0x340>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	701a      	strb	r2, [r3, #0]
            auto_flag = false;
 8000c86:	4b64      	ldr	r3, [pc, #400]	; (8000e18 <setFanMode+0x344>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	701a      	strb	r2, [r3, #0]
            break;
 8000c8c:	e0bb      	b.n	8000e06 <setFanMode+0x332>

        case 5:
            // Fan1 & Fan3 ON, Fan2 OFF
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, SET);
 8000c8e:	2201      	movs	r2, #1
 8000c90:	2104      	movs	r1, #4
 8000c92:	485f      	ldr	r0, [pc, #380]	; (8000e10 <setFanMode+0x33c>)
 8000c94:	f002 fa92 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_3, RESET);
 8000c98:	2200      	movs	r2, #0
 8000c9a:	2108      	movs	r1, #8
 8000c9c:	485c      	ldr	r0, [pc, #368]	; (8000e10 <setFanMode+0x33c>)
 8000c9e:	f002 fa8d 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_4, SET);
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	2110      	movs	r1, #16
 8000ca6:	485a      	ldr	r0, [pc, #360]	; (8000e10 <setFanMode+0x33c>)
 8000ca8:	f002 fa88 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_5, RESET);
 8000cac:	2200      	movs	r2, #0
 8000cae:	2120      	movs	r1, #32
 8000cb0:	4857      	ldr	r0, [pc, #348]	; (8000e10 <setFanMode+0x33c>)
 8000cb2:	f002 fa83 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, RESET);
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	2140      	movs	r1, #64	; 0x40
 8000cba:	4855      	ldr	r0, [pc, #340]	; (8000e10 <setFanMode+0x33c>)
 8000cbc:	f002 fa7e 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7, RESET);
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	2180      	movs	r1, #128	; 0x80
 8000cc4:	4852      	ldr	r0, [pc, #328]	; (8000e10 <setFanMode+0x33c>)
 8000cc6:	f002 fa79 	bl	80031bc <HAL_GPIO_WritePin>
            climate_flag = false;
 8000cca:	4b52      	ldr	r3, [pc, #328]	; (8000e14 <setFanMode+0x340>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	701a      	strb	r2, [r3, #0]
            auto_flag = false;
 8000cd0:	4b51      	ldr	r3, [pc, #324]	; (8000e18 <setFanMode+0x344>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	701a      	strb	r2, [r3, #0]
            break;
 8000cd6:	e096      	b.n	8000e06 <setFanMode+0x332>

        case 6:
            // Fan2 & Fan3 ON, Fan1 OFF
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, RESET);
 8000cd8:	2200      	movs	r2, #0
 8000cda:	2104      	movs	r1, #4
 8000cdc:	484c      	ldr	r0, [pc, #304]	; (8000e10 <setFanMode+0x33c>)
 8000cde:	f002 fa6d 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_3, SET);
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	2108      	movs	r1, #8
 8000ce6:	484a      	ldr	r0, [pc, #296]	; (8000e10 <setFanMode+0x33c>)
 8000ce8:	f002 fa68 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_4, SET);
 8000cec:	2201      	movs	r2, #1
 8000cee:	2110      	movs	r1, #16
 8000cf0:	4847      	ldr	r0, [pc, #284]	; (8000e10 <setFanMode+0x33c>)
 8000cf2:	f002 fa63 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_5, RESET);
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	2120      	movs	r1, #32
 8000cfa:	4845      	ldr	r0, [pc, #276]	; (8000e10 <setFanMode+0x33c>)
 8000cfc:	f002 fa5e 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, RESET);
 8000d00:	2200      	movs	r2, #0
 8000d02:	2140      	movs	r1, #64	; 0x40
 8000d04:	4842      	ldr	r0, [pc, #264]	; (8000e10 <setFanMode+0x33c>)
 8000d06:	f002 fa59 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7, RESET);
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2180      	movs	r1, #128	; 0x80
 8000d0e:	4840      	ldr	r0, [pc, #256]	; (8000e10 <setFanMode+0x33c>)
 8000d10:	f002 fa54 	bl	80031bc <HAL_GPIO_WritePin>
            climate_flag = false;
 8000d14:	4b3f      	ldr	r3, [pc, #252]	; (8000e14 <setFanMode+0x340>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	701a      	strb	r2, [r3, #0]
            auto_flag = false;
 8000d1a:	4b3f      	ldr	r3, [pc, #252]	; (8000e18 <setFanMode+0x344>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	701a      	strb	r2, [r3, #0]
            break;
 8000d20:	e071      	b.n	8000e06 <setFanMode+0x332>

        case 7:
            // Fan1, Fan2, Fan3 all ON
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, SET);
 8000d22:	2201      	movs	r2, #1
 8000d24:	2104      	movs	r1, #4
 8000d26:	483a      	ldr	r0, [pc, #232]	; (8000e10 <setFanMode+0x33c>)
 8000d28:	f002 fa48 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_3, SET);
 8000d2c:	2201      	movs	r2, #1
 8000d2e:	2108      	movs	r1, #8
 8000d30:	4837      	ldr	r0, [pc, #220]	; (8000e10 <setFanMode+0x33c>)
 8000d32:	f002 fa43 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_4, SET);
 8000d36:	2201      	movs	r2, #1
 8000d38:	2110      	movs	r1, #16
 8000d3a:	4835      	ldr	r0, [pc, #212]	; (8000e10 <setFanMode+0x33c>)
 8000d3c:	f002 fa3e 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_5, RESET);
 8000d40:	2200      	movs	r2, #0
 8000d42:	2120      	movs	r1, #32
 8000d44:	4832      	ldr	r0, [pc, #200]	; (8000e10 <setFanMode+0x33c>)
 8000d46:	f002 fa39 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, RESET);
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	2140      	movs	r1, #64	; 0x40
 8000d4e:	4830      	ldr	r0, [pc, #192]	; (8000e10 <setFanMode+0x33c>)
 8000d50:	f002 fa34 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7, RESET);
 8000d54:	2200      	movs	r2, #0
 8000d56:	2180      	movs	r1, #128	; 0x80
 8000d58:	482d      	ldr	r0, [pc, #180]	; (8000e10 <setFanMode+0x33c>)
 8000d5a:	f002 fa2f 	bl	80031bc <HAL_GPIO_WritePin>
            climate_flag = false;
 8000d5e:	4b2d      	ldr	r3, [pc, #180]	; (8000e14 <setFanMode+0x340>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	701a      	strb	r2, [r3, #0]
            auto_flag = false;
 8000d64:	4b2c      	ldr	r3, [pc, #176]	; (8000e18 <setFanMode+0x344>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	701a      	strb	r2, [r3, #0]
            break;
 8000d6a:	e04c      	b.n	8000e06 <setFanMode+0x332>

        case 255:
            // 'Auto' mode => your choice; here we do all OFF
        	printf("AUTO ON\r\n");
 8000d6c:	482b      	ldr	r0, [pc, #172]	; (8000e1c <setFanMode+0x348>)
 8000d6e:	f007 fa5d 	bl	800822c <puts>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, RESET);
 8000d72:	2200      	movs	r2, #0
 8000d74:	2104      	movs	r1, #4
 8000d76:	4826      	ldr	r0, [pc, #152]	; (8000e10 <setFanMode+0x33c>)
 8000d78:	f002 fa20 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_3, RESET);
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	2108      	movs	r1, #8
 8000d80:	4823      	ldr	r0, [pc, #140]	; (8000e10 <setFanMode+0x33c>)
 8000d82:	f002 fa1b 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_4, RESET);
 8000d86:	2200      	movs	r2, #0
 8000d88:	2110      	movs	r1, #16
 8000d8a:	4821      	ldr	r0, [pc, #132]	; (8000e10 <setFanMode+0x33c>)
 8000d8c:	f002 fa16 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_5, RESET);
 8000d90:	2200      	movs	r2, #0
 8000d92:	2120      	movs	r1, #32
 8000d94:	481e      	ldr	r0, [pc, #120]	; (8000e10 <setFanMode+0x33c>)
 8000d96:	f002 fa11 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, RESET);
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	2140      	movs	r1, #64	; 0x40
 8000d9e:	481c      	ldr	r0, [pc, #112]	; (8000e10 <setFanMode+0x33c>)
 8000da0:	f002 fa0c 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7, RESET);
 8000da4:	2200      	movs	r2, #0
 8000da6:	2180      	movs	r1, #128	; 0x80
 8000da8:	4819      	ldr	r0, [pc, #100]	; (8000e10 <setFanMode+0x33c>)
 8000daa:	f002 fa07 	bl	80031bc <HAL_GPIO_WritePin>
        	climate_flag = false;
 8000dae:	4b19      	ldr	r3, [pc, #100]	; (8000e14 <setFanMode+0x340>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	701a      	strb	r2, [r3, #0]
        	auto_flag = true;
 8000db4:	4b18      	ldr	r3, [pc, #96]	; (8000e18 <setFanMode+0x344>)
 8000db6:	2201      	movs	r2, #1
 8000db8:	701a      	strb	r2, [r3, #0]
            break;
 8000dba:	e024      	b.n	8000e06 <setFanMode+0x332>

        default:
            // Unknown fanMode => default to all OFF
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, RESET);
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	2104      	movs	r1, #4
 8000dc0:	4813      	ldr	r0, [pc, #76]	; (8000e10 <setFanMode+0x33c>)
 8000dc2:	f002 f9fb 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_3, RESET);
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	2108      	movs	r1, #8
 8000dca:	4811      	ldr	r0, [pc, #68]	; (8000e10 <setFanMode+0x33c>)
 8000dcc:	f002 f9f6 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_4, RESET);
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	2110      	movs	r1, #16
 8000dd4:	480e      	ldr	r0, [pc, #56]	; (8000e10 <setFanMode+0x33c>)
 8000dd6:	f002 f9f1 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_5, RESET);
 8000dda:	2200      	movs	r2, #0
 8000ddc:	2120      	movs	r1, #32
 8000dde:	480c      	ldr	r0, [pc, #48]	; (8000e10 <setFanMode+0x33c>)
 8000de0:	f002 f9ec 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, RESET);
 8000de4:	2200      	movs	r2, #0
 8000de6:	2140      	movs	r1, #64	; 0x40
 8000de8:	4809      	ldr	r0, [pc, #36]	; (8000e10 <setFanMode+0x33c>)
 8000dea:	f002 f9e7 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7, RESET);
 8000dee:	2200      	movs	r2, #0
 8000df0:	2180      	movs	r1, #128	; 0x80
 8000df2:	4807      	ldr	r0, [pc, #28]	; (8000e10 <setFanMode+0x33c>)
 8000df4:	f002 f9e2 	bl	80031bc <HAL_GPIO_WritePin>
            climate_flag = false;
 8000df8:	4b06      	ldr	r3, [pc, #24]	; (8000e14 <setFanMode+0x340>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	701a      	strb	r2, [r3, #0]
            auto_flag = false;
 8000dfe:	4b06      	ldr	r3, [pc, #24]	; (8000e18 <setFanMode+0x344>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	701a      	strb	r2, [r3, #0]
            break;
 8000e04:	bf00      	nop
    }
}
 8000e06:	bf00      	nop
 8000e08:	bd80      	pop	{r7, pc}
 8000e0a:	bf00      	nop
 8000e0c:	20000000 	.word	0x20000000
 8000e10:	40021800 	.word	0x40021800
 8000e14:	20000204 	.word	0x20000204
 8000e18:	20000205 	.word	0x20000205
 8000e1c:	0800bd18 	.word	0x0800bd18

08000e20 <get_error_flag>:
bool checkPending[24] = { false };
uint64_t openTimestamp[24] = { 0 };



bool get_error_flag(){
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
	return error_flag;
 8000e24:	4b03      	ldr	r3, [pc, #12]	; (8000e34 <get_error_flag+0x14>)
 8000e26:	781b      	ldrb	r3, [r3, #0]
}
 8000e28:	4618      	mov	r0, r3
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e30:	4770      	bx	lr
 8000e32:	bf00      	nop
 8000e34:	20000207 	.word	0x20000207

08000e38 <get_locker_flag>:
bool get_locker_flag(){
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0
	return lockerFlag;
 8000e3c:	4b03      	ldr	r3, [pc, #12]	; (8000e4c <get_locker_flag+0x14>)
 8000e3e:	781b      	ldrb	r3, [r3, #0]
}
 8000e40:	4618      	mov	r0, r3
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr
 8000e4a:	bf00      	nop
 8000e4c:	20000208 	.word	0x20000208

08000e50 <HandleState>:
void setErrorState(SystemErrorState state) {
	errorState = state;
}

// Handle error states
void HandleState() {
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b084      	sub	sp, #16
 8000e54:	af02      	add	r7, sp, #8
	SystemErrorState state = errorState;
 8000e56:	4b5a      	ldr	r3, [pc, #360]	; (8000fc0 <HandleState+0x170>)
 8000e58:	781b      	ldrb	r3, [r3, #0]
 8000e5a:	71fb      	strb	r3, [r7, #7]
    switch (state) {
 8000e5c:	79fb      	ldrb	r3, [r7, #7]
 8000e5e:	3b01      	subs	r3, #1
 8000e60:	2b06      	cmp	r3, #6
 8000e62:	f200 80a5 	bhi.w	8000fb0 <HandleState+0x160>
 8000e66:	a201      	add	r2, pc, #4	; (adr r2, 8000e6c <HandleState+0x1c>)
 8000e68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e6c:	08000e89 	.word	0x08000e89
 8000e70:	08000eb9 	.word	0x08000eb9
 8000e74:	08000ee9 	.word	0x08000ee9
 8000e78:	08000ef1 	.word	0x08000ef1
 8000e7c:	08000f21 	.word	0x08000f21
 8000e80:	08000f51 	.word	0x08000f51
 8000e84:	08000f81 	.word	0x08000f81
        case STATE_JAMMED:
            printf("Case 1: JAMMED\n");
 8000e88:	484e      	ldr	r0, [pc, #312]	; (8000fc4 <HandleState+0x174>)
 8000e8a:	f007 f9cf 	bl	800822c <puts>
            SPI_SendMessage(0xF1, error_locker, 150, 0xFF, 0xFF, 0xFF);
 8000e8e:	4b4e      	ldr	r3, [pc, #312]	; (8000fc8 <HandleState+0x178>)
 8000e90:	7819      	ldrb	r1, [r3, #0]
 8000e92:	23ff      	movs	r3, #255	; 0xff
 8000e94:	9301      	str	r3, [sp, #4]
 8000e96:	23ff      	movs	r3, #255	; 0xff
 8000e98:	9300      	str	r3, [sp, #0]
 8000e9a:	23ff      	movs	r3, #255	; 0xff
 8000e9c:	2296      	movs	r2, #150	; 0x96
 8000e9e:	20f1      	movs	r0, #241	; 0xf1
 8000ea0:	f000 fe9e 	bl	8001be0 <SPI_SendMessage>
            errorState = NO_ERROR;
 8000ea4:	4b46      	ldr	r3, [pc, #280]	; (8000fc0 <HandleState+0x170>)
 8000ea6:	2208      	movs	r2, #8
 8000ea8:	701a      	strb	r2, [r3, #0]
            error_locker = 0;
 8000eaa:	4b47      	ldr	r3, [pc, #284]	; (8000fc8 <HandleState+0x178>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	701a      	strb	r2, [r3, #0]
            error_flag = false;
 8000eb0:	4b46      	ldr	r3, [pc, #280]	; (8000fcc <HandleState+0x17c>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	701a      	strb	r2, [r3, #0]
            break;
 8000eb6:	e07f      	b.n	8000fb8 <HandleState+0x168>
        case STATE_OPENED:
            printf("Case 2: OPENED\n");
 8000eb8:	4845      	ldr	r0, [pc, #276]	; (8000fd0 <HandleState+0x180>)
 8000eba:	f007 f9b7 	bl	800822c <puts>
            SPI_SendMessage(0xF1, error_locker, 50, 0xFF, 0xFF, 0xFF);
 8000ebe:	4b42      	ldr	r3, [pc, #264]	; (8000fc8 <HandleState+0x178>)
 8000ec0:	7819      	ldrb	r1, [r3, #0]
 8000ec2:	23ff      	movs	r3, #255	; 0xff
 8000ec4:	9301      	str	r3, [sp, #4]
 8000ec6:	23ff      	movs	r3, #255	; 0xff
 8000ec8:	9300      	str	r3, [sp, #0]
 8000eca:	23ff      	movs	r3, #255	; 0xff
 8000ecc:	2232      	movs	r2, #50	; 0x32
 8000ece:	20f1      	movs	r0, #241	; 0xf1
 8000ed0:	f000 fe86 	bl	8001be0 <SPI_SendMessage>
            errorState = NO_ERROR;
 8000ed4:	4b3a      	ldr	r3, [pc, #232]	; (8000fc0 <HandleState+0x170>)
 8000ed6:	2208      	movs	r2, #8
 8000ed8:	701a      	strb	r2, [r3, #0]
            error_locker = 0;
 8000eda:	4b3b      	ldr	r3, [pc, #236]	; (8000fc8 <HandleState+0x178>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	701a      	strb	r2, [r3, #0]
            error_flag = false;
 8000ee0:	4b3a      	ldr	r3, [pc, #232]	; (8000fcc <HandleState+0x17c>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	701a      	strb	r2, [r3, #0]
            break;
 8000ee6:	e067      	b.n	8000fb8 <HandleState+0x168>
        case STATE_CLOSED:
            printf("Case 3: CLOSED\n");
 8000ee8:	483a      	ldr	r0, [pc, #232]	; (8000fd4 <HandleState+0x184>)
 8000eea:	f007 f99f 	bl	800822c <puts>
            break;
 8000eee:	e063      	b.n	8000fb8 <HandleState+0x168>
        case STATE_PRICE_TAG:
            printf("Case 4: PRICE_TAG\n");
 8000ef0:	4839      	ldr	r0, [pc, #228]	; (8000fd8 <HandleState+0x188>)
 8000ef2:	f007 f99b 	bl	800822c <puts>
            SPI_SendMessage(0xF2, error_locker, 50, 0xFF, 0xFF, 0xFF);
 8000ef6:	4b34      	ldr	r3, [pc, #208]	; (8000fc8 <HandleState+0x178>)
 8000ef8:	7819      	ldrb	r1, [r3, #0]
 8000efa:	23ff      	movs	r3, #255	; 0xff
 8000efc:	9301      	str	r3, [sp, #4]
 8000efe:	23ff      	movs	r3, #255	; 0xff
 8000f00:	9300      	str	r3, [sp, #0]
 8000f02:	23ff      	movs	r3, #255	; 0xff
 8000f04:	2232      	movs	r2, #50	; 0x32
 8000f06:	20f2      	movs	r0, #242	; 0xf2
 8000f08:	f000 fe6a 	bl	8001be0 <SPI_SendMessage>
            errorState = NO_ERROR;
 8000f0c:	4b2c      	ldr	r3, [pc, #176]	; (8000fc0 <HandleState+0x170>)
 8000f0e:	2208      	movs	r2, #8
 8000f10:	701a      	strb	r2, [r3, #0]
            error_locker = 0;
 8000f12:	4b2d      	ldr	r3, [pc, #180]	; (8000fc8 <HandleState+0x178>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	701a      	strb	r2, [r3, #0]
            error_flag = false;
 8000f18:	4b2c      	ldr	r3, [pc, #176]	; (8000fcc <HandleState+0x17c>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	701a      	strb	r2, [r3, #0]
            break;
 8000f1e:	e04b      	b.n	8000fb8 <HandleState+0x168>
        case STATE_LED_DRIVER:
            printf("Case 5: LED_DRIVER\n");
 8000f20:	482e      	ldr	r0, [pc, #184]	; (8000fdc <HandleState+0x18c>)
 8000f22:	f007 f983 	bl	800822c <puts>
            SPI_SendMessage(0xF2, error_locker, 100, 0xFF, 0xFF, 0xFF);
 8000f26:	4b28      	ldr	r3, [pc, #160]	; (8000fc8 <HandleState+0x178>)
 8000f28:	7819      	ldrb	r1, [r3, #0]
 8000f2a:	23ff      	movs	r3, #255	; 0xff
 8000f2c:	9301      	str	r3, [sp, #4]
 8000f2e:	23ff      	movs	r3, #255	; 0xff
 8000f30:	9300      	str	r3, [sp, #0]
 8000f32:	23ff      	movs	r3, #255	; 0xff
 8000f34:	2264      	movs	r2, #100	; 0x64
 8000f36:	20f2      	movs	r0, #242	; 0xf2
 8000f38:	f000 fe52 	bl	8001be0 <SPI_SendMessage>
            errorState = NO_ERROR;
 8000f3c:	4b20      	ldr	r3, [pc, #128]	; (8000fc0 <HandleState+0x170>)
 8000f3e:	2208      	movs	r2, #8
 8000f40:	701a      	strb	r2, [r3, #0]
            error_locker = 0;
 8000f42:	4b21      	ldr	r3, [pc, #132]	; (8000fc8 <HandleState+0x178>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	701a      	strb	r2, [r3, #0]
            error_flag = false;
 8000f48:	4b20      	ldr	r3, [pc, #128]	; (8000fcc <HandleState+0x17c>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	701a      	strb	r2, [r3, #0]
            break;
 8000f4e:	e033      	b.n	8000fb8 <HandleState+0x168>
        case STATE_TEMPERATURE:
            printf("Case 6: TEMPERATURE\n");
 8000f50:	4823      	ldr	r0, [pc, #140]	; (8000fe0 <HandleState+0x190>)
 8000f52:	f007 f96b 	bl	800822c <puts>
            SPI_SendMessage(0xF3, error_locker, 50, 0xFF, 0xFF, 0xFF);
 8000f56:	4b1c      	ldr	r3, [pc, #112]	; (8000fc8 <HandleState+0x178>)
 8000f58:	7819      	ldrb	r1, [r3, #0]
 8000f5a:	23ff      	movs	r3, #255	; 0xff
 8000f5c:	9301      	str	r3, [sp, #4]
 8000f5e:	23ff      	movs	r3, #255	; 0xff
 8000f60:	9300      	str	r3, [sp, #0]
 8000f62:	23ff      	movs	r3, #255	; 0xff
 8000f64:	2232      	movs	r2, #50	; 0x32
 8000f66:	20f3      	movs	r0, #243	; 0xf3
 8000f68:	f000 fe3a 	bl	8001be0 <SPI_SendMessage>
            errorState = NO_ERROR;
 8000f6c:	4b14      	ldr	r3, [pc, #80]	; (8000fc0 <HandleState+0x170>)
 8000f6e:	2208      	movs	r2, #8
 8000f70:	701a      	strb	r2, [r3, #0]
            error_locker = 0;
 8000f72:	4b15      	ldr	r3, [pc, #84]	; (8000fc8 <HandleState+0x178>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	701a      	strb	r2, [r3, #0]
            error_flag = false;
 8000f78:	4b14      	ldr	r3, [pc, #80]	; (8000fcc <HandleState+0x17c>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	701a      	strb	r2, [r3, #0]
            break;
 8000f7e:	e01b      	b.n	8000fb8 <HandleState+0x168>
        case STATE_SENSOR:
            printf("Case 7: SENSOR\n");
 8000f80:	4818      	ldr	r0, [pc, #96]	; (8000fe4 <HandleState+0x194>)
 8000f82:	f007 f953 	bl	800822c <puts>
            SPI_SendMessage(0xF3, error_locker, 100, 0xFF, 0xFF, 0xFF);
 8000f86:	4b10      	ldr	r3, [pc, #64]	; (8000fc8 <HandleState+0x178>)
 8000f88:	7819      	ldrb	r1, [r3, #0]
 8000f8a:	23ff      	movs	r3, #255	; 0xff
 8000f8c:	9301      	str	r3, [sp, #4]
 8000f8e:	23ff      	movs	r3, #255	; 0xff
 8000f90:	9300      	str	r3, [sp, #0]
 8000f92:	23ff      	movs	r3, #255	; 0xff
 8000f94:	2264      	movs	r2, #100	; 0x64
 8000f96:	20f3      	movs	r0, #243	; 0xf3
 8000f98:	f000 fe22 	bl	8001be0 <SPI_SendMessage>
            errorState = NO_ERROR;
 8000f9c:	4b08      	ldr	r3, [pc, #32]	; (8000fc0 <HandleState+0x170>)
 8000f9e:	2208      	movs	r2, #8
 8000fa0:	701a      	strb	r2, [r3, #0]
            error_locker = 0;
 8000fa2:	4b09      	ldr	r3, [pc, #36]	; (8000fc8 <HandleState+0x178>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	701a      	strb	r2, [r3, #0]
            error_flag = false;
 8000fa8:	4b08      	ldr	r3, [pc, #32]	; (8000fcc <HandleState+0x17c>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	701a      	strb	r2, [r3, #0]
            break;
 8000fae:	e003      	b.n	8000fb8 <HandleState+0x168>
        default:
            printf("Invalid state\n");
 8000fb0:	480d      	ldr	r0, [pc, #52]	; (8000fe8 <HandleState+0x198>)
 8000fb2:	f007 f93b 	bl	800822c <puts>
            break;
 8000fb6:	bf00      	nop
    }
}
 8000fb8:	bf00      	nop
 8000fba:	3708      	adds	r7, #8
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	20000001 	.word	0x20000001
 8000fc4:	0800bd24 	.word	0x0800bd24
 8000fc8:	20000206 	.word	0x20000206
 8000fcc:	20000207 	.word	0x20000207
 8000fd0:	0800bd34 	.word	0x0800bd34
 8000fd4:	0800bd44 	.word	0x0800bd44
 8000fd8:	0800bd54 	.word	0x0800bd54
 8000fdc:	0800bd68 	.word	0x0800bd68
 8000fe0:	0800bd7c 	.word	0x0800bd7c
 8000fe4:	0800bd90 	.word	0x0800bd90
 8000fe8:	0800bda0 	.word	0x0800bda0

08000fec <CheckAllLockersAfterDelay>:

// Check all lockers after delay (5 minutes) to see if they remain open
void CheckAllLockersAfterDelay(void) {
 8000fec:	b5b0      	push	{r4, r5, r7, lr}
 8000fee:	b084      	sub	sp, #16
 8000ff0:	af00      	add	r7, sp, #0
    bool anyOpenedOrPending = false;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	73fb      	strb	r3, [r7, #15]
    uint32_t currentTime = HAL_GetTick();
 8000ff6:	f001 fa3f 	bl	8002478 <HAL_GetTick>
 8000ffa:	6078      	str	r0, [r7, #4]

    for (int i = 0; i < 24; i++) {
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	60bb      	str	r3, [r7, #8]
 8001000:	e053      	b.n	80010aa <CheckAllLockersAfterDelay+0xbe>
        // If we had marked a locker for a re-check
        if (checkPending[i]) {
 8001002:	4a2f      	ldr	r2, [pc, #188]	; (80010c0 <CheckAllLockersAfterDelay+0xd4>)
 8001004:	68bb      	ldr	r3, [r7, #8]
 8001006:	4413      	add	r3, r2
 8001008:	781b      	ldrb	r3, [r3, #0]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d042      	beq.n	8001094 <CheckAllLockersAfterDelay+0xa8>
            anyOpenedOrPending = true;
 800100e:	2301      	movs	r3, #1
 8001010:	73fb      	strb	r3, [r7, #15]
            // Has 5 minutes passed since we opened it?
            if ((currentTime - openTimestamp[i]) >= LOCKER_CHECK_DELAY) {
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	4618      	mov	r0, r3
 8001016:	f04f 0100 	mov.w	r1, #0
 800101a:	4a2a      	ldr	r2, [pc, #168]	; (80010c4 <CheckAllLockersAfterDelay+0xd8>)
 800101c:	68bb      	ldr	r3, [r7, #8]
 800101e:	00db      	lsls	r3, r3, #3
 8001020:	4413      	add	r3, r2
 8001022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001026:	1a84      	subs	r4, r0, r2
 8001028:	eb61 0503 	sbc.w	r5, r1, r3
 800102c:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8001030:	f04f 0300 	mov.w	r3, #0
 8001034:	42ab      	cmp	r3, r5
 8001036:	bf08      	it	eq
 8001038:	42a2      	cmpeq	r2, r4
 800103a:	d233      	bcs.n	80010a4 <CheckAllLockersAfterDelay+0xb8>
                int status = read_cabinet_status(i + 1);
 800103c:	68bb      	ldr	r3, [r7, #8]
 800103e:	b2db      	uxtb	r3, r3
 8001040:	3301      	adds	r3, #1
 8001042:	b2db      	uxtb	r3, r3
 8001044:	4618      	mov	r0, r3
 8001046:	f000 f933 	bl	80012b0 <read_cabinet_status>
 800104a:	6038      	str	r0, [r7, #0]
                if (status == 1) {
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	2b01      	cmp	r3, #1
 8001050:	d112      	bne.n	8001078 <CheckAllLockersAfterDelay+0x8c>
                    errorState = STATE_OPENED;
 8001052:	4b1d      	ldr	r3, [pc, #116]	; (80010c8 <CheckAllLockersAfterDelay+0xdc>)
 8001054:	2202      	movs	r2, #2
 8001056:	701a      	strb	r2, [r3, #0]
                    error_locker = i + 1;
 8001058:	68bb      	ldr	r3, [r7, #8]
 800105a:	b2db      	uxtb	r3, r3
 800105c:	3301      	adds	r3, #1
 800105e:	b2da      	uxtb	r2, r3
 8001060:	4b1a      	ldr	r3, [pc, #104]	; (80010cc <CheckAllLockersAfterDelay+0xe0>)
 8001062:	701a      	strb	r2, [r3, #0]
                    error_flag = true;
 8001064:	4b1a      	ldr	r3, [pc, #104]	; (80010d0 <CheckAllLockersAfterDelay+0xe4>)
 8001066:	2201      	movs	r2, #1
 8001068:	701a      	strb	r2, [r3, #0]
                    printf("Locker %d is still open after 5 minutes!\n", i + 1);
 800106a:	68bb      	ldr	r3, [r7, #8]
 800106c:	3301      	adds	r3, #1
 800106e:	4619      	mov	r1, r3
 8001070:	4818      	ldr	r0, [pc, #96]	; (80010d4 <CheckAllLockersAfterDelay+0xe8>)
 8001072:	f007 f83f 	bl	80080f4 <iprintf>
 8001076:	e007      	b.n	8001088 <CheckAllLockersAfterDelay+0x9c>
                } else if (status == 0) {
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d104      	bne.n	8001088 <CheckAllLockersAfterDelay+0x9c>
                    // It's now closed
                    lockerOpened[i] = false;
 800107e:	4a16      	ldr	r2, [pc, #88]	; (80010d8 <CheckAllLockersAfterDelay+0xec>)
 8001080:	68bb      	ldr	r3, [r7, #8]
 8001082:	4413      	add	r3, r2
 8001084:	2200      	movs	r2, #0
 8001086:	701a      	strb	r2, [r3, #0]
                }
                checkPending[i] = false;
 8001088:	4a0d      	ldr	r2, [pc, #52]	; (80010c0 <CheckAllLockersAfterDelay+0xd4>)
 800108a:	68bb      	ldr	r3, [r7, #8]
 800108c:	4413      	add	r3, r2
 800108e:	2200      	movs	r2, #0
 8001090:	701a      	strb	r2, [r3, #0]
 8001092:	e007      	b.n	80010a4 <CheckAllLockersAfterDelay+0xb8>
            }
        } else {
            if (lockerOpened[i]) {
 8001094:	4a10      	ldr	r2, [pc, #64]	; (80010d8 <CheckAllLockersAfterDelay+0xec>)
 8001096:	68bb      	ldr	r3, [r7, #8]
 8001098:	4413      	add	r3, r2
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <CheckAllLockersAfterDelay+0xb8>
                anyOpenedOrPending = true;
 80010a0:	2301      	movs	r3, #1
 80010a2:	73fb      	strb	r3, [r7, #15]
    for (int i = 0; i < 24; i++) {
 80010a4:	68bb      	ldr	r3, [r7, #8]
 80010a6:	3301      	adds	r3, #1
 80010a8:	60bb      	str	r3, [r7, #8]
 80010aa:	68bb      	ldr	r3, [r7, #8]
 80010ac:	2b17      	cmp	r3, #23
 80010ae:	dda8      	ble.n	8001002 <CheckAllLockersAfterDelay+0x16>
            }
        }
    }
    lockerFlag = anyOpenedOrPending;
 80010b0:	4a0a      	ldr	r2, [pc, #40]	; (80010dc <CheckAllLockersAfterDelay+0xf0>)
 80010b2:	7bfb      	ldrb	r3, [r7, #15]
 80010b4:	7013      	strb	r3, [r2, #0]
}
 80010b6:	bf00      	nop
 80010b8:	3710      	adds	r7, #16
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bdb0      	pop	{r4, r5, r7, pc}
 80010be:	bf00      	nop
 80010c0:	20000224 	.word	0x20000224
 80010c4:	20000240 	.word	0x20000240
 80010c8:	20000001 	.word	0x20000001
 80010cc:	20000206 	.word	0x20000206
 80010d0:	20000207 	.word	0x20000207
 80010d4:	0800bdb0 	.word	0x0800bdb0
 80010d8:	2000020c 	.word	0x2000020c
 80010dc:	20000208 	.word	0x20000208

080010e0 <Send_RGB>:
        // Could handle error here
    }
}

// Send RGB data over I2C
void Send_RGB(uint16_t address, uint8_t red, uint8_t green, uint8_t blue, uint8_t mode) {
 80010e0:	b590      	push	{r4, r7, lr}
 80010e2:	b085      	sub	sp, #20
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	4604      	mov	r4, r0
 80010e8:	4608      	mov	r0, r1
 80010ea:	4611      	mov	r1, r2
 80010ec:	461a      	mov	r2, r3
 80010ee:	4623      	mov	r3, r4
 80010f0:	80fb      	strh	r3, [r7, #6]
 80010f2:	4603      	mov	r3, r0
 80010f4:	717b      	strb	r3, [r7, #5]
 80010f6:	460b      	mov	r3, r1
 80010f8:	713b      	strb	r3, [r7, #4]
 80010fa:	4613      	mov	r3, r2
 80010fc:	70fb      	strb	r3, [r7, #3]
    uint8_t RGB_Buffer[4];
    RGB_Buffer[0] = red;
 80010fe:	797b      	ldrb	r3, [r7, #5]
 8001100:	733b      	strb	r3, [r7, #12]
    RGB_Buffer[1] = green;
 8001102:	793b      	ldrb	r3, [r7, #4]
 8001104:	737b      	strb	r3, [r7, #13]
    RGB_Buffer[2] = blue;
 8001106:	78fb      	ldrb	r3, [r7, #3]
 8001108:	73bb      	strb	r3, [r7, #14]
    RGB_Buffer[3] = mode;
 800110a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800110e:	73fb      	strb	r3, [r7, #15]

    // Transmit RGB values to the slave
    //if (HAL_I2C_Master_Transmit(&hi2c1, (address << 1), RGB_Buffer, 4, HAL_MAX_DELAY) != HAL_OK) {
    if (HAL_I2C_Master_Transmit_DMA(&hi2c1, (address << 1), RGB_Buffer, 4) != HAL_OK) {
 8001110:	88fb      	ldrh	r3, [r7, #6]
 8001112:	005b      	lsls	r3, r3, #1
 8001114:	b299      	uxth	r1, r3
 8001116:	f107 020c 	add.w	r2, r7, #12
 800111a:	2304      	movs	r3, #4
 800111c:	4804      	ldr	r0, [pc, #16]	; (8001130 <Send_RGB+0x50>)
 800111e:	f002 f911 	bl	8003344 <HAL_I2C_Master_Transmit_DMA>
        //setErrorState(STATE_LED_DRIVER);
        //error_locker = address - 100;
        //error_flag = true;
    }
    HAL_Delay(1);
 8001122:	2001      	movs	r0, #1
 8001124:	f001 f9b4 	bl	8002490 <HAL_Delay>
}
 8001128:	bf00      	nop
 800112a:	3714      	adds	r7, #20
 800112c:	46bd      	mov	sp, r7
 800112e:	bd90      	pop	{r4, r7, pc}
 8001130:	20000440 	.word	0x20000440

08001134 <Send_Price>:

// Send price values to the slave
void Send_Price(uint16_t address, uint8_t byte1, uint8_t byte2) {
 8001134:	b580      	push	{r7, lr}
 8001136:	b084      	sub	sp, #16
 8001138:	af00      	add	r7, sp, #0
 800113a:	4603      	mov	r3, r0
 800113c:	80fb      	strh	r3, [r7, #6]
 800113e:	460b      	mov	r3, r1
 8001140:	717b      	strb	r3, [r7, #5]
 8001142:	4613      	mov	r3, r2
 8001144:	713b      	strb	r3, [r7, #4]
    uint8_t Price_Buffer[2];
    Price_Buffer[0] = byte1;
 8001146:	797b      	ldrb	r3, [r7, #5]
 8001148:	733b      	strb	r3, [r7, #12]
    Price_Buffer[1] = byte2;
 800114a:	793b      	ldrb	r3, [r7, #4]
 800114c:	737b      	strb	r3, [r7, #13]

    // Transmit price values to the slave
    //if (HAL_I2C_Master_Transmit(&hi2c1, (address << 1), Price_Buffer, 2, HAL_MAX_DELAY) != HAL_OK) {
    if (HAL_I2C_Master_Transmit_DMA(&hi2c1, address << 1, Price_Buffer, 2) != HAL_OK) {
 800114e:	88fb      	ldrh	r3, [r7, #6]
 8001150:	005b      	lsls	r3, r3, #1
 8001152:	b299      	uxth	r1, r3
 8001154:	f107 020c 	add.w	r2, r7, #12
 8001158:	2302      	movs	r3, #2
 800115a:	4805      	ldr	r0, [pc, #20]	; (8001170 <Send_Price+0x3c>)
 800115c:	f002 f8f2 	bl	8003344 <HAL_I2C_Master_Transmit_DMA>
        //setErrorState(STATE_PRICE_TAG);
        //error_locker = address;
        //error_flag = true;
    }
    HAL_Delay(1);
 8001160:	2001      	movs	r0, #1
 8001162:	f001 f995 	bl	8002490 <HAL_Delay>

}
 8001166:	bf00      	nop
 8001168:	3710      	adds	r7, #16
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	20000440 	.word	0x20000440

08001174 <calculate_checksum>:
#include "locker.h"

extern UART_HandleTypeDef huart2;

// Function to calculate XOR checksum
uint8_t calculate_checksum(uint8_t byte0, uint8_t byte1, uint8_t byte2, uint8_t byte3) {
 8001174:	b490      	push	{r4, r7}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0
 800117a:	4604      	mov	r4, r0
 800117c:	4608      	mov	r0, r1
 800117e:	4611      	mov	r1, r2
 8001180:	461a      	mov	r2, r3
 8001182:	4623      	mov	r3, r4
 8001184:	71fb      	strb	r3, [r7, #7]
 8001186:	4603      	mov	r3, r0
 8001188:	71bb      	strb	r3, [r7, #6]
 800118a:	460b      	mov	r3, r1
 800118c:	717b      	strb	r3, [r7, #5]
 800118e:	4613      	mov	r3, r2
 8001190:	713b      	strb	r3, [r7, #4]
    return byte0 ^ byte1 ^ byte2 ^ byte3;
 8001192:	79fa      	ldrb	r2, [r7, #7]
 8001194:	79bb      	ldrb	r3, [r7, #6]
 8001196:	4053      	eors	r3, r2
 8001198:	b2da      	uxtb	r2, r3
 800119a:	797b      	ldrb	r3, [r7, #5]
 800119c:	4053      	eors	r3, r2
 800119e:	b2da      	uxtb	r2, r3
 80011a0:	793b      	ldrb	r3, [r7, #4]
 80011a2:	4053      	eors	r3, r2
 80011a4:	b2db      	uxtb	r3, r3
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	3708      	adds	r7, #8
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bc90      	pop	{r4, r7}
 80011ae:	4770      	bx	lr

080011b0 <open_cabinet>:

// Function to open a cabinet
void open_cabinet(uint8_t locker_id) {
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b088      	sub	sp, #32
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	4603      	mov	r3, r0
 80011b8:	71fb      	strb	r3, [r7, #7]
    if (locker_id < 1 || locker_id > 24) {
 80011ba:	79fb      	ldrb	r3, [r7, #7]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d002      	beq.n	80011c6 <open_cabinet+0x16>
 80011c0:	79fb      	ldrb	r3, [r7, #7]
 80011c2:	2b18      	cmp	r3, #24
 80011c4:	d903      	bls.n	80011ce <open_cabinet+0x1e>
        printf("Invalid locker ID. Must be between 1 and 24.\n");
 80011c6:	4832      	ldr	r0, [pc, #200]	; (8001290 <open_cabinet+0xe0>)
 80011c8:	f007 f830 	bl	800822c <puts>
        return;
 80011cc:	e05d      	b.n	800128a <open_cabinet+0xda>
    }

    // Check if the locker is already open
    int status = read_cabinet_status(locker_id);
 80011ce:	79fb      	ldrb	r3, [r7, #7]
 80011d0:	4618      	mov	r0, r3
 80011d2:	f000 f86d 	bl	80012b0 <read_cabinet_status>
 80011d6:	61f8      	str	r0, [r7, #28]
    if (status == 1) {
 80011d8:	69fb      	ldr	r3, [r7, #28]
 80011da:	2b01      	cmp	r3, #1
 80011dc:	d105      	bne.n	80011ea <open_cabinet+0x3a>
        printf("Locker %d is already open. No action required.\n", locker_id);
 80011de:	79fb      	ldrb	r3, [r7, #7]
 80011e0:	4619      	mov	r1, r3
 80011e2:	482c      	ldr	r0, [pc, #176]	; (8001294 <open_cabinet+0xe4>)
 80011e4:	f006 ff86 	bl	80080f4 <iprintf>
        return;
 80011e8:	e04f      	b.n	800128a <open_cabinet+0xda>
    } else if (status == 0) {
 80011ea:	69fb      	ldr	r3, [r7, #28]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d147      	bne.n	8001280 <open_cabinet+0xd0>
        uint8_t command[5];
        uint8_t response[5];

        // Build the command to open the cabinet
        command[0] = 0x8A;  // Command header for opening
 80011f0:	238a      	movs	r3, #138	; 0x8a
 80011f2:	753b      	strb	r3, [r7, #20]
        command[1] = 0x01;  // Addressing mode
 80011f4:	2301      	movs	r3, #1
 80011f6:	757b      	strb	r3, [r7, #21]
        command[2] = locker_id;  // Locker ID
 80011f8:	79fb      	ldrb	r3, [r7, #7]
 80011fa:	75bb      	strb	r3, [r7, #22]
        command[3] = 0x11;  // Open command
 80011fc:	2311      	movs	r3, #17
 80011fe:	75fb      	strb	r3, [r7, #23]
        command[4] = calculate_checksum(command[0], command[1], command[2], command[3]);
 8001200:	7d38      	ldrb	r0, [r7, #20]
 8001202:	7d79      	ldrb	r1, [r7, #21]
 8001204:	7dba      	ldrb	r2, [r7, #22]
 8001206:	7dfb      	ldrb	r3, [r7, #23]
 8001208:	f7ff ffb4 	bl	8001174 <calculate_checksum>
 800120c:	4603      	mov	r3, r0
 800120e:	763b      	strb	r3, [r7, #24]

        // Transmit the open command
        RS485_Transmit(command, sizeof(command));
 8001210:	f107 0314 	add.w	r3, r7, #20
 8001214:	2105      	movs	r1, #5
 8001216:	4618      	mov	r0, r3
 8001218:	f000 f902 	bl	8001420 <RS485_Transmit>
        HAL_Delay(2000);
 800121c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001220:	f001 f936 	bl	8002490 <HAL_Delay>

        // Wait for the response
        if (HAL_UART_Receive(&huart2, response, sizeof(response), 1000) == HAL_OK) {
 8001224:	f107 010c 	add.w	r1, r7, #12
 8001228:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800122c:	2205      	movs	r2, #5
 800122e:	481a      	ldr	r0, [pc, #104]	; (8001298 <open_cabinet+0xe8>)
 8001230:	f005 fc03 	bl	8006a3a <HAL_UART_Receive>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d11e      	bne.n	8001278 <open_cabinet+0xc8>
            uint8_t expected_checksum = calculate_checksum(response[0], response[1], response[2], response[3]);
 800123a:	7b38      	ldrb	r0, [r7, #12]
 800123c:	7b79      	ldrb	r1, [r7, #13]
 800123e:	7bba      	ldrb	r2, [r7, #14]
 8001240:	7bfb      	ldrb	r3, [r7, #15]
 8001242:	f7ff ff97 	bl	8001174 <calculate_checksum>
 8001246:	4603      	mov	r3, r0
 8001248:	76fb      	strb	r3, [r7, #27]
            if (response[4] != expected_checksum) {
 800124a:	7c3b      	ldrb	r3, [r7, #16]
 800124c:	7efa      	ldrb	r2, [r7, #27]
 800124e:	429a      	cmp	r2, r3
 8001250:	d003      	beq.n	800125a <open_cabinet+0xaa>
                printf("Response checksum error.\n");
 8001252:	4812      	ldr	r0, [pc, #72]	; (800129c <open_cabinet+0xec>)
 8001254:	f006 ffea 	bl	800822c <puts>
 8001258:	e017      	b.n	800128a <open_cabinet+0xda>
                return;
            }

            if (response[3] == 0x11) {
 800125a:	7bfb      	ldrb	r3, [r7, #15]
 800125c:	2b11      	cmp	r3, #17
 800125e:	d105      	bne.n	800126c <open_cabinet+0xbc>
                printf("Locker %d opened successfully.\n", locker_id);
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	4619      	mov	r1, r3
 8001264:	480e      	ldr	r0, [pc, #56]	; (80012a0 <open_cabinet+0xf0>)
 8001266:	f006 ff45 	bl	80080f4 <iprintf>
 800126a:	e00e      	b.n	800128a <open_cabinet+0xda>

            } else {
                printf("Unexpected response when opening locker %d.\n", locker_id);
 800126c:	79fb      	ldrb	r3, [r7, #7]
 800126e:	4619      	mov	r1, r3
 8001270:	480c      	ldr	r0, [pc, #48]	; (80012a4 <open_cabinet+0xf4>)
 8001272:	f006 ff3f 	bl	80080f4 <iprintf>
 8001276:	e008      	b.n	800128a <open_cabinet+0xda>
            }
        } else {
            printf("No response received when opening the cabinet.\n");
 8001278:	480b      	ldr	r0, [pc, #44]	; (80012a8 <open_cabinet+0xf8>)
 800127a:	f006 ffd7 	bl	800822c <puts>
 800127e:	e004      	b.n	800128a <open_cabinet+0xda>
        }
    } else {
        printf("Failed to determine the status of locker %d. Aborting open operation.\n", locker_id);
 8001280:	79fb      	ldrb	r3, [r7, #7]
 8001282:	4619      	mov	r1, r3
 8001284:	4809      	ldr	r0, [pc, #36]	; (80012ac <open_cabinet+0xfc>)
 8001286:	f006 ff35 	bl	80080f4 <iprintf>
    }
}
 800128a:	3720      	adds	r7, #32
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	0800bddc 	.word	0x0800bddc
 8001294:	0800be0c 	.word	0x0800be0c
 8001298:	2000053c 	.word	0x2000053c
 800129c:	0800be3c 	.word	0x0800be3c
 80012a0:	0800be58 	.word	0x0800be58
 80012a4:	0800be78 	.word	0x0800be78
 80012a8:	0800bea8 	.word	0x0800bea8
 80012ac:	0800bed8 	.word	0x0800bed8

080012b0 <read_cabinet_status>:




// Function to read the cabinet status
int read_cabinet_status(uint8_t locker_id) {
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b088      	sub	sp, #32
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	4603      	mov	r3, r0
 80012b8:	71fb      	strb	r3, [r7, #7]
    if (locker_id < 1 || locker_id > 24) {
 80012ba:	79fb      	ldrb	r3, [r7, #7]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d002      	beq.n	80012c6 <read_cabinet_status+0x16>
 80012c0:	79fb      	ldrb	r3, [r7, #7]
 80012c2:	2b18      	cmp	r3, #24
 80012c4:	d905      	bls.n	80012d2 <read_cabinet_status+0x22>
        printf("Invalid locker ID. Must be between 1 and 24.\n");
 80012c6:	483b      	ldr	r0, [pc, #236]	; (80013b4 <read_cabinet_status+0x104>)
 80012c8:	f006 ffb0 	bl	800822c <puts>
        return -1;
 80012cc:	f04f 33ff 	mov.w	r3, #4294967295
 80012d0:	e06b      	b.n	80013aa <read_cabinet_status+0xfa>

    uint8_t command[5];
    uint8_t response[5];

    // Build the command to read the cabinet status
    command[0] = 0x80;
 80012d2:	2380      	movs	r3, #128	; 0x80
 80012d4:	753b      	strb	r3, [r7, #20]
    command[1] = 0x01;
 80012d6:	2301      	movs	r3, #1
 80012d8:	757b      	strb	r3, [r7, #21]
    command[2] = locker_id;
 80012da:	79fb      	ldrb	r3, [r7, #7]
 80012dc:	75bb      	strb	r3, [r7, #22]
    command[3] = 0x33;
 80012de:	2333      	movs	r3, #51	; 0x33
 80012e0:	75fb      	strb	r3, [r7, #23]
    command[4] = calculate_checksum(command[0], command[1], command[2], command[3]);
 80012e2:	7d38      	ldrb	r0, [r7, #20]
 80012e4:	7d79      	ldrb	r1, [r7, #21]
 80012e6:	7dba      	ldrb	r2, [r7, #22]
 80012e8:	7dfb      	ldrb	r3, [r7, #23]
 80012ea:	f7ff ff43 	bl	8001174 <calculate_checksum>
 80012ee:	4603      	mov	r3, r0
 80012f0:	763b      	strb	r3, [r7, #24]

    // Transmit the command
    RS485_Transmit(command, sizeof(command));
 80012f2:	f107 0314 	add.w	r3, r7, #20
 80012f6:	2105      	movs	r1, #5
 80012f8:	4618      	mov	r0, r3
 80012fa:	f000 f891 	bl	8001420 <RS485_Transmit>

    // Wait for the response
    if (HAL_UART_Receive(&huart2, response, sizeof(response), 1000) == HAL_OK) {
 80012fe:	f107 010c 	add.w	r1, r7, #12
 8001302:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001306:	2205      	movs	r2, #5
 8001308:	482b      	ldr	r0, [pc, #172]	; (80013b8 <read_cabinet_status+0x108>)
 800130a:	f005 fb96 	bl	8006a3a <HAL_UART_Receive>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d145      	bne.n	80013a0 <read_cabinet_status+0xf0>
        // Print the raw response
        printf("Response received: ");
 8001314:	4829      	ldr	r0, [pc, #164]	; (80013bc <read_cabinet_status+0x10c>)
 8001316:	f006 feed 	bl	80080f4 <iprintf>
        for (int i = 0; i < sizeof(response); i++) {
 800131a:	2300      	movs	r3, #0
 800131c:	61fb      	str	r3, [r7, #28]
 800131e:	e00b      	b.n	8001338 <read_cabinet_status+0x88>
            printf("0x%02X ", response[i]);
 8001320:	f107 020c 	add.w	r2, r7, #12
 8001324:	69fb      	ldr	r3, [r7, #28]
 8001326:	4413      	add	r3, r2
 8001328:	781b      	ldrb	r3, [r3, #0]
 800132a:	4619      	mov	r1, r3
 800132c:	4824      	ldr	r0, [pc, #144]	; (80013c0 <read_cabinet_status+0x110>)
 800132e:	f006 fee1 	bl	80080f4 <iprintf>
        for (int i = 0; i < sizeof(response); i++) {
 8001332:	69fb      	ldr	r3, [r7, #28]
 8001334:	3301      	adds	r3, #1
 8001336:	61fb      	str	r3, [r7, #28]
 8001338:	69fb      	ldr	r3, [r7, #28]
 800133a:	2b04      	cmp	r3, #4
 800133c:	d9f0      	bls.n	8001320 <read_cabinet_status+0x70>
        }
        printf("\n");
 800133e:	200a      	movs	r0, #10
 8001340:	f006 fef0 	bl	8008124 <putchar>

        // Validate the response
        uint8_t expected_checksum = calculate_checksum(response[0], response[1], response[2], response[3]);
 8001344:	7b38      	ldrb	r0, [r7, #12]
 8001346:	7b79      	ldrb	r1, [r7, #13]
 8001348:	7bba      	ldrb	r2, [r7, #14]
 800134a:	7bfb      	ldrb	r3, [r7, #15]
 800134c:	f7ff ff12 	bl	8001174 <calculate_checksum>
 8001350:	4603      	mov	r3, r0
 8001352:	76fb      	strb	r3, [r7, #27]
        if (response[4] != expected_checksum) {
 8001354:	7c3b      	ldrb	r3, [r7, #16]
 8001356:	7efa      	ldrb	r2, [r7, #27]
 8001358:	429a      	cmp	r2, r3
 800135a:	d005      	beq.n	8001368 <read_cabinet_status+0xb8>
            printf("Response checksum error.\n");
 800135c:	4819      	ldr	r0, [pc, #100]	; (80013c4 <read_cabinet_status+0x114>)
 800135e:	f006 ff65 	bl	800822c <puts>
            return -1;
 8001362:	f04f 33ff 	mov.w	r3, #4294967295
 8001366:	e020      	b.n	80013aa <read_cabinet_status+0xfa>
        }

        // Interpret the response
        if (response[3] == 0x11) {
 8001368:	7bfb      	ldrb	r3, [r7, #15]
 800136a:	2b11      	cmp	r3, #17
 800136c:	d106      	bne.n	800137c <read_cabinet_status+0xcc>
            printf("Locker %d is open.\n", locker_id);
 800136e:	79fb      	ldrb	r3, [r7, #7]
 8001370:	4619      	mov	r1, r3
 8001372:	4815      	ldr	r0, [pc, #84]	; (80013c8 <read_cabinet_status+0x118>)
 8001374:	f006 febe 	bl	80080f4 <iprintf>
            return 1; // Locker is open
 8001378:	2301      	movs	r3, #1
 800137a:	e016      	b.n	80013aa <read_cabinet_status+0xfa>
        } else if (response[3] == 0x00) {
 800137c:	7bfb      	ldrb	r3, [r7, #15]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d106      	bne.n	8001390 <read_cabinet_status+0xe0>
            printf("Locker %d is closed.\n", locker_id);
 8001382:	79fb      	ldrb	r3, [r7, #7]
 8001384:	4619      	mov	r1, r3
 8001386:	4811      	ldr	r0, [pc, #68]	; (80013cc <read_cabinet_status+0x11c>)
 8001388:	f006 feb4 	bl	80080f4 <iprintf>
            return 0; // Locker is closed
 800138c:	2300      	movs	r3, #0
 800138e:	e00c      	b.n	80013aa <read_cabinet_status+0xfa>
        } else {
            printf("Unexpected response for locker %d.\n", locker_id);
 8001390:	79fb      	ldrb	r3, [r7, #7]
 8001392:	4619      	mov	r1, r3
 8001394:	480e      	ldr	r0, [pc, #56]	; (80013d0 <read_cabinet_status+0x120>)
 8001396:	f006 fead 	bl	80080f4 <iprintf>
            return -1; // Error or unexpected
 800139a:	f04f 33ff 	mov.w	r3, #4294967295
 800139e:	e004      	b.n	80013aa <read_cabinet_status+0xfa>
        }
    } else {
        printf("No response received when reading the cabinet status.\n");
 80013a0:	480c      	ldr	r0, [pc, #48]	; (80013d4 <read_cabinet_status+0x124>)
 80013a2:	f006 ff43 	bl	800822c <puts>
        //setErrorState(STATE_JAMMED);
        //error_locker = locker_id;
        //error_flag = true;
        return -1;
 80013a6:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 80013aa:	4618      	mov	r0, r3
 80013ac:	3720      	adds	r7, #32
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	0800bddc 	.word	0x0800bddc
 80013b8:	2000053c 	.word	0x2000053c
 80013bc:	0800bf20 	.word	0x0800bf20
 80013c0:	0800bf34 	.word	0x0800bf34
 80013c4:	0800be3c 	.word	0x0800be3c
 80013c8:	0800bf3c 	.word	0x0800bf3c
 80013cc:	0800bf50 	.word	0x0800bf50
 80013d0:	0800bf68 	.word	0x0800bf68
 80013d4:	0800bf8c 	.word	0x0800bf8c

080013d8 <RS485_SetTransmitMode>:

// Set RS485 to transmit mode
void RS485_SetTransmitMode(void) {
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_11, GPIO_PIN_SET);
 80013dc:	2201      	movs	r2, #1
 80013de:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013e2:	4805      	ldr	r0, [pc, #20]	; (80013f8 <RS485_SetTransmitMode+0x20>)
 80013e4:	f001 feea 	bl	80031bc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, GPIO_PIN_SET);
 80013e8:	2201      	movs	r2, #1
 80013ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013ee:	4802      	ldr	r0, [pc, #8]	; (80013f8 <RS485_SetTransmitMode+0x20>)
 80013f0:	f001 fee4 	bl	80031bc <HAL_GPIO_WritePin>
}
 80013f4:	bf00      	nop
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	40021800 	.word	0x40021800

080013fc <RS485_SetReceiveMode>:

// Set RS485 to receive mode
void RS485_SetReceiveMode(void) {
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_11, GPIO_PIN_RESET);
 8001400:	2200      	movs	r2, #0
 8001402:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001406:	4805      	ldr	r0, [pc, #20]	; (800141c <RS485_SetReceiveMode+0x20>)
 8001408:	f001 fed8 	bl	80031bc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, GPIO_PIN_RESET);
 800140c:	2200      	movs	r2, #0
 800140e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001412:	4802      	ldr	r0, [pc, #8]	; (800141c <RS485_SetReceiveMode+0x20>)
 8001414:	f001 fed2 	bl	80031bc <HAL_GPIO_WritePin>
}
 8001418:	bf00      	nop
 800141a:	bd80      	pop	{r7, pc}
 800141c:	40021800 	.word	0x40021800

08001420 <RS485_Transmit>:

// Transmit data via RS485
void RS485_Transmit(uint8_t *data, uint16_t size) {
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	460b      	mov	r3, r1
 800142a:	807b      	strh	r3, [r7, #2]
    RS485_SetTransmitMode();
 800142c:	f7ff ffd4 	bl	80013d8 <RS485_SetTransmitMode>
    HAL_UART_Transmit(&huart2, data, size, HAL_MAX_DELAY);
 8001430:	887a      	ldrh	r2, [r7, #2]
 8001432:	f04f 33ff 	mov.w	r3, #4294967295
 8001436:	6879      	ldr	r1, [r7, #4]
 8001438:	4804      	ldr	r0, [pc, #16]	; (800144c <RS485_Transmit+0x2c>)
 800143a:	f005 fa6b 	bl	8006914 <HAL_UART_Transmit>
    RS485_SetReceiveMode();
 800143e:	f7ff ffdd 	bl	80013fc <RS485_SetReceiveMode>
}
 8001442:	bf00      	nop
 8001444:	3708      	adds	r7, #8
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	2000053c 	.word	0x2000053c

08001450 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001454:	f000 ffbf 	bl	80023d6 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001458:	f000 f816 	bl	8001488 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800145c:	f000 fa2c 	bl	80018b8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001460:	f000 f9f0 	bl	8001844 <MX_DMA_Init>
  MX_SPI1_Init();
 8001464:	f000 f956 	bl	8001714 <MX_SPI1_Init>
  MX_USART3_UART_Init();
 8001468:	f000 f9bc 	bl	80017e4 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 800146c:	f000 f892 	bl	8001594 <MX_I2C1_Init>
  MX_I2C4_Init();
 8001470:	f000 f910 	bl	8001694 <MX_I2C4_Init>
  MX_I2C2_Init();
 8001474:	f000 f8ce 	bl	8001614 <MX_I2C2_Init>
  MX_USART2_UART_Init();
 8001478:	f000 f984 	bl	8001784 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  init_application();
 800147c:	f7ff faa8 	bl	80009d0 <init_application>
  /* USER CODE BEGIN WHILE */
  while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	loop_application();
 8001480:	f7ff fadc 	bl	8000a3c <loop_application>
 8001484:	e7fc      	b.n	8001480 <main+0x30>
	...

08001488 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b0b8      	sub	sp, #224	; 0xe0
 800148c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800148e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001492:	2234      	movs	r2, #52	; 0x34
 8001494:	2100      	movs	r1, #0
 8001496:	4618      	mov	r0, r3
 8001498:	f005 ffdc 	bl	8007454 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800149c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80014a0:	2200      	movs	r2, #0
 80014a2:	601a      	str	r2, [r3, #0]
 80014a4:	605a      	str	r2, [r3, #4]
 80014a6:	609a      	str	r2, [r3, #8]
 80014a8:	60da      	str	r2, [r3, #12]
 80014aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80014ac:	f107 0308 	add.w	r3, r7, #8
 80014b0:	2290      	movs	r2, #144	; 0x90
 80014b2:	2100      	movs	r1, #0
 80014b4:	4618      	mov	r0, r3
 80014b6:	f005 ffcd 	bl	8007454 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80014ba:	f003 fbc7 	bl	8004c4c <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014be:	4b32      	ldr	r3, [pc, #200]	; (8001588 <SystemClock_Config+0x100>)
 80014c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014c2:	4a31      	ldr	r2, [pc, #196]	; (8001588 <SystemClock_Config+0x100>)
 80014c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014c8:	6413      	str	r3, [r2, #64]	; 0x40
 80014ca:	4b2f      	ldr	r3, [pc, #188]	; (8001588 <SystemClock_Config+0x100>)
 80014cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014d2:	607b      	str	r3, [r7, #4]
 80014d4:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80014d6:	4b2d      	ldr	r3, [pc, #180]	; (800158c <SystemClock_Config+0x104>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80014de:	4a2b      	ldr	r2, [pc, #172]	; (800158c <SystemClock_Config+0x104>)
 80014e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014e4:	6013      	str	r3, [r2, #0]
 80014e6:	4b29      	ldr	r3, [pc, #164]	; (800158c <SystemClock_Config+0x104>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80014ee:	603b      	str	r3, [r7, #0]
 80014f0:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014f2:	2302      	movs	r3, #2
 80014f4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014f8:	2301      	movs	r3, #1
 80014fa:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014fe:	2310      	movs	r3, #16
 8001500:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001504:	2300      	movs	r3, #0
 8001506:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800150a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800150e:	4618      	mov	r0, r3
 8001510:	f003 fbac 	bl	8004c6c <HAL_RCC_OscConfig>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d001      	beq.n	800151e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800151a:	f000 fa61 	bl	80019e0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800151e:	230f      	movs	r3, #15
 8001520:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001524:	2300      	movs	r3, #0
 8001526:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800152a:	2300      	movs	r3, #0
 800152c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001530:	2300      	movs	r3, #0
 8001532:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001536:	2300      	movs	r3, #0
 8001538:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800153c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001540:	2100      	movs	r1, #0
 8001542:	4618      	mov	r0, r3
 8001544:	f003 fe40 	bl	80051c8 <HAL_RCC_ClockConfig>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d001      	beq.n	8001552 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800154e:	f000 fa47 	bl	80019e0 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3
 8001552:	4b0f      	ldr	r3, [pc, #60]	; (8001590 <SystemClock_Config+0x108>)
 8001554:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_I2C2
                              |RCC_PERIPHCLK_I2C4;
  PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001556:	2300      	movs	r3, #0
 8001558:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800155a:	2300      	movs	r3, #0
 800155c:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800155e:	2300      	movs	r3, #0
 8001560:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001562:	2300      	movs	r3, #0
 8001564:	673b      	str	r3, [r7, #112]	; 0x70
  PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 8001566:	2300      	movs	r3, #0
 8001568:	67bb      	str	r3, [r7, #120]	; 0x78
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800156a:	f107 0308 	add.w	r3, r7, #8
 800156e:	4618      	mov	r0, r3
 8001570:	f004 f800 	bl	8005574 <HAL_RCCEx_PeriphCLKConfig>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <SystemClock_Config+0xf6>
  {
    Error_Handler();
 800157a:	f000 fa31 	bl	80019e0 <Error_Handler>
  }
}
 800157e:	bf00      	nop
 8001580:	37e0      	adds	r7, #224	; 0xe0
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	40023800 	.word	0x40023800
 800158c:	40007000 	.word	0x40007000
 8001590:	0002c180 	.word	0x0002c180

08001594 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001598:	4b1b      	ldr	r3, [pc, #108]	; (8001608 <MX_I2C1_Init+0x74>)
 800159a:	4a1c      	ldr	r2, [pc, #112]	; (800160c <MX_I2C1_Init+0x78>)
 800159c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 800159e:	4b1a      	ldr	r3, [pc, #104]	; (8001608 <MX_I2C1_Init+0x74>)
 80015a0:	4a1b      	ldr	r2, [pc, #108]	; (8001610 <MX_I2C1_Init+0x7c>)
 80015a2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80015a4:	4b18      	ldr	r3, [pc, #96]	; (8001608 <MX_I2C1_Init+0x74>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015aa:	4b17      	ldr	r3, [pc, #92]	; (8001608 <MX_I2C1_Init+0x74>)
 80015ac:	2201      	movs	r2, #1
 80015ae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015b0:	4b15      	ldr	r3, [pc, #84]	; (8001608 <MX_I2C1_Init+0x74>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80015b6:	4b14      	ldr	r3, [pc, #80]	; (8001608 <MX_I2C1_Init+0x74>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80015bc:	4b12      	ldr	r3, [pc, #72]	; (8001608 <MX_I2C1_Init+0x74>)
 80015be:	2200      	movs	r2, #0
 80015c0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015c2:	4b11      	ldr	r3, [pc, #68]	; (8001608 <MX_I2C1_Init+0x74>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015c8:	4b0f      	ldr	r3, [pc, #60]	; (8001608 <MX_I2C1_Init+0x74>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015ce:	480e      	ldr	r0, [pc, #56]	; (8001608 <MX_I2C1_Init+0x74>)
 80015d0:	f001 fe28 	bl	8003224 <HAL_I2C_Init>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d001      	beq.n	80015de <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80015da:	f000 fa01 	bl	80019e0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80015de:	2100      	movs	r1, #0
 80015e0:	4809      	ldr	r0, [pc, #36]	; (8001608 <MX_I2C1_Init+0x74>)
 80015e2:	f003 fa7b 	bl	8004adc <HAL_I2CEx_ConfigAnalogFilter>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d001      	beq.n	80015f0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80015ec:	f000 f9f8 	bl	80019e0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80015f0:	2100      	movs	r1, #0
 80015f2:	4805      	ldr	r0, [pc, #20]	; (8001608 <MX_I2C1_Init+0x74>)
 80015f4:	f003 fabd 	bl	8004b72 <HAL_I2CEx_ConfigDigitalFilter>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d001      	beq.n	8001602 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80015fe:	f000 f9ef 	bl	80019e0 <Error_Handler>
  /* USER CODE BEGIN I2C1_Init 2 */
  //__HAL_LINKDMA(&hi2c1, hdmatx, hdma_i2c1_tx);

  /* USER CODE END I2C1_Init 2 */

}
 8001602:	bf00      	nop
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	20000440 	.word	0x20000440
 800160c:	40005400 	.word	0x40005400
 8001610:	00303d5b 	.word	0x00303d5b

08001614 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001618:	4b1b      	ldr	r3, [pc, #108]	; (8001688 <MX_I2C2_Init+0x74>)
 800161a:	4a1c      	ldr	r2, [pc, #112]	; (800168c <MX_I2C2_Init+0x78>)
 800161c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00303D5B;
 800161e:	4b1a      	ldr	r3, [pc, #104]	; (8001688 <MX_I2C2_Init+0x74>)
 8001620:	4a1b      	ldr	r2, [pc, #108]	; (8001690 <MX_I2C2_Init+0x7c>)
 8001622:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001624:	4b18      	ldr	r3, [pc, #96]	; (8001688 <MX_I2C2_Init+0x74>)
 8001626:	2200      	movs	r2, #0
 8001628:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800162a:	4b17      	ldr	r3, [pc, #92]	; (8001688 <MX_I2C2_Init+0x74>)
 800162c:	2201      	movs	r2, #1
 800162e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001630:	4b15      	ldr	r3, [pc, #84]	; (8001688 <MX_I2C2_Init+0x74>)
 8001632:	2200      	movs	r2, #0
 8001634:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001636:	4b14      	ldr	r3, [pc, #80]	; (8001688 <MX_I2C2_Init+0x74>)
 8001638:	2200      	movs	r2, #0
 800163a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800163c:	4b12      	ldr	r3, [pc, #72]	; (8001688 <MX_I2C2_Init+0x74>)
 800163e:	2200      	movs	r2, #0
 8001640:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001642:	4b11      	ldr	r3, [pc, #68]	; (8001688 <MX_I2C2_Init+0x74>)
 8001644:	2200      	movs	r2, #0
 8001646:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001648:	4b0f      	ldr	r3, [pc, #60]	; (8001688 <MX_I2C2_Init+0x74>)
 800164a:	2200      	movs	r2, #0
 800164c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800164e:	480e      	ldr	r0, [pc, #56]	; (8001688 <MX_I2C2_Init+0x74>)
 8001650:	f001 fde8 	bl	8003224 <HAL_I2C_Init>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d001      	beq.n	800165e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800165a:	f000 f9c1 	bl	80019e0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800165e:	2100      	movs	r1, #0
 8001660:	4809      	ldr	r0, [pc, #36]	; (8001688 <MX_I2C2_Init+0x74>)
 8001662:	f003 fa3b 	bl	8004adc <HAL_I2CEx_ConfigAnalogFilter>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d001      	beq.n	8001670 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 800166c:	f000 f9b8 	bl	80019e0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001670:	2100      	movs	r1, #0
 8001672:	4805      	ldr	r0, [pc, #20]	; (8001688 <MX_I2C2_Init+0x74>)
 8001674:	f003 fa7d 	bl	8004b72 <HAL_I2CEx_ConfigDigitalFilter>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d001      	beq.n	8001682 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800167e:	f000 f9af 	bl	80019e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001682:	bf00      	nop
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	2000048c 	.word	0x2000048c
 800168c:	40005800 	.word	0x40005800
 8001690:	00303d5b 	.word	0x00303d5b

08001694 <MX_I2C4_Init>:
  * @brief I2C4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C4_Init(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8001698:	4b1b      	ldr	r3, [pc, #108]	; (8001708 <MX_I2C4_Init+0x74>)
 800169a:	4a1c      	ldr	r2, [pc, #112]	; (800170c <MX_I2C4_Init+0x78>)
 800169c:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x00303D5B;
 800169e:	4b1a      	ldr	r3, [pc, #104]	; (8001708 <MX_I2C4_Init+0x74>)
 80016a0:	4a1b      	ldr	r2, [pc, #108]	; (8001710 <MX_I2C4_Init+0x7c>)
 80016a2:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 80016a4:	4b18      	ldr	r3, [pc, #96]	; (8001708 <MX_I2C4_Init+0x74>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016aa:	4b17      	ldr	r3, [pc, #92]	; (8001708 <MX_I2C4_Init+0x74>)
 80016ac:	2201      	movs	r2, #1
 80016ae:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016b0:	4b15      	ldr	r3, [pc, #84]	; (8001708 <MX_I2C4_Init+0x74>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 80016b6:	4b14      	ldr	r3, [pc, #80]	; (8001708 <MX_I2C4_Init+0x74>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80016bc:	4b12      	ldr	r3, [pc, #72]	; (8001708 <MX_I2C4_Init+0x74>)
 80016be:	2200      	movs	r2, #0
 80016c0:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016c2:	4b11      	ldr	r3, [pc, #68]	; (8001708 <MX_I2C4_Init+0x74>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016c8:	4b0f      	ldr	r3, [pc, #60]	; (8001708 <MX_I2C4_Init+0x74>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 80016ce:	480e      	ldr	r0, [pc, #56]	; (8001708 <MX_I2C4_Init+0x74>)
 80016d0:	f001 fda8 	bl	8003224 <HAL_I2C_Init>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d001      	beq.n	80016de <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 80016da:	f000 f981 	bl	80019e0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80016de:	2100      	movs	r1, #0
 80016e0:	4809      	ldr	r0, [pc, #36]	; (8001708 <MX_I2C4_Init+0x74>)
 80016e2:	f003 f9fb 	bl	8004adc <HAL_I2CEx_ConfigAnalogFilter>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 80016ec:	f000 f978 	bl	80019e0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 80016f0:	2100      	movs	r1, #0
 80016f2:	4805      	ldr	r0, [pc, #20]	; (8001708 <MX_I2C4_Init+0x74>)
 80016f4:	f003 fa3d 	bl	8004b72 <HAL_I2CEx_ConfigDigitalFilter>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 80016fe:	f000 f96f 	bl	80019e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8001702:	bf00      	nop
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	20000310 	.word	0x20000310
 800170c:	40006000 	.word	0x40006000
 8001710:	00303d5b 	.word	0x00303d5b

08001714 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001718:	4b18      	ldr	r3, [pc, #96]	; (800177c <MX_SPI1_Init+0x68>)
 800171a:	4a19      	ldr	r2, [pc, #100]	; (8001780 <MX_SPI1_Init+0x6c>)
 800171c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 800171e:	4b17      	ldr	r3, [pc, #92]	; (800177c <MX_SPI1_Init+0x68>)
 8001720:	2200      	movs	r2, #0
 8001722:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001724:	4b15      	ldr	r3, [pc, #84]	; (800177c <MX_SPI1_Init+0x68>)
 8001726:	2200      	movs	r2, #0
 8001728:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800172a:	4b14      	ldr	r3, [pc, #80]	; (800177c <MX_SPI1_Init+0x68>)
 800172c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001730:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001732:	4b12      	ldr	r3, [pc, #72]	; (800177c <MX_SPI1_Init+0x68>)
 8001734:	2200      	movs	r2, #0
 8001736:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001738:	4b10      	ldr	r3, [pc, #64]	; (800177c <MX_SPI1_Init+0x68>)
 800173a:	2200      	movs	r2, #0
 800173c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 800173e:	4b0f      	ldr	r3, [pc, #60]	; (800177c <MX_SPI1_Init+0x68>)
 8001740:	2200      	movs	r2, #0
 8001742:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001744:	4b0d      	ldr	r3, [pc, #52]	; (800177c <MX_SPI1_Init+0x68>)
 8001746:	2200      	movs	r2, #0
 8001748:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800174a:	4b0c      	ldr	r3, [pc, #48]	; (800177c <MX_SPI1_Init+0x68>)
 800174c:	2200      	movs	r2, #0
 800174e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001750:	4b0a      	ldr	r3, [pc, #40]	; (800177c <MX_SPI1_Init+0x68>)
 8001752:	2200      	movs	r2, #0
 8001754:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001756:	4b09      	ldr	r3, [pc, #36]	; (800177c <MX_SPI1_Init+0x68>)
 8001758:	2207      	movs	r2, #7
 800175a:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800175c:	4b07      	ldr	r3, [pc, #28]	; (800177c <MX_SPI1_Init+0x68>)
 800175e:	2200      	movs	r2, #0
 8001760:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001762:	4b06      	ldr	r3, [pc, #24]	; (800177c <MX_SPI1_Init+0x68>)
 8001764:	2200      	movs	r2, #0
 8001766:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001768:	4804      	ldr	r0, [pc, #16]	; (800177c <MX_SPI1_Init+0x68>)
 800176a:	f004 fb2b 	bl	8005dc4 <HAL_SPI_Init>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d001      	beq.n	8001778 <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 8001774:	f000 f934 	bl	80019e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001778:	bf00      	nop
 800177a:	bd80      	pop	{r7, pc}
 800177c:	200004d8 	.word	0x200004d8
 8001780:	40013000 	.word	0x40013000

08001784 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001788:	4b14      	ldr	r3, [pc, #80]	; (80017dc <MX_USART2_UART_Init+0x58>)
 800178a:	4a15      	ldr	r2, [pc, #84]	; (80017e0 <MX_USART2_UART_Init+0x5c>)
 800178c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800178e:	4b13      	ldr	r3, [pc, #76]	; (80017dc <MX_USART2_UART_Init+0x58>)
 8001790:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001794:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001796:	4b11      	ldr	r3, [pc, #68]	; (80017dc <MX_USART2_UART_Init+0x58>)
 8001798:	2200      	movs	r2, #0
 800179a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800179c:	4b0f      	ldr	r3, [pc, #60]	; (80017dc <MX_USART2_UART_Init+0x58>)
 800179e:	2200      	movs	r2, #0
 80017a0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80017a2:	4b0e      	ldr	r3, [pc, #56]	; (80017dc <MX_USART2_UART_Init+0x58>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017a8:	4b0c      	ldr	r3, [pc, #48]	; (80017dc <MX_USART2_UART_Init+0x58>)
 80017aa:	220c      	movs	r2, #12
 80017ac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017ae:	4b0b      	ldr	r3, [pc, #44]	; (80017dc <MX_USART2_UART_Init+0x58>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017b4:	4b09      	ldr	r3, [pc, #36]	; (80017dc <MX_USART2_UART_Init+0x58>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017ba:	4b08      	ldr	r3, [pc, #32]	; (80017dc <MX_USART2_UART_Init+0x58>)
 80017bc:	2200      	movs	r2, #0
 80017be:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017c0:	4b06      	ldr	r3, [pc, #24]	; (80017dc <MX_USART2_UART_Init+0x58>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017c6:	4805      	ldr	r0, [pc, #20]	; (80017dc <MX_USART2_UART_Init+0x58>)
 80017c8:	f005 f856 	bl	8006878 <HAL_UART_Init>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d001      	beq.n	80017d6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80017d2:	f000 f905 	bl	80019e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80017d6:	bf00      	nop
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	2000053c 	.word	0x2000053c
 80017e0:	40004400 	.word	0x40004400

080017e4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80017e8:	4b14      	ldr	r3, [pc, #80]	; (800183c <MX_USART3_UART_Init+0x58>)
 80017ea:	4a15      	ldr	r2, [pc, #84]	; (8001840 <MX_USART3_UART_Init+0x5c>)
 80017ec:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80017ee:	4b13      	ldr	r3, [pc, #76]	; (800183c <MX_USART3_UART_Init+0x58>)
 80017f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017f4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80017f6:	4b11      	ldr	r3, [pc, #68]	; (800183c <MX_USART3_UART_Init+0x58>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80017fc:	4b0f      	ldr	r3, [pc, #60]	; (800183c <MX_USART3_UART_Init+0x58>)
 80017fe:	2200      	movs	r2, #0
 8001800:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001802:	4b0e      	ldr	r3, [pc, #56]	; (800183c <MX_USART3_UART_Init+0x58>)
 8001804:	2200      	movs	r2, #0
 8001806:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001808:	4b0c      	ldr	r3, [pc, #48]	; (800183c <MX_USART3_UART_Init+0x58>)
 800180a:	220c      	movs	r2, #12
 800180c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800180e:	4b0b      	ldr	r3, [pc, #44]	; (800183c <MX_USART3_UART_Init+0x58>)
 8001810:	2200      	movs	r2, #0
 8001812:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001814:	4b09      	ldr	r3, [pc, #36]	; (800183c <MX_USART3_UART_Init+0x58>)
 8001816:	2200      	movs	r2, #0
 8001818:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800181a:	4b08      	ldr	r3, [pc, #32]	; (800183c <MX_USART3_UART_Init+0x58>)
 800181c:	2200      	movs	r2, #0
 800181e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001820:	4b06      	ldr	r3, [pc, #24]	; (800183c <MX_USART3_UART_Init+0x58>)
 8001822:	2200      	movs	r2, #0
 8001824:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001826:	4805      	ldr	r0, [pc, #20]	; (800183c <MX_USART3_UART_Init+0x58>)
 8001828:	f005 f826 	bl	8006878 <HAL_UART_Init>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001832:	f000 f8d5 	bl	80019e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001836:	bf00      	nop
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	2000035c 	.word	0x2000035c
 8001840:	40004800 	.word	0x40004800

08001844 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800184a:	4b1a      	ldr	r3, [pc, #104]	; (80018b4 <MX_DMA_Init+0x70>)
 800184c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184e:	4a19      	ldr	r2, [pc, #100]	; (80018b4 <MX_DMA_Init+0x70>)
 8001850:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001854:	6313      	str	r3, [r2, #48]	; 0x30
 8001856:	4b17      	ldr	r3, [pc, #92]	; (80018b4 <MX_DMA_Init+0x70>)
 8001858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800185e:	607b      	str	r3, [r7, #4]
 8001860:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001862:	4b14      	ldr	r3, [pc, #80]	; (80018b4 <MX_DMA_Init+0x70>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001866:	4a13      	ldr	r2, [pc, #76]	; (80018b4 <MX_DMA_Init+0x70>)
 8001868:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800186c:	6313      	str	r3, [r2, #48]	; 0x30
 800186e:	4b11      	ldr	r3, [pc, #68]	; (80018b4 <MX_DMA_Init+0x70>)
 8001870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001872:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001876:	603b      	str	r3, [r7, #0]
 8001878:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800187a:	2200      	movs	r2, #0
 800187c:	2100      	movs	r1, #0
 800187e:	2011      	movs	r0, #17
 8001880:	f000 ff05 	bl	800268e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001884:	2011      	movs	r0, #17
 8001886:	f000 ff1e 	bl	80026c6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800188a:	2200      	movs	r2, #0
 800188c:	2100      	movs	r1, #0
 800188e:	2038      	movs	r0, #56	; 0x38
 8001890:	f000 fefd 	bl	800268e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001894:	2038      	movs	r0, #56	; 0x38
 8001896:	f000 ff16 	bl	80026c6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800189a:	2200      	movs	r2, #0
 800189c:	2100      	movs	r1, #0
 800189e:	203b      	movs	r0, #59	; 0x3b
 80018a0:	f000 fef5 	bl	800268e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80018a4:	203b      	movs	r0, #59	; 0x3b
 80018a6:	f000 ff0e 	bl	80026c6 <HAL_NVIC_EnableIRQ>

}
 80018aa:	bf00      	nop
 80018ac:	3708      	adds	r7, #8
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	40023800 	.word	0x40023800

080018b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b08c      	sub	sp, #48	; 0x30
 80018bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018be:	f107 031c 	add.w	r3, r7, #28
 80018c2:	2200      	movs	r2, #0
 80018c4:	601a      	str	r2, [r3, #0]
 80018c6:	605a      	str	r2, [r3, #4]
 80018c8:	609a      	str	r2, [r3, #8]
 80018ca:	60da      	str	r2, [r3, #12]
 80018cc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018ce:	4b41      	ldr	r3, [pc, #260]	; (80019d4 <MX_GPIO_Init+0x11c>)
 80018d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d2:	4a40      	ldr	r2, [pc, #256]	; (80019d4 <MX_GPIO_Init+0x11c>)
 80018d4:	f043 0304 	orr.w	r3, r3, #4
 80018d8:	6313      	str	r3, [r2, #48]	; 0x30
 80018da:	4b3e      	ldr	r3, [pc, #248]	; (80019d4 <MX_GPIO_Init+0x11c>)
 80018dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018de:	f003 0304 	and.w	r3, r3, #4
 80018e2:	61bb      	str	r3, [r7, #24]
 80018e4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80018e6:	4b3b      	ldr	r3, [pc, #236]	; (80019d4 <MX_GPIO_Init+0x11c>)
 80018e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ea:	4a3a      	ldr	r2, [pc, #232]	; (80019d4 <MX_GPIO_Init+0x11c>)
 80018ec:	f043 0320 	orr.w	r3, r3, #32
 80018f0:	6313      	str	r3, [r2, #48]	; 0x30
 80018f2:	4b38      	ldr	r3, [pc, #224]	; (80019d4 <MX_GPIO_Init+0x11c>)
 80018f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f6:	f003 0320 	and.w	r3, r3, #32
 80018fa:	617b      	str	r3, [r7, #20]
 80018fc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018fe:	4b35      	ldr	r3, [pc, #212]	; (80019d4 <MX_GPIO_Init+0x11c>)
 8001900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001902:	4a34      	ldr	r2, [pc, #208]	; (80019d4 <MX_GPIO_Init+0x11c>)
 8001904:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001908:	6313      	str	r3, [r2, #48]	; 0x30
 800190a:	4b32      	ldr	r3, [pc, #200]	; (80019d4 <MX_GPIO_Init+0x11c>)
 800190c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800190e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001912:	613b      	str	r3, [r7, #16]
 8001914:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001916:	4b2f      	ldr	r3, [pc, #188]	; (80019d4 <MX_GPIO_Init+0x11c>)
 8001918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191a:	4a2e      	ldr	r2, [pc, #184]	; (80019d4 <MX_GPIO_Init+0x11c>)
 800191c:	f043 0301 	orr.w	r3, r3, #1
 8001920:	6313      	str	r3, [r2, #48]	; 0x30
 8001922:	4b2c      	ldr	r3, [pc, #176]	; (80019d4 <MX_GPIO_Init+0x11c>)
 8001924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001926:	f003 0301 	and.w	r3, r3, #1
 800192a:	60fb      	str	r3, [r7, #12]
 800192c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800192e:	4b29      	ldr	r3, [pc, #164]	; (80019d4 <MX_GPIO_Init+0x11c>)
 8001930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001932:	4a28      	ldr	r2, [pc, #160]	; (80019d4 <MX_GPIO_Init+0x11c>)
 8001934:	f043 0302 	orr.w	r3, r3, #2
 8001938:	6313      	str	r3, [r2, #48]	; 0x30
 800193a:	4b26      	ldr	r3, [pc, #152]	; (80019d4 <MX_GPIO_Init+0x11c>)
 800193c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193e:	f003 0302 	and.w	r3, r3, #2
 8001942:	60bb      	str	r3, [r7, #8]
 8001944:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001946:	4b23      	ldr	r3, [pc, #140]	; (80019d4 <MX_GPIO_Init+0x11c>)
 8001948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194a:	4a22      	ldr	r2, [pc, #136]	; (80019d4 <MX_GPIO_Init+0x11c>)
 800194c:	f043 0308 	orr.w	r3, r3, #8
 8001950:	6313      	str	r3, [r2, #48]	; 0x30
 8001952:	4b20      	ldr	r3, [pc, #128]	; (80019d4 <MX_GPIO_Init+0x11c>)
 8001954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001956:	f003 0308 	and.w	r3, r3, #8
 800195a:	607b      	str	r3, [r7, #4]
 800195c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800195e:	4b1d      	ldr	r3, [pc, #116]	; (80019d4 <MX_GPIO_Init+0x11c>)
 8001960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001962:	4a1c      	ldr	r2, [pc, #112]	; (80019d4 <MX_GPIO_Init+0x11c>)
 8001964:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001968:	6313      	str	r3, [r2, #48]	; 0x30
 800196a:	4b1a      	ldr	r3, [pc, #104]	; (80019d4 <MX_GPIO_Init+0x11c>)
 800196c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001972:	603b      	str	r3, [r7, #0]
 8001974:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8001976:	2200      	movs	r2, #0
 8001978:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800197c:	4816      	ldr	r0, [pc, #88]	; (80019d8 <MX_GPIO_Init+0x120>)
 800197e:	f001 fc1d 	bl	80031bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8001982:	2200      	movs	r2, #0
 8001984:	f642 41fc 	movw	r1, #11516	; 0x2cfc
 8001988:	4814      	ldr	r0, [pc, #80]	; (80019dc <MX_GPIO_Init+0x124>)
 800198a:	f001 fc17 	bl	80031bc <HAL_GPIO_WritePin>
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_13, GPIO_PIN_RESET);

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800198e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001992:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001994:	2301      	movs	r3, #1
 8001996:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001998:	2300      	movs	r3, #0
 800199a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800199c:	2300      	movs	r3, #0
 800199e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019a0:	f107 031c 	add.w	r3, r7, #28
 80019a4:	4619      	mov	r1, r3
 80019a6:	480c      	ldr	r0, [pc, #48]	; (80019d8 <MX_GPIO_Init+0x120>)
 80019a8:	f001 fa5c 	bl	8002e64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG2 PG3 PG4 PG5
                           PG6 PG7 PG10 PG11
                           PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 80019ac:	f642 43fc 	movw	r3, #11516	; 0x2cfc
 80019b0:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019b2:	2301      	movs	r3, #1
 80019b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b6:	2300      	movs	r3, #0
 80019b8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ba:	2300      	movs	r3, #0
 80019bc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80019be:	f107 031c 	add.w	r3, r7, #28
 80019c2:	4619      	mov	r1, r3
 80019c4:	4805      	ldr	r0, [pc, #20]	; (80019dc <MX_GPIO_Init+0x124>)
 80019c6:	f001 fa4d 	bl	8002e64 <HAL_GPIO_Init>

}
 80019ca:	bf00      	nop
 80019cc:	3730      	adds	r7, #48	; 0x30
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	40023800 	.word	0x40023800
 80019d8:	40020400 	.word	0x40020400
 80019dc:	40021800 	.word	0x40021800

080019e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019e4:	b672      	cpsid	i
}
 80019e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  while (1) {
 80019e8:	e7fe      	b.n	80019e8 <Error_Handler+0x8>
	...

080019ec <__io_putchar>:

extern UART_HandleTypeDef huart3;


#ifdef __GNUC__
int __io_putchar(int ch) {
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80019f4:	1d39      	adds	r1, r7, #4
 80019f6:	f04f 33ff 	mov.w	r3, #4294967295
 80019fa:	2201      	movs	r2, #1
 80019fc:	4803      	ldr	r0, [pc, #12]	; (8001a0c <__io_putchar+0x20>)
 80019fe:	f004 ff89 	bl	8006914 <HAL_UART_Transmit>
    return ch;
 8001a02:	687b      	ldr	r3, [r7, #4]
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	3708      	adds	r7, #8
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	2000035c 	.word	0x2000035c

08001a10 <getSPIFlag>:
static bool send_spi_flag = true;

extern SPI_HandleTypeDef hspi1;


bool getSPIFlag(){
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
	return spi_flag;
 8001a14:	4b03      	ldr	r3, [pc, #12]	; (8001a24 <getSPIFlag+0x14>)
 8001a16:	781b      	ldrb	r3, [r3, #0]
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr
 8001a22:	bf00      	nop
 8001a24:	20000300 	.word	0x20000300

08001a28 <getSendSPIFlag>:
bool getSendSPIFlag(){
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
	return send_spi_flag;
 8001a2c:	4b03      	ldr	r3, [pc, #12]	; (8001a3c <getSendSPIFlag+0x14>)
 8001a2e:	781b      	ldrb	r3, [r3, #0]
}
 8001a30:	4618      	mov	r0, r3
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr
 8001a3a:	bf00      	nop
 8001a3c:	20000002 	.word	0x20000002

08001a40 <HAL_SPI_TxRxCpltCallback>:


// SPI receive complete callback
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
    if (hspi->Instance == SPI1) {
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a0e      	ldr	r2, [pc, #56]	; (8001a88 <HAL_SPI_TxRxCpltCallback+0x48>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d115      	bne.n	8001a7e <HAL_SPI_TxRxCpltCallback+0x3e>

    	send_spi_flag = false;
 8001a52:	4b0e      	ldr	r3, [pc, #56]	; (8001a8c <HAL_SPI_TxRxCpltCallback+0x4c>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	701a      	strb	r2, [r3, #0]
    	if(spi_rx_buffer[0] != 0xFF){
 8001a58:	4b0d      	ldr	r3, [pc, #52]	; (8001a90 <HAL_SPI_TxRxCpltCallback+0x50>)
 8001a5a:	781b      	ldrb	r3, [r3, #0]
 8001a5c:	2bff      	cmp	r3, #255	; 0xff
 8001a5e:	d008      	beq.n	8001a72 <HAL_SPI_TxRxCpltCallback+0x32>
    		spi_flag = true;
 8001a60:	4b0c      	ldr	r3, [pc, #48]	; (8001a94 <HAL_SPI_TxRxCpltCallback+0x54>)
 8001a62:	2201      	movs	r2, #1
 8001a64:	701a      	strb	r2, [r3, #0]
    		memcpy(rpi_msg, spi_rx_buffer, SPI_BUFFER_SIZE);
 8001a66:	4b0c      	ldr	r3, [pc, #48]	; (8001a98 <HAL_SPI_TxRxCpltCallback+0x58>)
 8001a68:	4a09      	ldr	r2, [pc, #36]	; (8001a90 <HAL_SPI_TxRxCpltCallback+0x50>)
 8001a6a:	6811      	ldr	r1, [r2, #0]
 8001a6c:	6019      	str	r1, [r3, #0]
 8001a6e:	8892      	ldrh	r2, [r2, #4]
 8001a70:	809a      	strh	r2, [r3, #4]
    	}
        HAL_SPI_TransmitReceive_IT(&hspi1, spi_tx_buffer, spi_rx_buffer, SPI_BUFFER_SIZE);
 8001a72:	2306      	movs	r3, #6
 8001a74:	4a06      	ldr	r2, [pc, #24]	; (8001a90 <HAL_SPI_TxRxCpltCallback+0x50>)
 8001a76:	4909      	ldr	r1, [pc, #36]	; (8001a9c <HAL_SPI_TxRxCpltCallback+0x5c>)
 8001a78:	4809      	ldr	r0, [pc, #36]	; (8001aa0 <HAL_SPI_TxRxCpltCallback+0x60>)
 8001a7a:	f004 fa4f 	bl	8005f1c <HAL_SPI_TransmitReceive_IT>


    }
}
 8001a7e:	bf00      	nop
 8001a80:	3708      	adds	r7, #8
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	40013000 	.word	0x40013000
 8001a8c:	20000002 	.word	0x20000002
 8001a90:	20000680 	.word	0x20000680
 8001a94:	20000300 	.word	0x20000300
 8001a98:	20000690 	.word	0x20000690
 8001a9c:	20000688 	.word	0x20000688
 8001aa0:	200004d8 	.word	0x200004d8

08001aa4 <Process_SPI_Command>:




// Function to handle received SPI data
void Process_SPI_Command(uint8_t *data, uint16_t size) {
 8001aa4:	b590      	push	{r4, r7, lr}
 8001aa6:	b089      	sub	sp, #36	; 0x24
 8001aa8:	af02      	add	r7, sp, #8
 8001aaa:	6078      	str	r0, [r7, #4]
 8001aac:	460b      	mov	r3, r1
 8001aae:	807b      	strh	r3, [r7, #2]
	uint8_t red = 255;
 8001ab0:	23ff      	movs	r3, #255	; 0xff
 8001ab2:	73fb      	strb	r3, [r7, #15]
	uint8_t green = 255;
 8001ab4:	23ff      	movs	r3, #255	; 0xff
 8001ab6:	73bb      	strb	r3, [r7, #14]
	uint8_t blue = 255;
 8001ab8:	23ff      	movs	r3, #255	; 0xff
 8001aba:	737b      	strb	r3, [r7, #13]
	uint8_t mode = 0xFF;
 8001abc:	23ff      	movs	r3, #255	; 0xff
 8001abe:	733b      	strb	r3, [r7, #12]
        //printf("0x%02X ", data[i]);
    //}
    //printf("\r\n");

    // Example: Handle LED color command (0x01)
    if (data[0] == 0x01) {
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	2b01      	cmp	r3, #1
 8001ac6:	d133      	bne.n	8001b30 <Process_SPI_Command+0x8c>
        uint8_t locker_id = data[1];
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	785b      	ldrb	r3, [r3, #1]
 8001acc:	72fb      	strb	r3, [r7, #11]
        red = data[2];
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	789b      	ldrb	r3, [r3, #2]
 8001ad2:	73fb      	strb	r3, [r7, #15]
        green = data[3];
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	78db      	ldrb	r3, [r3, #3]
 8001ad8:	73bb      	strb	r3, [r7, #14]
        blue = data[4];
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	791b      	ldrb	r3, [r3, #4]
 8001ade:	737b      	strb	r3, [r7, #13]
        mode = data[5];
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	795b      	ldrb	r3, [r3, #5]
 8001ae4:	733b      	strb	r3, [r7, #12]

        if(locker_id == 255) {
 8001ae6:	7afb      	ldrb	r3, [r7, #11]
 8001ae8:	2bff      	cmp	r3, #255	; 0xff
 8001aea:	d115      	bne.n	8001b18 <Process_SPI_Command+0x74>
        	//HAL_Delay(1);
            //printf("Set all LED to Color: R=%d, G=%d, B=%d\r\n", red, green, blue);
            for(int i = 1; i <= 14; i++) {
 8001aec:	2301      	movs	r3, #1
 8001aee:	617b      	str	r3, [r7, #20]
 8001af0:	e00e      	b.n	8001b10 <Process_SPI_Command+0x6c>
                Send_RGB(i + 100, red, green, blue, mode);
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	b29b      	uxth	r3, r3
 8001af6:	3364      	adds	r3, #100	; 0x64
 8001af8:	b298      	uxth	r0, r3
 8001afa:	7b7c      	ldrb	r4, [r7, #13]
 8001afc:	7bba      	ldrb	r2, [r7, #14]
 8001afe:	7bf9      	ldrb	r1, [r7, #15]
 8001b00:	7b3b      	ldrb	r3, [r7, #12]
 8001b02:	9300      	str	r3, [sp, #0]
 8001b04:	4623      	mov	r3, r4
 8001b06:	f7ff faeb 	bl	80010e0 <Send_RGB>
            for(int i = 1; i <= 14; i++) {
 8001b0a:	697b      	ldr	r3, [r7, #20]
 8001b0c:	3301      	adds	r3, #1
 8001b0e:	617b      	str	r3, [r7, #20]
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	2b0e      	cmp	r3, #14
 8001b14:	dded      	ble.n	8001af2 <Process_SPI_Command+0x4e>
 8001b16:	e00b      	b.n	8001b30 <Process_SPI_Command+0x8c>
                //HAL_Delay(1);
            }
        } else {
            Send_RGB(locker_id + 100, red, green, blue, mode);
 8001b18:	7afb      	ldrb	r3, [r7, #11]
 8001b1a:	b29b      	uxth	r3, r3
 8001b1c:	3364      	adds	r3, #100	; 0x64
 8001b1e:	b298      	uxth	r0, r3
 8001b20:	7b7c      	ldrb	r4, [r7, #13]
 8001b22:	7bba      	ldrb	r2, [r7, #14]
 8001b24:	7bf9      	ldrb	r1, [r7, #15]
 8001b26:	7b3b      	ldrb	r3, [r7, #12]
 8001b28:	9300      	str	r3, [sp, #0]
 8001b2a:	4623      	mov	r3, r4
 8001b2c:	f7ff fad8 	bl	80010e0 <Send_RGB>
            //printf("Set LED Color: Locker %d, R=%d, G=%d, B=%d\r\n", locker_id, red, green, blue);
        }
    }

    // Example: Handle price command (0x02)
    if (data[0] == 0x02) {
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	781b      	ldrb	r3, [r3, #0]
 8001b34:	2b02      	cmp	r3, #2
 8001b36:	d10d      	bne.n	8001b54 <Process_SPI_Command+0xb0>
        uint8_t locker_id = data[1];
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	785b      	ldrb	r3, [r3, #1]
 8001b3c:	72bb      	strb	r3, [r7, #10]
        //uint16_t price = (data[2] << 8) | data[3];
        //printf("Set Price: Locker %d, Price=%d euro\r\n", locker_id, price);
        Send_Price(locker_id, data[2], data[3]);
 8001b3e:	7abb      	ldrb	r3, [r7, #10]
 8001b40:	b298      	uxth	r0, r3
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	3302      	adds	r3, #2
 8001b46:	7819      	ldrb	r1, [r3, #0]
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	3303      	adds	r3, #3
 8001b4c:	781b      	ldrb	r3, [r3, #0]
 8001b4e:	461a      	mov	r2, r3
 8001b50:	f7ff faf0 	bl	8001134 <Send_Price>
    }

    // Example: Handle unlock command (0x03)
    if (data[0] == 0x03) {
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	781b      	ldrb	r3, [r3, #0]
 8001b58:	2b03      	cmp	r3, #3
 8001b5a:	d111      	bne.n	8001b80 <Process_SPI_Command+0xdc>
        uint8_t locker_id = data[1];
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	785b      	ldrb	r3, [r3, #1]
 8001b60:	727b      	strb	r3, [r7, #9]
        //printf("Unlock: Locker %d\r\n", locker_id);
        open_cabinet(locker_id);
 8001b62:	7a7b      	ldrb	r3, [r7, #9]
 8001b64:	4618      	mov	r0, r3
 8001b66:	f7ff fb23 	bl	80011b0 <open_cabinet>
        Send_RGB(locker_id + 100, 0, 0, 0, 0);
 8001b6a:	7a7b      	ldrb	r3, [r7, #9]
 8001b6c:	b29b      	uxth	r3, r3
 8001b6e:	3364      	adds	r3, #100	; 0x64
 8001b70:	b298      	uxth	r0, r3
 8001b72:	2300      	movs	r3, #0
 8001b74:	9300      	str	r3, [sp, #0]
 8001b76:	2300      	movs	r3, #0
 8001b78:	2200      	movs	r2, #0
 8001b7a:	2100      	movs	r1, #0
 8001b7c:	f7ff fab0 	bl	80010e0 <Send_RGB>
    }

    if (data[0] == 0x04) {
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	781b      	ldrb	r3, [r3, #0]
 8001b84:	2b04      	cmp	r3, #4
 8001b86:	d106      	bne.n	8001b96 <Process_SPI_Command+0xf2>
        //uint8_t mode = data[1];
        //printf("Mode: %d\r\n", mode);
        setClimateFlag(true);
 8001b88:	2001      	movs	r0, #1
 8001b8a:	f7fe ff87 	bl	8000a9c <setClimateFlag>
        fanMode = data[1];
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	785a      	ldrb	r2, [r3, #1]
 8001b92:	4b0f      	ldr	r3, [pc, #60]	; (8001bd0 <Process_SPI_Command+0x12c>)
 8001b94:	701a      	strb	r2, [r3, #0]

    }

    if (data[0] == 0x00) {
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	781b      	ldrb	r3, [r3, #0]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d10e      	bne.n	8001bbc <Process_SPI_Command+0x118>
        for (int i = 0; i < size; i++) {
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	613b      	str	r3, [r7, #16]
 8001ba2:	e007      	b.n	8001bb4 <Process_SPI_Command+0x110>
            spi_tx_buffer[i] = 0x00;
 8001ba4:	4a0b      	ldr	r2, [pc, #44]	; (8001bd4 <Process_SPI_Command+0x130>)
 8001ba6:	693b      	ldr	r3, [r7, #16]
 8001ba8:	4413      	add	r3, r2
 8001baa:	2200      	movs	r2, #0
 8001bac:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < size; i++) {
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	3301      	adds	r3, #1
 8001bb2:	613b      	str	r3, [r7, #16]
 8001bb4:	887b      	ldrh	r3, [r7, #2]
 8001bb6:	693a      	ldr	r2, [r7, #16]
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	dbf3      	blt.n	8001ba4 <Process_SPI_Command+0x100>
        }
    }
    send_spi_flag = true;
 8001bbc:	4b06      	ldr	r3, [pc, #24]	; (8001bd8 <Process_SPI_Command+0x134>)
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	701a      	strb	r2, [r3, #0]
    spi_flag = false;
 8001bc2:	4b06      	ldr	r3, [pc, #24]	; (8001bdc <Process_SPI_Command+0x138>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	701a      	strb	r2, [r3, #0]


}
 8001bc8:	bf00      	nop
 8001bca:	371c      	adds	r7, #28
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd90      	pop	{r4, r7, pc}
 8001bd0:	20000000 	.word	0x20000000
 8001bd4:	20000688 	.word	0x20000688
 8001bd8:	20000002 	.word	0x20000002
 8001bdc:	20000300 	.word	0x20000300

08001be0 <SPI_SendMessage>:

// Send a message over SPI to the master
void SPI_SendMessage(uint8_t command, uint8_t locker_id, uint8_t data1, uint8_t data2, uint8_t data3, uint8_t data4) {
 8001be0:	b590      	push	{r4, r7, lr}
 8001be2:	b083      	sub	sp, #12
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	4604      	mov	r4, r0
 8001be8:	4608      	mov	r0, r1
 8001bea:	4611      	mov	r1, r2
 8001bec:	461a      	mov	r2, r3
 8001bee:	4623      	mov	r3, r4
 8001bf0:	71fb      	strb	r3, [r7, #7]
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	71bb      	strb	r3, [r7, #6]
 8001bf6:	460b      	mov	r3, r1
 8001bf8:	717b      	strb	r3, [r7, #5]
 8001bfa:	4613      	mov	r3, r2
 8001bfc:	713b      	strb	r3, [r7, #4]
	//printf("1\r\n");
	send_spi_flag = false;
 8001bfe:	4b0f      	ldr	r3, [pc, #60]	; (8001c3c <SPI_SendMessage+0x5c>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	701a      	strb	r2, [r3, #0]
    spi_tx_buffer[0] = command;
 8001c04:	4a0e      	ldr	r2, [pc, #56]	; (8001c40 <SPI_SendMessage+0x60>)
 8001c06:	79fb      	ldrb	r3, [r7, #7]
 8001c08:	7013      	strb	r3, [r2, #0]
    spi_tx_buffer[1] = locker_id;
 8001c0a:	4a0d      	ldr	r2, [pc, #52]	; (8001c40 <SPI_SendMessage+0x60>)
 8001c0c:	79bb      	ldrb	r3, [r7, #6]
 8001c0e:	7053      	strb	r3, [r2, #1]
    spi_tx_buffer[2] = data1;
 8001c10:	4a0b      	ldr	r2, [pc, #44]	; (8001c40 <SPI_SendMessage+0x60>)
 8001c12:	797b      	ldrb	r3, [r7, #5]
 8001c14:	7093      	strb	r3, [r2, #2]
    spi_tx_buffer[3] = data2;
 8001c16:	4a0a      	ldr	r2, [pc, #40]	; (8001c40 <SPI_SendMessage+0x60>)
 8001c18:	793b      	ldrb	r3, [r7, #4]
 8001c1a:	70d3      	strb	r3, [r2, #3]
    spi_tx_buffer[4] = data3;
 8001c1c:	4a08      	ldr	r2, [pc, #32]	; (8001c40 <SPI_SendMessage+0x60>)
 8001c1e:	7e3b      	ldrb	r3, [r7, #24]
 8001c20:	7113      	strb	r3, [r2, #4]
    spi_tx_buffer[5] = data4;
 8001c22:	4a07      	ldr	r2, [pc, #28]	; (8001c40 <SPI_SendMessage+0x60>)
 8001c24:	7f3b      	ldrb	r3, [r7, #28]
 8001c26:	7153      	strb	r3, [r2, #5]

    HAL_GPIO_TogglePin(GPIOG, GPIO_PIN_10);
 8001c28:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c2c:	4805      	ldr	r0, [pc, #20]	; (8001c44 <SPI_SendMessage+0x64>)
 8001c2e:	f001 fade 	bl	80031ee <HAL_GPIO_TogglePin>

}
 8001c32:	bf00      	nop
 8001c34:	370c      	adds	r7, #12
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd90      	pop	{r4, r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	20000002 	.word	0x20000002
 8001c40:	20000688 	.word	0x20000688
 8001c44:	40021800 	.word	0x40021800

08001c48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b083      	sub	sp, #12
 8001c4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001c4e:	4b0f      	ldr	r3, [pc, #60]	; (8001c8c <HAL_MspInit+0x44>)
 8001c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c52:	4a0e      	ldr	r2, [pc, #56]	; (8001c8c <HAL_MspInit+0x44>)
 8001c54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c58:	6413      	str	r3, [r2, #64]	; 0x40
 8001c5a:	4b0c      	ldr	r3, [pc, #48]	; (8001c8c <HAL_MspInit+0x44>)
 8001c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c62:	607b      	str	r3, [r7, #4]
 8001c64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c66:	4b09      	ldr	r3, [pc, #36]	; (8001c8c <HAL_MspInit+0x44>)
 8001c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c6a:	4a08      	ldr	r2, [pc, #32]	; (8001c8c <HAL_MspInit+0x44>)
 8001c6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c70:	6453      	str	r3, [r2, #68]	; 0x44
 8001c72:	4b06      	ldr	r3, [pc, #24]	; (8001c8c <HAL_MspInit+0x44>)
 8001c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c7a:	603b      	str	r3, [r7, #0]
 8001c7c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c7e:	bf00      	nop
 8001c80:	370c      	adds	r7, #12
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop
 8001c8c:	40023800 	.word	0x40023800

08001c90 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b08e      	sub	sp, #56	; 0x38
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c98:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	601a      	str	r2, [r3, #0]
 8001ca0:	605a      	str	r2, [r3, #4]
 8001ca2:	609a      	str	r2, [r3, #8]
 8001ca4:	60da      	str	r2, [r3, #12]
 8001ca6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a70      	ldr	r2, [pc, #448]	; (8001e70 <HAL_I2C_MspInit+0x1e0>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d16d      	bne.n	8001d8e <HAL_I2C_MspInit+0xfe>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cb2:	4b70      	ldr	r3, [pc, #448]	; (8001e74 <HAL_I2C_MspInit+0x1e4>)
 8001cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb6:	4a6f      	ldr	r2, [pc, #444]	; (8001e74 <HAL_I2C_MspInit+0x1e4>)
 8001cb8:	f043 0302 	orr.w	r3, r3, #2
 8001cbc:	6313      	str	r3, [r2, #48]	; 0x30
 8001cbe:	4b6d      	ldr	r3, [pc, #436]	; (8001e74 <HAL_I2C_MspInit+0x1e4>)
 8001cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc2:	f003 0302 	and.w	r3, r3, #2
 8001cc6:	623b      	str	r3, [r7, #32]
 8001cc8:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001cca:	23c0      	movs	r3, #192	; 0xc0
 8001ccc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001cce:	2312      	movs	r3, #18
 8001cd0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cd6:	2302      	movs	r3, #2
 8001cd8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001cda:	2304      	movs	r3, #4
 8001cdc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cde:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	4864      	ldr	r0, [pc, #400]	; (8001e78 <HAL_I2C_MspInit+0x1e8>)
 8001ce6:	f001 f8bd 	bl	8002e64 <HAL_GPIO_Init>

    HAL_I2CEx_EnableFastModePlus(SYSCFG_PMC_I2C_PB6_FMP);
 8001cea:	2010      	movs	r0, #16
 8001cec:	f002 ff8e 	bl	8004c0c <HAL_I2CEx_EnableFastModePlus>

    HAL_I2CEx_EnableFastModePlus(SYSCFG_PMC_I2C_PB7_FMP);
 8001cf0:	2020      	movs	r0, #32
 8001cf2:	f002 ff8b 	bl	8004c0c <HAL_I2CEx_EnableFastModePlus>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001cf6:	4b5f      	ldr	r3, [pc, #380]	; (8001e74 <HAL_I2C_MspInit+0x1e4>)
 8001cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cfa:	4a5e      	ldr	r2, [pc, #376]	; (8001e74 <HAL_I2C_MspInit+0x1e4>)
 8001cfc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d00:	6413      	str	r3, [r2, #64]	; 0x40
 8001d02:	4b5c      	ldr	r3, [pc, #368]	; (8001e74 <HAL_I2C_MspInit+0x1e4>)
 8001d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d06:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d0a:	61fb      	str	r3, [r7, #28]
 8001d0c:	69fb      	ldr	r3, [r7, #28]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 8001d0e:	4b5b      	ldr	r3, [pc, #364]	; (8001e7c <HAL_I2C_MspInit+0x1ec>)
 8001d10:	4a5b      	ldr	r2, [pc, #364]	; (8001e80 <HAL_I2C_MspInit+0x1f0>)
 8001d12:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 8001d14:	4b59      	ldr	r3, [pc, #356]	; (8001e7c <HAL_I2C_MspInit+0x1ec>)
 8001d16:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d1a:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001d1c:	4b57      	ldr	r3, [pc, #348]	; (8001e7c <HAL_I2C_MspInit+0x1ec>)
 8001d1e:	2240      	movs	r2, #64	; 0x40
 8001d20:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d22:	4b56      	ldr	r3, [pc, #344]	; (8001e7c <HAL_I2C_MspInit+0x1ec>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001d28:	4b54      	ldr	r3, [pc, #336]	; (8001e7c <HAL_I2C_MspInit+0x1ec>)
 8001d2a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d2e:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d30:	4b52      	ldr	r3, [pc, #328]	; (8001e7c <HAL_I2C_MspInit+0x1ec>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d36:	4b51      	ldr	r3, [pc, #324]	; (8001e7c <HAL_I2C_MspInit+0x1ec>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8001d3c:	4b4f      	ldr	r3, [pc, #316]	; (8001e7c <HAL_I2C_MspInit+0x1ec>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001d42:	4b4e      	ldr	r3, [pc, #312]	; (8001e7c <HAL_I2C_MspInit+0x1ec>)
 8001d44:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001d48:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001d4a:	4b4c      	ldr	r3, [pc, #304]	; (8001e7c <HAL_I2C_MspInit+0x1ec>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8001d50:	484a      	ldr	r0, [pc, #296]	; (8001e7c <HAL_I2C_MspInit+0x1ec>)
 8001d52:	f000 fcd3 	bl	80026fc <HAL_DMA_Init>
 8001d56:	4603      	mov	r3, r0
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d001      	beq.n	8001d60 <HAL_I2C_MspInit+0xd0>
    {
      Error_Handler();
 8001d5c:	f7ff fe40 	bl	80019e0 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	4a46      	ldr	r2, [pc, #280]	; (8001e7c <HAL_I2C_MspInit+0x1ec>)
 8001d64:	639a      	str	r2, [r3, #56]	; 0x38
 8001d66:	4a45      	ldr	r2, [pc, #276]	; (8001e7c <HAL_I2C_MspInit+0x1ec>)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	2100      	movs	r1, #0
 8001d70:	201f      	movs	r0, #31
 8001d72:	f000 fc8c 	bl	800268e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001d76:	201f      	movs	r0, #31
 8001d78:	f000 fca5 	bl	80026c6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	2100      	movs	r1, #0
 8001d80:	2020      	movs	r0, #32
 8001d82:	f000 fc84 	bl	800268e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001d86:	2020      	movs	r0, #32
 8001d88:	f000 fc9d 	bl	80026c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }

}
 8001d8c:	e06b      	b.n	8001e66 <HAL_I2C_MspInit+0x1d6>
  else if(hi2c->Instance==I2C2)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4a3c      	ldr	r2, [pc, #240]	; (8001e84 <HAL_I2C_MspInit+0x1f4>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d138      	bne.n	8001e0a <HAL_I2C_MspInit+0x17a>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d98:	4b36      	ldr	r3, [pc, #216]	; (8001e74 <HAL_I2C_MspInit+0x1e4>)
 8001d9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d9c:	4a35      	ldr	r2, [pc, #212]	; (8001e74 <HAL_I2C_MspInit+0x1e4>)
 8001d9e:	f043 0320 	orr.w	r3, r3, #32
 8001da2:	6313      	str	r3, [r2, #48]	; 0x30
 8001da4:	4b33      	ldr	r3, [pc, #204]	; (8001e74 <HAL_I2C_MspInit+0x1e4>)
 8001da6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da8:	f003 0320 	and.w	r3, r3, #32
 8001dac:	61bb      	str	r3, [r7, #24]
 8001dae:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001db0:	2303      	movs	r3, #3
 8001db2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001db4:	2312      	movs	r3, #18
 8001db6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001db8:	2301      	movs	r3, #1
 8001dba:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001dbc:	2302      	movs	r3, #2
 8001dbe:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001dc0:	2304      	movs	r3, #4
 8001dc2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001dc4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dc8:	4619      	mov	r1, r3
 8001dca:	482f      	ldr	r0, [pc, #188]	; (8001e88 <HAL_I2C_MspInit+0x1f8>)
 8001dcc:	f001 f84a 	bl	8002e64 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001dd0:	4b28      	ldr	r3, [pc, #160]	; (8001e74 <HAL_I2C_MspInit+0x1e4>)
 8001dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dd4:	4a27      	ldr	r2, [pc, #156]	; (8001e74 <HAL_I2C_MspInit+0x1e4>)
 8001dd6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001dda:	6413      	str	r3, [r2, #64]	; 0x40
 8001ddc:	4b25      	ldr	r3, [pc, #148]	; (8001e74 <HAL_I2C_MspInit+0x1e4>)
 8001dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001de4:	617b      	str	r3, [r7, #20]
 8001de6:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8001de8:	2200      	movs	r2, #0
 8001dea:	2100      	movs	r1, #0
 8001dec:	2021      	movs	r0, #33	; 0x21
 8001dee:	f000 fc4e 	bl	800268e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8001df2:	2021      	movs	r0, #33	; 0x21
 8001df4:	f000 fc67 	bl	80026c6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 8001df8:	2200      	movs	r2, #0
 8001dfa:	2100      	movs	r1, #0
 8001dfc:	2022      	movs	r0, #34	; 0x22
 8001dfe:	f000 fc46 	bl	800268e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8001e02:	2022      	movs	r0, #34	; 0x22
 8001e04:	f000 fc5f 	bl	80026c6 <HAL_NVIC_EnableIRQ>
}
 8001e08:	e02d      	b.n	8001e66 <HAL_I2C_MspInit+0x1d6>
  else if(hi2c->Instance==I2C4)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	4a1f      	ldr	r2, [pc, #124]	; (8001e8c <HAL_I2C_MspInit+0x1fc>)
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d128      	bne.n	8001e66 <HAL_I2C_MspInit+0x1d6>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001e14:	4b17      	ldr	r3, [pc, #92]	; (8001e74 <HAL_I2C_MspInit+0x1e4>)
 8001e16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e18:	4a16      	ldr	r2, [pc, #88]	; (8001e74 <HAL_I2C_MspInit+0x1e4>)
 8001e1a:	f043 0320 	orr.w	r3, r3, #32
 8001e1e:	6313      	str	r3, [r2, #48]	; 0x30
 8001e20:	4b14      	ldr	r3, [pc, #80]	; (8001e74 <HAL_I2C_MspInit+0x1e4>)
 8001e22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e24:	f003 0320 	and.w	r3, r3, #32
 8001e28:	613b      	str	r3, [r7, #16]
 8001e2a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001e2c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001e30:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e32:	2312      	movs	r3, #18
 8001e34:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e36:	2301      	movs	r3, #1
 8001e38:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e3a:	2303      	movs	r3, #3
 8001e3c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8001e3e:	2304      	movs	r3, #4
 8001e40:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001e42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e46:	4619      	mov	r1, r3
 8001e48:	480f      	ldr	r0, [pc, #60]	; (8001e88 <HAL_I2C_MspInit+0x1f8>)
 8001e4a:	f001 f80b 	bl	8002e64 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 8001e4e:	4b09      	ldr	r3, [pc, #36]	; (8001e74 <HAL_I2C_MspInit+0x1e4>)
 8001e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e52:	4a08      	ldr	r2, [pc, #32]	; (8001e74 <HAL_I2C_MspInit+0x1e4>)
 8001e54:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e58:	6413      	str	r3, [r2, #64]	; 0x40
 8001e5a:	4b06      	ldr	r3, [pc, #24]	; (8001e74 <HAL_I2C_MspInit+0x1e4>)
 8001e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e5e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e62:	60fb      	str	r3, [r7, #12]
 8001e64:	68fb      	ldr	r3, [r7, #12]
}
 8001e66:	bf00      	nop
 8001e68:	3738      	adds	r7, #56	; 0x38
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	40005400 	.word	0x40005400
 8001e74:	40023800 	.word	0x40023800
 8001e78:	40020400 	.word	0x40020400
 8001e7c:	200003e0 	.word	0x200003e0
 8001e80:	400260a0 	.word	0x400260a0
 8001e84:	40005800 	.word	0x40005800
 8001e88:	40021400 	.word	0x40021400
 8001e8c:	40006000 	.word	0x40006000

08001e90 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b08a      	sub	sp, #40	; 0x28
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e98:	f107 0314 	add.w	r3, r7, #20
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	601a      	str	r2, [r3, #0]
 8001ea0:	605a      	str	r2, [r3, #4]
 8001ea2:	609a      	str	r2, [r3, #8]
 8001ea4:	60da      	str	r2, [r3, #12]
 8001ea6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a4a      	ldr	r2, [pc, #296]	; (8001fd8 <HAL_SPI_MspInit+0x148>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	f040 808e 	bne.w	8001fd0 <HAL_SPI_MspInit+0x140>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001eb4:	4b49      	ldr	r3, [pc, #292]	; (8001fdc <HAL_SPI_MspInit+0x14c>)
 8001eb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eb8:	4a48      	ldr	r2, [pc, #288]	; (8001fdc <HAL_SPI_MspInit+0x14c>)
 8001eba:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001ebe:	6453      	str	r3, [r2, #68]	; 0x44
 8001ec0:	4b46      	ldr	r3, [pc, #280]	; (8001fdc <HAL_SPI_MspInit+0x14c>)
 8001ec2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ec4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ec8:	613b      	str	r3, [r7, #16]
 8001eca:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ecc:	4b43      	ldr	r3, [pc, #268]	; (8001fdc <HAL_SPI_MspInit+0x14c>)
 8001ece:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed0:	4a42      	ldr	r2, [pc, #264]	; (8001fdc <HAL_SPI_MspInit+0x14c>)
 8001ed2:	f043 0301 	orr.w	r3, r3, #1
 8001ed6:	6313      	str	r3, [r2, #48]	; 0x30
 8001ed8:	4b40      	ldr	r3, [pc, #256]	; (8001fdc <HAL_SPI_MspInit+0x14c>)
 8001eda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001edc:	f003 0301 	and.w	r3, r3, #1
 8001ee0:	60fb      	str	r3, [r7, #12]
 8001ee2:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001ee4:	23f0      	movs	r3, #240	; 0xf0
 8001ee6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee8:	2302      	movs	r3, #2
 8001eea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eec:	2300      	movs	r3, #0
 8001eee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ef0:	2303      	movs	r3, #3
 8001ef2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001ef4:	2305      	movs	r3, #5
 8001ef6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ef8:	f107 0314 	add.w	r3, r7, #20
 8001efc:	4619      	mov	r1, r3
 8001efe:	4838      	ldr	r0, [pc, #224]	; (8001fe0 <HAL_SPI_MspInit+0x150>)
 8001f00:	f000 ffb0 	bl	8002e64 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8001f04:	4b37      	ldr	r3, [pc, #220]	; (8001fe4 <HAL_SPI_MspInit+0x154>)
 8001f06:	4a38      	ldr	r2, [pc, #224]	; (8001fe8 <HAL_SPI_MspInit+0x158>)
 8001f08:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8001f0a:	4b36      	ldr	r3, [pc, #216]	; (8001fe4 <HAL_SPI_MspInit+0x154>)
 8001f0c:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001f10:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f12:	4b34      	ldr	r3, [pc, #208]	; (8001fe4 <HAL_SPI_MspInit+0x154>)
 8001f14:	2240      	movs	r2, #64	; 0x40
 8001f16:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f18:	4b32      	ldr	r3, [pc, #200]	; (8001fe4 <HAL_SPI_MspInit+0x154>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001f1e:	4b31      	ldr	r3, [pc, #196]	; (8001fe4 <HAL_SPI_MspInit+0x154>)
 8001f20:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f24:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f26:	4b2f      	ldr	r3, [pc, #188]	; (8001fe4 <HAL_SPI_MspInit+0x154>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f2c:	4b2d      	ldr	r3, [pc, #180]	; (8001fe4 <HAL_SPI_MspInit+0x154>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 8001f32:	4b2c      	ldr	r3, [pc, #176]	; (8001fe4 <HAL_SPI_MspInit+0x154>)
 8001f34:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f38:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001f3a:	4b2a      	ldr	r3, [pc, #168]	; (8001fe4 <HAL_SPI_MspInit+0x154>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f40:	4b28      	ldr	r3, [pc, #160]	; (8001fe4 <HAL_SPI_MspInit+0x154>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001f46:	4827      	ldr	r0, [pc, #156]	; (8001fe4 <HAL_SPI_MspInit+0x154>)
 8001f48:	f000 fbd8 	bl	80026fc <HAL_DMA_Init>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d001      	beq.n	8001f56 <HAL_SPI_MspInit+0xc6>
    {
      Error_Handler();
 8001f52:	f7ff fd45 	bl	80019e0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	4a22      	ldr	r2, [pc, #136]	; (8001fe4 <HAL_SPI_MspInit+0x154>)
 8001f5a:	655a      	str	r2, [r3, #84]	; 0x54
 8001f5c:	4a21      	ldr	r2, [pc, #132]	; (8001fe4 <HAL_SPI_MspInit+0x154>)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8001f62:	4b22      	ldr	r3, [pc, #136]	; (8001fec <HAL_SPI_MspInit+0x15c>)
 8001f64:	4a22      	ldr	r2, [pc, #136]	; (8001ff0 <HAL_SPI_MspInit+0x160>)
 8001f66:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8001f68:	4b20      	ldr	r3, [pc, #128]	; (8001fec <HAL_SPI_MspInit+0x15c>)
 8001f6a:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001f6e:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f70:	4b1e      	ldr	r3, [pc, #120]	; (8001fec <HAL_SPI_MspInit+0x15c>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f76:	4b1d      	ldr	r3, [pc, #116]	; (8001fec <HAL_SPI_MspInit+0x15c>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001f7c:	4b1b      	ldr	r3, [pc, #108]	; (8001fec <HAL_SPI_MspInit+0x15c>)
 8001f7e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f82:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f84:	4b19      	ldr	r3, [pc, #100]	; (8001fec <HAL_SPI_MspInit+0x15c>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f8a:	4b18      	ldr	r3, [pc, #96]	; (8001fec <HAL_SPI_MspInit+0x15c>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 8001f90:	4b16      	ldr	r3, [pc, #88]	; (8001fec <HAL_SPI_MspInit+0x15c>)
 8001f92:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f96:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001f98:	4b14      	ldr	r3, [pc, #80]	; (8001fec <HAL_SPI_MspInit+0x15c>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f9e:	4b13      	ldr	r3, [pc, #76]	; (8001fec <HAL_SPI_MspInit+0x15c>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001fa4:	4811      	ldr	r0, [pc, #68]	; (8001fec <HAL_SPI_MspInit+0x15c>)
 8001fa6:	f000 fba9 	bl	80026fc <HAL_DMA_Init>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d001      	beq.n	8001fb4 <HAL_SPI_MspInit+0x124>
    {
      Error_Handler();
 8001fb0:	f7ff fd16 	bl	80019e0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	4a0d      	ldr	r2, [pc, #52]	; (8001fec <HAL_SPI_MspInit+0x15c>)
 8001fb8:	659a      	str	r2, [r3, #88]	; 0x58
 8001fba:	4a0c      	ldr	r2, [pc, #48]	; (8001fec <HAL_SPI_MspInit+0x15c>)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	2100      	movs	r1, #0
 8001fc4:	2023      	movs	r0, #35	; 0x23
 8001fc6:	f000 fb62 	bl	800268e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001fca:	2023      	movs	r0, #35	; 0x23
 8001fcc:	f000 fb7b 	bl	80026c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001fd0:	bf00      	nop
 8001fd2:	3728      	adds	r7, #40	; 0x28
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	40013000 	.word	0x40013000
 8001fdc:	40023800 	.word	0x40023800
 8001fe0:	40020000 	.word	0x40020000
 8001fe4:	20000620 	.word	0x20000620
 8001fe8:	40026458 	.word	0x40026458
 8001fec:	200005c0 	.word	0x200005c0
 8001ff0:	40026410 	.word	0x40026410

08001ff4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b08c      	sub	sp, #48	; 0x30
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ffc:	f107 031c 	add.w	r3, r7, #28
 8002000:	2200      	movs	r2, #0
 8002002:	601a      	str	r2, [r3, #0]
 8002004:	605a      	str	r2, [r3, #4]
 8002006:	609a      	str	r2, [r3, #8]
 8002008:	60da      	str	r2, [r3, #12]
 800200a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a2e      	ldr	r2, [pc, #184]	; (80020cc <HAL_UART_MspInit+0xd8>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d128      	bne.n	8002068 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002016:	4b2e      	ldr	r3, [pc, #184]	; (80020d0 <HAL_UART_MspInit+0xdc>)
 8002018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800201a:	4a2d      	ldr	r2, [pc, #180]	; (80020d0 <HAL_UART_MspInit+0xdc>)
 800201c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002020:	6413      	str	r3, [r2, #64]	; 0x40
 8002022:	4b2b      	ldr	r3, [pc, #172]	; (80020d0 <HAL_UART_MspInit+0xdc>)
 8002024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002026:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800202a:	61bb      	str	r3, [r7, #24]
 800202c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800202e:	4b28      	ldr	r3, [pc, #160]	; (80020d0 <HAL_UART_MspInit+0xdc>)
 8002030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002032:	4a27      	ldr	r2, [pc, #156]	; (80020d0 <HAL_UART_MspInit+0xdc>)
 8002034:	f043 0301 	orr.w	r3, r3, #1
 8002038:	6313      	str	r3, [r2, #48]	; 0x30
 800203a:	4b25      	ldr	r3, [pc, #148]	; (80020d0 <HAL_UART_MspInit+0xdc>)
 800203c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800203e:	f003 0301 	and.w	r3, r3, #1
 8002042:	617b      	str	r3, [r7, #20]
 8002044:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002046:	230c      	movs	r3, #12
 8002048:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800204a:	2302      	movs	r3, #2
 800204c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204e:	2300      	movs	r3, #0
 8002050:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002052:	2303      	movs	r3, #3
 8002054:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002056:	2307      	movs	r3, #7
 8002058:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800205a:	f107 031c 	add.w	r3, r7, #28
 800205e:	4619      	mov	r1, r3
 8002060:	481c      	ldr	r0, [pc, #112]	; (80020d4 <HAL_UART_MspInit+0xe0>)
 8002062:	f000 feff 	bl	8002e64 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002066:	e02d      	b.n	80020c4 <HAL_UART_MspInit+0xd0>
  else if(huart->Instance==USART3)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a1a      	ldr	r2, [pc, #104]	; (80020d8 <HAL_UART_MspInit+0xe4>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d128      	bne.n	80020c4 <HAL_UART_MspInit+0xd0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002072:	4b17      	ldr	r3, [pc, #92]	; (80020d0 <HAL_UART_MspInit+0xdc>)
 8002074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002076:	4a16      	ldr	r2, [pc, #88]	; (80020d0 <HAL_UART_MspInit+0xdc>)
 8002078:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800207c:	6413      	str	r3, [r2, #64]	; 0x40
 800207e:	4b14      	ldr	r3, [pc, #80]	; (80020d0 <HAL_UART_MspInit+0xdc>)
 8002080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002082:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002086:	613b      	str	r3, [r7, #16]
 8002088:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800208a:	4b11      	ldr	r3, [pc, #68]	; (80020d0 <HAL_UART_MspInit+0xdc>)
 800208c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800208e:	4a10      	ldr	r2, [pc, #64]	; (80020d0 <HAL_UART_MspInit+0xdc>)
 8002090:	f043 0308 	orr.w	r3, r3, #8
 8002094:	6313      	str	r3, [r2, #48]	; 0x30
 8002096:	4b0e      	ldr	r3, [pc, #56]	; (80020d0 <HAL_UART_MspInit+0xdc>)
 8002098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800209a:	f003 0308 	and.w	r3, r3, #8
 800209e:	60fb      	str	r3, [r7, #12]
 80020a0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80020a2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80020a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a8:	2302      	movs	r3, #2
 80020aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ac:	2300      	movs	r3, #0
 80020ae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020b0:	2303      	movs	r3, #3
 80020b2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80020b4:	2307      	movs	r3, #7
 80020b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020b8:	f107 031c 	add.w	r3, r7, #28
 80020bc:	4619      	mov	r1, r3
 80020be:	4807      	ldr	r0, [pc, #28]	; (80020dc <HAL_UART_MspInit+0xe8>)
 80020c0:	f000 fed0 	bl	8002e64 <HAL_GPIO_Init>
}
 80020c4:	bf00      	nop
 80020c6:	3730      	adds	r7, #48	; 0x30
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	40004400 	.word	0x40004400
 80020d0:	40023800 	.word	0x40023800
 80020d4:	40020000 	.word	0x40020000
 80020d8:	40004800 	.word	0x40004800
 80020dc:	40020c00 	.word	0x40020c00

080020e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020e0:	b480      	push	{r7}
 80020e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80020e4:	e7fe      	b.n	80020e4 <NMI_Handler+0x4>

080020e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020e6:	b480      	push	{r7}
 80020e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020ea:	e7fe      	b.n	80020ea <HardFault_Handler+0x4>

080020ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020f0:	e7fe      	b.n	80020f0 <MemManage_Handler+0x4>

080020f2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020f2:	b480      	push	{r7}
 80020f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020f6:	e7fe      	b.n	80020f6 <BusFault_Handler+0x4>

080020f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020fc:	e7fe      	b.n	80020fc <UsageFault_Handler+0x4>

080020fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020fe:	b480      	push	{r7}
 8002100:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002102:	bf00      	nop
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr

0800210c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800210c:	b480      	push	{r7}
 800210e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002110:	bf00      	nop
 8002112:	46bd      	mov	sp, r7
 8002114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002118:	4770      	bx	lr

0800211a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800211a:	b480      	push	{r7}
 800211c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800211e:	bf00      	nop
 8002120:	46bd      	mov	sp, r7
 8002122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002126:	4770      	bx	lr

08002128 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800212c:	f000 f990 	bl	8002450 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002130:	bf00      	nop
 8002132:	bd80      	pop	{r7, pc}

08002134 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8002138:	4802      	ldr	r0, [pc, #8]	; (8002144 <DMA1_Stream6_IRQHandler+0x10>)
 800213a:	f000 fc0f 	bl	800295c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800213e:	bf00      	nop
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	200003e0 	.word	0x200003e0

08002148 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800214c:	4802      	ldr	r0, [pc, #8]	; (8002158 <I2C1_EV_IRQHandler+0x10>)
 800214e:	f001 f9e9 	bl	8003524 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002152:	bf00      	nop
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	20000440 	.word	0x20000440

0800215c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002160:	4802      	ldr	r0, [pc, #8]	; (800216c <I2C1_ER_IRQHandler+0x10>)
 8002162:	f001 f9f9 	bl	8003558 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002166:	bf00      	nop
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	20000440 	.word	0x20000440

08002170 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8002174:	4802      	ldr	r0, [pc, #8]	; (8002180 <I2C2_EV_IRQHandler+0x10>)
 8002176:	f001 f9d5 	bl	8003524 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 800217a:	bf00      	nop
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	2000048c 	.word	0x2000048c

08002184 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8002188:	4802      	ldr	r0, [pc, #8]	; (8002194 <I2C2_ER_IRQHandler+0x10>)
 800218a:	f001 f9e5 	bl	8003558 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 800218e:	bf00      	nop
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	2000048c 	.word	0x2000048c

08002198 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 800219c:	4802      	ldr	r0, [pc, #8]	; (80021a8 <SPI1_IRQHandler+0x10>)
 800219e:	f003 ff6d 	bl	800607c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80021a2:	bf00      	nop
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	200004d8 	.word	0x200004d8

080021ac <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80021b0:	4802      	ldr	r0, [pc, #8]	; (80021bc <DMA2_Stream0_IRQHandler+0x10>)
 80021b2:	f000 fbd3 	bl	800295c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80021b6:	bf00      	nop
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	200005c0 	.word	0x200005c0

080021c0 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80021c4:	4802      	ldr	r0, [pc, #8]	; (80021d0 <DMA2_Stream3_IRQHandler+0x10>)
 80021c6:	f000 fbc9 	bl	800295c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80021ca:	bf00      	nop
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	20000620 	.word	0x20000620

080021d4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0
	return 1;
 80021d8:	2301      	movs	r3, #1
}
 80021da:	4618      	mov	r0, r3
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr

080021e4 <_kill>:

int _kill(int pid, int sig)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
 80021ec:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80021ee:	f005 f907 	bl	8007400 <__errno>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2216      	movs	r2, #22
 80021f6:	601a      	str	r2, [r3, #0]
	return -1;
 80021f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	3708      	adds	r7, #8
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}

08002204 <_exit>:

void _exit (int status)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800220c:	f04f 31ff 	mov.w	r1, #4294967295
 8002210:	6878      	ldr	r0, [r7, #4]
 8002212:	f7ff ffe7 	bl	80021e4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002216:	e7fe      	b.n	8002216 <_exit+0x12>

08002218 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b086      	sub	sp, #24
 800221c:	af00      	add	r7, sp, #0
 800221e:	60f8      	str	r0, [r7, #12]
 8002220:	60b9      	str	r1, [r7, #8]
 8002222:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002224:	2300      	movs	r3, #0
 8002226:	617b      	str	r3, [r7, #20]
 8002228:	e00a      	b.n	8002240 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800222a:	f3af 8000 	nop.w
 800222e:	4601      	mov	r1, r0
 8002230:	68bb      	ldr	r3, [r7, #8]
 8002232:	1c5a      	adds	r2, r3, #1
 8002234:	60ba      	str	r2, [r7, #8]
 8002236:	b2ca      	uxtb	r2, r1
 8002238:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	3301      	adds	r3, #1
 800223e:	617b      	str	r3, [r7, #20]
 8002240:	697a      	ldr	r2, [r7, #20]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	429a      	cmp	r2, r3
 8002246:	dbf0      	blt.n	800222a <_read+0x12>
	}

return len;
 8002248:	687b      	ldr	r3, [r7, #4]
}
 800224a:	4618      	mov	r0, r3
 800224c:	3718      	adds	r7, #24
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}

08002252 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002252:	b580      	push	{r7, lr}
 8002254:	b086      	sub	sp, #24
 8002256:	af00      	add	r7, sp, #0
 8002258:	60f8      	str	r0, [r7, #12]
 800225a:	60b9      	str	r1, [r7, #8]
 800225c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800225e:	2300      	movs	r3, #0
 8002260:	617b      	str	r3, [r7, #20]
 8002262:	e009      	b.n	8002278 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002264:	68bb      	ldr	r3, [r7, #8]
 8002266:	1c5a      	adds	r2, r3, #1
 8002268:	60ba      	str	r2, [r7, #8]
 800226a:	781b      	ldrb	r3, [r3, #0]
 800226c:	4618      	mov	r0, r3
 800226e:	f7ff fbbd 	bl	80019ec <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002272:	697b      	ldr	r3, [r7, #20]
 8002274:	3301      	adds	r3, #1
 8002276:	617b      	str	r3, [r7, #20]
 8002278:	697a      	ldr	r2, [r7, #20]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	429a      	cmp	r2, r3
 800227e:	dbf1      	blt.n	8002264 <_write+0x12>
	}
	return len;
 8002280:	687b      	ldr	r3, [r7, #4]
}
 8002282:	4618      	mov	r0, r3
 8002284:	3718      	adds	r7, #24
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}

0800228a <_close>:

int _close(int file)
{
 800228a:	b480      	push	{r7}
 800228c:	b083      	sub	sp, #12
 800228e:	af00      	add	r7, sp, #0
 8002290:	6078      	str	r0, [r7, #4]
	return -1;
 8002292:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002296:	4618      	mov	r0, r3
 8002298:	370c      	adds	r7, #12
 800229a:	46bd      	mov	sp, r7
 800229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a0:	4770      	bx	lr

080022a2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80022a2:	b480      	push	{r7}
 80022a4:	b083      	sub	sp, #12
 80022a6:	af00      	add	r7, sp, #0
 80022a8:	6078      	str	r0, [r7, #4]
 80022aa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80022b2:	605a      	str	r2, [r3, #4]
	return 0;
 80022b4:	2300      	movs	r3, #0
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	370c      	adds	r7, #12
 80022ba:	46bd      	mov	sp, r7
 80022bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c0:	4770      	bx	lr

080022c2 <_isatty>:

int _isatty(int file)
{
 80022c2:	b480      	push	{r7}
 80022c4:	b083      	sub	sp, #12
 80022c6:	af00      	add	r7, sp, #0
 80022c8:	6078      	str	r0, [r7, #4]
	return 1;
 80022ca:	2301      	movs	r3, #1
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	370c      	adds	r7, #12
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr

080022d8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022d8:	b480      	push	{r7}
 80022da:	b085      	sub	sp, #20
 80022dc:	af00      	add	r7, sp, #0
 80022de:	60f8      	str	r0, [r7, #12]
 80022e0:	60b9      	str	r1, [r7, #8]
 80022e2:	607a      	str	r2, [r7, #4]
	return 0;
 80022e4:	2300      	movs	r3, #0
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	3714      	adds	r7, #20
 80022ea:	46bd      	mov	sp, r7
 80022ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f0:	4770      	bx	lr
	...

080022f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b086      	sub	sp, #24
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022fc:	4a14      	ldr	r2, [pc, #80]	; (8002350 <_sbrk+0x5c>)
 80022fe:	4b15      	ldr	r3, [pc, #84]	; (8002354 <_sbrk+0x60>)
 8002300:	1ad3      	subs	r3, r2, r3
 8002302:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002308:	4b13      	ldr	r3, [pc, #76]	; (8002358 <_sbrk+0x64>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d102      	bne.n	8002316 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002310:	4b11      	ldr	r3, [pc, #68]	; (8002358 <_sbrk+0x64>)
 8002312:	4a12      	ldr	r2, [pc, #72]	; (800235c <_sbrk+0x68>)
 8002314:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002316:	4b10      	ldr	r3, [pc, #64]	; (8002358 <_sbrk+0x64>)
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	4413      	add	r3, r2
 800231e:	693a      	ldr	r2, [r7, #16]
 8002320:	429a      	cmp	r2, r3
 8002322:	d207      	bcs.n	8002334 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002324:	f005 f86c 	bl	8007400 <__errno>
 8002328:	4603      	mov	r3, r0
 800232a:	220c      	movs	r2, #12
 800232c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800232e:	f04f 33ff 	mov.w	r3, #4294967295
 8002332:	e009      	b.n	8002348 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002334:	4b08      	ldr	r3, [pc, #32]	; (8002358 <_sbrk+0x64>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800233a:	4b07      	ldr	r3, [pc, #28]	; (8002358 <_sbrk+0x64>)
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	4413      	add	r3, r2
 8002342:	4a05      	ldr	r2, [pc, #20]	; (8002358 <_sbrk+0x64>)
 8002344:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002346:	68fb      	ldr	r3, [r7, #12]
}
 8002348:	4618      	mov	r0, r3
 800234a:	3718      	adds	r7, #24
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}
 8002350:	20080000 	.word	0x20080000
 8002354:	00000400 	.word	0x00000400
 8002358:	20000304 	.word	0x20000304
 800235c:	200006b0 	.word	0x200006b0

08002360 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002364:	4b06      	ldr	r3, [pc, #24]	; (8002380 <SystemInit+0x20>)
 8002366:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800236a:	4a05      	ldr	r2, [pc, #20]	; (8002380 <SystemInit+0x20>)
 800236c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002370:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002374:	bf00      	nop
 8002376:	46bd      	mov	sp, r7
 8002378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237c:	4770      	bx	lr
 800237e:	bf00      	nop
 8002380:	e000ed00 	.word	0xe000ed00

08002384 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002384:	f8df d034 	ldr.w	sp, [pc, #52]	; 80023bc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002388:	480d      	ldr	r0, [pc, #52]	; (80023c0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800238a:	490e      	ldr	r1, [pc, #56]	; (80023c4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800238c:	4a0e      	ldr	r2, [pc, #56]	; (80023c8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800238e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002390:	e002      	b.n	8002398 <LoopCopyDataInit>

08002392 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002392:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002394:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002396:	3304      	adds	r3, #4

08002398 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002398:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800239a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800239c:	d3f9      	bcc.n	8002392 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800239e:	4a0b      	ldr	r2, [pc, #44]	; (80023cc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80023a0:	4c0b      	ldr	r4, [pc, #44]	; (80023d0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80023a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023a4:	e001      	b.n	80023aa <LoopFillZerobss>

080023a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023a8:	3204      	adds	r2, #4

080023aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023ac:	d3fb      	bcc.n	80023a6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80023ae:	f7ff ffd7 	bl	8002360 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80023b2:	f005 f82b 	bl	800740c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023b6:	f7ff f84b 	bl	8001450 <main>
  bx  lr    
 80023ba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80023bc:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80023c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023c4:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 80023c8:	0800c4ac 	.word	0x0800c4ac
  ldr r2, =_sbss
 80023cc:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 80023d0:	200006ac 	.word	0x200006ac

080023d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023d4:	e7fe      	b.n	80023d4 <ADC_IRQHandler>

080023d6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023d6:	b580      	push	{r7, lr}
 80023d8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023da:	2003      	movs	r0, #3
 80023dc:	f000 f94c 	bl	8002678 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023e0:	2000      	movs	r0, #0
 80023e2:	f000 f805 	bl	80023f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023e6:	f7ff fc2f 	bl	8001c48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023ea:	2300      	movs	r3, #0
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	bd80      	pop	{r7, pc}

080023f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023f8:	4b12      	ldr	r3, [pc, #72]	; (8002444 <HAL_InitTick+0x54>)
 80023fa:	681a      	ldr	r2, [r3, #0]
 80023fc:	4b12      	ldr	r3, [pc, #72]	; (8002448 <HAL_InitTick+0x58>)
 80023fe:	781b      	ldrb	r3, [r3, #0]
 8002400:	4619      	mov	r1, r3
 8002402:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002406:	fbb3 f3f1 	udiv	r3, r3, r1
 800240a:	fbb2 f3f3 	udiv	r3, r2, r3
 800240e:	4618      	mov	r0, r3
 8002410:	f000 f967 	bl	80026e2 <HAL_SYSTICK_Config>
 8002414:	4603      	mov	r3, r0
 8002416:	2b00      	cmp	r3, #0
 8002418:	d001      	beq.n	800241e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800241a:	2301      	movs	r3, #1
 800241c:	e00e      	b.n	800243c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2b0f      	cmp	r3, #15
 8002422:	d80a      	bhi.n	800243a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002424:	2200      	movs	r2, #0
 8002426:	6879      	ldr	r1, [r7, #4]
 8002428:	f04f 30ff 	mov.w	r0, #4294967295
 800242c:	f000 f92f 	bl	800268e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002430:	4a06      	ldr	r2, [pc, #24]	; (800244c <HAL_InitTick+0x5c>)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002436:	2300      	movs	r3, #0
 8002438:	e000      	b.n	800243c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800243a:	2301      	movs	r3, #1
}
 800243c:	4618      	mov	r0, r3
 800243e:	3708      	adds	r7, #8
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}
 8002444:	20000004 	.word	0x20000004
 8002448:	2000000c 	.word	0x2000000c
 800244c:	20000008 	.word	0x20000008

08002450 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002450:	b480      	push	{r7}
 8002452:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002454:	4b06      	ldr	r3, [pc, #24]	; (8002470 <HAL_IncTick+0x20>)
 8002456:	781b      	ldrb	r3, [r3, #0]
 8002458:	461a      	mov	r2, r3
 800245a:	4b06      	ldr	r3, [pc, #24]	; (8002474 <HAL_IncTick+0x24>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4413      	add	r3, r2
 8002460:	4a04      	ldr	r2, [pc, #16]	; (8002474 <HAL_IncTick+0x24>)
 8002462:	6013      	str	r3, [r2, #0]
}
 8002464:	bf00      	nop
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr
 800246e:	bf00      	nop
 8002470:	2000000c 	.word	0x2000000c
 8002474:	20000698 	.word	0x20000698

08002478 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002478:	b480      	push	{r7}
 800247a:	af00      	add	r7, sp, #0
  return uwTick;
 800247c:	4b03      	ldr	r3, [pc, #12]	; (800248c <HAL_GetTick+0x14>)
 800247e:	681b      	ldr	r3, [r3, #0]
}
 8002480:	4618      	mov	r0, r3
 8002482:	46bd      	mov	sp, r7
 8002484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002488:	4770      	bx	lr
 800248a:	bf00      	nop
 800248c:	20000698 	.word	0x20000698

08002490 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b084      	sub	sp, #16
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002498:	f7ff ffee 	bl	8002478 <HAL_GetTick>
 800249c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024a8:	d005      	beq.n	80024b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024aa:	4b0a      	ldr	r3, [pc, #40]	; (80024d4 <HAL_Delay+0x44>)
 80024ac:	781b      	ldrb	r3, [r3, #0]
 80024ae:	461a      	mov	r2, r3
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	4413      	add	r3, r2
 80024b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80024b6:	bf00      	nop
 80024b8:	f7ff ffde 	bl	8002478 <HAL_GetTick>
 80024bc:	4602      	mov	r2, r0
 80024be:	68bb      	ldr	r3, [r7, #8]
 80024c0:	1ad3      	subs	r3, r2, r3
 80024c2:	68fa      	ldr	r2, [r7, #12]
 80024c4:	429a      	cmp	r2, r3
 80024c6:	d8f7      	bhi.n	80024b8 <HAL_Delay+0x28>
  {
  }
}
 80024c8:	bf00      	nop
 80024ca:	bf00      	nop
 80024cc:	3710      	adds	r7, #16
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	2000000c 	.word	0x2000000c

080024d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024d8:	b480      	push	{r7}
 80024da:	b085      	sub	sp, #20
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	f003 0307 	and.w	r3, r3, #7
 80024e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024e8:	4b0b      	ldr	r3, [pc, #44]	; (8002518 <__NVIC_SetPriorityGrouping+0x40>)
 80024ea:	68db      	ldr	r3, [r3, #12]
 80024ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024ee:	68ba      	ldr	r2, [r7, #8]
 80024f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80024f4:	4013      	ands	r3, r2
 80024f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002500:	4b06      	ldr	r3, [pc, #24]	; (800251c <__NVIC_SetPriorityGrouping+0x44>)
 8002502:	4313      	orrs	r3, r2
 8002504:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002506:	4a04      	ldr	r2, [pc, #16]	; (8002518 <__NVIC_SetPriorityGrouping+0x40>)
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	60d3      	str	r3, [r2, #12]
}
 800250c:	bf00      	nop
 800250e:	3714      	adds	r7, #20
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr
 8002518:	e000ed00 	.word	0xe000ed00
 800251c:	05fa0000 	.word	0x05fa0000

08002520 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002520:	b480      	push	{r7}
 8002522:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002524:	4b04      	ldr	r3, [pc, #16]	; (8002538 <__NVIC_GetPriorityGrouping+0x18>)
 8002526:	68db      	ldr	r3, [r3, #12]
 8002528:	0a1b      	lsrs	r3, r3, #8
 800252a:	f003 0307 	and.w	r3, r3, #7
}
 800252e:	4618      	mov	r0, r3
 8002530:	46bd      	mov	sp, r7
 8002532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002536:	4770      	bx	lr
 8002538:	e000ed00 	.word	0xe000ed00

0800253c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800253c:	b480      	push	{r7}
 800253e:	b083      	sub	sp, #12
 8002540:	af00      	add	r7, sp, #0
 8002542:	4603      	mov	r3, r0
 8002544:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800254a:	2b00      	cmp	r3, #0
 800254c:	db0b      	blt.n	8002566 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800254e:	79fb      	ldrb	r3, [r7, #7]
 8002550:	f003 021f 	and.w	r2, r3, #31
 8002554:	4907      	ldr	r1, [pc, #28]	; (8002574 <__NVIC_EnableIRQ+0x38>)
 8002556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800255a:	095b      	lsrs	r3, r3, #5
 800255c:	2001      	movs	r0, #1
 800255e:	fa00 f202 	lsl.w	r2, r0, r2
 8002562:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002566:	bf00      	nop
 8002568:	370c      	adds	r7, #12
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr
 8002572:	bf00      	nop
 8002574:	e000e100 	.word	0xe000e100

08002578 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002578:	b480      	push	{r7}
 800257a:	b083      	sub	sp, #12
 800257c:	af00      	add	r7, sp, #0
 800257e:	4603      	mov	r3, r0
 8002580:	6039      	str	r1, [r7, #0]
 8002582:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002584:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002588:	2b00      	cmp	r3, #0
 800258a:	db0a      	blt.n	80025a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	b2da      	uxtb	r2, r3
 8002590:	490c      	ldr	r1, [pc, #48]	; (80025c4 <__NVIC_SetPriority+0x4c>)
 8002592:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002596:	0112      	lsls	r2, r2, #4
 8002598:	b2d2      	uxtb	r2, r2
 800259a:	440b      	add	r3, r1
 800259c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025a0:	e00a      	b.n	80025b8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	b2da      	uxtb	r2, r3
 80025a6:	4908      	ldr	r1, [pc, #32]	; (80025c8 <__NVIC_SetPriority+0x50>)
 80025a8:	79fb      	ldrb	r3, [r7, #7]
 80025aa:	f003 030f 	and.w	r3, r3, #15
 80025ae:	3b04      	subs	r3, #4
 80025b0:	0112      	lsls	r2, r2, #4
 80025b2:	b2d2      	uxtb	r2, r2
 80025b4:	440b      	add	r3, r1
 80025b6:	761a      	strb	r2, [r3, #24]
}
 80025b8:	bf00      	nop
 80025ba:	370c      	adds	r7, #12
 80025bc:	46bd      	mov	sp, r7
 80025be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c2:	4770      	bx	lr
 80025c4:	e000e100 	.word	0xe000e100
 80025c8:	e000ed00 	.word	0xe000ed00

080025cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b089      	sub	sp, #36	; 0x24
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	60f8      	str	r0, [r7, #12]
 80025d4:	60b9      	str	r1, [r7, #8]
 80025d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	f003 0307 	and.w	r3, r3, #7
 80025de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025e0:	69fb      	ldr	r3, [r7, #28]
 80025e2:	f1c3 0307 	rsb	r3, r3, #7
 80025e6:	2b04      	cmp	r3, #4
 80025e8:	bf28      	it	cs
 80025ea:	2304      	movcs	r3, #4
 80025ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025ee:	69fb      	ldr	r3, [r7, #28]
 80025f0:	3304      	adds	r3, #4
 80025f2:	2b06      	cmp	r3, #6
 80025f4:	d902      	bls.n	80025fc <NVIC_EncodePriority+0x30>
 80025f6:	69fb      	ldr	r3, [r7, #28]
 80025f8:	3b03      	subs	r3, #3
 80025fa:	e000      	b.n	80025fe <NVIC_EncodePriority+0x32>
 80025fc:	2300      	movs	r3, #0
 80025fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002600:	f04f 32ff 	mov.w	r2, #4294967295
 8002604:	69bb      	ldr	r3, [r7, #24]
 8002606:	fa02 f303 	lsl.w	r3, r2, r3
 800260a:	43da      	mvns	r2, r3
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	401a      	ands	r2, r3
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002614:	f04f 31ff 	mov.w	r1, #4294967295
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	fa01 f303 	lsl.w	r3, r1, r3
 800261e:	43d9      	mvns	r1, r3
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002624:	4313      	orrs	r3, r2
         );
}
 8002626:	4618      	mov	r0, r3
 8002628:	3724      	adds	r7, #36	; 0x24
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr
	...

08002634 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b082      	sub	sp, #8
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	3b01      	subs	r3, #1
 8002640:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002644:	d301      	bcc.n	800264a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002646:	2301      	movs	r3, #1
 8002648:	e00f      	b.n	800266a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800264a:	4a0a      	ldr	r2, [pc, #40]	; (8002674 <SysTick_Config+0x40>)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	3b01      	subs	r3, #1
 8002650:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002652:	210f      	movs	r1, #15
 8002654:	f04f 30ff 	mov.w	r0, #4294967295
 8002658:	f7ff ff8e 	bl	8002578 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800265c:	4b05      	ldr	r3, [pc, #20]	; (8002674 <SysTick_Config+0x40>)
 800265e:	2200      	movs	r2, #0
 8002660:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002662:	4b04      	ldr	r3, [pc, #16]	; (8002674 <SysTick_Config+0x40>)
 8002664:	2207      	movs	r2, #7
 8002666:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002668:	2300      	movs	r3, #0
}
 800266a:	4618      	mov	r0, r3
 800266c:	3708      	adds	r7, #8
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop
 8002674:	e000e010 	.word	0xe000e010

08002678 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b082      	sub	sp, #8
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002680:	6878      	ldr	r0, [r7, #4]
 8002682:	f7ff ff29 	bl	80024d8 <__NVIC_SetPriorityGrouping>
}
 8002686:	bf00      	nop
 8002688:	3708      	adds	r7, #8
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}

0800268e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800268e:	b580      	push	{r7, lr}
 8002690:	b086      	sub	sp, #24
 8002692:	af00      	add	r7, sp, #0
 8002694:	4603      	mov	r3, r0
 8002696:	60b9      	str	r1, [r7, #8]
 8002698:	607a      	str	r2, [r7, #4]
 800269a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800269c:	2300      	movs	r3, #0
 800269e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026a0:	f7ff ff3e 	bl	8002520 <__NVIC_GetPriorityGrouping>
 80026a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026a6:	687a      	ldr	r2, [r7, #4]
 80026a8:	68b9      	ldr	r1, [r7, #8]
 80026aa:	6978      	ldr	r0, [r7, #20]
 80026ac:	f7ff ff8e 	bl	80025cc <NVIC_EncodePriority>
 80026b0:	4602      	mov	r2, r0
 80026b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026b6:	4611      	mov	r1, r2
 80026b8:	4618      	mov	r0, r3
 80026ba:	f7ff ff5d 	bl	8002578 <__NVIC_SetPriority>
}
 80026be:	bf00      	nop
 80026c0:	3718      	adds	r7, #24
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}

080026c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026c6:	b580      	push	{r7, lr}
 80026c8:	b082      	sub	sp, #8
 80026ca:	af00      	add	r7, sp, #0
 80026cc:	4603      	mov	r3, r0
 80026ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d4:	4618      	mov	r0, r3
 80026d6:	f7ff ff31 	bl	800253c <__NVIC_EnableIRQ>
}
 80026da:	bf00      	nop
 80026dc:	3708      	adds	r7, #8
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}

080026e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026e2:	b580      	push	{r7, lr}
 80026e4:	b082      	sub	sp, #8
 80026e6:	af00      	add	r7, sp, #0
 80026e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026ea:	6878      	ldr	r0, [r7, #4]
 80026ec:	f7ff ffa2 	bl	8002634 <SysTick_Config>
 80026f0:	4603      	mov	r3, r0
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3708      	adds	r7, #8
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}
	...

080026fc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b086      	sub	sp, #24
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002704:	2300      	movs	r3, #0
 8002706:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002708:	f7ff feb6 	bl	8002478 <HAL_GetTick>
 800270c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d101      	bne.n	8002718 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002714:	2301      	movs	r3, #1
 8002716:	e099      	b.n	800284c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2202      	movs	r2, #2
 800271c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2200      	movs	r2, #0
 8002724:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	681a      	ldr	r2, [r3, #0]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f022 0201 	bic.w	r2, r2, #1
 8002736:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002738:	e00f      	b.n	800275a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800273a:	f7ff fe9d 	bl	8002478 <HAL_GetTick>
 800273e:	4602      	mov	r2, r0
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	1ad3      	subs	r3, r2, r3
 8002744:	2b05      	cmp	r3, #5
 8002746:	d908      	bls.n	800275a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2220      	movs	r2, #32
 800274c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2203      	movs	r2, #3
 8002752:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002756:	2303      	movs	r3, #3
 8002758:	e078      	b.n	800284c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f003 0301 	and.w	r3, r3, #1
 8002764:	2b00      	cmp	r3, #0
 8002766:	d1e8      	bne.n	800273a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002770:	697a      	ldr	r2, [r7, #20]
 8002772:	4b38      	ldr	r3, [pc, #224]	; (8002854 <HAL_DMA_Init+0x158>)
 8002774:	4013      	ands	r3, r2
 8002776:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	685a      	ldr	r2, [r3, #4]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002786:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	691b      	ldr	r3, [r3, #16]
 800278c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002792:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	699b      	ldr	r3, [r3, #24]
 8002798:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800279e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6a1b      	ldr	r3, [r3, #32]
 80027a4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80027a6:	697a      	ldr	r2, [r7, #20]
 80027a8:	4313      	orrs	r3, r2
 80027aa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027b0:	2b04      	cmp	r3, #4
 80027b2:	d107      	bne.n	80027c4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027bc:	4313      	orrs	r3, r2
 80027be:	697a      	ldr	r2, [r7, #20]
 80027c0:	4313      	orrs	r3, r2
 80027c2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	697a      	ldr	r2, [r7, #20]
 80027ca:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	695b      	ldr	r3, [r3, #20]
 80027d2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	f023 0307 	bic.w	r3, r3, #7
 80027da:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027e0:	697a      	ldr	r2, [r7, #20]
 80027e2:	4313      	orrs	r3, r2
 80027e4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ea:	2b04      	cmp	r3, #4
 80027ec:	d117      	bne.n	800281e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027f2:	697a      	ldr	r2, [r7, #20]
 80027f4:	4313      	orrs	r3, r2
 80027f6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d00e      	beq.n	800281e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002800:	6878      	ldr	r0, [r7, #4]
 8002802:	f000 fab3 	bl	8002d6c <DMA_CheckFifoParam>
 8002806:	4603      	mov	r3, r0
 8002808:	2b00      	cmp	r3, #0
 800280a:	d008      	beq.n	800281e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2240      	movs	r2, #64	; 0x40
 8002810:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2201      	movs	r2, #1
 8002816:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800281a:	2301      	movs	r3, #1
 800281c:	e016      	b.n	800284c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	697a      	ldr	r2, [r7, #20]
 8002824:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002826:	6878      	ldr	r0, [r7, #4]
 8002828:	f000 fa6a 	bl	8002d00 <DMA_CalcBaseAndBitshift>
 800282c:	4603      	mov	r3, r0
 800282e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002834:	223f      	movs	r2, #63	; 0x3f
 8002836:	409a      	lsls	r2, r3
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2200      	movs	r2, #0
 8002840:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2201      	movs	r2, #1
 8002846:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800284a:	2300      	movs	r3, #0
}
 800284c:	4618      	mov	r0, r3
 800284e:	3718      	adds	r7, #24
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}
 8002854:	e010803f 	.word	0xe010803f

08002858 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b086      	sub	sp, #24
 800285c:	af00      	add	r7, sp, #0
 800285e:	60f8      	str	r0, [r7, #12]
 8002860:	60b9      	str	r1, [r7, #8]
 8002862:	607a      	str	r2, [r7, #4]
 8002864:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002866:	2300      	movs	r3, #0
 8002868:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800286e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002876:	2b01      	cmp	r3, #1
 8002878:	d101      	bne.n	800287e <HAL_DMA_Start_IT+0x26>
 800287a:	2302      	movs	r3, #2
 800287c:	e048      	b.n	8002910 <HAL_DMA_Start_IT+0xb8>
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	2201      	movs	r2, #1
 8002882:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800288c:	b2db      	uxtb	r3, r3
 800288e:	2b01      	cmp	r3, #1
 8002890:	d137      	bne.n	8002902 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	2202      	movs	r2, #2
 8002896:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	2200      	movs	r2, #0
 800289e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	687a      	ldr	r2, [r7, #4]
 80028a4:	68b9      	ldr	r1, [r7, #8]
 80028a6:	68f8      	ldr	r0, [r7, #12]
 80028a8:	f000 f9fc 	bl	8002ca4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028b0:	223f      	movs	r2, #63	; 0x3f
 80028b2:	409a      	lsls	r2, r3
 80028b4:	693b      	ldr	r3, [r7, #16]
 80028b6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f042 0216 	orr.w	r2, r2, #22
 80028c6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	695a      	ldr	r2, [r3, #20]
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80028d6:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d007      	beq.n	80028f0 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	681a      	ldr	r2, [r3, #0]
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f042 0208 	orr.w	r2, r2, #8
 80028ee:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	681a      	ldr	r2, [r3, #0]
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f042 0201 	orr.w	r2, r2, #1
 80028fe:	601a      	str	r2, [r3, #0]
 8002900:	e005      	b.n	800290e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	2200      	movs	r2, #0
 8002906:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800290a:	2302      	movs	r3, #2
 800290c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800290e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002910:	4618      	mov	r0, r3
 8002912:	3718      	adds	r7, #24
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}

08002918 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002918:	b480      	push	{r7}
 800291a:	b083      	sub	sp, #12
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002926:	b2db      	uxtb	r3, r3
 8002928:	2b02      	cmp	r3, #2
 800292a:	d004      	beq.n	8002936 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2280      	movs	r2, #128	; 0x80
 8002930:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002932:	2301      	movs	r3, #1
 8002934:	e00c      	b.n	8002950 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2205      	movs	r2, #5
 800293a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f022 0201 	bic.w	r2, r2, #1
 800294c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800294e:	2300      	movs	r3, #0
}
 8002950:	4618      	mov	r0, r3
 8002952:	370c      	adds	r7, #12
 8002954:	46bd      	mov	sp, r7
 8002956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295a:	4770      	bx	lr

0800295c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b086      	sub	sp, #24
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8002964:	2300      	movs	r3, #0
 8002966:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8002968:	4b92      	ldr	r3, [pc, #584]	; (8002bb4 <HAL_DMA_IRQHandler+0x258>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a92      	ldr	r2, [pc, #584]	; (8002bb8 <HAL_DMA_IRQHandler+0x25c>)
 800296e:	fba2 2303 	umull	r2, r3, r2, r3
 8002972:	0a9b      	lsrs	r3, r3, #10
 8002974:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800297a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002986:	2208      	movs	r2, #8
 8002988:	409a      	lsls	r2, r3
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	4013      	ands	r3, r2
 800298e:	2b00      	cmp	r3, #0
 8002990:	d01a      	beq.n	80029c8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f003 0304 	and.w	r3, r3, #4
 800299c:	2b00      	cmp	r3, #0
 800299e:	d013      	beq.n	80029c8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f022 0204 	bic.w	r2, r2, #4
 80029ae:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029b4:	2208      	movs	r2, #8
 80029b6:	409a      	lsls	r2, r3
 80029b8:	693b      	ldr	r3, [r7, #16]
 80029ba:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029c0:	f043 0201 	orr.w	r2, r3, #1
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029cc:	2201      	movs	r2, #1
 80029ce:	409a      	lsls	r2, r3
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	4013      	ands	r3, r2
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d012      	beq.n	80029fe <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	695b      	ldr	r3, [r3, #20]
 80029de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d00b      	beq.n	80029fe <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029ea:	2201      	movs	r2, #1
 80029ec:	409a      	lsls	r2, r3
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029f6:	f043 0202 	orr.w	r2, r3, #2
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a02:	2204      	movs	r2, #4
 8002a04:	409a      	lsls	r2, r3
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	4013      	ands	r3, r2
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d012      	beq.n	8002a34 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f003 0302 	and.w	r3, r3, #2
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d00b      	beq.n	8002a34 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a20:	2204      	movs	r2, #4
 8002a22:	409a      	lsls	r2, r3
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a2c:	f043 0204 	orr.w	r2, r3, #4
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a38:	2210      	movs	r2, #16
 8002a3a:	409a      	lsls	r2, r3
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	4013      	ands	r3, r2
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d043      	beq.n	8002acc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f003 0308 	and.w	r3, r3, #8
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d03c      	beq.n	8002acc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a56:	2210      	movs	r2, #16
 8002a58:	409a      	lsls	r2, r3
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d018      	beq.n	8002a9e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d108      	bne.n	8002a8c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d024      	beq.n	8002acc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	4798      	blx	r3
 8002a8a:	e01f      	b.n	8002acc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d01b      	beq.n	8002acc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a98:	6878      	ldr	r0, [r7, #4]
 8002a9a:	4798      	blx	r3
 8002a9c:	e016      	b.n	8002acc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d107      	bne.n	8002abc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f022 0208 	bic.w	r2, r2, #8
 8002aba:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d003      	beq.n	8002acc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac8:	6878      	ldr	r0, [r7, #4]
 8002aca:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ad0:	2220      	movs	r2, #32
 8002ad2:	409a      	lsls	r2, r3
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	f000 808e 	beq.w	8002bfa <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 0310 	and.w	r3, r3, #16
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	f000 8086 	beq.w	8002bfa <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002af2:	2220      	movs	r2, #32
 8002af4:	409a      	lsls	r2, r3
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	2b05      	cmp	r3, #5
 8002b04:	d136      	bne.n	8002b74 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	681a      	ldr	r2, [r3, #0]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f022 0216 	bic.w	r2, r2, #22
 8002b14:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	695a      	ldr	r2, [r3, #20]
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b24:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d103      	bne.n	8002b36 <HAL_DMA_IRQHandler+0x1da>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d007      	beq.n	8002b46 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f022 0208 	bic.w	r2, r2, #8
 8002b44:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b4a:	223f      	movs	r2, #63	; 0x3f
 8002b4c:	409a      	lsls	r2, r3
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2201      	movs	r2, #1
 8002b56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d07d      	beq.n	8002c66 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b6e:	6878      	ldr	r0, [r7, #4]
 8002b70:	4798      	blx	r3
        }
        return;
 8002b72:	e078      	b.n	8002c66 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d01c      	beq.n	8002bbc <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d108      	bne.n	8002ba2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d030      	beq.n	8002bfa <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b9c:	6878      	ldr	r0, [r7, #4]
 8002b9e:	4798      	blx	r3
 8002ba0:	e02b      	b.n	8002bfa <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d027      	beq.n	8002bfa <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bae:	6878      	ldr	r0, [r7, #4]
 8002bb0:	4798      	blx	r3
 8002bb2:	e022      	b.n	8002bfa <HAL_DMA_IRQHandler+0x29e>
 8002bb4:	20000004 	.word	0x20000004
 8002bb8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d10f      	bne.n	8002bea <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	681a      	ldr	r2, [r3, #0]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f022 0210 	bic.w	r2, r2, #16
 8002bd8:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2201      	movs	r2, #1
 8002bde:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2200      	movs	r2, #0
 8002be6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d003      	beq.n	8002bfa <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bf6:	6878      	ldr	r0, [r7, #4]
 8002bf8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d032      	beq.n	8002c68 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c06:	f003 0301 	and.w	r3, r3, #1
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d022      	beq.n	8002c54 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2205      	movs	r2, #5
 8002c12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	681a      	ldr	r2, [r3, #0]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f022 0201 	bic.w	r2, r2, #1
 8002c24:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	3301      	adds	r3, #1
 8002c2a:	60bb      	str	r3, [r7, #8]
 8002c2c:	697a      	ldr	r2, [r7, #20]
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	d307      	bcc.n	8002c42 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f003 0301 	and.w	r3, r3, #1
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d1f2      	bne.n	8002c26 <HAL_DMA_IRQHandler+0x2ca>
 8002c40:	e000      	b.n	8002c44 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002c42:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2201      	movs	r2, #1
 8002c48:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d005      	beq.n	8002c68 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c60:	6878      	ldr	r0, [r7, #4]
 8002c62:	4798      	blx	r3
 8002c64:	e000      	b.n	8002c68 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002c66:	bf00      	nop
    }
  }
}
 8002c68:	3718      	adds	r7, #24
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop

08002c70 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b083      	sub	sp, #12
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002c7e:	b2db      	uxtb	r3, r3
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	370c      	adds	r7, #12
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr

08002c8c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b083      	sub	sp, #12
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8002c98:	4618      	mov	r0, r3
 8002c9a:	370c      	adds	r7, #12
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca2:	4770      	bx	lr

08002ca4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b085      	sub	sp, #20
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	60f8      	str	r0, [r7, #12]
 8002cac:	60b9      	str	r1, [r7, #8]
 8002cae:	607a      	str	r2, [r7, #4]
 8002cb0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	681a      	ldr	r2, [r3, #0]
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002cc0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	683a      	ldr	r2, [r7, #0]
 8002cc8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	2b40      	cmp	r3, #64	; 0x40
 8002cd0:	d108      	bne.n	8002ce4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	687a      	ldr	r2, [r7, #4]
 8002cd8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	68ba      	ldr	r2, [r7, #8]
 8002ce0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002ce2:	e007      	b.n	8002cf4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	68ba      	ldr	r2, [r7, #8]
 8002cea:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	687a      	ldr	r2, [r7, #4]
 8002cf2:	60da      	str	r2, [r3, #12]
}
 8002cf4:	bf00      	nop
 8002cf6:	3714      	adds	r7, #20
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfe:	4770      	bx	lr

08002d00 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002d00:	b480      	push	{r7}
 8002d02:	b085      	sub	sp, #20
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	3b10      	subs	r3, #16
 8002d10:	4a13      	ldr	r2, [pc, #76]	; (8002d60 <DMA_CalcBaseAndBitshift+0x60>)
 8002d12:	fba2 2303 	umull	r2, r3, r2, r3
 8002d16:	091b      	lsrs	r3, r3, #4
 8002d18:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002d1a:	4a12      	ldr	r2, [pc, #72]	; (8002d64 <DMA_CalcBaseAndBitshift+0x64>)
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	4413      	add	r3, r2
 8002d20:	781b      	ldrb	r3, [r3, #0]
 8002d22:	461a      	mov	r2, r3
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	2b03      	cmp	r3, #3
 8002d2c:	d908      	bls.n	8002d40 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	461a      	mov	r2, r3
 8002d34:	4b0c      	ldr	r3, [pc, #48]	; (8002d68 <DMA_CalcBaseAndBitshift+0x68>)
 8002d36:	4013      	ands	r3, r2
 8002d38:	1d1a      	adds	r2, r3, #4
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	659a      	str	r2, [r3, #88]	; 0x58
 8002d3e:	e006      	b.n	8002d4e <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	461a      	mov	r2, r3
 8002d46:	4b08      	ldr	r3, [pc, #32]	; (8002d68 <DMA_CalcBaseAndBitshift+0x68>)
 8002d48:	4013      	ands	r3, r2
 8002d4a:	687a      	ldr	r2, [r7, #4]
 8002d4c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	3714      	adds	r7, #20
 8002d56:	46bd      	mov	sp, r7
 8002d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5c:	4770      	bx	lr
 8002d5e:	bf00      	nop
 8002d60:	aaaaaaab 	.word	0xaaaaaaab
 8002d64:	0800bfdc 	.word	0x0800bfdc
 8002d68:	fffffc00 	.word	0xfffffc00

08002d6c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b085      	sub	sp, #20
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d74:	2300      	movs	r3, #0
 8002d76:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d7c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	699b      	ldr	r3, [r3, #24]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d11f      	bne.n	8002dc6 <DMA_CheckFifoParam+0x5a>
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	2b03      	cmp	r3, #3
 8002d8a:	d856      	bhi.n	8002e3a <DMA_CheckFifoParam+0xce>
 8002d8c:	a201      	add	r2, pc, #4	; (adr r2, 8002d94 <DMA_CheckFifoParam+0x28>)
 8002d8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d92:	bf00      	nop
 8002d94:	08002da5 	.word	0x08002da5
 8002d98:	08002db7 	.word	0x08002db7
 8002d9c:	08002da5 	.word	0x08002da5
 8002da0:	08002e3b 	.word	0x08002e3b
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002da8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d046      	beq.n	8002e3e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002db0:	2301      	movs	r3, #1
 8002db2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002db4:	e043      	b.n	8002e3e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dba:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002dbe:	d140      	bne.n	8002e42 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002dc4:	e03d      	b.n	8002e42 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	699b      	ldr	r3, [r3, #24]
 8002dca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002dce:	d121      	bne.n	8002e14 <DMA_CheckFifoParam+0xa8>
 8002dd0:	68bb      	ldr	r3, [r7, #8]
 8002dd2:	2b03      	cmp	r3, #3
 8002dd4:	d837      	bhi.n	8002e46 <DMA_CheckFifoParam+0xda>
 8002dd6:	a201      	add	r2, pc, #4	; (adr r2, 8002ddc <DMA_CheckFifoParam+0x70>)
 8002dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ddc:	08002ded 	.word	0x08002ded
 8002de0:	08002df3 	.word	0x08002df3
 8002de4:	08002ded 	.word	0x08002ded
 8002de8:	08002e05 	.word	0x08002e05
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002dec:	2301      	movs	r3, #1
 8002dee:	73fb      	strb	r3, [r7, #15]
      break;
 8002df0:	e030      	b.n	8002e54 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002df6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d025      	beq.n	8002e4a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e02:	e022      	b.n	8002e4a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e08:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002e0c:	d11f      	bne.n	8002e4e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002e12:	e01c      	b.n	8002e4e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	2b02      	cmp	r3, #2
 8002e18:	d903      	bls.n	8002e22 <DMA_CheckFifoParam+0xb6>
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	2b03      	cmp	r3, #3
 8002e1e:	d003      	beq.n	8002e28 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002e20:	e018      	b.n	8002e54 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
 8002e24:	73fb      	strb	r3, [r7, #15]
      break;
 8002e26:	e015      	b.n	8002e54 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e2c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d00e      	beq.n	8002e52 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002e34:	2301      	movs	r3, #1
 8002e36:	73fb      	strb	r3, [r7, #15]
      break;
 8002e38:	e00b      	b.n	8002e52 <DMA_CheckFifoParam+0xe6>
      break;
 8002e3a:	bf00      	nop
 8002e3c:	e00a      	b.n	8002e54 <DMA_CheckFifoParam+0xe8>
      break;
 8002e3e:	bf00      	nop
 8002e40:	e008      	b.n	8002e54 <DMA_CheckFifoParam+0xe8>
      break;
 8002e42:	bf00      	nop
 8002e44:	e006      	b.n	8002e54 <DMA_CheckFifoParam+0xe8>
      break;
 8002e46:	bf00      	nop
 8002e48:	e004      	b.n	8002e54 <DMA_CheckFifoParam+0xe8>
      break;
 8002e4a:	bf00      	nop
 8002e4c:	e002      	b.n	8002e54 <DMA_CheckFifoParam+0xe8>
      break;   
 8002e4e:	bf00      	nop
 8002e50:	e000      	b.n	8002e54 <DMA_CheckFifoParam+0xe8>
      break;
 8002e52:	bf00      	nop
    }
  } 
  
  return status; 
 8002e54:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3714      	adds	r7, #20
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e60:	4770      	bx	lr
 8002e62:	bf00      	nop

08002e64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b089      	sub	sp, #36	; 0x24
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
 8002e6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002e72:	2300      	movs	r3, #0
 8002e74:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002e76:	2300      	movs	r3, #0
 8002e78:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002e7e:	2300      	movs	r3, #0
 8002e80:	61fb      	str	r3, [r7, #28]
 8002e82:	e175      	b.n	8003170 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002e84:	2201      	movs	r2, #1
 8002e86:	69fb      	ldr	r3, [r7, #28]
 8002e88:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	697a      	ldr	r2, [r7, #20]
 8002e94:	4013      	ands	r3, r2
 8002e96:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e98:	693a      	ldr	r2, [r7, #16]
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	429a      	cmp	r2, r3
 8002e9e:	f040 8164 	bne.w	800316a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	f003 0303 	and.w	r3, r3, #3
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	d005      	beq.n	8002eba <HAL_GPIO_Init+0x56>
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	f003 0303 	and.w	r3, r3, #3
 8002eb6:	2b02      	cmp	r3, #2
 8002eb8:	d130      	bne.n	8002f1c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002ec0:	69fb      	ldr	r3, [r7, #28]
 8002ec2:	005b      	lsls	r3, r3, #1
 8002ec4:	2203      	movs	r2, #3
 8002ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eca:	43db      	mvns	r3, r3
 8002ecc:	69ba      	ldr	r2, [r7, #24]
 8002ece:	4013      	ands	r3, r2
 8002ed0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	68da      	ldr	r2, [r3, #12]
 8002ed6:	69fb      	ldr	r3, [r7, #28]
 8002ed8:	005b      	lsls	r3, r3, #1
 8002eda:	fa02 f303 	lsl.w	r3, r2, r3
 8002ede:	69ba      	ldr	r2, [r7, #24]
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	69ba      	ldr	r2, [r7, #24]
 8002ee8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ef0:	2201      	movs	r2, #1
 8002ef2:	69fb      	ldr	r3, [r7, #28]
 8002ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef8:	43db      	mvns	r3, r3
 8002efa:	69ba      	ldr	r2, [r7, #24]
 8002efc:	4013      	ands	r3, r2
 8002efe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	091b      	lsrs	r3, r3, #4
 8002f06:	f003 0201 	and.w	r2, r3, #1
 8002f0a:	69fb      	ldr	r3, [r7, #28]
 8002f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f10:	69ba      	ldr	r2, [r7, #24]
 8002f12:	4313      	orrs	r3, r2
 8002f14:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	69ba      	ldr	r2, [r7, #24]
 8002f1a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	f003 0303 	and.w	r3, r3, #3
 8002f24:	2b03      	cmp	r3, #3
 8002f26:	d017      	beq.n	8002f58 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	68db      	ldr	r3, [r3, #12]
 8002f2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002f2e:	69fb      	ldr	r3, [r7, #28]
 8002f30:	005b      	lsls	r3, r3, #1
 8002f32:	2203      	movs	r2, #3
 8002f34:	fa02 f303 	lsl.w	r3, r2, r3
 8002f38:	43db      	mvns	r3, r3
 8002f3a:	69ba      	ldr	r2, [r7, #24]
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	689a      	ldr	r2, [r3, #8]
 8002f44:	69fb      	ldr	r3, [r7, #28]
 8002f46:	005b      	lsls	r3, r3, #1
 8002f48:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4c:	69ba      	ldr	r2, [r7, #24]
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	69ba      	ldr	r2, [r7, #24]
 8002f56:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	f003 0303 	and.w	r3, r3, #3
 8002f60:	2b02      	cmp	r3, #2
 8002f62:	d123      	bne.n	8002fac <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002f64:	69fb      	ldr	r3, [r7, #28]
 8002f66:	08da      	lsrs	r2, r3, #3
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	3208      	adds	r2, #8
 8002f6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f70:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002f72:	69fb      	ldr	r3, [r7, #28]
 8002f74:	f003 0307 	and.w	r3, r3, #7
 8002f78:	009b      	lsls	r3, r3, #2
 8002f7a:	220f      	movs	r2, #15
 8002f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f80:	43db      	mvns	r3, r3
 8002f82:	69ba      	ldr	r2, [r7, #24]
 8002f84:	4013      	ands	r3, r2
 8002f86:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	691a      	ldr	r2, [r3, #16]
 8002f8c:	69fb      	ldr	r3, [r7, #28]
 8002f8e:	f003 0307 	and.w	r3, r3, #7
 8002f92:	009b      	lsls	r3, r3, #2
 8002f94:	fa02 f303 	lsl.w	r3, r2, r3
 8002f98:	69ba      	ldr	r2, [r7, #24]
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002f9e:	69fb      	ldr	r3, [r7, #28]
 8002fa0:	08da      	lsrs	r2, r3, #3
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	3208      	adds	r2, #8
 8002fa6:	69b9      	ldr	r1, [r7, #24]
 8002fa8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002fb2:	69fb      	ldr	r3, [r7, #28]
 8002fb4:	005b      	lsls	r3, r3, #1
 8002fb6:	2203      	movs	r2, #3
 8002fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fbc:	43db      	mvns	r3, r3
 8002fbe:	69ba      	ldr	r2, [r7, #24]
 8002fc0:	4013      	ands	r3, r2
 8002fc2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	f003 0203 	and.w	r2, r3, #3
 8002fcc:	69fb      	ldr	r3, [r7, #28]
 8002fce:	005b      	lsls	r3, r3, #1
 8002fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd4:	69ba      	ldr	r2, [r7, #24]
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	69ba      	ldr	r2, [r7, #24]
 8002fde:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	f000 80be 	beq.w	800316a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fee:	4b66      	ldr	r3, [pc, #408]	; (8003188 <HAL_GPIO_Init+0x324>)
 8002ff0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ff2:	4a65      	ldr	r2, [pc, #404]	; (8003188 <HAL_GPIO_Init+0x324>)
 8002ff4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ff8:	6453      	str	r3, [r2, #68]	; 0x44
 8002ffa:	4b63      	ldr	r3, [pc, #396]	; (8003188 <HAL_GPIO_Init+0x324>)
 8002ffc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ffe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003002:	60fb      	str	r3, [r7, #12]
 8003004:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003006:	4a61      	ldr	r2, [pc, #388]	; (800318c <HAL_GPIO_Init+0x328>)
 8003008:	69fb      	ldr	r3, [r7, #28]
 800300a:	089b      	lsrs	r3, r3, #2
 800300c:	3302      	adds	r3, #2
 800300e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003012:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003014:	69fb      	ldr	r3, [r7, #28]
 8003016:	f003 0303 	and.w	r3, r3, #3
 800301a:	009b      	lsls	r3, r3, #2
 800301c:	220f      	movs	r2, #15
 800301e:	fa02 f303 	lsl.w	r3, r2, r3
 8003022:	43db      	mvns	r3, r3
 8003024:	69ba      	ldr	r2, [r7, #24]
 8003026:	4013      	ands	r3, r2
 8003028:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	4a58      	ldr	r2, [pc, #352]	; (8003190 <HAL_GPIO_Init+0x32c>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d037      	beq.n	80030a2 <HAL_GPIO_Init+0x23e>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	4a57      	ldr	r2, [pc, #348]	; (8003194 <HAL_GPIO_Init+0x330>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d031      	beq.n	800309e <HAL_GPIO_Init+0x23a>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	4a56      	ldr	r2, [pc, #344]	; (8003198 <HAL_GPIO_Init+0x334>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d02b      	beq.n	800309a <HAL_GPIO_Init+0x236>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	4a55      	ldr	r2, [pc, #340]	; (800319c <HAL_GPIO_Init+0x338>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d025      	beq.n	8003096 <HAL_GPIO_Init+0x232>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	4a54      	ldr	r2, [pc, #336]	; (80031a0 <HAL_GPIO_Init+0x33c>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d01f      	beq.n	8003092 <HAL_GPIO_Init+0x22e>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	4a53      	ldr	r2, [pc, #332]	; (80031a4 <HAL_GPIO_Init+0x340>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d019      	beq.n	800308e <HAL_GPIO_Init+0x22a>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	4a52      	ldr	r2, [pc, #328]	; (80031a8 <HAL_GPIO_Init+0x344>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d013      	beq.n	800308a <HAL_GPIO_Init+0x226>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	4a51      	ldr	r2, [pc, #324]	; (80031ac <HAL_GPIO_Init+0x348>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d00d      	beq.n	8003086 <HAL_GPIO_Init+0x222>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	4a50      	ldr	r2, [pc, #320]	; (80031b0 <HAL_GPIO_Init+0x34c>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d007      	beq.n	8003082 <HAL_GPIO_Init+0x21e>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	4a4f      	ldr	r2, [pc, #316]	; (80031b4 <HAL_GPIO_Init+0x350>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d101      	bne.n	800307e <HAL_GPIO_Init+0x21a>
 800307a:	2309      	movs	r3, #9
 800307c:	e012      	b.n	80030a4 <HAL_GPIO_Init+0x240>
 800307e:	230a      	movs	r3, #10
 8003080:	e010      	b.n	80030a4 <HAL_GPIO_Init+0x240>
 8003082:	2308      	movs	r3, #8
 8003084:	e00e      	b.n	80030a4 <HAL_GPIO_Init+0x240>
 8003086:	2307      	movs	r3, #7
 8003088:	e00c      	b.n	80030a4 <HAL_GPIO_Init+0x240>
 800308a:	2306      	movs	r3, #6
 800308c:	e00a      	b.n	80030a4 <HAL_GPIO_Init+0x240>
 800308e:	2305      	movs	r3, #5
 8003090:	e008      	b.n	80030a4 <HAL_GPIO_Init+0x240>
 8003092:	2304      	movs	r3, #4
 8003094:	e006      	b.n	80030a4 <HAL_GPIO_Init+0x240>
 8003096:	2303      	movs	r3, #3
 8003098:	e004      	b.n	80030a4 <HAL_GPIO_Init+0x240>
 800309a:	2302      	movs	r3, #2
 800309c:	e002      	b.n	80030a4 <HAL_GPIO_Init+0x240>
 800309e:	2301      	movs	r3, #1
 80030a0:	e000      	b.n	80030a4 <HAL_GPIO_Init+0x240>
 80030a2:	2300      	movs	r3, #0
 80030a4:	69fa      	ldr	r2, [r7, #28]
 80030a6:	f002 0203 	and.w	r2, r2, #3
 80030aa:	0092      	lsls	r2, r2, #2
 80030ac:	4093      	lsls	r3, r2
 80030ae:	69ba      	ldr	r2, [r7, #24]
 80030b0:	4313      	orrs	r3, r2
 80030b2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80030b4:	4935      	ldr	r1, [pc, #212]	; (800318c <HAL_GPIO_Init+0x328>)
 80030b6:	69fb      	ldr	r3, [r7, #28]
 80030b8:	089b      	lsrs	r3, r3, #2
 80030ba:	3302      	adds	r3, #2
 80030bc:	69ba      	ldr	r2, [r7, #24]
 80030be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80030c2:	4b3d      	ldr	r3, [pc, #244]	; (80031b8 <HAL_GPIO_Init+0x354>)
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030c8:	693b      	ldr	r3, [r7, #16]
 80030ca:	43db      	mvns	r3, r3
 80030cc:	69ba      	ldr	r2, [r7, #24]
 80030ce:	4013      	ands	r3, r2
 80030d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d003      	beq.n	80030e6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80030de:	69ba      	ldr	r2, [r7, #24]
 80030e0:	693b      	ldr	r3, [r7, #16]
 80030e2:	4313      	orrs	r3, r2
 80030e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80030e6:	4a34      	ldr	r2, [pc, #208]	; (80031b8 <HAL_GPIO_Init+0x354>)
 80030e8:	69bb      	ldr	r3, [r7, #24]
 80030ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80030ec:	4b32      	ldr	r3, [pc, #200]	; (80031b8 <HAL_GPIO_Init+0x354>)
 80030ee:	68db      	ldr	r3, [r3, #12]
 80030f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030f2:	693b      	ldr	r3, [r7, #16]
 80030f4:	43db      	mvns	r3, r3
 80030f6:	69ba      	ldr	r2, [r7, #24]
 80030f8:	4013      	ands	r3, r2
 80030fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003104:	2b00      	cmp	r3, #0
 8003106:	d003      	beq.n	8003110 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003108:	69ba      	ldr	r2, [r7, #24]
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	4313      	orrs	r3, r2
 800310e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003110:	4a29      	ldr	r2, [pc, #164]	; (80031b8 <HAL_GPIO_Init+0x354>)
 8003112:	69bb      	ldr	r3, [r7, #24]
 8003114:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003116:	4b28      	ldr	r3, [pc, #160]	; (80031b8 <HAL_GPIO_Init+0x354>)
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800311c:	693b      	ldr	r3, [r7, #16]
 800311e:	43db      	mvns	r3, r3
 8003120:	69ba      	ldr	r2, [r7, #24]
 8003122:	4013      	ands	r3, r2
 8003124:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800312e:	2b00      	cmp	r3, #0
 8003130:	d003      	beq.n	800313a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003132:	69ba      	ldr	r2, [r7, #24]
 8003134:	693b      	ldr	r3, [r7, #16]
 8003136:	4313      	orrs	r3, r2
 8003138:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800313a:	4a1f      	ldr	r2, [pc, #124]	; (80031b8 <HAL_GPIO_Init+0x354>)
 800313c:	69bb      	ldr	r3, [r7, #24]
 800313e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003140:	4b1d      	ldr	r3, [pc, #116]	; (80031b8 <HAL_GPIO_Init+0x354>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	43db      	mvns	r3, r3
 800314a:	69ba      	ldr	r2, [r7, #24]
 800314c:	4013      	ands	r3, r2
 800314e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003158:	2b00      	cmp	r3, #0
 800315a:	d003      	beq.n	8003164 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800315c:	69ba      	ldr	r2, [r7, #24]
 800315e:	693b      	ldr	r3, [r7, #16]
 8003160:	4313      	orrs	r3, r2
 8003162:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003164:	4a14      	ldr	r2, [pc, #80]	; (80031b8 <HAL_GPIO_Init+0x354>)
 8003166:	69bb      	ldr	r3, [r7, #24]
 8003168:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800316a:	69fb      	ldr	r3, [r7, #28]
 800316c:	3301      	adds	r3, #1
 800316e:	61fb      	str	r3, [r7, #28]
 8003170:	69fb      	ldr	r3, [r7, #28]
 8003172:	2b0f      	cmp	r3, #15
 8003174:	f67f ae86 	bls.w	8002e84 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003178:	bf00      	nop
 800317a:	bf00      	nop
 800317c:	3724      	adds	r7, #36	; 0x24
 800317e:	46bd      	mov	sp, r7
 8003180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003184:	4770      	bx	lr
 8003186:	bf00      	nop
 8003188:	40023800 	.word	0x40023800
 800318c:	40013800 	.word	0x40013800
 8003190:	40020000 	.word	0x40020000
 8003194:	40020400 	.word	0x40020400
 8003198:	40020800 	.word	0x40020800
 800319c:	40020c00 	.word	0x40020c00
 80031a0:	40021000 	.word	0x40021000
 80031a4:	40021400 	.word	0x40021400
 80031a8:	40021800 	.word	0x40021800
 80031ac:	40021c00 	.word	0x40021c00
 80031b0:	40022000 	.word	0x40022000
 80031b4:	40022400 	.word	0x40022400
 80031b8:	40013c00 	.word	0x40013c00

080031bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031bc:	b480      	push	{r7}
 80031be:	b083      	sub	sp, #12
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
 80031c4:	460b      	mov	r3, r1
 80031c6:	807b      	strh	r3, [r7, #2]
 80031c8:	4613      	mov	r3, r2
 80031ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80031cc:	787b      	ldrb	r3, [r7, #1]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d003      	beq.n	80031da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80031d2:	887a      	ldrh	r2, [r7, #2]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80031d8:	e003      	b.n	80031e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80031da:	887b      	ldrh	r3, [r7, #2]
 80031dc:	041a      	lsls	r2, r3, #16
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	619a      	str	r2, [r3, #24]
}
 80031e2:	bf00      	nop
 80031e4:	370c      	adds	r7, #12
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr

080031ee <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80031ee:	b480      	push	{r7}
 80031f0:	b085      	sub	sp, #20
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	6078      	str	r0, [r7, #4]
 80031f6:	460b      	mov	r3, r1
 80031f8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	695b      	ldr	r3, [r3, #20]
 80031fe:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003200:	887a      	ldrh	r2, [r7, #2]
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	4013      	ands	r3, r2
 8003206:	041a      	lsls	r2, r3, #16
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	43d9      	mvns	r1, r3
 800320c:	887b      	ldrh	r3, [r7, #2]
 800320e:	400b      	ands	r3, r1
 8003210:	431a      	orrs	r2, r3
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	619a      	str	r2, [r3, #24]
}
 8003216:	bf00      	nop
 8003218:	3714      	adds	r7, #20
 800321a:	46bd      	mov	sp, r7
 800321c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003220:	4770      	bx	lr
	...

08003224 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b082      	sub	sp, #8
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d101      	bne.n	8003236 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003232:	2301      	movs	r3, #1
 8003234:	e07f      	b.n	8003336 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800323c:	b2db      	uxtb	r3, r3
 800323e:	2b00      	cmp	r3, #0
 8003240:	d106      	bne.n	8003250 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2200      	movs	r2, #0
 8003246:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800324a:	6878      	ldr	r0, [r7, #4]
 800324c:	f7fe fd20 	bl	8001c90 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2224      	movs	r2, #36	; 0x24
 8003254:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	681a      	ldr	r2, [r3, #0]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f022 0201 	bic.w	r2, r2, #1
 8003266:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	685a      	ldr	r2, [r3, #4]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003274:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	689a      	ldr	r2, [r3, #8]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003284:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	68db      	ldr	r3, [r3, #12]
 800328a:	2b01      	cmp	r3, #1
 800328c:	d107      	bne.n	800329e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	689a      	ldr	r2, [r3, #8]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800329a:	609a      	str	r2, [r3, #8]
 800329c:	e006      	b.n	80032ac <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	689a      	ldr	r2, [r3, #8]
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80032aa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	68db      	ldr	r3, [r3, #12]
 80032b0:	2b02      	cmp	r3, #2
 80032b2:	d104      	bne.n	80032be <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80032bc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	6859      	ldr	r1, [r3, #4]
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681a      	ldr	r2, [r3, #0]
 80032c8:	4b1d      	ldr	r3, [pc, #116]	; (8003340 <HAL_I2C_Init+0x11c>)
 80032ca:	430b      	orrs	r3, r1
 80032cc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	68da      	ldr	r2, [r3, #12]
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80032dc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	691a      	ldr	r2, [r3, #16]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	695b      	ldr	r3, [r3, #20]
 80032e6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	699b      	ldr	r3, [r3, #24]
 80032ee:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	430a      	orrs	r2, r1
 80032f6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	69d9      	ldr	r1, [r3, #28]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6a1a      	ldr	r2, [r3, #32]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	430a      	orrs	r2, r1
 8003306:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f042 0201 	orr.w	r2, r2, #1
 8003316:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2200      	movs	r2, #0
 800331c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2220      	movs	r2, #32
 8003322:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2200      	movs	r2, #0
 800332a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2200      	movs	r2, #0
 8003330:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003334:	2300      	movs	r3, #0
}
 8003336:	4618      	mov	r0, r3
 8003338:	3708      	adds	r7, #8
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}
 800333e:	bf00      	nop
 8003340:	02008000 	.word	0x02008000

08003344 <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b088      	sub	sp, #32
 8003348:	af02      	add	r7, sp, #8
 800334a:	60f8      	str	r0, [r7, #12]
 800334c:	607a      	str	r2, [r7, #4]
 800334e:	461a      	mov	r2, r3
 8003350:	460b      	mov	r3, r1
 8003352:	817b      	strh	r3, [r7, #10]
 8003354:	4613      	mov	r3, r2
 8003356:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800335e:	b2db      	uxtb	r3, r3
 8003360:	2b20      	cmp	r3, #32
 8003362:	f040 80cd 	bne.w	8003500 <HAL_I2C_Master_Transmit_DMA+0x1bc>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	699b      	ldr	r3, [r3, #24]
 800336c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003370:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003374:	d101      	bne.n	800337a <HAL_I2C_Master_Transmit_DMA+0x36>
    {
      return HAL_BUSY;
 8003376:	2302      	movs	r3, #2
 8003378:	e0c3      	b.n	8003502 <HAL_I2C_Master_Transmit_DMA+0x1be>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003380:	2b01      	cmp	r3, #1
 8003382:	d101      	bne.n	8003388 <HAL_I2C_Master_Transmit_DMA+0x44>
 8003384:	2302      	movs	r3, #2
 8003386:	e0bc      	b.n	8003502 <HAL_I2C_Master_Transmit_DMA+0x1be>
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	2201      	movs	r2, #1
 800338c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2221      	movs	r2, #33	; 0x21
 8003394:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2210      	movs	r2, #16
 800339c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	2200      	movs	r2, #0
 80033a4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	687a      	ldr	r2, [r7, #4]
 80033aa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	893a      	ldrh	r2, [r7, #8]
 80033b0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	4a55      	ldr	r2, [pc, #340]	; (800350c <HAL_I2C_Master_Transmit_DMA+0x1c8>)
 80033b6:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	4a55      	ldr	r2, [pc, #340]	; (8003510 <HAL_I2C_Master_Transmit_DMA+0x1cc>)
 80033bc:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033c2:	b29b      	uxth	r3, r3
 80033c4:	2bff      	cmp	r3, #255	; 0xff
 80033c6:	d906      	bls.n	80033d6 <HAL_I2C_Master_Transmit_DMA+0x92>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	22ff      	movs	r2, #255	; 0xff
 80033cc:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 80033ce:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80033d2:	617b      	str	r3, [r7, #20]
 80033d4:	e007      	b.n	80033e6 <HAL_I2C_Master_Transmit_DMA+0xa2>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033da:	b29a      	uxth	r2, r3
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 80033e0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80033e4:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d070      	beq.n	80034d0 <HAL_I2C_Master_Transmit_DMA+0x18c>
    {
      if (hi2c->hdmatx != NULL)
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d020      	beq.n	8003438 <HAL_I2C_Master_Transmit_DMA+0xf4>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033fa:	4a46      	ldr	r2, [pc, #280]	; (8003514 <HAL_I2C_Master_Transmit_DMA+0x1d0>)
 80033fc:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003402:	4a45      	ldr	r2, [pc, #276]	; (8003518 <HAL_I2C_Master_Transmit_DMA+0x1d4>)
 8003404:	64da      	str	r2, [r3, #76]	; 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800340a:	2200      	movs	r2, #0
 800340c:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->hdmatx->XferAbortCallback = NULL;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003412:	2200      	movs	r2, #0
 8003414:	651a      	str	r2, [r3, #80]	; 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800341a:	6879      	ldr	r1, [r7, #4]
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	3328      	adds	r3, #40	; 0x28
 8003422:	461a      	mov	r2, r3
                                         hi2c->XferSize);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8003428:	f7ff fa16 	bl	8002858 <HAL_DMA_Start_IT>
 800342c:	4603      	mov	r3, r0
 800342e:	74fb      	strb	r3, [r7, #19]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8003430:	7cfb      	ldrb	r3, [r7, #19]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d138      	bne.n	80034a8 <HAL_I2C_Master_Transmit_DMA+0x164>
 8003436:	e013      	b.n	8003460 <HAL_I2C_Master_Transmit_DMA+0x11c>
        hi2c->State     = HAL_I2C_STATE_READY;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	2220      	movs	r2, #32
 800343c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	2200      	movs	r2, #0
 8003444:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800344c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	645a      	str	r2, [r3, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2200      	movs	r2, #0
 8003458:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	e050      	b.n	8003502 <HAL_I2C_Master_Transmit_DMA+0x1be>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003464:	b2da      	uxtb	r2, r3
 8003466:	8979      	ldrh	r1, [r7, #10]
 8003468:	4b2c      	ldr	r3, [pc, #176]	; (800351c <HAL_I2C_Master_Transmit_DMA+0x1d8>)
 800346a:	9300      	str	r3, [sp, #0]
 800346c:	697b      	ldr	r3, [r7, #20]
 800346e:	68f8      	ldr	r0, [r7, #12]
 8003470:	f001 fa40 	bl	80048f4 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003478:	b29a      	uxth	r2, r3
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800347e:	1ad3      	subs	r3, r2, r3
 8003480:	b29a      	uxth	r2, r3
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	2200      	movs	r2, #0
 800348a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800348e:	2110      	movs	r1, #16
 8003490:	68f8      	ldr	r0, [r7, #12]
 8003492:	f001 fa61 	bl	8004958 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	681a      	ldr	r2, [r3, #0]
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80034a4:	601a      	str	r2, [r3, #0]
 80034a6:	e029      	b.n	80034fc <HAL_I2C_Master_Transmit_DMA+0x1b8>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	2220      	movs	r2, #32
 80034ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	2200      	movs	r2, #0
 80034b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034bc:	f043 0210 	orr.w	r2, r3, #16
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	645a      	str	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	2200      	movs	r2, #0
 80034c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	e018      	b.n	8003502 <HAL_I2C_Master_Transmit_DMA+0x1be>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	4a13      	ldr	r2, [pc, #76]	; (8003520 <HAL_I2C_Master_Transmit_DMA+0x1dc>)
 80034d4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034da:	b2da      	uxtb	r2, r3
 80034dc:	8979      	ldrh	r1, [r7, #10]
 80034de:	4b0f      	ldr	r3, [pc, #60]	; (800351c <HAL_I2C_Master_Transmit_DMA+0x1d8>)
 80034e0:	9300      	str	r3, [sp, #0]
 80034e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80034e6:	68f8      	ldr	r0, [r7, #12]
 80034e8:	f001 fa04 	bl	80048f4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	2200      	movs	r2, #0
 80034f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 80034f4:	2101      	movs	r1, #1
 80034f6:	68f8      	ldr	r0, [r7, #12]
 80034f8:	f001 fa2e 	bl	8004958 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 80034fc:	2300      	movs	r3, #0
 80034fe:	e000      	b.n	8003502 <HAL_I2C_Master_Transmit_DMA+0x1be>
  }
  else
  {
    return HAL_BUSY;
 8003500:	2302      	movs	r3, #2
  }
}
 8003502:	4618      	mov	r0, r3
 8003504:	3718      	adds	r7, #24
 8003506:	46bd      	mov	sp, r7
 8003508:	bd80      	pop	{r7, pc}
 800350a:	bf00      	nop
 800350c:	ffff0000 	.word	0xffff0000
 8003510:	08003b41 	.word	0x08003b41
 8003514:	080047af 	.word	0x080047af
 8003518:	08004845 	.word	0x08004845
 800351c:	80002000 	.word	0x80002000
 8003520:	080036eb 	.word	0x080036eb

08003524 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b084      	sub	sp, #16
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	699b      	ldr	r3, [r3, #24]
 8003532:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003540:	2b00      	cmp	r3, #0
 8003542:	d005      	beq.n	8003550 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003548:	68ba      	ldr	r2, [r7, #8]
 800354a:	68f9      	ldr	r1, [r7, #12]
 800354c:	6878      	ldr	r0, [r7, #4]
 800354e:	4798      	blx	r3
  }
}
 8003550:	bf00      	nop
 8003552:	3710      	adds	r7, #16
 8003554:	46bd      	mov	sp, r7
 8003556:	bd80      	pop	{r7, pc}

08003558 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b086      	sub	sp, #24
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	699b      	ldr	r3, [r3, #24]
 8003566:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003570:	697b      	ldr	r3, [r7, #20]
 8003572:	0a1b      	lsrs	r3, r3, #8
 8003574:	f003 0301 	and.w	r3, r3, #1
 8003578:	2b00      	cmp	r3, #0
 800357a:	d010      	beq.n	800359e <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	09db      	lsrs	r3, r3, #7
 8003580:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003584:	2b00      	cmp	r3, #0
 8003586:	d00a      	beq.n	800359e <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800358c:	f043 0201 	orr.w	r2, r3, #1
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f44f 7280 	mov.w	r2, #256	; 0x100
 800359c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	0a9b      	lsrs	r3, r3, #10
 80035a2:	f003 0301 	and.w	r3, r3, #1
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d010      	beq.n	80035cc <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	09db      	lsrs	r3, r3, #7
 80035ae:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d00a      	beq.n	80035cc <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035ba:	f043 0208 	orr.w	r2, r3, #8
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80035ca:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	0a5b      	lsrs	r3, r3, #9
 80035d0:	f003 0301 	and.w	r3, r3, #1
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d010      	beq.n	80035fa <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80035d8:	693b      	ldr	r3, [r7, #16]
 80035da:	09db      	lsrs	r3, r3, #7
 80035dc:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d00a      	beq.n	80035fa <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035e8:	f043 0202 	orr.w	r2, r3, #2
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80035f8:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035fe:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	f003 030b 	and.w	r3, r3, #11
 8003606:	2b00      	cmp	r3, #0
 8003608:	d003      	beq.n	8003612 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 800360a:	68f9      	ldr	r1, [r7, #12]
 800360c:	6878      	ldr	r0, [r7, #4]
 800360e:	f000 ffb3 	bl	8004578 <I2C_ITError>
  }
}
 8003612:	bf00      	nop
 8003614:	3718      	adds	r7, #24
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}

0800361a <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800361a:	b480      	push	{r7}
 800361c:	b083      	sub	sp, #12
 800361e:	af00      	add	r7, sp, #0
 8003620:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003622:	bf00      	nop
 8003624:	370c      	adds	r7, #12
 8003626:	46bd      	mov	sp, r7
 8003628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362c:	4770      	bx	lr

0800362e <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800362e:	b480      	push	{r7}
 8003630:	b083      	sub	sp, #12
 8003632:	af00      	add	r7, sp, #0
 8003634:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003636:	bf00      	nop
 8003638:	370c      	adds	r7, #12
 800363a:	46bd      	mov	sp, r7
 800363c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003640:	4770      	bx	lr

08003642 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003642:	b480      	push	{r7}
 8003644:	b083      	sub	sp, #12
 8003646:	af00      	add	r7, sp, #0
 8003648:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800364a:	bf00      	nop
 800364c:	370c      	adds	r7, #12
 800364e:	46bd      	mov	sp, r7
 8003650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003654:	4770      	bx	lr

08003656 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003656:	b480      	push	{r7}
 8003658:	b083      	sub	sp, #12
 800365a:	af00      	add	r7, sp, #0
 800365c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800365e:	bf00      	nop
 8003660:	370c      	adds	r7, #12
 8003662:	46bd      	mov	sp, r7
 8003664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003668:	4770      	bx	lr

0800366a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800366a:	b480      	push	{r7}
 800366c:	b083      	sub	sp, #12
 800366e:	af00      	add	r7, sp, #0
 8003670:	6078      	str	r0, [r7, #4]
 8003672:	460b      	mov	r3, r1
 8003674:	70fb      	strb	r3, [r7, #3]
 8003676:	4613      	mov	r3, r2
 8003678:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800367a:	bf00      	nop
 800367c:	370c      	adds	r7, #12
 800367e:	46bd      	mov	sp, r7
 8003680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003684:	4770      	bx	lr

08003686 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003686:	b480      	push	{r7}
 8003688:	b083      	sub	sp, #12
 800368a:	af00      	add	r7, sp, #0
 800368c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800368e:	bf00      	nop
 8003690:	370c      	adds	r7, #12
 8003692:	46bd      	mov	sp, r7
 8003694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003698:	4770      	bx	lr

0800369a <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800369a:	b480      	push	{r7}
 800369c:	b083      	sub	sp, #12
 800369e:	af00      	add	r7, sp, #0
 80036a0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80036a2:	bf00      	nop
 80036a4:	370c      	adds	r7, #12
 80036a6:	46bd      	mov	sp, r7
 80036a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ac:	4770      	bx	lr

080036ae <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80036ae:	b480      	push	{r7}
 80036b0:	b083      	sub	sp, #12
 80036b2:	af00      	add	r7, sp, #0
 80036b4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80036b6:	bf00      	nop
 80036b8:	370c      	adds	r7, #12
 80036ba:	46bd      	mov	sp, r7
 80036bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c0:	4770      	bx	lr

080036c2 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80036c2:	b480      	push	{r7}
 80036c4:	b083      	sub	sp, #12
 80036c6:	af00      	add	r7, sp, #0
 80036c8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80036ca:	bf00      	nop
 80036cc:	370c      	adds	r7, #12
 80036ce:	46bd      	mov	sp, r7
 80036d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d4:	4770      	bx	lr

080036d6 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80036d6:	b480      	push	{r7}
 80036d8:	b083      	sub	sp, #12
 80036da:	af00      	add	r7, sp, #0
 80036dc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80036de:	bf00      	nop
 80036e0:	370c      	adds	r7, #12
 80036e2:	46bd      	mov	sp, r7
 80036e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e8:	4770      	bx	lr

080036ea <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80036ea:	b580      	push	{r7, lr}
 80036ec:	b088      	sub	sp, #32
 80036ee:	af02      	add	r7, sp, #8
 80036f0:	60f8      	str	r0, [r7, #12]
 80036f2:	60b9      	str	r1, [r7, #8]
 80036f4:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003700:	2b01      	cmp	r3, #1
 8003702:	d101      	bne.n	8003708 <I2C_Master_ISR_IT+0x1e>
 8003704:	2302      	movs	r3, #2
 8003706:	e114      	b.n	8003932 <I2C_Master_ISR_IT+0x248>
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2201      	movs	r2, #1
 800370c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	091b      	lsrs	r3, r3, #4
 8003714:	f003 0301 	and.w	r3, r3, #1
 8003718:	2b00      	cmp	r3, #0
 800371a:	d013      	beq.n	8003744 <I2C_Master_ISR_IT+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	091b      	lsrs	r3, r3, #4
 8003720:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003724:	2b00      	cmp	r3, #0
 8003726:	d00d      	beq.n	8003744 <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	2210      	movs	r2, #16
 800372e:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003734:	f043 0204 	orr.w	r2, r3, #4
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800373c:	68f8      	ldr	r0, [r7, #12]
 800373e:	f001 f812 	bl	8004766 <I2C_Flush_TXDR>
 8003742:	e0e1      	b.n	8003908 <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	089b      	lsrs	r3, r3, #2
 8003748:	f003 0301 	and.w	r3, r3, #1
 800374c:	2b00      	cmp	r3, #0
 800374e:	d023      	beq.n	8003798 <I2C_Master_ISR_IT+0xae>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	089b      	lsrs	r3, r3, #2
 8003754:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003758:	2b00      	cmp	r3, #0
 800375a:	d01d      	beq.n	8003798 <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	f023 0304 	bic.w	r3, r3, #4
 8003762:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800376e:	b2d2      	uxtb	r2, r2
 8003770:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003776:	1c5a      	adds	r2, r3, #1
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003780:	3b01      	subs	r3, #1
 8003782:	b29a      	uxth	r2, r3
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800378c:	b29b      	uxth	r3, r3
 800378e:	3b01      	subs	r3, #1
 8003790:	b29a      	uxth	r2, r3
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003796:	e0b7      	b.n	8003908 <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003798:	697b      	ldr	r3, [r7, #20]
 800379a:	085b      	lsrs	r3, r3, #1
 800379c:	f003 0301 	and.w	r3, r3, #1
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d01e      	beq.n	80037e2 <I2C_Master_ISR_IT+0xf8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	085b      	lsrs	r3, r3, #1
 80037a8:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d018      	beq.n	80037e2 <I2C_Master_ISR_IT+0xf8>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037b4:	781a      	ldrb	r2, [r3, #0]
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037c0:	1c5a      	adds	r2, r3, #1
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037ca:	3b01      	subs	r3, #1
 80037cc:	b29a      	uxth	r2, r3
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037d6:	b29b      	uxth	r3, r3
 80037d8:	3b01      	subs	r3, #1
 80037da:	b29a      	uxth	r2, r3
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	855a      	strh	r2, [r3, #42]	; 0x2a
 80037e0:	e092      	b.n	8003908 <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	09db      	lsrs	r3, r3, #7
 80037e6:	f003 0301 	and.w	r3, r3, #1
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d05d      	beq.n	80038aa <I2C_Master_ISR_IT+0x1c0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	099b      	lsrs	r3, r3, #6
 80037f2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d057      	beq.n	80038aa <I2C_Master_ISR_IT+0x1c0>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037fe:	b29b      	uxth	r3, r3
 8003800:	2b00      	cmp	r3, #0
 8003802:	d040      	beq.n	8003886 <I2C_Master_ISR_IT+0x19c>
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003808:	2b00      	cmp	r3, #0
 800380a:	d13c      	bne.n	8003886 <I2C_Master_ISR_IT+0x19c>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	b29b      	uxth	r3, r3
 8003814:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003818:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800381e:	b29b      	uxth	r3, r3
 8003820:	2bff      	cmp	r3, #255	; 0xff
 8003822:	d90e      	bls.n	8003842 <I2C_Master_ISR_IT+0x158>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	22ff      	movs	r2, #255	; 0xff
 8003828:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800382e:	b2da      	uxtb	r2, r3
 8003830:	8a79      	ldrh	r1, [r7, #18]
 8003832:	2300      	movs	r3, #0
 8003834:	9300      	str	r3, [sp, #0]
 8003836:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800383a:	68f8      	ldr	r0, [r7, #12]
 800383c:	f001 f85a 	bl	80048f4 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003840:	e032      	b.n	80038a8 <I2C_Master_ISR_IT+0x1be>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003846:	b29a      	uxth	r2, r3
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003850:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003854:	d00b      	beq.n	800386e <I2C_Master_ISR_IT+0x184>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800385a:	b2da      	uxtb	r2, r3
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003860:	8a79      	ldrh	r1, [r7, #18]
 8003862:	2000      	movs	r0, #0
 8003864:	9000      	str	r0, [sp, #0]
 8003866:	68f8      	ldr	r0, [r7, #12]
 8003868:	f001 f844 	bl	80048f4 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800386c:	e01c      	b.n	80038a8 <I2C_Master_ISR_IT+0x1be>
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003872:	b2da      	uxtb	r2, r3
 8003874:	8a79      	ldrh	r1, [r7, #18]
 8003876:	2300      	movs	r3, #0
 8003878:	9300      	str	r3, [sp, #0]
 800387a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800387e:	68f8      	ldr	r0, [r7, #12]
 8003880:	f001 f838 	bl	80048f4 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003884:	e010      	b.n	80038a8 <I2C_Master_ISR_IT+0x1be>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003890:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003894:	d003      	beq.n	800389e <I2C_Master_ISR_IT+0x1b4>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8003896:	68f8      	ldr	r0, [r7, #12]
 8003898:	f000 fba9 	bl	8003fee <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800389c:	e034      	b.n	8003908 <I2C_Master_ISR_IT+0x21e>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800389e:	2140      	movs	r1, #64	; 0x40
 80038a0:	68f8      	ldr	r0, [r7, #12]
 80038a2:	f000 fe69 	bl	8004578 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80038a6:	e02f      	b.n	8003908 <I2C_Master_ISR_IT+0x21e>
 80038a8:	e02e      	b.n	8003908 <I2C_Master_ISR_IT+0x21e>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	099b      	lsrs	r3, r3, #6
 80038ae:	f003 0301 	and.w	r3, r3, #1
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d028      	beq.n	8003908 <I2C_Master_ISR_IT+0x21e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	099b      	lsrs	r3, r3, #6
 80038ba:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d022      	beq.n	8003908 <I2C_Master_ISR_IT+0x21e>
  {
    if (hi2c->XferCount == 0U)
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038c6:	b29b      	uxth	r3, r3
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d119      	bne.n	8003900 <I2C_Master_ISR_IT+0x216>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038d6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80038da:	d015      	beq.n	8003908 <I2C_Master_ISR_IT+0x21e>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038e0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80038e4:	d108      	bne.n	80038f8 <I2C_Master_ISR_IT+0x20e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	685a      	ldr	r2, [r3, #4]
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80038f4:	605a      	str	r2, [r3, #4]
 80038f6:	e007      	b.n	8003908 <I2C_Master_ISR_IT+0x21e>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80038f8:	68f8      	ldr	r0, [r7, #12]
 80038fa:	f000 fb78 	bl	8003fee <I2C_ITMasterSeqCplt>
 80038fe:	e003      	b.n	8003908 <I2C_Master_ISR_IT+0x21e>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003900:	2140      	movs	r1, #64	; 0x40
 8003902:	68f8      	ldr	r0, [r7, #12]
 8003904:	f000 fe38 	bl	8004578 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	095b      	lsrs	r3, r3, #5
 800390c:	f003 0301 	and.w	r3, r3, #1
 8003910:	2b00      	cmp	r3, #0
 8003912:	d009      	beq.n	8003928 <I2C_Master_ISR_IT+0x23e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	095b      	lsrs	r3, r3, #5
 8003918:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800391c:	2b00      	cmp	r3, #0
 800391e:	d003      	beq.n	8003928 <I2C_Master_ISR_IT+0x23e>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8003920:	6979      	ldr	r1, [r7, #20]
 8003922:	68f8      	ldr	r0, [r7, #12]
 8003924:	f000 fbfe 	bl	8004124 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	2200      	movs	r2, #0
 800392c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003930:	2300      	movs	r3, #0
}
 8003932:	4618      	mov	r0, r3
 8003934:	3718      	adds	r7, #24
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}

0800393a <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800393a:	b580      	push	{r7, lr}
 800393c:	b086      	sub	sp, #24
 800393e:	af00      	add	r7, sp, #0
 8003940:	60f8      	str	r0, [r7, #12]
 8003942:	60b9      	str	r1, [r7, #8]
 8003944:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800394a:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003956:	2b01      	cmp	r3, #1
 8003958:	d101      	bne.n	800395e <I2C_Slave_ISR_IT+0x24>
 800395a:	2302      	movs	r3, #2
 800395c:	e0ec      	b.n	8003b38 <I2C_Slave_ISR_IT+0x1fe>
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	2201      	movs	r2, #1
 8003962:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	095b      	lsrs	r3, r3, #5
 800396a:	f003 0301 	and.w	r3, r3, #1
 800396e:	2b00      	cmp	r3, #0
 8003970:	d009      	beq.n	8003986 <I2C_Slave_ISR_IT+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	095b      	lsrs	r3, r3, #5
 8003976:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800397a:	2b00      	cmp	r3, #0
 800397c:	d003      	beq.n	8003986 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800397e:	6939      	ldr	r1, [r7, #16]
 8003980:	68f8      	ldr	r0, [r7, #12]
 8003982:	f000 fc99 	bl	80042b8 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	091b      	lsrs	r3, r3, #4
 800398a:	f003 0301 	and.w	r3, r3, #1
 800398e:	2b00      	cmp	r3, #0
 8003990:	d04d      	beq.n	8003a2e <I2C_Slave_ISR_IT+0xf4>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	091b      	lsrs	r3, r3, #4
 8003996:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800399a:	2b00      	cmp	r3, #0
 800399c:	d047      	beq.n	8003a2e <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039a2:	b29b      	uxth	r3, r3
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d128      	bne.n	80039fa <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80039ae:	b2db      	uxtb	r3, r3
 80039b0:	2b28      	cmp	r3, #40	; 0x28
 80039b2:	d108      	bne.n	80039c6 <I2C_Slave_ISR_IT+0x8c>
 80039b4:	697b      	ldr	r3, [r7, #20]
 80039b6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80039ba:	d104      	bne.n	80039c6 <I2C_Slave_ISR_IT+0x8c>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80039bc:	6939      	ldr	r1, [r7, #16]
 80039be:	68f8      	ldr	r0, [r7, #12]
 80039c0:	f000 fd84 	bl	80044cc <I2C_ITListenCplt>
 80039c4:	e032      	b.n	8003a2c <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80039cc:	b2db      	uxtb	r3, r3
 80039ce:	2b29      	cmp	r3, #41	; 0x29
 80039d0:	d10e      	bne.n	80039f0 <I2C_Slave_ISR_IT+0xb6>
 80039d2:	697b      	ldr	r3, [r7, #20]
 80039d4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80039d8:	d00a      	beq.n	80039f0 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	2210      	movs	r2, #16
 80039e0:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80039e2:	68f8      	ldr	r0, [r7, #12]
 80039e4:	f000 febf 	bl	8004766 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80039e8:	68f8      	ldr	r0, [r7, #12]
 80039ea:	f000 fb3d 	bl	8004068 <I2C_ITSlaveSeqCplt>
 80039ee:	e01d      	b.n	8003a2c <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	2210      	movs	r2, #16
 80039f6:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80039f8:	e096      	b.n	8003b28 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	2210      	movs	r2, #16
 8003a00:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a06:	f043 0204 	orr.w	r2, r3, #4
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003a0e:	697b      	ldr	r3, [r7, #20]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d004      	beq.n	8003a1e <I2C_Slave_ISR_IT+0xe4>
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003a1a:	f040 8085 	bne.w	8003b28 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a22:	4619      	mov	r1, r3
 8003a24:	68f8      	ldr	r0, [r7, #12]
 8003a26:	f000 fda7 	bl	8004578 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003a2a:	e07d      	b.n	8003b28 <I2C_Slave_ISR_IT+0x1ee>
 8003a2c:	e07c      	b.n	8003b28 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	089b      	lsrs	r3, r3, #2
 8003a32:	f003 0301 	and.w	r3, r3, #1
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d030      	beq.n	8003a9c <I2C_Slave_ISR_IT+0x162>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	089b      	lsrs	r3, r3, #2
 8003a3e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d02a      	beq.n	8003a9c <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a4a:	b29b      	uxth	r3, r3
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d018      	beq.n	8003a82 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a5a:	b2d2      	uxtb	r2, r2
 8003a5c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a62:	1c5a      	adds	r2, r3, #1
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a6c:	3b01      	subs	r3, #1
 8003a6e:	b29a      	uxth	r2, r3
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a78:	b29b      	uxth	r3, r3
 8003a7a:	3b01      	subs	r3, #1
 8003a7c:	b29a      	uxth	r2, r3
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a86:	b29b      	uxth	r3, r3
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d14f      	bne.n	8003b2c <I2C_Slave_ISR_IT+0x1f2>
 8003a8c:	697b      	ldr	r3, [r7, #20]
 8003a8e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003a92:	d04b      	beq.n	8003b2c <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8003a94:	68f8      	ldr	r0, [r7, #12]
 8003a96:	f000 fae7 	bl	8004068 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8003a9a:	e047      	b.n	8003b2c <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003a9c:	693b      	ldr	r3, [r7, #16]
 8003a9e:	08db      	lsrs	r3, r3, #3
 8003aa0:	f003 0301 	and.w	r3, r3, #1
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d00a      	beq.n	8003abe <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	08db      	lsrs	r3, r3, #3
 8003aac:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d004      	beq.n	8003abe <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8003ab4:	6939      	ldr	r1, [r7, #16]
 8003ab6:	68f8      	ldr	r0, [r7, #12]
 8003ab8:	f000 fa15 	bl	8003ee6 <I2C_ITAddrCplt>
 8003abc:	e037      	b.n	8003b2e <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	085b      	lsrs	r3, r3, #1
 8003ac2:	f003 0301 	and.w	r3, r3, #1
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d031      	beq.n	8003b2e <I2C_Slave_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	085b      	lsrs	r3, r3, #1
 8003ace:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d02b      	beq.n	8003b2e <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ada:	b29b      	uxth	r3, r3
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d018      	beq.n	8003b12 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ae4:	781a      	ldrb	r2, [r3, #0]
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003af0:	1c5a      	adds	r2, r3, #1
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003afa:	b29b      	uxth	r3, r3
 8003afc:	3b01      	subs	r3, #1
 8003afe:	b29a      	uxth	r2, r3
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b08:	3b01      	subs	r3, #1
 8003b0a:	b29a      	uxth	r2, r3
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	851a      	strh	r2, [r3, #40]	; 0x28
 8003b10:	e00d      	b.n	8003b2e <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8003b12:	697b      	ldr	r3, [r7, #20]
 8003b14:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b18:	d002      	beq.n	8003b20 <I2C_Slave_ISR_IT+0x1e6>
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d106      	bne.n	8003b2e <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003b20:	68f8      	ldr	r0, [r7, #12]
 8003b22:	f000 faa1 	bl	8004068 <I2C_ITSlaveSeqCplt>
 8003b26:	e002      	b.n	8003b2e <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 8003b28:	bf00      	nop
 8003b2a:	e000      	b.n	8003b2e <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 8003b2c:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	2200      	movs	r2, #0
 8003b32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003b36:	2300      	movs	r3, #0
}
 8003b38:	4618      	mov	r0, r3
 8003b3a:	3718      	adds	r7, #24
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}

08003b40 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b088      	sub	sp, #32
 8003b44:	af02      	add	r7, sp, #8
 8003b46:	60f8      	str	r0, [r7, #12]
 8003b48:	60b9      	str	r1, [r7, #8]
 8003b4a:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	d101      	bne.n	8003b5a <I2C_Master_ISR_DMA+0x1a>
 8003b56:	2302      	movs	r3, #2
 8003b58:	e0e1      	b.n	8003d1e <I2C_Master_ISR_DMA+0x1de>
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	2201      	movs	r2, #1
 8003b5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003b62:	68bb      	ldr	r3, [r7, #8]
 8003b64:	091b      	lsrs	r3, r3, #4
 8003b66:	f003 0301 	and.w	r3, r3, #1
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d017      	beq.n	8003b9e <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	091b      	lsrs	r3, r3, #4
 8003b72:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d011      	beq.n	8003b9e <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	2210      	movs	r2, #16
 8003b80:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b86:	f043 0204 	orr.w	r2, r3, #4
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8003b8e:	2120      	movs	r1, #32
 8003b90:	68f8      	ldr	r0, [r7, #12]
 8003b92:	f000 fee1 	bl	8004958 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003b96:	68f8      	ldr	r0, [r7, #12]
 8003b98:	f000 fde5 	bl	8004766 <I2C_Flush_TXDR>
 8003b9c:	e0ba      	b.n	8003d14 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003b9e:	68bb      	ldr	r3, [r7, #8]
 8003ba0:	09db      	lsrs	r3, r3, #7
 8003ba2:	f003 0301 	and.w	r3, r3, #1
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d072      	beq.n	8003c90 <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	099b      	lsrs	r3, r3, #6
 8003bae:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d06c      	beq.n	8003c90 <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	681a      	ldr	r2, [r3, #0]
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003bc4:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bca:	b29b      	uxth	r3, r3
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d04e      	beq.n	8003c6e <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	b29b      	uxth	r3, r3
 8003bd8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003bdc:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003be2:	b29b      	uxth	r3, r3
 8003be4:	2bff      	cmp	r3, #255	; 0xff
 8003be6:	d906      	bls.n	8003bf6 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	22ff      	movs	r2, #255	; 0xff
 8003bec:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 8003bee:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003bf2:	617b      	str	r3, [r7, #20]
 8003bf4:	e010      	b.n	8003c18 <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bfa:	b29a      	uxth	r2, r3
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c04:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003c08:	d003      	beq.n	8003c12 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c0e:	617b      	str	r3, [r7, #20]
 8003c10:	e002      	b.n	8003c18 <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8003c12:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003c16:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c1c:	b2da      	uxtb	r2, r3
 8003c1e:	8a79      	ldrh	r1, [r7, #18]
 8003c20:	2300      	movs	r3, #0
 8003c22:	9300      	str	r3, [sp, #0]
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	68f8      	ldr	r0, [r7, #12]
 8003c28:	f000 fe64 	bl	80048f4 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c30:	b29a      	uxth	r2, r3
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c36:	1ad3      	subs	r3, r2, r3
 8003c38:	b29a      	uxth	r2, r3
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c44:	b2db      	uxtb	r3, r3
 8003c46:	2b22      	cmp	r3, #34	; 0x22
 8003c48:	d108      	bne.n	8003c5c <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	681a      	ldr	r2, [r3, #0]
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003c58:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003c5a:	e05b      	b.n	8003d14 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003c6a:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003c6c:	e052      	b.n	8003d14 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c78:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003c7c:	d003      	beq.n	8003c86 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8003c7e:	68f8      	ldr	r0, [r7, #12]
 8003c80:	f000 f9b5 	bl	8003fee <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8003c84:	e046      	b.n	8003d14 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003c86:	2140      	movs	r1, #64	; 0x40
 8003c88:	68f8      	ldr	r0, [r7, #12]
 8003c8a:	f000 fc75 	bl	8004578 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8003c8e:	e041      	b.n	8003d14 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003c90:	68bb      	ldr	r3, [r7, #8]
 8003c92:	099b      	lsrs	r3, r3, #6
 8003c94:	f003 0301 	and.w	r3, r3, #1
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d029      	beq.n	8003cf0 <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	099b      	lsrs	r3, r3, #6
 8003ca0:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d023      	beq.n	8003cf0 <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cac:	b29b      	uxth	r3, r3
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d119      	bne.n	8003ce6 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cbc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003cc0:	d027      	beq.n	8003d12 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cc6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003cca:	d108      	bne.n	8003cde <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	685a      	ldr	r2, [r3, #4]
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003cda:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8003cdc:	e019      	b.n	8003d12 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8003cde:	68f8      	ldr	r0, [r7, #12]
 8003ce0:	f000 f985 	bl	8003fee <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8003ce4:	e015      	b.n	8003d12 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003ce6:	2140      	movs	r1, #64	; 0x40
 8003ce8:	68f8      	ldr	r0, [r7, #12]
 8003cea:	f000 fc45 	bl	8004578 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003cee:	e010      	b.n	8003d12 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003cf0:	68bb      	ldr	r3, [r7, #8]
 8003cf2:	095b      	lsrs	r3, r3, #5
 8003cf4:	f003 0301 	and.w	r3, r3, #1
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d00b      	beq.n	8003d14 <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	095b      	lsrs	r3, r3, #5
 8003d00:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d005      	beq.n	8003d14 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8003d08:	68b9      	ldr	r1, [r7, #8]
 8003d0a:	68f8      	ldr	r0, [r7, #12]
 8003d0c:	f000 fa0a 	bl	8004124 <I2C_ITMasterCplt>
 8003d10:	e000      	b.n	8003d14 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 8003d12:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2200      	movs	r2, #0
 8003d18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003d1c:	2300      	movs	r3, #0
}
 8003d1e:	4618      	mov	r0, r3
 8003d20:	3718      	adds	r7, #24
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bd80      	pop	{r7, pc}

08003d26 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8003d26:	b580      	push	{r7, lr}
 8003d28:	b088      	sub	sp, #32
 8003d2a:	af00      	add	r7, sp, #0
 8003d2c:	60f8      	str	r0, [r7, #12]
 8003d2e:	60b9      	str	r1, [r7, #8]
 8003d30:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d36:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8003d38:	2300      	movs	r3, #0
 8003d3a:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003d42:	2b01      	cmp	r3, #1
 8003d44:	d101      	bne.n	8003d4a <I2C_Slave_ISR_DMA+0x24>
 8003d46:	2302      	movs	r3, #2
 8003d48:	e0c9      	b.n	8003ede <I2C_Slave_ISR_DMA+0x1b8>
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2201      	movs	r2, #1
 8003d4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003d52:	68bb      	ldr	r3, [r7, #8]
 8003d54:	095b      	lsrs	r3, r3, #5
 8003d56:	f003 0301 	and.w	r3, r3, #1
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d009      	beq.n	8003d72 <I2C_Slave_ISR_DMA+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	095b      	lsrs	r3, r3, #5
 8003d62:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d003      	beq.n	8003d72 <I2C_Slave_ISR_DMA+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8003d6a:	68b9      	ldr	r1, [r7, #8]
 8003d6c:	68f8      	ldr	r0, [r7, #12]
 8003d6e:	f000 faa3 	bl	80042b8 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	091b      	lsrs	r3, r3, #4
 8003d76:	f003 0301 	and.w	r3, r3, #1
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	f000 809a 	beq.w	8003eb4 <I2C_Slave_ISR_DMA+0x18e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	091b      	lsrs	r3, r3, #4
 8003d84:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	f000 8093 	beq.w	8003eb4 <I2C_Slave_ISR_DMA+0x18e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	0b9b      	lsrs	r3, r3, #14
 8003d92:	f003 0301 	and.w	r3, r3, #1
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d105      	bne.n	8003da6 <I2C_Slave_ISR_DMA+0x80>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	0bdb      	lsrs	r3, r3, #15
 8003d9e:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d07f      	beq.n	8003ea6 <I2C_Slave_ISR_DMA+0x180>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d00d      	beq.n	8003dca <I2C_Slave_ISR_DMA+0xa4>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	0bdb      	lsrs	r3, r3, #15
 8003db2:	f003 0301 	and.w	r3, r3, #1
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d007      	beq.n	8003dca <I2C_Slave_ISR_DMA+0xa4>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d101      	bne.n	8003dca <I2C_Slave_ISR_DMA+0xa4>
          {
            treatdmanack = 1U;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d00d      	beq.n	8003dee <I2C_Slave_ISR_DMA+0xc8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	0b9b      	lsrs	r3, r3, #14
 8003dd6:	f003 0301 	and.w	r3, r3, #1
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d007      	beq.n	8003dee <I2C_Slave_ISR_DMA+0xc8>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d101      	bne.n	8003dee <I2C_Slave_ISR_DMA+0xc8>
          {
            treatdmanack = 1U;
 8003dea:	2301      	movs	r3, #1
 8003dec:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8003dee:	69fb      	ldr	r3, [r7, #28]
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	d128      	bne.n	8003e46 <I2C_Slave_ISR_DMA+0x120>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003dfa:	b2db      	uxtb	r3, r3
 8003dfc:	2b28      	cmp	r3, #40	; 0x28
 8003dfe:	d108      	bne.n	8003e12 <I2C_Slave_ISR_DMA+0xec>
 8003e00:	69bb      	ldr	r3, [r7, #24]
 8003e02:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003e06:	d104      	bne.n	8003e12 <I2C_Slave_ISR_DMA+0xec>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8003e08:	68b9      	ldr	r1, [r7, #8]
 8003e0a:	68f8      	ldr	r0, [r7, #12]
 8003e0c:	f000 fb5e 	bl	80044cc <I2C_ITListenCplt>
 8003e10:	e048      	b.n	8003ea4 <I2C_Slave_ISR_DMA+0x17e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e18:	b2db      	uxtb	r3, r3
 8003e1a:	2b29      	cmp	r3, #41	; 0x29
 8003e1c:	d10e      	bne.n	8003e3c <I2C_Slave_ISR_DMA+0x116>
 8003e1e:	69bb      	ldr	r3, [r7, #24]
 8003e20:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003e24:	d00a      	beq.n	8003e3c <I2C_Slave_ISR_DMA+0x116>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	2210      	movs	r2, #16
 8003e2c:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8003e2e:	68f8      	ldr	r0, [r7, #12]
 8003e30:	f000 fc99 	bl	8004766 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8003e34:	68f8      	ldr	r0, [r7, #12]
 8003e36:	f000 f917 	bl	8004068 <I2C_ITSlaveSeqCplt>
 8003e3a:	e033      	b.n	8003ea4 <I2C_Slave_ISR_DMA+0x17e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	2210      	movs	r2, #16
 8003e42:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8003e44:	e034      	b.n	8003eb0 <I2C_Slave_ISR_DMA+0x18a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	2210      	movs	r2, #16
 8003e4c:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e52:	f043 0204 	orr.w	r2, r3, #4
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e60:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003e62:	69bb      	ldr	r3, [r7, #24]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d003      	beq.n	8003e70 <I2C_Slave_ISR_DMA+0x14a>
 8003e68:	69bb      	ldr	r3, [r7, #24]
 8003e6a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003e6e:	d11f      	bne.n	8003eb0 <I2C_Slave_ISR_DMA+0x18a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003e70:	7dfb      	ldrb	r3, [r7, #23]
 8003e72:	2b21      	cmp	r3, #33	; 0x21
 8003e74:	d002      	beq.n	8003e7c <I2C_Slave_ISR_DMA+0x156>
 8003e76:	7dfb      	ldrb	r3, [r7, #23]
 8003e78:	2b29      	cmp	r3, #41	; 0x29
 8003e7a:	d103      	bne.n	8003e84 <I2C_Slave_ISR_DMA+0x15e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	2221      	movs	r2, #33	; 0x21
 8003e80:	631a      	str	r2, [r3, #48]	; 0x30
 8003e82:	e008      	b.n	8003e96 <I2C_Slave_ISR_DMA+0x170>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003e84:	7dfb      	ldrb	r3, [r7, #23]
 8003e86:	2b22      	cmp	r3, #34	; 0x22
 8003e88:	d002      	beq.n	8003e90 <I2C_Slave_ISR_DMA+0x16a>
 8003e8a:	7dfb      	ldrb	r3, [r7, #23]
 8003e8c:	2b2a      	cmp	r3, #42	; 0x2a
 8003e8e:	d102      	bne.n	8003e96 <I2C_Slave_ISR_DMA+0x170>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2222      	movs	r2, #34	; 0x22
 8003e94:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e9a:	4619      	mov	r1, r3
 8003e9c:	68f8      	ldr	r0, [r7, #12]
 8003e9e:	f000 fb6b 	bl	8004578 <I2C_ITError>
      if (treatdmanack == 1U)
 8003ea2:	e005      	b.n	8003eb0 <I2C_Slave_ISR_DMA+0x18a>
 8003ea4:	e004      	b.n	8003eb0 <I2C_Slave_ISR_DMA+0x18a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	2210      	movs	r2, #16
 8003eac:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003eae:	e011      	b.n	8003ed4 <I2C_Slave_ISR_DMA+0x1ae>
      if (treatdmanack == 1U)
 8003eb0:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003eb2:	e00f      	b.n	8003ed4 <I2C_Slave_ISR_DMA+0x1ae>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	08db      	lsrs	r3, r3, #3
 8003eb8:	f003 0301 	and.w	r3, r3, #1
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d009      	beq.n	8003ed4 <I2C_Slave_ISR_DMA+0x1ae>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	08db      	lsrs	r3, r3, #3
 8003ec4:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d003      	beq.n	8003ed4 <I2C_Slave_ISR_DMA+0x1ae>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8003ecc:	68b9      	ldr	r1, [r7, #8]
 8003ece:	68f8      	ldr	r0, [r7, #12]
 8003ed0:	f000 f809 	bl	8003ee6 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003edc:	2300      	movs	r3, #0
}
 8003ede:	4618      	mov	r0, r3
 8003ee0:	3720      	adds	r7, #32
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd80      	pop	{r7, pc}

08003ee6 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003ee6:	b580      	push	{r7, lr}
 8003ee8:	b084      	sub	sp, #16
 8003eea:	af00      	add	r7, sp, #0
 8003eec:	6078      	str	r0, [r7, #4]
 8003eee:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003ef6:	b2db      	uxtb	r3, r3
 8003ef8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003efc:	2b28      	cmp	r3, #40	; 0x28
 8003efe:	d16a      	bne.n	8003fd6 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	699b      	ldr	r3, [r3, #24]
 8003f06:	0c1b      	lsrs	r3, r3, #16
 8003f08:	b2db      	uxtb	r3, r3
 8003f0a:	f003 0301 	and.w	r3, r3, #1
 8003f0e:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	699b      	ldr	r3, [r3, #24]
 8003f16:	0c1b      	lsrs	r3, r3, #16
 8003f18:	b29b      	uxth	r3, r3
 8003f1a:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8003f1e:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	689b      	ldr	r3, [r3, #8]
 8003f26:	b29b      	uxth	r3, r3
 8003f28:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003f2c:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	68db      	ldr	r3, [r3, #12]
 8003f34:	b29b      	uxth	r3, r3
 8003f36:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8003f3a:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	68db      	ldr	r3, [r3, #12]
 8003f40:	2b02      	cmp	r3, #2
 8003f42:	d138      	bne.n	8003fb6 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8003f44:	897b      	ldrh	r3, [r7, #10]
 8003f46:	09db      	lsrs	r3, r3, #7
 8003f48:	b29a      	uxth	r2, r3
 8003f4a:	89bb      	ldrh	r3, [r7, #12]
 8003f4c:	4053      	eors	r3, r2
 8003f4e:	b29b      	uxth	r3, r3
 8003f50:	f003 0306 	and.w	r3, r3, #6
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d11c      	bne.n	8003f92 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8003f58:	897b      	ldrh	r3, [r7, #10]
 8003f5a:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f60:	1c5a      	adds	r2, r3, #1
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f6a:	2b02      	cmp	r3, #2
 8003f6c:	d13b      	bne.n	8003fe6 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2200      	movs	r2, #0
 8003f72:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	2208      	movs	r2, #8
 8003f7a:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003f84:	89ba      	ldrh	r2, [r7, #12]
 8003f86:	7bfb      	ldrb	r3, [r7, #15]
 8003f88:	4619      	mov	r1, r3
 8003f8a:	6878      	ldr	r0, [r7, #4]
 8003f8c:	f7ff fb6d 	bl	800366a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003f90:	e029      	b.n	8003fe6 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8003f92:	893b      	ldrh	r3, [r7, #8]
 8003f94:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003f96:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	f000 fd40 	bl	8004a20 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003fa8:	89ba      	ldrh	r2, [r7, #12]
 8003faa:	7bfb      	ldrb	r3, [r7, #15]
 8003fac:	4619      	mov	r1, r3
 8003fae:	6878      	ldr	r0, [r7, #4]
 8003fb0:	f7ff fb5b 	bl	800366a <HAL_I2C_AddrCallback>
}
 8003fb4:	e017      	b.n	8003fe6 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003fb6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003fba:	6878      	ldr	r0, [r7, #4]
 8003fbc:	f000 fd30 	bl	8004a20 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003fc8:	89ba      	ldrh	r2, [r7, #12]
 8003fca:	7bfb      	ldrb	r3, [r7, #15]
 8003fcc:	4619      	mov	r1, r3
 8003fce:	6878      	ldr	r0, [r7, #4]
 8003fd0:	f7ff fb4b 	bl	800366a <HAL_I2C_AddrCallback>
}
 8003fd4:	e007      	b.n	8003fe6 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	2208      	movs	r2, #8
 8003fdc:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8003fe6:	bf00      	nop
 8003fe8:	3710      	adds	r7, #16
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}

08003fee <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8003fee:	b580      	push	{r7, lr}
 8003ff0:	b082      	sub	sp, #8
 8003ff2:	af00      	add	r7, sp, #0
 8003ff4:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004004:	b2db      	uxtb	r3, r3
 8004006:	2b21      	cmp	r3, #33	; 0x21
 8004008:	d115      	bne.n	8004036 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2220      	movs	r2, #32
 800400e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2211      	movs	r2, #17
 8004016:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2200      	movs	r2, #0
 800401c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800401e:	2101      	movs	r1, #1
 8004020:	6878      	ldr	r0, [r7, #4]
 8004022:	f000 fcfd 	bl	8004a20 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2200      	movs	r2, #0
 800402a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 800402e:	6878      	ldr	r0, [r7, #4]
 8004030:	f7ff faf3 	bl	800361a <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004034:	e014      	b.n	8004060 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2220      	movs	r2, #32
 800403a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2212      	movs	r2, #18
 8004042:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2200      	movs	r2, #0
 8004048:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800404a:	2102      	movs	r1, #2
 800404c:	6878      	ldr	r0, [r7, #4]
 800404e:	f000 fce7 	bl	8004a20 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2200      	movs	r2, #0
 8004056:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	f7ff fae7 	bl	800362e <HAL_I2C_MasterRxCpltCallback>
}
 8004060:	bf00      	nop
 8004062:	3708      	adds	r7, #8
 8004064:	46bd      	mov	sp, r7
 8004066:	bd80      	pop	{r7, pc}

08004068 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b084      	sub	sp, #16
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2200      	movs	r2, #0
 800407c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	0b9b      	lsrs	r3, r3, #14
 8004084:	f003 0301 	and.w	r3, r3, #1
 8004088:	2b00      	cmp	r3, #0
 800408a:	d008      	beq.n	800409e <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800409a:	601a      	str	r2, [r3, #0]
 800409c:	e00d      	b.n	80040ba <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	0bdb      	lsrs	r3, r3, #15
 80040a2:	f003 0301 	and.w	r3, r3, #1
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d007      	beq.n	80040ba <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	681a      	ldr	r2, [r3, #0]
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80040b8:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80040c0:	b2db      	uxtb	r3, r3
 80040c2:	2b29      	cmp	r3, #41	; 0x29
 80040c4:	d112      	bne.n	80040ec <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2228      	movs	r2, #40	; 0x28
 80040ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2221      	movs	r2, #33	; 0x21
 80040d2:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80040d4:	2101      	movs	r1, #1
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f000 fca2 	bl	8004a20 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2200      	movs	r2, #0
 80040e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80040e4:	6878      	ldr	r0, [r7, #4]
 80040e6:	f7ff faac 	bl	8003642 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80040ea:	e017      	b.n	800411c <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80040f2:	b2db      	uxtb	r3, r3
 80040f4:	2b2a      	cmp	r3, #42	; 0x2a
 80040f6:	d111      	bne.n	800411c <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2228      	movs	r2, #40	; 0x28
 80040fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2222      	movs	r2, #34	; 0x22
 8004104:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004106:	2102      	movs	r1, #2
 8004108:	6878      	ldr	r0, [r7, #4]
 800410a:	f000 fc89 	bl	8004a20 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2200      	movs	r2, #0
 8004112:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004116:	6878      	ldr	r0, [r7, #4]
 8004118:	f7ff fa9d 	bl	8003656 <HAL_I2C_SlaveRxCpltCallback>
}
 800411c:	bf00      	nop
 800411e:	3710      	adds	r7, #16
 8004120:	46bd      	mov	sp, r7
 8004122:	bd80      	pop	{r7, pc}

08004124 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b086      	sub	sp, #24
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
 800412c:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	2220      	movs	r2, #32
 8004138:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004140:	b2db      	uxtb	r3, r3
 8004142:	2b21      	cmp	r3, #33	; 0x21
 8004144:	d107      	bne.n	8004156 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004146:	2101      	movs	r1, #1
 8004148:	6878      	ldr	r0, [r7, #4]
 800414a:	f000 fc69 	bl	8004a20 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2211      	movs	r2, #17
 8004152:	631a      	str	r2, [r3, #48]	; 0x30
 8004154:	e00c      	b.n	8004170 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800415c:	b2db      	uxtb	r3, r3
 800415e:	2b22      	cmp	r3, #34	; 0x22
 8004160:	d106      	bne.n	8004170 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004162:	2102      	movs	r1, #2
 8004164:	6878      	ldr	r0, [r7, #4]
 8004166:	f000 fc5b 	bl	8004a20 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2212      	movs	r2, #18
 800416e:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	6859      	ldr	r1, [r3, #4]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681a      	ldr	r2, [r3, #0]
 800417a:	4b4d      	ldr	r3, [pc, #308]	; (80042b0 <I2C_ITMasterCplt+0x18c>)
 800417c:	400b      	ands	r3, r1
 800417e:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2200      	movs	r2, #0
 8004184:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	4a4a      	ldr	r2, [pc, #296]	; (80042b4 <I2C_ITMasterCplt+0x190>)
 800418a:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 800418c:	697b      	ldr	r3, [r7, #20]
 800418e:	091b      	lsrs	r3, r3, #4
 8004190:	f003 0301 	and.w	r3, r3, #1
 8004194:	2b00      	cmp	r3, #0
 8004196:	d009      	beq.n	80041ac <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	2210      	movs	r2, #16
 800419e:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041a4:	f043 0204 	orr.w	r2, r3, #4
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80041b2:	b2db      	uxtb	r3, r3
 80041b4:	2b60      	cmp	r3, #96	; 0x60
 80041b6:	d10b      	bne.n	80041d0 <I2C_ITMasterCplt+0xac>
 80041b8:	697b      	ldr	r3, [r7, #20]
 80041ba:	089b      	lsrs	r3, r3, #2
 80041bc:	f003 0301 	and.w	r3, r3, #1
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d005      	beq.n	80041d0 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ca:	b2db      	uxtb	r3, r3
 80041cc:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 80041ce:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80041d0:	6878      	ldr	r0, [r7, #4]
 80041d2:	f000 fac8 	bl	8004766 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041da:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80041e2:	b2db      	uxtb	r3, r3
 80041e4:	2b60      	cmp	r3, #96	; 0x60
 80041e6:	d002      	beq.n	80041ee <I2C_ITMasterCplt+0xca>
 80041e8:	693b      	ldr	r3, [r7, #16]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d006      	beq.n	80041fc <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041f2:	4619      	mov	r1, r3
 80041f4:	6878      	ldr	r0, [r7, #4]
 80041f6:	f000 f9bf 	bl	8004578 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 80041fa:	e054      	b.n	80042a6 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004202:	b2db      	uxtb	r3, r3
 8004204:	2b21      	cmp	r3, #33	; 0x21
 8004206:	d124      	bne.n	8004252 <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2220      	movs	r2, #32
 800420c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2200      	movs	r2, #0
 8004214:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800421c:	b2db      	uxtb	r3, r3
 800421e:	2b40      	cmp	r3, #64	; 0x40
 8004220:	d10b      	bne.n	800423a <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2200      	movs	r2, #0
 8004226:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2200      	movs	r2, #0
 800422e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004232:	6878      	ldr	r0, [r7, #4]
 8004234:	f7ff fa31 	bl	800369a <HAL_I2C_MemTxCpltCallback>
}
 8004238:	e035      	b.n	80042a6 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2200      	movs	r2, #0
 800423e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2200      	movs	r2, #0
 8004246:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800424a:	6878      	ldr	r0, [r7, #4]
 800424c:	f7ff f9e5 	bl	800361a <HAL_I2C_MasterTxCpltCallback>
}
 8004250:	e029      	b.n	80042a6 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004258:	b2db      	uxtb	r3, r3
 800425a:	2b22      	cmp	r3, #34	; 0x22
 800425c:	d123      	bne.n	80042a6 <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2220      	movs	r2, #32
 8004262:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2200      	movs	r2, #0
 800426a:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004272:	b2db      	uxtb	r3, r3
 8004274:	2b40      	cmp	r3, #64	; 0x40
 8004276:	d10b      	bne.n	8004290 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2200      	movs	r2, #0
 800427c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2200      	movs	r2, #0
 8004284:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004288:	6878      	ldr	r0, [r7, #4]
 800428a:	f7ff fa10 	bl	80036ae <HAL_I2C_MemRxCpltCallback>
}
 800428e:	e00a      	b.n	80042a6 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2200      	movs	r2, #0
 8004294:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2200      	movs	r2, #0
 800429c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80042a0:	6878      	ldr	r0, [r7, #4]
 80042a2:	f7ff f9c4 	bl	800362e <HAL_I2C_MasterRxCpltCallback>
}
 80042a6:	bf00      	nop
 80042a8:	3718      	adds	r7, #24
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}
 80042ae:	bf00      	nop
 80042b0:	fe00e800 	.word	0xfe00e800
 80042b4:	ffff0000 	.word	0xffff0000

080042b8 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b086      	sub	sp, #24
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
 80042c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80042d4:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	2220      	movs	r2, #32
 80042dc:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80042de:	7bfb      	ldrb	r3, [r7, #15]
 80042e0:	2b21      	cmp	r3, #33	; 0x21
 80042e2:	d002      	beq.n	80042ea <I2C_ITSlaveCplt+0x32>
 80042e4:	7bfb      	ldrb	r3, [r7, #15]
 80042e6:	2b29      	cmp	r3, #41	; 0x29
 80042e8:	d108      	bne.n	80042fc <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80042ea:	f248 0101 	movw	r1, #32769	; 0x8001
 80042ee:	6878      	ldr	r0, [r7, #4]
 80042f0:	f000 fb96 	bl	8004a20 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2221      	movs	r2, #33	; 0x21
 80042f8:	631a      	str	r2, [r3, #48]	; 0x30
 80042fa:	e00d      	b.n	8004318 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80042fc:	7bfb      	ldrb	r3, [r7, #15]
 80042fe:	2b22      	cmp	r3, #34	; 0x22
 8004300:	d002      	beq.n	8004308 <I2C_ITSlaveCplt+0x50>
 8004302:	7bfb      	ldrb	r3, [r7, #15]
 8004304:	2b2a      	cmp	r3, #42	; 0x2a
 8004306:	d107      	bne.n	8004318 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8004308:	f248 0102 	movw	r1, #32770	; 0x8002
 800430c:	6878      	ldr	r0, [r7, #4]
 800430e:	f000 fb87 	bl	8004a20 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2222      	movs	r2, #34	; 0x22
 8004316:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	685a      	ldr	r2, [r3, #4]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004326:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	6859      	ldr	r1, [r3, #4]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681a      	ldr	r2, [r3, #0]
 8004332:	4b64      	ldr	r3, [pc, #400]	; (80044c4 <I2C_ITSlaveCplt+0x20c>)
 8004334:	400b      	ands	r3, r1
 8004336:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004338:	6878      	ldr	r0, [r7, #4]
 800433a:	f000 fa14 	bl	8004766 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800433e:	693b      	ldr	r3, [r7, #16]
 8004340:	0b9b      	lsrs	r3, r3, #14
 8004342:	f003 0301 	and.w	r3, r3, #1
 8004346:	2b00      	cmp	r3, #0
 8004348:	d013      	beq.n	8004372 <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004358:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800435e:	2b00      	cmp	r3, #0
 8004360:	d020      	beq.n	80043a4 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	b29a      	uxth	r2, r3
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004370:	e018      	b.n	80043a4 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004372:	693b      	ldr	r3, [r7, #16]
 8004374:	0bdb      	lsrs	r3, r3, #15
 8004376:	f003 0301 	and.w	r3, r3, #1
 800437a:	2b00      	cmp	r3, #0
 800437c:	d012      	beq.n	80043a4 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800438c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004392:	2b00      	cmp	r3, #0
 8004394:	d006      	beq.n	80043a4 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	b29a      	uxth	r2, r3
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80043a4:	697b      	ldr	r3, [r7, #20]
 80043a6:	089b      	lsrs	r3, r3, #2
 80043a8:	f003 0301 	and.w	r3, r3, #1
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d020      	beq.n	80043f2 <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80043b0:	697b      	ldr	r3, [r7, #20]
 80043b2:	f023 0304 	bic.w	r3, r3, #4
 80043b6:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043c2:	b2d2      	uxtb	r2, r2
 80043c4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ca:	1c5a      	adds	r2, r3, #1
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d00c      	beq.n	80043f2 <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043dc:	3b01      	subs	r3, #1
 80043de:	b29a      	uxth	r2, r3
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043e8:	b29b      	uxth	r3, r3
 80043ea:	3b01      	subs	r3, #1
 80043ec:	b29a      	uxth	r2, r3
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043f6:	b29b      	uxth	r3, r3
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d005      	beq.n	8004408 <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004400:	f043 0204 	orr.w	r2, r3, #4
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2200      	movs	r2, #0
 800440c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2200      	movs	r2, #0
 8004414:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800441a:	2b00      	cmp	r3, #0
 800441c:	d010      	beq.n	8004440 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004422:	4619      	mov	r1, r3
 8004424:	6878      	ldr	r0, [r7, #4]
 8004426:	f000 f8a7 	bl	8004578 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004430:	b2db      	uxtb	r3, r3
 8004432:	2b28      	cmp	r3, #40	; 0x28
 8004434:	d141      	bne.n	80044ba <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8004436:	6979      	ldr	r1, [r7, #20]
 8004438:	6878      	ldr	r0, [r7, #4]
 800443a:	f000 f847 	bl	80044cc <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800443e:	e03c      	b.n	80044ba <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004444:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004448:	d014      	beq.n	8004474 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	f7ff fe0c 	bl	8004068 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	4a1d      	ldr	r2, [pc, #116]	; (80044c8 <I2C_ITSlaveCplt+0x210>)
 8004454:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2220      	movs	r2, #32
 800445a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2200      	movs	r2, #0
 8004462:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2200      	movs	r2, #0
 8004468:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800446c:	6878      	ldr	r0, [r7, #4]
 800446e:	f7ff f90a 	bl	8003686 <HAL_I2C_ListenCpltCallback>
}
 8004472:	e022      	b.n	80044ba <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800447a:	b2db      	uxtb	r3, r3
 800447c:	2b22      	cmp	r3, #34	; 0x22
 800447e:	d10e      	bne.n	800449e <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2220      	movs	r2, #32
 8004484:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2200      	movs	r2, #0
 800448c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2200      	movs	r2, #0
 8004492:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004496:	6878      	ldr	r0, [r7, #4]
 8004498:	f7ff f8dd 	bl	8003656 <HAL_I2C_SlaveRxCpltCallback>
}
 800449c:	e00d      	b.n	80044ba <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2220      	movs	r2, #32
 80044a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2200      	movs	r2, #0
 80044aa:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2200      	movs	r2, #0
 80044b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80044b4:	6878      	ldr	r0, [r7, #4]
 80044b6:	f7ff f8c4 	bl	8003642 <HAL_I2C_SlaveTxCpltCallback>
}
 80044ba:	bf00      	nop
 80044bc:	3718      	adds	r7, #24
 80044be:	46bd      	mov	sp, r7
 80044c0:	bd80      	pop	{r7, pc}
 80044c2:	bf00      	nop
 80044c4:	fe00e800 	.word	0xfe00e800
 80044c8:	ffff0000 	.word	0xffff0000

080044cc <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b082      	sub	sp, #8
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
 80044d4:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	4a26      	ldr	r2, [pc, #152]	; (8004574 <I2C_ITListenCplt+0xa8>)
 80044da:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2200      	movs	r2, #0
 80044e0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2220      	movs	r2, #32
 80044e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2200      	movs	r2, #0
 80044ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2200      	movs	r2, #0
 80044f6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	089b      	lsrs	r3, r3, #2
 80044fc:	f003 0301 	and.w	r3, r3, #1
 8004500:	2b00      	cmp	r3, #0
 8004502:	d022      	beq.n	800454a <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800450e:	b2d2      	uxtb	r2, r2
 8004510:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004516:	1c5a      	adds	r2, r3, #1
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004520:	2b00      	cmp	r3, #0
 8004522:	d012      	beq.n	800454a <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004528:	3b01      	subs	r3, #1
 800452a:	b29a      	uxth	r2, r3
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004534:	b29b      	uxth	r3, r3
 8004536:	3b01      	subs	r3, #1
 8004538:	b29a      	uxth	r2, r3
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004542:	f043 0204 	orr.w	r2, r3, #4
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800454a:	f248 0103 	movw	r1, #32771	; 0x8003
 800454e:	6878      	ldr	r0, [r7, #4]
 8004550:	f000 fa66 	bl	8004a20 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	2210      	movs	r2, #16
 800455a:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2200      	movs	r2, #0
 8004560:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8004564:	6878      	ldr	r0, [r7, #4]
 8004566:	f7ff f88e 	bl	8003686 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800456a:	bf00      	nop
 800456c:	3708      	adds	r7, #8
 800456e:	46bd      	mov	sp, r7
 8004570:	bd80      	pop	{r7, pc}
 8004572:	bf00      	nop
 8004574:	ffff0000 	.word	0xffff0000

08004578 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b084      	sub	sp, #16
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
 8004580:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004588:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2200      	movs	r2, #0
 800458e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	4a5d      	ldr	r2, [pc, #372]	; (800470c <I2C_ITError+0x194>)
 8004596:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2200      	movs	r2, #0
 800459c:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	431a      	orrs	r2, r3
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80045aa:	7bfb      	ldrb	r3, [r7, #15]
 80045ac:	2b28      	cmp	r3, #40	; 0x28
 80045ae:	d005      	beq.n	80045bc <I2C_ITError+0x44>
 80045b0:	7bfb      	ldrb	r3, [r7, #15]
 80045b2:	2b29      	cmp	r3, #41	; 0x29
 80045b4:	d002      	beq.n	80045bc <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80045b6:	7bfb      	ldrb	r3, [r7, #15]
 80045b8:	2b2a      	cmp	r3, #42	; 0x2a
 80045ba:	d10b      	bne.n	80045d4 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80045bc:	2103      	movs	r1, #3
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f000 fa2e 	bl	8004a20 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2228      	movs	r2, #40	; 0x28
 80045c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	4a50      	ldr	r2, [pc, #320]	; (8004710 <I2C_ITError+0x198>)
 80045d0:	635a      	str	r2, [r3, #52]	; 0x34
 80045d2:	e011      	b.n	80045f8 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80045d4:	f248 0103 	movw	r1, #32771	; 0x8003
 80045d8:	6878      	ldr	r0, [r7, #4]
 80045da:	f000 fa21 	bl	8004a20 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80045e4:	b2db      	uxtb	r3, r3
 80045e6:	2b60      	cmp	r3, #96	; 0x60
 80045e8:	d003      	beq.n	80045f2 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2220      	movs	r2, #32
 80045ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2200      	movs	r2, #0
 80045f6:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045fc:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004602:	2b00      	cmp	r3, #0
 8004604:	d039      	beq.n	800467a <I2C_ITError+0x102>
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	2b11      	cmp	r3, #17
 800460a:	d002      	beq.n	8004612 <I2C_ITError+0x9a>
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	2b21      	cmp	r3, #33	; 0x21
 8004610:	d133      	bne.n	800467a <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800461c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004620:	d107      	bne.n	8004632 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	681a      	ldr	r2, [r3, #0]
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004630:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004636:	4618      	mov	r0, r3
 8004638:	f7fe fb1a 	bl	8002c70 <HAL_DMA_GetState>
 800463c:	4603      	mov	r3, r0
 800463e:	2b01      	cmp	r3, #1
 8004640:	d017      	beq.n	8004672 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004646:	4a33      	ldr	r2, [pc, #204]	; (8004714 <I2C_ITError+0x19c>)
 8004648:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2200      	movs	r2, #0
 800464e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004656:	4618      	mov	r0, r3
 8004658:	f7fe f95e 	bl	8002918 <HAL_DMA_Abort_IT>
 800465c:	4603      	mov	r3, r0
 800465e:	2b00      	cmp	r3, #0
 8004660:	d04d      	beq.n	80046fe <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004666:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004668:	687a      	ldr	r2, [r7, #4]
 800466a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800466c:	4610      	mov	r0, r2
 800466e:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004670:	e045      	b.n	80046fe <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	f000 f850 	bl	8004718 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004678:	e041      	b.n	80046fe <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800467e:	2b00      	cmp	r3, #0
 8004680:	d039      	beq.n	80046f6 <I2C_ITError+0x17e>
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	2b12      	cmp	r3, #18
 8004686:	d002      	beq.n	800468e <I2C_ITError+0x116>
 8004688:	68bb      	ldr	r3, [r7, #8]
 800468a:	2b22      	cmp	r3, #34	; 0x22
 800468c:	d133      	bne.n	80046f6 <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004698:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800469c:	d107      	bne.n	80046ae <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	681a      	ldr	r2, [r3, #0]
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80046ac:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046b2:	4618      	mov	r0, r3
 80046b4:	f7fe fadc 	bl	8002c70 <HAL_DMA_GetState>
 80046b8:	4603      	mov	r3, r0
 80046ba:	2b01      	cmp	r3, #1
 80046bc:	d017      	beq.n	80046ee <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046c2:	4a14      	ldr	r2, [pc, #80]	; (8004714 <I2C_ITError+0x19c>)
 80046c4:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2200      	movs	r2, #0
 80046ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046d2:	4618      	mov	r0, r3
 80046d4:	f7fe f920 	bl	8002918 <HAL_DMA_Abort_IT>
 80046d8:	4603      	mov	r3, r0
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d011      	beq.n	8004702 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046e4:	687a      	ldr	r2, [r7, #4]
 80046e6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80046e8:	4610      	mov	r0, r2
 80046ea:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80046ec:	e009      	b.n	8004702 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80046ee:	6878      	ldr	r0, [r7, #4]
 80046f0:	f000 f812 	bl	8004718 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80046f4:	e005      	b.n	8004702 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80046f6:	6878      	ldr	r0, [r7, #4]
 80046f8:	f000 f80e 	bl	8004718 <I2C_TreatErrorCallback>
  }
}
 80046fc:	e002      	b.n	8004704 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80046fe:	bf00      	nop
 8004700:	e000      	b.n	8004704 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004702:	bf00      	nop
}
 8004704:	bf00      	nop
 8004706:	3710      	adds	r7, #16
 8004708:	46bd      	mov	sp, r7
 800470a:	bd80      	pop	{r7, pc}
 800470c:	ffff0000 	.word	0xffff0000
 8004710:	0800393b 	.word	0x0800393b
 8004714:	080048b9 	.word	0x080048b9

08004718 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b082      	sub	sp, #8
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004726:	b2db      	uxtb	r3, r3
 8004728:	2b60      	cmp	r3, #96	; 0x60
 800472a:	d10e      	bne.n	800474a <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2220      	movs	r2, #32
 8004730:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2200      	movs	r2, #0
 8004738:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2200      	movs	r2, #0
 800473e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004742:	6878      	ldr	r0, [r7, #4]
 8004744:	f7fe ffc7 	bl	80036d6 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004748:	e009      	b.n	800475e <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2200      	movs	r2, #0
 800474e:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2200      	movs	r2, #0
 8004754:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8004758:	6878      	ldr	r0, [r7, #4]
 800475a:	f7fe ffb2 	bl	80036c2 <HAL_I2C_ErrorCallback>
}
 800475e:	bf00      	nop
 8004760:	3708      	adds	r7, #8
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}

08004766 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004766:	b480      	push	{r7}
 8004768:	b083      	sub	sp, #12
 800476a:	af00      	add	r7, sp, #0
 800476c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	699b      	ldr	r3, [r3, #24]
 8004774:	f003 0302 	and.w	r3, r3, #2
 8004778:	2b02      	cmp	r3, #2
 800477a:	d103      	bne.n	8004784 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	2200      	movs	r2, #0
 8004782:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	699b      	ldr	r3, [r3, #24]
 800478a:	f003 0301 	and.w	r3, r3, #1
 800478e:	2b01      	cmp	r3, #1
 8004790:	d007      	beq.n	80047a2 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	699a      	ldr	r2, [r3, #24]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f042 0201 	orr.w	r2, r2, #1
 80047a0:	619a      	str	r2, [r3, #24]
  }
}
 80047a2:	bf00      	nop
 80047a4:	370c      	adds	r7, #12
 80047a6:	46bd      	mov	sp, r7
 80047a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ac:	4770      	bx	lr

080047ae <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80047ae:	b580      	push	{r7, lr}
 80047b0:	b084      	sub	sp, #16
 80047b2:	af00      	add	r7, sp, #0
 80047b4:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047ba:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80047ca:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047d0:	b29b      	uxth	r3, r3
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d104      	bne.n	80047e0 <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80047d6:	2120      	movs	r1, #32
 80047d8:	68f8      	ldr	r0, [r7, #12]
 80047da:	f000 f8bd 	bl	8004958 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 80047de:	e02d      	b.n	800483c <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047e4:	68fa      	ldr	r2, [r7, #12]
 80047e6:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 80047e8:	441a      	add	r2, r3
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047f2:	b29b      	uxth	r3, r3
 80047f4:	2bff      	cmp	r3, #255	; 0xff
 80047f6:	d903      	bls.n	8004800 <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	22ff      	movs	r2, #255	; 0xff
 80047fc:	851a      	strh	r2, [r3, #40]	; 0x28
 80047fe:	e004      	b.n	800480a <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004804:	b29a      	uxth	r2, r3
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004812:	4619      	mov	r1, r3
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	3328      	adds	r3, #40	; 0x28
 800481a:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8004820:	f7fe f81a 	bl	8002858 <HAL_DMA_Start_IT>
 8004824:	4603      	mov	r3, r0
 8004826:	2b00      	cmp	r3, #0
 8004828:	d004      	beq.n	8004834 <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800482a:	2110      	movs	r1, #16
 800482c:	68f8      	ldr	r0, [r7, #12]
 800482e:	f7ff fea3 	bl	8004578 <I2C_ITError>
}
 8004832:	e003      	b.n	800483c <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8004834:	2140      	movs	r1, #64	; 0x40
 8004836:	68f8      	ldr	r0, [r7, #12]
 8004838:	f000 f88e 	bl	8004958 <I2C_Enable_IRQ>
}
 800483c:	bf00      	nop
 800483e:	3710      	adds	r7, #16
 8004840:	46bd      	mov	sp, r7
 8004842:	bd80      	pop	{r7, pc}

08004844 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b084      	sub	sp, #16
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  uint32_t treatdmaerror = 0U;
 800484c:	2300      	movs	r3, #0
 800484e:	60fb      	str	r3, [r7, #12]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004854:	60bb      	str	r3, [r7, #8]

  if (hi2c->hdmatx != NULL)
 8004856:	68bb      	ldr	r3, [r7, #8]
 8004858:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800485a:	2b00      	cmp	r3, #0
 800485c:	d007      	beq.n	800486e <I2C_DMAError+0x2a>
  {
    if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 800485e:	68bb      	ldr	r3, [r7, #8]
 8004860:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d101      	bne.n	800486e <I2C_DMAError+0x2a>
    {
      treatdmaerror = 1U;
 800486a:	2301      	movs	r3, #1
 800486c:	60fb      	str	r3, [r7, #12]
    }
  }

  if (hi2c->hdmarx != NULL)
 800486e:	68bb      	ldr	r3, [r7, #8]
 8004870:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004872:	2b00      	cmp	r3, #0
 8004874:	d007      	beq.n	8004886 <I2C_DMAError+0x42>
  {
    if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8004876:	68bb      	ldr	r3, [r7, #8]
 8004878:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d101      	bne.n	8004886 <I2C_DMAError+0x42>
    {
      treatdmaerror = 1U;
 8004882:	2301      	movs	r3, #1
 8004884:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Check if a FIFO error is detected, if true normal use case, so no specific action to perform */
  if (!((HAL_DMA_GetError(hdma) == HAL_DMA_ERROR_FE)) && (treatdmaerror != 0U))
 8004886:	6878      	ldr	r0, [r7, #4]
 8004888:	f7fe fa00 	bl	8002c8c <HAL_DMA_GetError>
 800488c:	4603      	mov	r3, r0
 800488e:	2b02      	cmp	r3, #2
 8004890:	d00e      	beq.n	80048b0 <I2C_DMAError+0x6c>
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d00b      	beq.n	80048b0 <I2C_DMAError+0x6c>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004898:	68bb      	ldr	r3, [r7, #8]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	685a      	ldr	r2, [r3, #4]
 800489e:	68bb      	ldr	r3, [r7, #8]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80048a6:	605a      	str	r2, [r3, #4]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80048a8:	2110      	movs	r1, #16
 80048aa:	68b8      	ldr	r0, [r7, #8]
 80048ac:	f7ff fe64 	bl	8004578 <I2C_ITError>
  }
}
 80048b0:	bf00      	nop
 80048b2:	3710      	adds	r7, #16
 80048b4:	46bd      	mov	sp, r7
 80048b6:	bd80      	pop	{r7, pc}

080048b8 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b084      	sub	sp, #16
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048c4:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d003      	beq.n	80048d6 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048d2:	2200      	movs	r2, #0
 80048d4:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d003      	beq.n	80048e6 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048e2:	2200      	movs	r2, #0
 80048e4:	651a      	str	r2, [r3, #80]	; 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 80048e6:	68f8      	ldr	r0, [r7, #12]
 80048e8:	f7ff ff16 	bl	8004718 <I2C_TreatErrorCallback>
}
 80048ec:	bf00      	nop
 80048ee:	3710      	adds	r7, #16
 80048f0:	46bd      	mov	sp, r7
 80048f2:	bd80      	pop	{r7, pc}

080048f4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b087      	sub	sp, #28
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	60f8      	str	r0, [r7, #12]
 80048fc:	607b      	str	r3, [r7, #4]
 80048fe:	460b      	mov	r3, r1
 8004900:	817b      	strh	r3, [r7, #10]
 8004902:	4613      	mov	r3, r2
 8004904:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004906:	897b      	ldrh	r3, [r7, #10]
 8004908:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800490c:	7a7b      	ldrb	r3, [r7, #9]
 800490e:	041b      	lsls	r3, r3, #16
 8004910:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004914:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800491a:	6a3b      	ldr	r3, [r7, #32]
 800491c:	4313      	orrs	r3, r2
 800491e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004922:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	685a      	ldr	r2, [r3, #4]
 800492a:	6a3b      	ldr	r3, [r7, #32]
 800492c:	0d5b      	lsrs	r3, r3, #21
 800492e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004932:	4b08      	ldr	r3, [pc, #32]	; (8004954 <I2C_TransferConfig+0x60>)
 8004934:	430b      	orrs	r3, r1
 8004936:	43db      	mvns	r3, r3
 8004938:	ea02 0103 	and.w	r1, r2, r3
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	697a      	ldr	r2, [r7, #20]
 8004942:	430a      	orrs	r2, r1
 8004944:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004946:	bf00      	nop
 8004948:	371c      	adds	r7, #28
 800494a:	46bd      	mov	sp, r7
 800494c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004950:	4770      	bx	lr
 8004952:	bf00      	nop
 8004954:	03ff63ff 	.word	0x03ff63ff

08004958 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8004958:	b480      	push	{r7}
 800495a:	b085      	sub	sp, #20
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
 8004960:	460b      	mov	r3, r1
 8004962:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8004964:	2300      	movs	r3, #0
 8004966:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800496c:	4a2a      	ldr	r2, [pc, #168]	; (8004a18 <I2C_Enable_IRQ+0xc0>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d004      	beq.n	800497c <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8004976:	4a29      	ldr	r2, [pc, #164]	; (8004a1c <I2C_Enable_IRQ+0xc4>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d11d      	bne.n	80049b8 <I2C_Enable_IRQ+0x60>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800497c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004980:	2b00      	cmp	r3, #0
 8004982:	da03      	bge.n	800498c <I2C_Enable_IRQ+0x34>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800498a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800498c:	887b      	ldrh	r3, [r7, #2]
 800498e:	2b10      	cmp	r3, #16
 8004990:	d103      	bne.n	800499a <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8004998:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800499a:	887b      	ldrh	r3, [r7, #2]
 800499c:	2b20      	cmp	r3, #32
 800499e:	d103      	bne.n	80049a8 <I2C_Enable_IRQ+0x50>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80049a6:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80049a8:	887b      	ldrh	r3, [r7, #2]
 80049aa:	2b40      	cmp	r3, #64	; 0x40
 80049ac:	d125      	bne.n	80049fa <I2C_Enable_IRQ+0xa2>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80049b4:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80049b6:	e020      	b.n	80049fa <I2C_Enable_IRQ+0xa2>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80049b8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	da03      	bge.n	80049c8 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 80049c6:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80049c8:	887b      	ldrh	r3, [r7, #2]
 80049ca:	f003 0301 	and.w	r3, r3, #1
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d003      	beq.n	80049da <I2C_Enable_IRQ+0x82>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 80049d8:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80049da:	887b      	ldrh	r3, [r7, #2]
 80049dc:	f003 0302 	and.w	r3, r3, #2
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d003      	beq.n	80049ec <I2C_Enable_IRQ+0x94>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 80049ea:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80049ec:	887b      	ldrh	r3, [r7, #2]
 80049ee:	2b20      	cmp	r3, #32
 80049f0:	d103      	bne.n	80049fa <I2C_Enable_IRQ+0xa2>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	f043 0320 	orr.w	r3, r3, #32
 80049f8:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	6819      	ldr	r1, [r3, #0]
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	68fa      	ldr	r2, [r7, #12]
 8004a06:	430a      	orrs	r2, r1
 8004a08:	601a      	str	r2, [r3, #0]
}
 8004a0a:	bf00      	nop
 8004a0c:	3714      	adds	r7, #20
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a14:	4770      	bx	lr
 8004a16:	bf00      	nop
 8004a18:	08003b41 	.word	0x08003b41
 8004a1c:	08003d27 	.word	0x08003d27

08004a20 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8004a20:	b480      	push	{r7}
 8004a22:	b085      	sub	sp, #20
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
 8004a28:	460b      	mov	r3, r1
 8004a2a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004a30:	887b      	ldrh	r3, [r7, #2]
 8004a32:	f003 0301 	and.w	r3, r3, #1
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d00f      	beq.n	8004a5a <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8004a40:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004a4e:	2b28      	cmp	r3, #40	; 0x28
 8004a50:	d003      	beq.n	8004a5a <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8004a58:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004a5a:	887b      	ldrh	r3, [r7, #2]
 8004a5c:	f003 0302 	and.w	r3, r3, #2
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d00f      	beq.n	8004a84 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8004a6a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a72:	b2db      	uxtb	r3, r3
 8004a74:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004a78:	2b28      	cmp	r3, #40	; 0x28
 8004a7a:	d003      	beq.n	8004a84 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8004a82:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004a84:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	da03      	bge.n	8004a94 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8004a92:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004a94:	887b      	ldrh	r3, [r7, #2]
 8004a96:	2b10      	cmp	r3, #16
 8004a98:	d103      	bne.n	8004aa2 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8004aa0:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004aa2:	887b      	ldrh	r3, [r7, #2]
 8004aa4:	2b20      	cmp	r3, #32
 8004aa6:	d103      	bne.n	8004ab0 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	f043 0320 	orr.w	r3, r3, #32
 8004aae:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004ab0:	887b      	ldrh	r3, [r7, #2]
 8004ab2:	2b40      	cmp	r3, #64	; 0x40
 8004ab4:	d103      	bne.n	8004abe <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004abc:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	6819      	ldr	r1, [r3, #0]
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	43da      	mvns	r2, r3
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	400a      	ands	r2, r1
 8004ace:	601a      	str	r2, [r3, #0]
}
 8004ad0:	bf00      	nop
 8004ad2:	3714      	adds	r7, #20
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ada:	4770      	bx	lr

08004adc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004adc:	b480      	push	{r7}
 8004ade:	b083      	sub	sp, #12
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
 8004ae4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004aec:	b2db      	uxtb	r3, r3
 8004aee:	2b20      	cmp	r3, #32
 8004af0:	d138      	bne.n	8004b64 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004af8:	2b01      	cmp	r3, #1
 8004afa:	d101      	bne.n	8004b00 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004afc:	2302      	movs	r3, #2
 8004afe:	e032      	b.n	8004b66 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2201      	movs	r2, #1
 8004b04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2224      	movs	r2, #36	; 0x24
 8004b0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	681a      	ldr	r2, [r3, #0]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f022 0201 	bic.w	r2, r2, #1
 8004b1e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	681a      	ldr	r2, [r3, #0]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004b2e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	6819      	ldr	r1, [r3, #0]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	683a      	ldr	r2, [r7, #0]
 8004b3c:	430a      	orrs	r2, r1
 8004b3e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f042 0201 	orr.w	r2, r2, #1
 8004b4e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2220      	movs	r2, #32
 8004b54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004b60:	2300      	movs	r3, #0
 8004b62:	e000      	b.n	8004b66 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004b64:	2302      	movs	r3, #2
  }
}
 8004b66:	4618      	mov	r0, r3
 8004b68:	370c      	adds	r7, #12
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b70:	4770      	bx	lr

08004b72 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004b72:	b480      	push	{r7}
 8004b74:	b085      	sub	sp, #20
 8004b76:	af00      	add	r7, sp, #0
 8004b78:	6078      	str	r0, [r7, #4]
 8004b7a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b82:	b2db      	uxtb	r3, r3
 8004b84:	2b20      	cmp	r3, #32
 8004b86:	d139      	bne.n	8004bfc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004b8e:	2b01      	cmp	r3, #1
 8004b90:	d101      	bne.n	8004b96 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004b92:	2302      	movs	r3, #2
 8004b94:	e033      	b.n	8004bfe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2201      	movs	r2, #1
 8004b9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2224      	movs	r2, #36	; 0x24
 8004ba2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	681a      	ldr	r2, [r3, #0]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f022 0201 	bic.w	r2, r2, #1
 8004bb4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004bc4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	021b      	lsls	r3, r3, #8
 8004bca:	68fa      	ldr	r2, [r7, #12]
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	68fa      	ldr	r2, [r7, #12]
 8004bd6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	681a      	ldr	r2, [r3, #0]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f042 0201 	orr.w	r2, r2, #1
 8004be6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2220      	movs	r2, #32
 8004bec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	e000      	b.n	8004bfe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004bfc:	2302      	movs	r3, #2
  }
}
 8004bfe:	4618      	mov	r0, r3
 8004c00:	3714      	adds	r7, #20
 8004c02:	46bd      	mov	sp, r7
 8004c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c08:	4770      	bx	lr
	...

08004c0c <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C4 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C4 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	b085      	sub	sp, #20
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c14:	4b0b      	ldr	r3, [pc, #44]	; (8004c44 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8004c16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c18:	4a0a      	ldr	r2, [pc, #40]	; (8004c44 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8004c1a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c1e:	6453      	str	r3, [r2, #68]	; 0x44
 8004c20:	4b08      	ldr	r3, [pc, #32]	; (8004c44 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8004c22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c24:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c28:	60fb      	str	r3, [r7, #12]
 8004c2a:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->PMC, (uint32_t)ConfigFastModePlus);
 8004c2c:	4b06      	ldr	r3, [pc, #24]	; (8004c48 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8004c2e:	685a      	ldr	r2, [r3, #4]
 8004c30:	4905      	ldr	r1, [pc, #20]	; (8004c48 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	4313      	orrs	r3, r2
 8004c36:	604b      	str	r3, [r1, #4]
}
 8004c38:	bf00      	nop
 8004c3a:	3714      	adds	r7, #20
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c42:	4770      	bx	lr
 8004c44:	40023800 	.word	0x40023800
 8004c48:	40013800 	.word	0x40013800

08004c4c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c50:	4b05      	ldr	r3, [pc, #20]	; (8004c68 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	4a04      	ldr	r2, [pc, #16]	; (8004c68 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004c56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c5a:	6013      	str	r3, [r2, #0]
}
 8004c5c:	bf00      	nop
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c64:	4770      	bx	lr
 8004c66:	bf00      	nop
 8004c68:	40007000 	.word	0x40007000

08004c6c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b086      	sub	sp, #24
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004c74:	2300      	movs	r3, #0
 8004c76:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d101      	bne.n	8004c82 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004c7e:	2301      	movs	r3, #1
 8004c80:	e29b      	b.n	80051ba <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f003 0301 	and.w	r3, r3, #1
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	f000 8087 	beq.w	8004d9e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004c90:	4b96      	ldr	r3, [pc, #600]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	f003 030c 	and.w	r3, r3, #12
 8004c98:	2b04      	cmp	r3, #4
 8004c9a:	d00c      	beq.n	8004cb6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004c9c:	4b93      	ldr	r3, [pc, #588]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004c9e:	689b      	ldr	r3, [r3, #8]
 8004ca0:	f003 030c 	and.w	r3, r3, #12
 8004ca4:	2b08      	cmp	r3, #8
 8004ca6:	d112      	bne.n	8004cce <HAL_RCC_OscConfig+0x62>
 8004ca8:	4b90      	ldr	r3, [pc, #576]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004cb0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004cb4:	d10b      	bne.n	8004cce <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cb6:	4b8d      	ldr	r3, [pc, #564]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d06c      	beq.n	8004d9c <HAL_RCC_OscConfig+0x130>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d168      	bne.n	8004d9c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e275      	b.n	80051ba <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004cd6:	d106      	bne.n	8004ce6 <HAL_RCC_OscConfig+0x7a>
 8004cd8:	4b84      	ldr	r3, [pc, #528]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a83      	ldr	r2, [pc, #524]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004cde:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ce2:	6013      	str	r3, [r2, #0]
 8004ce4:	e02e      	b.n	8004d44 <HAL_RCC_OscConfig+0xd8>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d10c      	bne.n	8004d08 <HAL_RCC_OscConfig+0x9c>
 8004cee:	4b7f      	ldr	r3, [pc, #508]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4a7e      	ldr	r2, [pc, #504]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004cf4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004cf8:	6013      	str	r3, [r2, #0]
 8004cfa:	4b7c      	ldr	r3, [pc, #496]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4a7b      	ldr	r2, [pc, #492]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004d00:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d04:	6013      	str	r3, [r2, #0]
 8004d06:	e01d      	b.n	8004d44 <HAL_RCC_OscConfig+0xd8>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	685b      	ldr	r3, [r3, #4]
 8004d0c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004d10:	d10c      	bne.n	8004d2c <HAL_RCC_OscConfig+0xc0>
 8004d12:	4b76      	ldr	r3, [pc, #472]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4a75      	ldr	r2, [pc, #468]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004d18:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004d1c:	6013      	str	r3, [r2, #0]
 8004d1e:	4b73      	ldr	r3, [pc, #460]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	4a72      	ldr	r2, [pc, #456]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004d24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d28:	6013      	str	r3, [r2, #0]
 8004d2a:	e00b      	b.n	8004d44 <HAL_RCC_OscConfig+0xd8>
 8004d2c:	4b6f      	ldr	r3, [pc, #444]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a6e      	ldr	r2, [pc, #440]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004d32:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d36:	6013      	str	r3, [r2, #0]
 8004d38:	4b6c      	ldr	r3, [pc, #432]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a6b      	ldr	r2, [pc, #428]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004d3e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d42:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d013      	beq.n	8004d74 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d4c:	f7fd fb94 	bl	8002478 <HAL_GetTick>
 8004d50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d52:	e008      	b.n	8004d66 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d54:	f7fd fb90 	bl	8002478 <HAL_GetTick>
 8004d58:	4602      	mov	r2, r0
 8004d5a:	693b      	ldr	r3, [r7, #16]
 8004d5c:	1ad3      	subs	r3, r2, r3
 8004d5e:	2b64      	cmp	r3, #100	; 0x64
 8004d60:	d901      	bls.n	8004d66 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004d62:	2303      	movs	r3, #3
 8004d64:	e229      	b.n	80051ba <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d66:	4b61      	ldr	r3, [pc, #388]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d0f0      	beq.n	8004d54 <HAL_RCC_OscConfig+0xe8>
 8004d72:	e014      	b.n	8004d9e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d74:	f7fd fb80 	bl	8002478 <HAL_GetTick>
 8004d78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d7a:	e008      	b.n	8004d8e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d7c:	f7fd fb7c 	bl	8002478 <HAL_GetTick>
 8004d80:	4602      	mov	r2, r0
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	1ad3      	subs	r3, r2, r3
 8004d86:	2b64      	cmp	r3, #100	; 0x64
 8004d88:	d901      	bls.n	8004d8e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004d8a:	2303      	movs	r3, #3
 8004d8c:	e215      	b.n	80051ba <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d8e:	4b57      	ldr	r3, [pc, #348]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d1f0      	bne.n	8004d7c <HAL_RCC_OscConfig+0x110>
 8004d9a:	e000      	b.n	8004d9e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f003 0302 	and.w	r3, r3, #2
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d069      	beq.n	8004e7e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004daa:	4b50      	ldr	r3, [pc, #320]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004dac:	689b      	ldr	r3, [r3, #8]
 8004dae:	f003 030c 	and.w	r3, r3, #12
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d00b      	beq.n	8004dce <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004db6:	4b4d      	ldr	r3, [pc, #308]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004db8:	689b      	ldr	r3, [r3, #8]
 8004dba:	f003 030c 	and.w	r3, r3, #12
 8004dbe:	2b08      	cmp	r3, #8
 8004dc0:	d11c      	bne.n	8004dfc <HAL_RCC_OscConfig+0x190>
 8004dc2:	4b4a      	ldr	r3, [pc, #296]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d116      	bne.n	8004dfc <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004dce:	4b47      	ldr	r3, [pc, #284]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f003 0302 	and.w	r3, r3, #2
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d005      	beq.n	8004de6 <HAL_RCC_OscConfig+0x17a>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	68db      	ldr	r3, [r3, #12]
 8004dde:	2b01      	cmp	r3, #1
 8004de0:	d001      	beq.n	8004de6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004de2:	2301      	movs	r3, #1
 8004de4:	e1e9      	b.n	80051ba <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004de6:	4b41      	ldr	r3, [pc, #260]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	691b      	ldr	r3, [r3, #16]
 8004df2:	00db      	lsls	r3, r3, #3
 8004df4:	493d      	ldr	r1, [pc, #244]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004df6:	4313      	orrs	r3, r2
 8004df8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004dfa:	e040      	b.n	8004e7e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	68db      	ldr	r3, [r3, #12]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d023      	beq.n	8004e4c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e04:	4b39      	ldr	r3, [pc, #228]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	4a38      	ldr	r2, [pc, #224]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004e0a:	f043 0301 	orr.w	r3, r3, #1
 8004e0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e10:	f7fd fb32 	bl	8002478 <HAL_GetTick>
 8004e14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e16:	e008      	b.n	8004e2a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e18:	f7fd fb2e 	bl	8002478 <HAL_GetTick>
 8004e1c:	4602      	mov	r2, r0
 8004e1e:	693b      	ldr	r3, [r7, #16]
 8004e20:	1ad3      	subs	r3, r2, r3
 8004e22:	2b02      	cmp	r3, #2
 8004e24:	d901      	bls.n	8004e2a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004e26:	2303      	movs	r3, #3
 8004e28:	e1c7      	b.n	80051ba <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e2a:	4b30      	ldr	r3, [pc, #192]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f003 0302 	and.w	r3, r3, #2
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d0f0      	beq.n	8004e18 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e36:	4b2d      	ldr	r3, [pc, #180]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	691b      	ldr	r3, [r3, #16]
 8004e42:	00db      	lsls	r3, r3, #3
 8004e44:	4929      	ldr	r1, [pc, #164]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004e46:	4313      	orrs	r3, r2
 8004e48:	600b      	str	r3, [r1, #0]
 8004e4a:	e018      	b.n	8004e7e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e4c:	4b27      	ldr	r3, [pc, #156]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a26      	ldr	r2, [pc, #152]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004e52:	f023 0301 	bic.w	r3, r3, #1
 8004e56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e58:	f7fd fb0e 	bl	8002478 <HAL_GetTick>
 8004e5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e5e:	e008      	b.n	8004e72 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e60:	f7fd fb0a 	bl	8002478 <HAL_GetTick>
 8004e64:	4602      	mov	r2, r0
 8004e66:	693b      	ldr	r3, [r7, #16]
 8004e68:	1ad3      	subs	r3, r2, r3
 8004e6a:	2b02      	cmp	r3, #2
 8004e6c:	d901      	bls.n	8004e72 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004e6e:	2303      	movs	r3, #3
 8004e70:	e1a3      	b.n	80051ba <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e72:	4b1e      	ldr	r3, [pc, #120]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f003 0302 	and.w	r3, r3, #2
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d1f0      	bne.n	8004e60 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f003 0308 	and.w	r3, r3, #8
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d038      	beq.n	8004efc <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	695b      	ldr	r3, [r3, #20]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d019      	beq.n	8004ec6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e92:	4b16      	ldr	r3, [pc, #88]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004e94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e96:	4a15      	ldr	r2, [pc, #84]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004e98:	f043 0301 	orr.w	r3, r3, #1
 8004e9c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e9e:	f7fd faeb 	bl	8002478 <HAL_GetTick>
 8004ea2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ea4:	e008      	b.n	8004eb8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ea6:	f7fd fae7 	bl	8002478 <HAL_GetTick>
 8004eaa:	4602      	mov	r2, r0
 8004eac:	693b      	ldr	r3, [r7, #16]
 8004eae:	1ad3      	subs	r3, r2, r3
 8004eb0:	2b02      	cmp	r3, #2
 8004eb2:	d901      	bls.n	8004eb8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004eb4:	2303      	movs	r3, #3
 8004eb6:	e180      	b.n	80051ba <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004eb8:	4b0c      	ldr	r3, [pc, #48]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004eba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ebc:	f003 0302 	and.w	r3, r3, #2
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d0f0      	beq.n	8004ea6 <HAL_RCC_OscConfig+0x23a>
 8004ec4:	e01a      	b.n	8004efc <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ec6:	4b09      	ldr	r3, [pc, #36]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004ec8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004eca:	4a08      	ldr	r2, [pc, #32]	; (8004eec <HAL_RCC_OscConfig+0x280>)
 8004ecc:	f023 0301 	bic.w	r3, r3, #1
 8004ed0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ed2:	f7fd fad1 	bl	8002478 <HAL_GetTick>
 8004ed6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ed8:	e00a      	b.n	8004ef0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004eda:	f7fd facd 	bl	8002478 <HAL_GetTick>
 8004ede:	4602      	mov	r2, r0
 8004ee0:	693b      	ldr	r3, [r7, #16]
 8004ee2:	1ad3      	subs	r3, r2, r3
 8004ee4:	2b02      	cmp	r3, #2
 8004ee6:	d903      	bls.n	8004ef0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004ee8:	2303      	movs	r3, #3
 8004eea:	e166      	b.n	80051ba <HAL_RCC_OscConfig+0x54e>
 8004eec:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ef0:	4b92      	ldr	r3, [pc, #584]	; (800513c <HAL_RCC_OscConfig+0x4d0>)
 8004ef2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ef4:	f003 0302 	and.w	r3, r3, #2
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d1ee      	bne.n	8004eda <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f003 0304 	and.w	r3, r3, #4
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	f000 80a4 	beq.w	8005052 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f0a:	4b8c      	ldr	r3, [pc, #560]	; (800513c <HAL_RCC_OscConfig+0x4d0>)
 8004f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d10d      	bne.n	8004f32 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f16:	4b89      	ldr	r3, [pc, #548]	; (800513c <HAL_RCC_OscConfig+0x4d0>)
 8004f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f1a:	4a88      	ldr	r2, [pc, #544]	; (800513c <HAL_RCC_OscConfig+0x4d0>)
 8004f1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f20:	6413      	str	r3, [r2, #64]	; 0x40
 8004f22:	4b86      	ldr	r3, [pc, #536]	; (800513c <HAL_RCC_OscConfig+0x4d0>)
 8004f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f2a:	60bb      	str	r3, [r7, #8]
 8004f2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f32:	4b83      	ldr	r3, [pc, #524]	; (8005140 <HAL_RCC_OscConfig+0x4d4>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d118      	bne.n	8004f70 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004f3e:	4b80      	ldr	r3, [pc, #512]	; (8005140 <HAL_RCC_OscConfig+0x4d4>)
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4a7f      	ldr	r2, [pc, #508]	; (8005140 <HAL_RCC_OscConfig+0x4d4>)
 8004f44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f4a:	f7fd fa95 	bl	8002478 <HAL_GetTick>
 8004f4e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f50:	e008      	b.n	8004f64 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f52:	f7fd fa91 	bl	8002478 <HAL_GetTick>
 8004f56:	4602      	mov	r2, r0
 8004f58:	693b      	ldr	r3, [r7, #16]
 8004f5a:	1ad3      	subs	r3, r2, r3
 8004f5c:	2b64      	cmp	r3, #100	; 0x64
 8004f5e:	d901      	bls.n	8004f64 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004f60:	2303      	movs	r3, #3
 8004f62:	e12a      	b.n	80051ba <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f64:	4b76      	ldr	r3, [pc, #472]	; (8005140 <HAL_RCC_OscConfig+0x4d4>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d0f0      	beq.n	8004f52 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	689b      	ldr	r3, [r3, #8]
 8004f74:	2b01      	cmp	r3, #1
 8004f76:	d106      	bne.n	8004f86 <HAL_RCC_OscConfig+0x31a>
 8004f78:	4b70      	ldr	r3, [pc, #448]	; (800513c <HAL_RCC_OscConfig+0x4d0>)
 8004f7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f7c:	4a6f      	ldr	r2, [pc, #444]	; (800513c <HAL_RCC_OscConfig+0x4d0>)
 8004f7e:	f043 0301 	orr.w	r3, r3, #1
 8004f82:	6713      	str	r3, [r2, #112]	; 0x70
 8004f84:	e02d      	b.n	8004fe2 <HAL_RCC_OscConfig+0x376>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	689b      	ldr	r3, [r3, #8]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d10c      	bne.n	8004fa8 <HAL_RCC_OscConfig+0x33c>
 8004f8e:	4b6b      	ldr	r3, [pc, #428]	; (800513c <HAL_RCC_OscConfig+0x4d0>)
 8004f90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f92:	4a6a      	ldr	r2, [pc, #424]	; (800513c <HAL_RCC_OscConfig+0x4d0>)
 8004f94:	f023 0301 	bic.w	r3, r3, #1
 8004f98:	6713      	str	r3, [r2, #112]	; 0x70
 8004f9a:	4b68      	ldr	r3, [pc, #416]	; (800513c <HAL_RCC_OscConfig+0x4d0>)
 8004f9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f9e:	4a67      	ldr	r2, [pc, #412]	; (800513c <HAL_RCC_OscConfig+0x4d0>)
 8004fa0:	f023 0304 	bic.w	r3, r3, #4
 8004fa4:	6713      	str	r3, [r2, #112]	; 0x70
 8004fa6:	e01c      	b.n	8004fe2 <HAL_RCC_OscConfig+0x376>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	2b05      	cmp	r3, #5
 8004fae:	d10c      	bne.n	8004fca <HAL_RCC_OscConfig+0x35e>
 8004fb0:	4b62      	ldr	r3, [pc, #392]	; (800513c <HAL_RCC_OscConfig+0x4d0>)
 8004fb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fb4:	4a61      	ldr	r2, [pc, #388]	; (800513c <HAL_RCC_OscConfig+0x4d0>)
 8004fb6:	f043 0304 	orr.w	r3, r3, #4
 8004fba:	6713      	str	r3, [r2, #112]	; 0x70
 8004fbc:	4b5f      	ldr	r3, [pc, #380]	; (800513c <HAL_RCC_OscConfig+0x4d0>)
 8004fbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fc0:	4a5e      	ldr	r2, [pc, #376]	; (800513c <HAL_RCC_OscConfig+0x4d0>)
 8004fc2:	f043 0301 	orr.w	r3, r3, #1
 8004fc6:	6713      	str	r3, [r2, #112]	; 0x70
 8004fc8:	e00b      	b.n	8004fe2 <HAL_RCC_OscConfig+0x376>
 8004fca:	4b5c      	ldr	r3, [pc, #368]	; (800513c <HAL_RCC_OscConfig+0x4d0>)
 8004fcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fce:	4a5b      	ldr	r2, [pc, #364]	; (800513c <HAL_RCC_OscConfig+0x4d0>)
 8004fd0:	f023 0301 	bic.w	r3, r3, #1
 8004fd4:	6713      	str	r3, [r2, #112]	; 0x70
 8004fd6:	4b59      	ldr	r3, [pc, #356]	; (800513c <HAL_RCC_OscConfig+0x4d0>)
 8004fd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fda:	4a58      	ldr	r2, [pc, #352]	; (800513c <HAL_RCC_OscConfig+0x4d0>)
 8004fdc:	f023 0304 	bic.w	r3, r3, #4
 8004fe0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	689b      	ldr	r3, [r3, #8]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d015      	beq.n	8005016 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fea:	f7fd fa45 	bl	8002478 <HAL_GetTick>
 8004fee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ff0:	e00a      	b.n	8005008 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ff2:	f7fd fa41 	bl	8002478 <HAL_GetTick>
 8004ff6:	4602      	mov	r2, r0
 8004ff8:	693b      	ldr	r3, [r7, #16]
 8004ffa:	1ad3      	subs	r3, r2, r3
 8004ffc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005000:	4293      	cmp	r3, r2
 8005002:	d901      	bls.n	8005008 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8005004:	2303      	movs	r3, #3
 8005006:	e0d8      	b.n	80051ba <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005008:	4b4c      	ldr	r3, [pc, #304]	; (800513c <HAL_RCC_OscConfig+0x4d0>)
 800500a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800500c:	f003 0302 	and.w	r3, r3, #2
 8005010:	2b00      	cmp	r3, #0
 8005012:	d0ee      	beq.n	8004ff2 <HAL_RCC_OscConfig+0x386>
 8005014:	e014      	b.n	8005040 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005016:	f7fd fa2f 	bl	8002478 <HAL_GetTick>
 800501a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800501c:	e00a      	b.n	8005034 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800501e:	f7fd fa2b 	bl	8002478 <HAL_GetTick>
 8005022:	4602      	mov	r2, r0
 8005024:	693b      	ldr	r3, [r7, #16]
 8005026:	1ad3      	subs	r3, r2, r3
 8005028:	f241 3288 	movw	r2, #5000	; 0x1388
 800502c:	4293      	cmp	r3, r2
 800502e:	d901      	bls.n	8005034 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8005030:	2303      	movs	r3, #3
 8005032:	e0c2      	b.n	80051ba <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005034:	4b41      	ldr	r3, [pc, #260]	; (800513c <HAL_RCC_OscConfig+0x4d0>)
 8005036:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005038:	f003 0302 	and.w	r3, r3, #2
 800503c:	2b00      	cmp	r3, #0
 800503e:	d1ee      	bne.n	800501e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005040:	7dfb      	ldrb	r3, [r7, #23]
 8005042:	2b01      	cmp	r3, #1
 8005044:	d105      	bne.n	8005052 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005046:	4b3d      	ldr	r3, [pc, #244]	; (800513c <HAL_RCC_OscConfig+0x4d0>)
 8005048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800504a:	4a3c      	ldr	r2, [pc, #240]	; (800513c <HAL_RCC_OscConfig+0x4d0>)
 800504c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005050:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	699b      	ldr	r3, [r3, #24]
 8005056:	2b00      	cmp	r3, #0
 8005058:	f000 80ae 	beq.w	80051b8 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800505c:	4b37      	ldr	r3, [pc, #220]	; (800513c <HAL_RCC_OscConfig+0x4d0>)
 800505e:	689b      	ldr	r3, [r3, #8]
 8005060:	f003 030c 	and.w	r3, r3, #12
 8005064:	2b08      	cmp	r3, #8
 8005066:	d06d      	beq.n	8005144 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	699b      	ldr	r3, [r3, #24]
 800506c:	2b02      	cmp	r3, #2
 800506e:	d14b      	bne.n	8005108 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005070:	4b32      	ldr	r3, [pc, #200]	; (800513c <HAL_RCC_OscConfig+0x4d0>)
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	4a31      	ldr	r2, [pc, #196]	; (800513c <HAL_RCC_OscConfig+0x4d0>)
 8005076:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800507a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800507c:	f7fd f9fc 	bl	8002478 <HAL_GetTick>
 8005080:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005082:	e008      	b.n	8005096 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005084:	f7fd f9f8 	bl	8002478 <HAL_GetTick>
 8005088:	4602      	mov	r2, r0
 800508a:	693b      	ldr	r3, [r7, #16]
 800508c:	1ad3      	subs	r3, r2, r3
 800508e:	2b02      	cmp	r3, #2
 8005090:	d901      	bls.n	8005096 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8005092:	2303      	movs	r3, #3
 8005094:	e091      	b.n	80051ba <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005096:	4b29      	ldr	r3, [pc, #164]	; (800513c <HAL_RCC_OscConfig+0x4d0>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d1f0      	bne.n	8005084 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	69da      	ldr	r2, [r3, #28]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6a1b      	ldr	r3, [r3, #32]
 80050aa:	431a      	orrs	r2, r3
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050b0:	019b      	lsls	r3, r3, #6
 80050b2:	431a      	orrs	r2, r3
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050b8:	085b      	lsrs	r3, r3, #1
 80050ba:	3b01      	subs	r3, #1
 80050bc:	041b      	lsls	r3, r3, #16
 80050be:	431a      	orrs	r2, r3
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050c4:	061b      	lsls	r3, r3, #24
 80050c6:	431a      	orrs	r2, r3
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050cc:	071b      	lsls	r3, r3, #28
 80050ce:	491b      	ldr	r1, [pc, #108]	; (800513c <HAL_RCC_OscConfig+0x4d0>)
 80050d0:	4313      	orrs	r3, r2
 80050d2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80050d4:	4b19      	ldr	r3, [pc, #100]	; (800513c <HAL_RCC_OscConfig+0x4d0>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a18      	ldr	r2, [pc, #96]	; (800513c <HAL_RCC_OscConfig+0x4d0>)
 80050da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80050de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050e0:	f7fd f9ca 	bl	8002478 <HAL_GetTick>
 80050e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050e6:	e008      	b.n	80050fa <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050e8:	f7fd f9c6 	bl	8002478 <HAL_GetTick>
 80050ec:	4602      	mov	r2, r0
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	1ad3      	subs	r3, r2, r3
 80050f2:	2b02      	cmp	r3, #2
 80050f4:	d901      	bls.n	80050fa <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80050f6:	2303      	movs	r3, #3
 80050f8:	e05f      	b.n	80051ba <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050fa:	4b10      	ldr	r3, [pc, #64]	; (800513c <HAL_RCC_OscConfig+0x4d0>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005102:	2b00      	cmp	r3, #0
 8005104:	d0f0      	beq.n	80050e8 <HAL_RCC_OscConfig+0x47c>
 8005106:	e057      	b.n	80051b8 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005108:	4b0c      	ldr	r3, [pc, #48]	; (800513c <HAL_RCC_OscConfig+0x4d0>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a0b      	ldr	r2, [pc, #44]	; (800513c <HAL_RCC_OscConfig+0x4d0>)
 800510e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005112:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005114:	f7fd f9b0 	bl	8002478 <HAL_GetTick>
 8005118:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800511a:	e008      	b.n	800512e <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800511c:	f7fd f9ac 	bl	8002478 <HAL_GetTick>
 8005120:	4602      	mov	r2, r0
 8005122:	693b      	ldr	r3, [r7, #16]
 8005124:	1ad3      	subs	r3, r2, r3
 8005126:	2b02      	cmp	r3, #2
 8005128:	d901      	bls.n	800512e <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800512a:	2303      	movs	r3, #3
 800512c:	e045      	b.n	80051ba <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800512e:	4b03      	ldr	r3, [pc, #12]	; (800513c <HAL_RCC_OscConfig+0x4d0>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005136:	2b00      	cmp	r3, #0
 8005138:	d1f0      	bne.n	800511c <HAL_RCC_OscConfig+0x4b0>
 800513a:	e03d      	b.n	80051b8 <HAL_RCC_OscConfig+0x54c>
 800513c:	40023800 	.word	0x40023800
 8005140:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005144:	4b1f      	ldr	r3, [pc, #124]	; (80051c4 <HAL_RCC_OscConfig+0x558>)
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	699b      	ldr	r3, [r3, #24]
 800514e:	2b01      	cmp	r3, #1
 8005150:	d030      	beq.n	80051b4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800515c:	429a      	cmp	r2, r3
 800515e:	d129      	bne.n	80051b4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800516a:	429a      	cmp	r2, r3
 800516c:	d122      	bne.n	80051b4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800516e:	68fa      	ldr	r2, [r7, #12]
 8005170:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005174:	4013      	ands	r3, r2
 8005176:	687a      	ldr	r2, [r7, #4]
 8005178:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800517a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800517c:	4293      	cmp	r3, r2
 800517e:	d119      	bne.n	80051b4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800518a:	085b      	lsrs	r3, r3, #1
 800518c:	3b01      	subs	r3, #1
 800518e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005190:	429a      	cmp	r2, r3
 8005192:	d10f      	bne.n	80051b4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800519e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80051a0:	429a      	cmp	r2, r3
 80051a2:	d107      	bne.n	80051b4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051ae:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80051b0:	429a      	cmp	r2, r3
 80051b2:	d001      	beq.n	80051b8 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	e000      	b.n	80051ba <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80051b8:	2300      	movs	r3, #0
}
 80051ba:	4618      	mov	r0, r3
 80051bc:	3718      	adds	r7, #24
 80051be:	46bd      	mov	sp, r7
 80051c0:	bd80      	pop	{r7, pc}
 80051c2:	bf00      	nop
 80051c4:	40023800 	.word	0x40023800

080051c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b084      	sub	sp, #16
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
 80051d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80051d2:	2300      	movs	r3, #0
 80051d4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d101      	bne.n	80051e0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80051dc:	2301      	movs	r3, #1
 80051de:	e0d0      	b.n	8005382 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80051e0:	4b6a      	ldr	r3, [pc, #424]	; (800538c <HAL_RCC_ClockConfig+0x1c4>)
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f003 030f 	and.w	r3, r3, #15
 80051e8:	683a      	ldr	r2, [r7, #0]
 80051ea:	429a      	cmp	r2, r3
 80051ec:	d910      	bls.n	8005210 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051ee:	4b67      	ldr	r3, [pc, #412]	; (800538c <HAL_RCC_ClockConfig+0x1c4>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f023 020f 	bic.w	r2, r3, #15
 80051f6:	4965      	ldr	r1, [pc, #404]	; (800538c <HAL_RCC_ClockConfig+0x1c4>)
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	4313      	orrs	r3, r2
 80051fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051fe:	4b63      	ldr	r3, [pc, #396]	; (800538c <HAL_RCC_ClockConfig+0x1c4>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f003 030f 	and.w	r3, r3, #15
 8005206:	683a      	ldr	r2, [r7, #0]
 8005208:	429a      	cmp	r2, r3
 800520a:	d001      	beq.n	8005210 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800520c:	2301      	movs	r3, #1
 800520e:	e0b8      	b.n	8005382 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f003 0302 	and.w	r3, r3, #2
 8005218:	2b00      	cmp	r3, #0
 800521a:	d020      	beq.n	800525e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f003 0304 	and.w	r3, r3, #4
 8005224:	2b00      	cmp	r3, #0
 8005226:	d005      	beq.n	8005234 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005228:	4b59      	ldr	r3, [pc, #356]	; (8005390 <HAL_RCC_ClockConfig+0x1c8>)
 800522a:	689b      	ldr	r3, [r3, #8]
 800522c:	4a58      	ldr	r2, [pc, #352]	; (8005390 <HAL_RCC_ClockConfig+0x1c8>)
 800522e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005232:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f003 0308 	and.w	r3, r3, #8
 800523c:	2b00      	cmp	r3, #0
 800523e:	d005      	beq.n	800524c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005240:	4b53      	ldr	r3, [pc, #332]	; (8005390 <HAL_RCC_ClockConfig+0x1c8>)
 8005242:	689b      	ldr	r3, [r3, #8]
 8005244:	4a52      	ldr	r2, [pc, #328]	; (8005390 <HAL_RCC_ClockConfig+0x1c8>)
 8005246:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800524a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800524c:	4b50      	ldr	r3, [pc, #320]	; (8005390 <HAL_RCC_ClockConfig+0x1c8>)
 800524e:	689b      	ldr	r3, [r3, #8]
 8005250:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	689b      	ldr	r3, [r3, #8]
 8005258:	494d      	ldr	r1, [pc, #308]	; (8005390 <HAL_RCC_ClockConfig+0x1c8>)
 800525a:	4313      	orrs	r3, r2
 800525c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f003 0301 	and.w	r3, r3, #1
 8005266:	2b00      	cmp	r3, #0
 8005268:	d040      	beq.n	80052ec <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	2b01      	cmp	r3, #1
 8005270:	d107      	bne.n	8005282 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005272:	4b47      	ldr	r3, [pc, #284]	; (8005390 <HAL_RCC_ClockConfig+0x1c8>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800527a:	2b00      	cmp	r3, #0
 800527c:	d115      	bne.n	80052aa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800527e:	2301      	movs	r3, #1
 8005280:	e07f      	b.n	8005382 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	685b      	ldr	r3, [r3, #4]
 8005286:	2b02      	cmp	r3, #2
 8005288:	d107      	bne.n	800529a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800528a:	4b41      	ldr	r3, [pc, #260]	; (8005390 <HAL_RCC_ClockConfig+0x1c8>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005292:	2b00      	cmp	r3, #0
 8005294:	d109      	bne.n	80052aa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005296:	2301      	movs	r3, #1
 8005298:	e073      	b.n	8005382 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800529a:	4b3d      	ldr	r3, [pc, #244]	; (8005390 <HAL_RCC_ClockConfig+0x1c8>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f003 0302 	and.w	r3, r3, #2
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d101      	bne.n	80052aa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80052a6:	2301      	movs	r3, #1
 80052a8:	e06b      	b.n	8005382 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80052aa:	4b39      	ldr	r3, [pc, #228]	; (8005390 <HAL_RCC_ClockConfig+0x1c8>)
 80052ac:	689b      	ldr	r3, [r3, #8]
 80052ae:	f023 0203 	bic.w	r2, r3, #3
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	4936      	ldr	r1, [pc, #216]	; (8005390 <HAL_RCC_ClockConfig+0x1c8>)
 80052b8:	4313      	orrs	r3, r2
 80052ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80052bc:	f7fd f8dc 	bl	8002478 <HAL_GetTick>
 80052c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052c2:	e00a      	b.n	80052da <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052c4:	f7fd f8d8 	bl	8002478 <HAL_GetTick>
 80052c8:	4602      	mov	r2, r0
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	1ad3      	subs	r3, r2, r3
 80052ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d901      	bls.n	80052da <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80052d6:	2303      	movs	r3, #3
 80052d8:	e053      	b.n	8005382 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052da:	4b2d      	ldr	r3, [pc, #180]	; (8005390 <HAL_RCC_ClockConfig+0x1c8>)
 80052dc:	689b      	ldr	r3, [r3, #8]
 80052de:	f003 020c 	and.w	r2, r3, #12
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	685b      	ldr	r3, [r3, #4]
 80052e6:	009b      	lsls	r3, r3, #2
 80052e8:	429a      	cmp	r2, r3
 80052ea:	d1eb      	bne.n	80052c4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80052ec:	4b27      	ldr	r3, [pc, #156]	; (800538c <HAL_RCC_ClockConfig+0x1c4>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f003 030f 	and.w	r3, r3, #15
 80052f4:	683a      	ldr	r2, [r7, #0]
 80052f6:	429a      	cmp	r2, r3
 80052f8:	d210      	bcs.n	800531c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052fa:	4b24      	ldr	r3, [pc, #144]	; (800538c <HAL_RCC_ClockConfig+0x1c4>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f023 020f 	bic.w	r2, r3, #15
 8005302:	4922      	ldr	r1, [pc, #136]	; (800538c <HAL_RCC_ClockConfig+0x1c4>)
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	4313      	orrs	r3, r2
 8005308:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800530a:	4b20      	ldr	r3, [pc, #128]	; (800538c <HAL_RCC_ClockConfig+0x1c4>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f003 030f 	and.w	r3, r3, #15
 8005312:	683a      	ldr	r2, [r7, #0]
 8005314:	429a      	cmp	r2, r3
 8005316:	d001      	beq.n	800531c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005318:	2301      	movs	r3, #1
 800531a:	e032      	b.n	8005382 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f003 0304 	and.w	r3, r3, #4
 8005324:	2b00      	cmp	r3, #0
 8005326:	d008      	beq.n	800533a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005328:	4b19      	ldr	r3, [pc, #100]	; (8005390 <HAL_RCC_ClockConfig+0x1c8>)
 800532a:	689b      	ldr	r3, [r3, #8]
 800532c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	68db      	ldr	r3, [r3, #12]
 8005334:	4916      	ldr	r1, [pc, #88]	; (8005390 <HAL_RCC_ClockConfig+0x1c8>)
 8005336:	4313      	orrs	r3, r2
 8005338:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f003 0308 	and.w	r3, r3, #8
 8005342:	2b00      	cmp	r3, #0
 8005344:	d009      	beq.n	800535a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005346:	4b12      	ldr	r3, [pc, #72]	; (8005390 <HAL_RCC_ClockConfig+0x1c8>)
 8005348:	689b      	ldr	r3, [r3, #8]
 800534a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	691b      	ldr	r3, [r3, #16]
 8005352:	00db      	lsls	r3, r3, #3
 8005354:	490e      	ldr	r1, [pc, #56]	; (8005390 <HAL_RCC_ClockConfig+0x1c8>)
 8005356:	4313      	orrs	r3, r2
 8005358:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800535a:	f000 f821 	bl	80053a0 <HAL_RCC_GetSysClockFreq>
 800535e:	4602      	mov	r2, r0
 8005360:	4b0b      	ldr	r3, [pc, #44]	; (8005390 <HAL_RCC_ClockConfig+0x1c8>)
 8005362:	689b      	ldr	r3, [r3, #8]
 8005364:	091b      	lsrs	r3, r3, #4
 8005366:	f003 030f 	and.w	r3, r3, #15
 800536a:	490a      	ldr	r1, [pc, #40]	; (8005394 <HAL_RCC_ClockConfig+0x1cc>)
 800536c:	5ccb      	ldrb	r3, [r1, r3]
 800536e:	fa22 f303 	lsr.w	r3, r2, r3
 8005372:	4a09      	ldr	r2, [pc, #36]	; (8005398 <HAL_RCC_ClockConfig+0x1d0>)
 8005374:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005376:	4b09      	ldr	r3, [pc, #36]	; (800539c <HAL_RCC_ClockConfig+0x1d4>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	4618      	mov	r0, r3
 800537c:	f7fd f838 	bl	80023f0 <HAL_InitTick>

  return HAL_OK;
 8005380:	2300      	movs	r3, #0
}
 8005382:	4618      	mov	r0, r3
 8005384:	3710      	adds	r7, #16
 8005386:	46bd      	mov	sp, r7
 8005388:	bd80      	pop	{r7, pc}
 800538a:	bf00      	nop
 800538c:	40023c00 	.word	0x40023c00
 8005390:	40023800 	.word	0x40023800
 8005394:	0800bfc4 	.word	0x0800bfc4
 8005398:	20000004 	.word	0x20000004
 800539c:	20000008 	.word	0x20000008

080053a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80053a0:	b5b0      	push	{r4, r5, r7, lr}
 80053a2:	b084      	sub	sp, #16
 80053a4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80053a6:	2100      	movs	r1, #0
 80053a8:	6079      	str	r1, [r7, #4]
 80053aa:	2100      	movs	r1, #0
 80053ac:	60f9      	str	r1, [r7, #12]
 80053ae:	2100      	movs	r1, #0
 80053b0:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 80053b2:	2100      	movs	r1, #0
 80053b4:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80053b6:	4952      	ldr	r1, [pc, #328]	; (8005500 <HAL_RCC_GetSysClockFreq+0x160>)
 80053b8:	6889      	ldr	r1, [r1, #8]
 80053ba:	f001 010c 	and.w	r1, r1, #12
 80053be:	2908      	cmp	r1, #8
 80053c0:	d00d      	beq.n	80053de <HAL_RCC_GetSysClockFreq+0x3e>
 80053c2:	2908      	cmp	r1, #8
 80053c4:	f200 8094 	bhi.w	80054f0 <HAL_RCC_GetSysClockFreq+0x150>
 80053c8:	2900      	cmp	r1, #0
 80053ca:	d002      	beq.n	80053d2 <HAL_RCC_GetSysClockFreq+0x32>
 80053cc:	2904      	cmp	r1, #4
 80053ce:	d003      	beq.n	80053d8 <HAL_RCC_GetSysClockFreq+0x38>
 80053d0:	e08e      	b.n	80054f0 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80053d2:	4b4c      	ldr	r3, [pc, #304]	; (8005504 <HAL_RCC_GetSysClockFreq+0x164>)
 80053d4:	60bb      	str	r3, [r7, #8]
      break;
 80053d6:	e08e      	b.n	80054f6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80053d8:	4b4b      	ldr	r3, [pc, #300]	; (8005508 <HAL_RCC_GetSysClockFreq+0x168>)
 80053da:	60bb      	str	r3, [r7, #8]
      break;
 80053dc:	e08b      	b.n	80054f6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80053de:	4948      	ldr	r1, [pc, #288]	; (8005500 <HAL_RCC_GetSysClockFreq+0x160>)
 80053e0:	6849      	ldr	r1, [r1, #4]
 80053e2:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80053e6:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80053e8:	4945      	ldr	r1, [pc, #276]	; (8005500 <HAL_RCC_GetSysClockFreq+0x160>)
 80053ea:	6849      	ldr	r1, [r1, #4]
 80053ec:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 80053f0:	2900      	cmp	r1, #0
 80053f2:	d024      	beq.n	800543e <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80053f4:	4942      	ldr	r1, [pc, #264]	; (8005500 <HAL_RCC_GetSysClockFreq+0x160>)
 80053f6:	6849      	ldr	r1, [r1, #4]
 80053f8:	0989      	lsrs	r1, r1, #6
 80053fa:	4608      	mov	r0, r1
 80053fc:	f04f 0100 	mov.w	r1, #0
 8005400:	f240 14ff 	movw	r4, #511	; 0x1ff
 8005404:	f04f 0500 	mov.w	r5, #0
 8005408:	ea00 0204 	and.w	r2, r0, r4
 800540c:	ea01 0305 	and.w	r3, r1, r5
 8005410:	493d      	ldr	r1, [pc, #244]	; (8005508 <HAL_RCC_GetSysClockFreq+0x168>)
 8005412:	fb01 f003 	mul.w	r0, r1, r3
 8005416:	2100      	movs	r1, #0
 8005418:	fb01 f102 	mul.w	r1, r1, r2
 800541c:	1844      	adds	r4, r0, r1
 800541e:	493a      	ldr	r1, [pc, #232]	; (8005508 <HAL_RCC_GetSysClockFreq+0x168>)
 8005420:	fba2 0101 	umull	r0, r1, r2, r1
 8005424:	1863      	adds	r3, r4, r1
 8005426:	4619      	mov	r1, r3
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	461a      	mov	r2, r3
 800542c:	f04f 0300 	mov.w	r3, #0
 8005430:	f7fb f91a 	bl	8000668 <__aeabi_uldivmod>
 8005434:	4602      	mov	r2, r0
 8005436:	460b      	mov	r3, r1
 8005438:	4613      	mov	r3, r2
 800543a:	60fb      	str	r3, [r7, #12]
 800543c:	e04a      	b.n	80054d4 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800543e:	4b30      	ldr	r3, [pc, #192]	; (8005500 <HAL_RCC_GetSysClockFreq+0x160>)
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	099b      	lsrs	r3, r3, #6
 8005444:	461a      	mov	r2, r3
 8005446:	f04f 0300 	mov.w	r3, #0
 800544a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800544e:	f04f 0100 	mov.w	r1, #0
 8005452:	ea02 0400 	and.w	r4, r2, r0
 8005456:	ea03 0501 	and.w	r5, r3, r1
 800545a:	4620      	mov	r0, r4
 800545c:	4629      	mov	r1, r5
 800545e:	f04f 0200 	mov.w	r2, #0
 8005462:	f04f 0300 	mov.w	r3, #0
 8005466:	014b      	lsls	r3, r1, #5
 8005468:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800546c:	0142      	lsls	r2, r0, #5
 800546e:	4610      	mov	r0, r2
 8005470:	4619      	mov	r1, r3
 8005472:	1b00      	subs	r0, r0, r4
 8005474:	eb61 0105 	sbc.w	r1, r1, r5
 8005478:	f04f 0200 	mov.w	r2, #0
 800547c:	f04f 0300 	mov.w	r3, #0
 8005480:	018b      	lsls	r3, r1, #6
 8005482:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005486:	0182      	lsls	r2, r0, #6
 8005488:	1a12      	subs	r2, r2, r0
 800548a:	eb63 0301 	sbc.w	r3, r3, r1
 800548e:	f04f 0000 	mov.w	r0, #0
 8005492:	f04f 0100 	mov.w	r1, #0
 8005496:	00d9      	lsls	r1, r3, #3
 8005498:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800549c:	00d0      	lsls	r0, r2, #3
 800549e:	4602      	mov	r2, r0
 80054a0:	460b      	mov	r3, r1
 80054a2:	1912      	adds	r2, r2, r4
 80054a4:	eb45 0303 	adc.w	r3, r5, r3
 80054a8:	f04f 0000 	mov.w	r0, #0
 80054ac:	f04f 0100 	mov.w	r1, #0
 80054b0:	0299      	lsls	r1, r3, #10
 80054b2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80054b6:	0290      	lsls	r0, r2, #10
 80054b8:	4602      	mov	r2, r0
 80054ba:	460b      	mov	r3, r1
 80054bc:	4610      	mov	r0, r2
 80054be:	4619      	mov	r1, r3
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	461a      	mov	r2, r3
 80054c4:	f04f 0300 	mov.w	r3, #0
 80054c8:	f7fb f8ce 	bl	8000668 <__aeabi_uldivmod>
 80054cc:	4602      	mov	r2, r0
 80054ce:	460b      	mov	r3, r1
 80054d0:	4613      	mov	r3, r2
 80054d2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80054d4:	4b0a      	ldr	r3, [pc, #40]	; (8005500 <HAL_RCC_GetSysClockFreq+0x160>)
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	0c1b      	lsrs	r3, r3, #16
 80054da:	f003 0303 	and.w	r3, r3, #3
 80054de:	3301      	adds	r3, #1
 80054e0:	005b      	lsls	r3, r3, #1
 80054e2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 80054e4:	68fa      	ldr	r2, [r7, #12]
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80054ec:	60bb      	str	r3, [r7, #8]
      break;
 80054ee:	e002      	b.n	80054f6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80054f0:	4b04      	ldr	r3, [pc, #16]	; (8005504 <HAL_RCC_GetSysClockFreq+0x164>)
 80054f2:	60bb      	str	r3, [r7, #8]
      break;
 80054f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80054f6:	68bb      	ldr	r3, [r7, #8]
}
 80054f8:	4618      	mov	r0, r3
 80054fa:	3710      	adds	r7, #16
 80054fc:	46bd      	mov	sp, r7
 80054fe:	bdb0      	pop	{r4, r5, r7, pc}
 8005500:	40023800 	.word	0x40023800
 8005504:	00f42400 	.word	0x00f42400
 8005508:	017d7840 	.word	0x017d7840

0800550c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800550c:	b480      	push	{r7}
 800550e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005510:	4b03      	ldr	r3, [pc, #12]	; (8005520 <HAL_RCC_GetHCLKFreq+0x14>)
 8005512:	681b      	ldr	r3, [r3, #0]
}
 8005514:	4618      	mov	r0, r3
 8005516:	46bd      	mov	sp, r7
 8005518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551c:	4770      	bx	lr
 800551e:	bf00      	nop
 8005520:	20000004 	.word	0x20000004

08005524 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005528:	f7ff fff0 	bl	800550c <HAL_RCC_GetHCLKFreq>
 800552c:	4602      	mov	r2, r0
 800552e:	4b05      	ldr	r3, [pc, #20]	; (8005544 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005530:	689b      	ldr	r3, [r3, #8]
 8005532:	0a9b      	lsrs	r3, r3, #10
 8005534:	f003 0307 	and.w	r3, r3, #7
 8005538:	4903      	ldr	r1, [pc, #12]	; (8005548 <HAL_RCC_GetPCLK1Freq+0x24>)
 800553a:	5ccb      	ldrb	r3, [r1, r3]
 800553c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005540:	4618      	mov	r0, r3
 8005542:	bd80      	pop	{r7, pc}
 8005544:	40023800 	.word	0x40023800
 8005548:	0800bfd4 	.word	0x0800bfd4

0800554c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005550:	f7ff ffdc 	bl	800550c <HAL_RCC_GetHCLKFreq>
 8005554:	4602      	mov	r2, r0
 8005556:	4b05      	ldr	r3, [pc, #20]	; (800556c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005558:	689b      	ldr	r3, [r3, #8]
 800555a:	0b5b      	lsrs	r3, r3, #13
 800555c:	f003 0307 	and.w	r3, r3, #7
 8005560:	4903      	ldr	r1, [pc, #12]	; (8005570 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005562:	5ccb      	ldrb	r3, [r1, r3]
 8005564:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005568:	4618      	mov	r0, r3
 800556a:	bd80      	pop	{r7, pc}
 800556c:	40023800 	.word	0x40023800
 8005570:	0800bfd4 	.word	0x0800bfd4

08005574 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b088      	sub	sp, #32
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800557c:	2300      	movs	r3, #0
 800557e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005580:	2300      	movs	r3, #0
 8005582:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8005584:	2300      	movs	r3, #0
 8005586:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005588:	2300      	movs	r3, #0
 800558a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800558c:	2300      	movs	r3, #0
 800558e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f003 0301 	and.w	r3, r3, #1
 8005598:	2b00      	cmp	r3, #0
 800559a:	d012      	beq.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800559c:	4b69      	ldr	r3, [pc, #420]	; (8005744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800559e:	689b      	ldr	r3, [r3, #8]
 80055a0:	4a68      	ldr	r2, [pc, #416]	; (8005744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055a2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80055a6:	6093      	str	r3, [r2, #8]
 80055a8:	4b66      	ldr	r3, [pc, #408]	; (8005744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055aa:	689a      	ldr	r2, [r3, #8]
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055b0:	4964      	ldr	r1, [pc, #400]	; (8005744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055b2:	4313      	orrs	r3, r2
 80055b4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d101      	bne.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80055be:	2301      	movs	r3, #1
 80055c0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d017      	beq.n	80055fe <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80055ce:	4b5d      	ldr	r3, [pc, #372]	; (8005744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80055d4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055dc:	4959      	ldr	r1, [pc, #356]	; (8005744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055de:	4313      	orrs	r3, r2
 80055e0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055e8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80055ec:	d101      	bne.n	80055f2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80055ee:	2301      	movs	r3, #1
 80055f0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d101      	bne.n	80055fe <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80055fa:	2301      	movs	r3, #1
 80055fc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005606:	2b00      	cmp	r3, #0
 8005608:	d017      	beq.n	800563a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800560a:	4b4e      	ldr	r3, [pc, #312]	; (8005744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800560c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005610:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005618:	494a      	ldr	r1, [pc, #296]	; (8005744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800561a:	4313      	orrs	r3, r2
 800561c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005624:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005628:	d101      	bne.n	800562e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800562a:	2301      	movs	r3, #1
 800562c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005632:	2b00      	cmp	r3, #0
 8005634:	d101      	bne.n	800563a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8005636:	2301      	movs	r3, #1
 8005638:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005642:	2b00      	cmp	r3, #0
 8005644:	d001      	beq.n	800564a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8005646:	2301      	movs	r3, #1
 8005648:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f003 0320 	and.w	r3, r3, #32
 8005652:	2b00      	cmp	r3, #0
 8005654:	f000 808b 	beq.w	800576e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005658:	4b3a      	ldr	r3, [pc, #232]	; (8005744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800565a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800565c:	4a39      	ldr	r2, [pc, #228]	; (8005744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800565e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005662:	6413      	str	r3, [r2, #64]	; 0x40
 8005664:	4b37      	ldr	r3, [pc, #220]	; (8005744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005668:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800566c:	60bb      	str	r3, [r7, #8]
 800566e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005670:	4b35      	ldr	r3, [pc, #212]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	4a34      	ldr	r2, [pc, #208]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005676:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800567a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800567c:	f7fc fefc 	bl	8002478 <HAL_GetTick>
 8005680:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005682:	e008      	b.n	8005696 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005684:	f7fc fef8 	bl	8002478 <HAL_GetTick>
 8005688:	4602      	mov	r2, r0
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	1ad3      	subs	r3, r2, r3
 800568e:	2b64      	cmp	r3, #100	; 0x64
 8005690:	d901      	bls.n	8005696 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8005692:	2303      	movs	r3, #3
 8005694:	e38f      	b.n	8005db6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005696:	4b2c      	ldr	r3, [pc, #176]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d0f0      	beq.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80056a2:	4b28      	ldr	r3, [pc, #160]	; (8005744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80056aa:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80056ac:	693b      	ldr	r3, [r7, #16]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d035      	beq.n	800571e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80056ba:	693a      	ldr	r2, [r7, #16]
 80056bc:	429a      	cmp	r2, r3
 80056be:	d02e      	beq.n	800571e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80056c0:	4b20      	ldr	r3, [pc, #128]	; (8005744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056c8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80056ca:	4b1e      	ldr	r3, [pc, #120]	; (8005744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056ce:	4a1d      	ldr	r2, [pc, #116]	; (8005744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056d4:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80056d6:	4b1b      	ldr	r3, [pc, #108]	; (8005744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056da:	4a1a      	ldr	r2, [pc, #104]	; (8005744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80056e0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80056e2:	4a18      	ldr	r2, [pc, #96]	; (8005744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056e4:	693b      	ldr	r3, [r7, #16]
 80056e6:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80056e8:	4b16      	ldr	r3, [pc, #88]	; (8005744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056ec:	f003 0301 	and.w	r3, r3, #1
 80056f0:	2b01      	cmp	r3, #1
 80056f2:	d114      	bne.n	800571e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056f4:	f7fc fec0 	bl	8002478 <HAL_GetTick>
 80056f8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056fa:	e00a      	b.n	8005712 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80056fc:	f7fc febc 	bl	8002478 <HAL_GetTick>
 8005700:	4602      	mov	r2, r0
 8005702:	697b      	ldr	r3, [r7, #20]
 8005704:	1ad3      	subs	r3, r2, r3
 8005706:	f241 3288 	movw	r2, #5000	; 0x1388
 800570a:	4293      	cmp	r3, r2
 800570c:	d901      	bls.n	8005712 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800570e:	2303      	movs	r3, #3
 8005710:	e351      	b.n	8005db6 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005712:	4b0c      	ldr	r3, [pc, #48]	; (8005744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005714:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005716:	f003 0302 	and.w	r3, r3, #2
 800571a:	2b00      	cmp	r3, #0
 800571c:	d0ee      	beq.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005722:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005726:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800572a:	d111      	bne.n	8005750 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800572c:	4b05      	ldr	r3, [pc, #20]	; (8005744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800572e:	689b      	ldr	r3, [r3, #8]
 8005730:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005738:	4b04      	ldr	r3, [pc, #16]	; (800574c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800573a:	400b      	ands	r3, r1
 800573c:	4901      	ldr	r1, [pc, #4]	; (8005744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800573e:	4313      	orrs	r3, r2
 8005740:	608b      	str	r3, [r1, #8]
 8005742:	e00b      	b.n	800575c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005744:	40023800 	.word	0x40023800
 8005748:	40007000 	.word	0x40007000
 800574c:	0ffffcff 	.word	0x0ffffcff
 8005750:	4bb3      	ldr	r3, [pc, #716]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005752:	689b      	ldr	r3, [r3, #8]
 8005754:	4ab2      	ldr	r2, [pc, #712]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005756:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800575a:	6093      	str	r3, [r2, #8]
 800575c:	4bb0      	ldr	r3, [pc, #704]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800575e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005764:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005768:	49ad      	ldr	r1, [pc, #692]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800576a:	4313      	orrs	r3, r2
 800576c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f003 0310 	and.w	r3, r3, #16
 8005776:	2b00      	cmp	r3, #0
 8005778:	d010      	beq.n	800579c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800577a:	4ba9      	ldr	r3, [pc, #676]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800577c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005780:	4aa7      	ldr	r2, [pc, #668]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005782:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005786:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800578a:	4ba5      	ldr	r3, [pc, #660]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800578c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005794:	49a2      	ldr	r1, [pc, #648]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005796:	4313      	orrs	r3, r2
 8005798:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d00a      	beq.n	80057be <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80057a8:	4b9d      	ldr	r3, [pc, #628]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057ae:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80057b6:	499a      	ldr	r1, [pc, #616]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057b8:	4313      	orrs	r3, r2
 80057ba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d00a      	beq.n	80057e0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80057ca:	4b95      	ldr	r3, [pc, #596]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057d0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80057d8:	4991      	ldr	r1, [pc, #580]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057da:	4313      	orrs	r3, r2
 80057dc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d00a      	beq.n	8005802 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80057ec:	4b8c      	ldr	r3, [pc, #560]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057f2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80057fa:	4989      	ldr	r1, [pc, #548]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057fc:	4313      	orrs	r3, r2
 80057fe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800580a:	2b00      	cmp	r3, #0
 800580c:	d00a      	beq.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800580e:	4b84      	ldr	r3, [pc, #528]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005810:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005814:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800581c:	4980      	ldr	r1, [pc, #512]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800581e:	4313      	orrs	r3, r2
 8005820:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800582c:	2b00      	cmp	r3, #0
 800582e:	d00a      	beq.n	8005846 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005830:	4b7b      	ldr	r3, [pc, #492]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005832:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005836:	f023 0203 	bic.w	r2, r3, #3
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800583e:	4978      	ldr	r1, [pc, #480]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005840:	4313      	orrs	r3, r2
 8005842:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800584e:	2b00      	cmp	r3, #0
 8005850:	d00a      	beq.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005852:	4b73      	ldr	r3, [pc, #460]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005854:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005858:	f023 020c 	bic.w	r2, r3, #12
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005860:	496f      	ldr	r1, [pc, #444]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005862:	4313      	orrs	r3, r2
 8005864:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005870:	2b00      	cmp	r3, #0
 8005872:	d00a      	beq.n	800588a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005874:	4b6a      	ldr	r3, [pc, #424]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005876:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800587a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005882:	4967      	ldr	r1, [pc, #412]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005884:	4313      	orrs	r3, r2
 8005886:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005892:	2b00      	cmp	r3, #0
 8005894:	d00a      	beq.n	80058ac <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005896:	4b62      	ldr	r3, [pc, #392]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005898:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800589c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058a4:	495e      	ldr	r1, [pc, #376]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80058a6:	4313      	orrs	r3, r2
 80058a8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d00a      	beq.n	80058ce <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80058b8:	4b59      	ldr	r3, [pc, #356]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80058ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058be:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058c6:	4956      	ldr	r1, [pc, #344]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80058c8:	4313      	orrs	r3, r2
 80058ca:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d00a      	beq.n	80058f0 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80058da:	4b51      	ldr	r3, [pc, #324]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80058dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058e0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058e8:	494d      	ldr	r1, [pc, #308]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80058ea:	4313      	orrs	r3, r2
 80058ec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d00a      	beq.n	8005912 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80058fc:	4b48      	ldr	r3, [pc, #288]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80058fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005902:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800590a:	4945      	ldr	r1, [pc, #276]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800590c:	4313      	orrs	r3, r2
 800590e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800591a:	2b00      	cmp	r3, #0
 800591c:	d00a      	beq.n	8005934 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800591e:	4b40      	ldr	r3, [pc, #256]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005920:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005924:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800592c:	493c      	ldr	r1, [pc, #240]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800592e:	4313      	orrs	r3, r2
 8005930:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800593c:	2b00      	cmp	r3, #0
 800593e:	d00a      	beq.n	8005956 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005940:	4b37      	ldr	r3, [pc, #220]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005942:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005946:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800594e:	4934      	ldr	r1, [pc, #208]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005950:	4313      	orrs	r3, r2
 8005952:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800595e:	2b00      	cmp	r3, #0
 8005960:	d011      	beq.n	8005986 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005962:	4b2f      	ldr	r3, [pc, #188]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005964:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005968:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005970:	492b      	ldr	r1, [pc, #172]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005972:	4313      	orrs	r3, r2
 8005974:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800597c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005980:	d101      	bne.n	8005986 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005982:	2301      	movs	r3, #1
 8005984:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f003 0308 	and.w	r3, r3, #8
 800598e:	2b00      	cmp	r3, #0
 8005990:	d001      	beq.n	8005996 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8005992:	2301      	movs	r3, #1
 8005994:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d00a      	beq.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80059a2:	4b1f      	ldr	r3, [pc, #124]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80059a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059a8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80059b0:	491b      	ldr	r1, [pc, #108]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80059b2:	4313      	orrs	r3, r2
 80059b4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d00b      	beq.n	80059dc <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80059c4:	4b16      	ldr	r3, [pc, #88]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80059c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059ca:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80059d4:	4912      	ldr	r1, [pc, #72]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80059d6:	4313      	orrs	r3, r2
 80059d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d00b      	beq.n	8005a00 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80059e8:	4b0d      	ldr	r3, [pc, #52]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80059ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059ee:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80059f8:	4909      	ldr	r1, [pc, #36]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80059fa:	4313      	orrs	r3, r2
 80059fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d00f      	beq.n	8005a2c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005a0c:	4b04      	ldr	r3, [pc, #16]	; (8005a20 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005a0e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005a12:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a1c:	e002      	b.n	8005a24 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8005a1e:	bf00      	nop
 8005a20:	40023800 	.word	0x40023800
 8005a24:	4986      	ldr	r1, [pc, #536]	; (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a26:	4313      	orrs	r3, r2
 8005a28:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d00b      	beq.n	8005a50 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005a38:	4b81      	ldr	r3, [pc, #516]	; (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005a3e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005a48:	497d      	ldr	r1, [pc, #500]	; (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005a50:	69fb      	ldr	r3, [r7, #28]
 8005a52:	2b01      	cmp	r3, #1
 8005a54:	d006      	beq.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	f000 80d6 	beq.w	8005c10 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005a64:	4b76      	ldr	r3, [pc, #472]	; (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	4a75      	ldr	r2, [pc, #468]	; (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a6a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005a6e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a70:	f7fc fd02 	bl	8002478 <HAL_GetTick>
 8005a74:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005a76:	e008      	b.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005a78:	f7fc fcfe 	bl	8002478 <HAL_GetTick>
 8005a7c:	4602      	mov	r2, r0
 8005a7e:	697b      	ldr	r3, [r7, #20]
 8005a80:	1ad3      	subs	r3, r2, r3
 8005a82:	2b64      	cmp	r3, #100	; 0x64
 8005a84:	d901      	bls.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005a86:	2303      	movs	r3, #3
 8005a88:	e195      	b.n	8005db6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005a8a:	4b6d      	ldr	r3, [pc, #436]	; (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d1f0      	bne.n	8005a78 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f003 0301 	and.w	r3, r3, #1
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d021      	beq.n	8005ae6 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d11d      	bne.n	8005ae6 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005aaa:	4b65      	ldr	r3, [pc, #404]	; (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005aac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005ab0:	0c1b      	lsrs	r3, r3, #16
 8005ab2:	f003 0303 	and.w	r3, r3, #3
 8005ab6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005ab8:	4b61      	ldr	r3, [pc, #388]	; (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005aba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005abe:	0e1b      	lsrs	r3, r3, #24
 8005ac0:	f003 030f 	and.w	r3, r3, #15
 8005ac4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	019a      	lsls	r2, r3, #6
 8005acc:	693b      	ldr	r3, [r7, #16]
 8005ace:	041b      	lsls	r3, r3, #16
 8005ad0:	431a      	orrs	r2, r3
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	061b      	lsls	r3, r3, #24
 8005ad6:	431a      	orrs	r2, r3
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	689b      	ldr	r3, [r3, #8]
 8005adc:	071b      	lsls	r3, r3, #28
 8005ade:	4958      	ldr	r1, [pc, #352]	; (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d004      	beq.n	8005afc <HAL_RCCEx_PeriphCLKConfig+0x588>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005af6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005afa:	d00a      	beq.n	8005b12 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d02e      	beq.n	8005b66 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b0c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005b10:	d129      	bne.n	8005b66 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005b12:	4b4b      	ldr	r3, [pc, #300]	; (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b14:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b18:	0c1b      	lsrs	r3, r3, #16
 8005b1a:	f003 0303 	and.w	r3, r3, #3
 8005b1e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005b20:	4b47      	ldr	r3, [pc, #284]	; (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b22:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b26:	0f1b      	lsrs	r3, r3, #28
 8005b28:	f003 0307 	and.w	r3, r3, #7
 8005b2c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	685b      	ldr	r3, [r3, #4]
 8005b32:	019a      	lsls	r2, r3, #6
 8005b34:	693b      	ldr	r3, [r7, #16]
 8005b36:	041b      	lsls	r3, r3, #16
 8005b38:	431a      	orrs	r2, r3
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	68db      	ldr	r3, [r3, #12]
 8005b3e:	061b      	lsls	r3, r3, #24
 8005b40:	431a      	orrs	r2, r3
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	071b      	lsls	r3, r3, #28
 8005b46:	493e      	ldr	r1, [pc, #248]	; (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005b4e:	4b3c      	ldr	r3, [pc, #240]	; (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b50:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005b54:	f023 021f 	bic.w	r2, r3, #31
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b5c:	3b01      	subs	r3, #1
 8005b5e:	4938      	ldr	r1, [pc, #224]	; (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b60:	4313      	orrs	r3, r2
 8005b62:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d01d      	beq.n	8005bae <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005b72:	4b33      	ldr	r3, [pc, #204]	; (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b74:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b78:	0e1b      	lsrs	r3, r3, #24
 8005b7a:	f003 030f 	and.w	r3, r3, #15
 8005b7e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005b80:	4b2f      	ldr	r3, [pc, #188]	; (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b82:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b86:	0f1b      	lsrs	r3, r3, #28
 8005b88:	f003 0307 	and.w	r3, r3, #7
 8005b8c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	685b      	ldr	r3, [r3, #4]
 8005b92:	019a      	lsls	r2, r3, #6
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	691b      	ldr	r3, [r3, #16]
 8005b98:	041b      	lsls	r3, r3, #16
 8005b9a:	431a      	orrs	r2, r3
 8005b9c:	693b      	ldr	r3, [r7, #16]
 8005b9e:	061b      	lsls	r3, r3, #24
 8005ba0:	431a      	orrs	r2, r3
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	071b      	lsls	r3, r3, #28
 8005ba6:	4926      	ldr	r1, [pc, #152]	; (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ba8:	4313      	orrs	r3, r2
 8005baa:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d011      	beq.n	8005bde <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	685b      	ldr	r3, [r3, #4]
 8005bbe:	019a      	lsls	r2, r3, #6
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	691b      	ldr	r3, [r3, #16]
 8005bc4:	041b      	lsls	r3, r3, #16
 8005bc6:	431a      	orrs	r2, r3
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	68db      	ldr	r3, [r3, #12]
 8005bcc:	061b      	lsls	r3, r3, #24
 8005bce:	431a      	orrs	r2, r3
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	689b      	ldr	r3, [r3, #8]
 8005bd4:	071b      	lsls	r3, r3, #28
 8005bd6:	491a      	ldr	r1, [pc, #104]	; (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005bd8:	4313      	orrs	r3, r2
 8005bda:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005bde:	4b18      	ldr	r3, [pc, #96]	; (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	4a17      	ldr	r2, [pc, #92]	; (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005be4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005be8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005bea:	f7fc fc45 	bl	8002478 <HAL_GetTick>
 8005bee:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005bf0:	e008      	b.n	8005c04 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005bf2:	f7fc fc41 	bl	8002478 <HAL_GetTick>
 8005bf6:	4602      	mov	r2, r0
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	1ad3      	subs	r3, r2, r3
 8005bfc:	2b64      	cmp	r3, #100	; 0x64
 8005bfe:	d901      	bls.n	8005c04 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005c00:	2303      	movs	r3, #3
 8005c02:	e0d8      	b.n	8005db6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005c04:	4b0e      	ldr	r3, [pc, #56]	; (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d0f0      	beq.n	8005bf2 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005c10:	69bb      	ldr	r3, [r7, #24]
 8005c12:	2b01      	cmp	r3, #1
 8005c14:	f040 80ce 	bne.w	8005db4 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005c18:	4b09      	ldr	r3, [pc, #36]	; (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	4a08      	ldr	r2, [pc, #32]	; (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c1e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005c22:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c24:	f7fc fc28 	bl	8002478 <HAL_GetTick>
 8005c28:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005c2a:	e00b      	b.n	8005c44 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005c2c:	f7fc fc24 	bl	8002478 <HAL_GetTick>
 8005c30:	4602      	mov	r2, r0
 8005c32:	697b      	ldr	r3, [r7, #20]
 8005c34:	1ad3      	subs	r3, r2, r3
 8005c36:	2b64      	cmp	r3, #100	; 0x64
 8005c38:	d904      	bls.n	8005c44 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005c3a:	2303      	movs	r3, #3
 8005c3c:	e0bb      	b.n	8005db6 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8005c3e:	bf00      	nop
 8005c40:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005c44:	4b5e      	ldr	r3, [pc, #376]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005c4c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005c50:	d0ec      	beq.n	8005c2c <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d003      	beq.n	8005c66 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d009      	beq.n	8005c7a <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d02e      	beq.n	8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d12a      	bne.n	8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005c7a:	4b51      	ldr	r3, [pc, #324]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005c7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c80:	0c1b      	lsrs	r3, r3, #16
 8005c82:	f003 0303 	and.w	r3, r3, #3
 8005c86:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005c88:	4b4d      	ldr	r3, [pc, #308]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005c8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c8e:	0f1b      	lsrs	r3, r3, #28
 8005c90:	f003 0307 	and.w	r3, r3, #7
 8005c94:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	695b      	ldr	r3, [r3, #20]
 8005c9a:	019a      	lsls	r2, r3, #6
 8005c9c:	693b      	ldr	r3, [r7, #16]
 8005c9e:	041b      	lsls	r3, r3, #16
 8005ca0:	431a      	orrs	r2, r3
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	699b      	ldr	r3, [r3, #24]
 8005ca6:	061b      	lsls	r3, r3, #24
 8005ca8:	431a      	orrs	r2, r3
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	071b      	lsls	r3, r3, #28
 8005cae:	4944      	ldr	r1, [pc, #272]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005cb0:	4313      	orrs	r3, r2
 8005cb2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005cb6:	4b42      	ldr	r3, [pc, #264]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005cb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005cbc:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cc4:	3b01      	subs	r3, #1
 8005cc6:	021b      	lsls	r3, r3, #8
 8005cc8:	493d      	ldr	r1, [pc, #244]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d022      	beq.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005ce0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005ce4:	d11d      	bne.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005ce6:	4b36      	ldr	r3, [pc, #216]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005ce8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cec:	0e1b      	lsrs	r3, r3, #24
 8005cee:	f003 030f 	and.w	r3, r3, #15
 8005cf2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005cf4:	4b32      	ldr	r3, [pc, #200]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005cf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cfa:	0f1b      	lsrs	r3, r3, #28
 8005cfc:	f003 0307 	and.w	r3, r3, #7
 8005d00:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	695b      	ldr	r3, [r3, #20]
 8005d06:	019a      	lsls	r2, r3, #6
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6a1b      	ldr	r3, [r3, #32]
 8005d0c:	041b      	lsls	r3, r3, #16
 8005d0e:	431a      	orrs	r2, r3
 8005d10:	693b      	ldr	r3, [r7, #16]
 8005d12:	061b      	lsls	r3, r3, #24
 8005d14:	431a      	orrs	r2, r3
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	071b      	lsls	r3, r3, #28
 8005d1a:	4929      	ldr	r1, [pc, #164]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d1c:	4313      	orrs	r3, r2
 8005d1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f003 0308 	and.w	r3, r3, #8
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d028      	beq.n	8005d80 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005d2e:	4b24      	ldr	r3, [pc, #144]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d34:	0e1b      	lsrs	r3, r3, #24
 8005d36:	f003 030f 	and.w	r3, r3, #15
 8005d3a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005d3c:	4b20      	ldr	r3, [pc, #128]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d42:	0c1b      	lsrs	r3, r3, #16
 8005d44:	f003 0303 	and.w	r3, r3, #3
 8005d48:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	695b      	ldr	r3, [r3, #20]
 8005d4e:	019a      	lsls	r2, r3, #6
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	041b      	lsls	r3, r3, #16
 8005d54:	431a      	orrs	r2, r3
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	061b      	lsls	r3, r3, #24
 8005d5a:	431a      	orrs	r2, r3
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	69db      	ldr	r3, [r3, #28]
 8005d60:	071b      	lsls	r3, r3, #28
 8005d62:	4917      	ldr	r1, [pc, #92]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d64:	4313      	orrs	r3, r2
 8005d66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005d6a:	4b15      	ldr	r3, [pc, #84]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005d70:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d78:	4911      	ldr	r1, [pc, #68]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005d80:	4b0f      	ldr	r3, [pc, #60]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4a0e      	ldr	r2, [pc, #56]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d8a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d8c:	f7fc fb74 	bl	8002478 <HAL_GetTick>
 8005d90:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005d92:	e008      	b.n	8005da6 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005d94:	f7fc fb70 	bl	8002478 <HAL_GetTick>
 8005d98:	4602      	mov	r2, r0
 8005d9a:	697b      	ldr	r3, [r7, #20]
 8005d9c:	1ad3      	subs	r3, r2, r3
 8005d9e:	2b64      	cmp	r3, #100	; 0x64
 8005da0:	d901      	bls.n	8005da6 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005da2:	2303      	movs	r3, #3
 8005da4:	e007      	b.n	8005db6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005da6:	4b06      	ldr	r3, [pc, #24]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005dae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005db2:	d1ef      	bne.n	8005d94 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8005db4:	2300      	movs	r3, #0
}
 8005db6:	4618      	mov	r0, r3
 8005db8:	3720      	adds	r7, #32
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	bd80      	pop	{r7, pc}
 8005dbe:	bf00      	nop
 8005dc0:	40023800 	.word	0x40023800

08005dc4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b084      	sub	sp, #16
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d101      	bne.n	8005dd6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	e09d      	b.n	8005f12 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d108      	bne.n	8005df0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	685b      	ldr	r3, [r3, #4]
 8005de2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005de6:	d009      	beq.n	8005dfc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2200      	movs	r2, #0
 8005dec:	61da      	str	r2, [r3, #28]
 8005dee:	e005      	b.n	8005dfc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2200      	movs	r2, #0
 8005df4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2200      	movs	r2, #0
 8005dfa:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2200      	movs	r2, #0
 8005e00:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005e08:	b2db      	uxtb	r3, r3
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d106      	bne.n	8005e1c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2200      	movs	r2, #0
 8005e12:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005e16:	6878      	ldr	r0, [r7, #4]
 8005e18:	f7fc f83a 	bl	8001e90 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2202      	movs	r2, #2
 8005e20:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	681a      	ldr	r2, [r3, #0]
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e32:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	68db      	ldr	r3, [r3, #12]
 8005e38:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005e3c:	d902      	bls.n	8005e44 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005e3e:	2300      	movs	r3, #0
 8005e40:	60fb      	str	r3, [r7, #12]
 8005e42:	e002      	b.n	8005e4a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005e44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005e48:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	68db      	ldr	r3, [r3, #12]
 8005e4e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005e52:	d007      	beq.n	8005e64 <HAL_SPI_Init+0xa0>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	68db      	ldr	r3, [r3, #12]
 8005e58:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005e5c:	d002      	beq.n	8005e64 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2200      	movs	r2, #0
 8005e62:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	685b      	ldr	r3, [r3, #4]
 8005e68:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	689b      	ldr	r3, [r3, #8]
 8005e70:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005e74:	431a      	orrs	r2, r3
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	691b      	ldr	r3, [r3, #16]
 8005e7a:	f003 0302 	and.w	r3, r3, #2
 8005e7e:	431a      	orrs	r2, r3
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	695b      	ldr	r3, [r3, #20]
 8005e84:	f003 0301 	and.w	r3, r3, #1
 8005e88:	431a      	orrs	r2, r3
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	699b      	ldr	r3, [r3, #24]
 8005e8e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005e92:	431a      	orrs	r2, r3
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	69db      	ldr	r3, [r3, #28]
 8005e98:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005e9c:	431a      	orrs	r2, r3
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6a1b      	ldr	r3, [r3, #32]
 8005ea2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ea6:	ea42 0103 	orr.w	r1, r2, r3
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005eae:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	430a      	orrs	r2, r1
 8005eb8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	699b      	ldr	r3, [r3, #24]
 8005ebe:	0c1b      	lsrs	r3, r3, #16
 8005ec0:	f003 0204 	and.w	r2, r3, #4
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ec8:	f003 0310 	and.w	r3, r3, #16
 8005ecc:	431a      	orrs	r2, r3
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ed2:	f003 0308 	and.w	r3, r3, #8
 8005ed6:	431a      	orrs	r2, r3
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	68db      	ldr	r3, [r3, #12]
 8005edc:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005ee0:	ea42 0103 	orr.w	r1, r2, r3
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	430a      	orrs	r2, r1
 8005ef0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	69da      	ldr	r2, [r3, #28]
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005f00:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2200      	movs	r2, #0
 8005f06:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2201      	movs	r2, #1
 8005f0c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005f10:	2300      	movs	r3, #0
}
 8005f12:	4618      	mov	r0, r3
 8005f14:	3710      	adds	r7, #16
 8005f16:	46bd      	mov	sp, r7
 8005f18:	bd80      	pop	{r7, pc}
	...

08005f1c <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	b087      	sub	sp, #28
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	60f8      	str	r0, [r7, #12]
 8005f24:	60b9      	str	r1, [r7, #8]
 8005f26:	607a      	str	r2, [r7, #4]
 8005f28:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005f34:	2b01      	cmp	r3, #1
 8005f36:	d101      	bne.n	8005f3c <HAL_SPI_TransmitReceive_IT+0x20>
 8005f38:	2302      	movs	r3, #2
 8005f3a:	e091      	b.n	8006060 <HAL_SPI_TransmitReceive_IT+0x144>
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	2201      	movs	r2, #1
 8005f40:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005f4a:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005f52:	7dbb      	ldrb	r3, [r7, #22]
 8005f54:	2b01      	cmp	r3, #1
 8005f56:	d00d      	beq.n	8005f74 <HAL_SPI_TransmitReceive_IT+0x58>
 8005f58:	693b      	ldr	r3, [r7, #16]
 8005f5a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005f5e:	d106      	bne.n	8005f6e <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	689b      	ldr	r3, [r3, #8]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d102      	bne.n	8005f6e <HAL_SPI_TransmitReceive_IT+0x52>
 8005f68:	7dbb      	ldrb	r3, [r7, #22]
 8005f6a:	2b04      	cmp	r3, #4
 8005f6c:	d002      	beq.n	8005f74 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 8005f6e:	2302      	movs	r3, #2
 8005f70:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005f72:	e070      	b.n	8006056 <HAL_SPI_TransmitReceive_IT+0x13a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d005      	beq.n	8005f86 <HAL_SPI_TransmitReceive_IT+0x6a>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d002      	beq.n	8005f86 <HAL_SPI_TransmitReceive_IT+0x6a>
 8005f80:	887b      	ldrh	r3, [r7, #2]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d102      	bne.n	8005f8c <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 8005f86:	2301      	movs	r3, #1
 8005f88:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005f8a:	e064      	b.n	8006056 <HAL_SPI_TransmitReceive_IT+0x13a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005f92:	b2db      	uxtb	r3, r3
 8005f94:	2b04      	cmp	r3, #4
 8005f96:	d003      	beq.n	8005fa0 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	2205      	movs	r2, #5
 8005f9c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	68ba      	ldr	r2, [r7, #8]
 8005faa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	887a      	ldrh	r2, [r7, #2]
 8005fb0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	887a      	ldrh	r2, [r7, #2]
 8005fb6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	687a      	ldr	r2, [r7, #4]
 8005fbc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	887a      	ldrh	r2, [r7, #2]
 8005fc2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	887a      	ldrh	r2, [r7, #2]
 8005fca:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	68db      	ldr	r3, [r3, #12]
 8005fd2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005fd6:	d906      	bls.n	8005fe6 <HAL_SPI_TransmitReceive_IT+0xca>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	4a24      	ldr	r2, [pc, #144]	; (800606c <HAL_SPI_TransmitReceive_IT+0x150>)
 8005fdc:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	4a23      	ldr	r2, [pc, #140]	; (8006070 <HAL_SPI_TransmitReceive_IT+0x154>)
 8005fe2:	651a      	str	r2, [r3, #80]	; 0x50
 8005fe4:	e005      	b.n	8005ff2 <HAL_SPI_TransmitReceive_IT+0xd6>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	4a22      	ldr	r2, [pc, #136]	; (8006074 <HAL_SPI_TransmitReceive_IT+0x158>)
 8005fea:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	4a22      	ldr	r2, [pc, #136]	; (8006078 <HAL_SPI_TransmitReceive_IT+0x15c>)
 8005ff0:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	68db      	ldr	r3, [r3, #12]
 8005ff6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005ffa:	d802      	bhi.n	8006002 <HAL_SPI_TransmitReceive_IT+0xe6>
 8005ffc:	887b      	ldrh	r3, [r7, #2]
 8005ffe:	2b01      	cmp	r3, #1
 8006000:	d908      	bls.n	8006014 <HAL_SPI_TransmitReceive_IT+0xf8>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	685a      	ldr	r2, [r3, #4]
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006010:	605a      	str	r2, [r3, #4]
 8006012:	e007      	b.n	8006024 <HAL_SPI_TransmitReceive_IT+0x108>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	685a      	ldr	r2, [r3, #4]
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006022:	605a      	str	r2, [r3, #4]
  }

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	685a      	ldr	r2, [r3, #4]
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8006032:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800603e:	2b40      	cmp	r3, #64	; 0x40
 8006040:	d008      	beq.n	8006054 <HAL_SPI_TransmitReceive_IT+0x138>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	681a      	ldr	r2, [r3, #0]
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006050:	601a      	str	r2, [r3, #0]
 8006052:	e000      	b.n	8006056 <HAL_SPI_TransmitReceive_IT+0x13a>
  }

error :
 8006054:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	2200      	movs	r2, #0
 800605a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800605e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006060:	4618      	mov	r0, r3
 8006062:	371c      	adds	r7, #28
 8006064:	46bd      	mov	sp, r7
 8006066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606a:	4770      	bx	lr
 800606c:	0800641f 	.word	0x0800641f
 8006070:	08006485 	.word	0x08006485
 8006074:	080062cf 	.word	0x080062cf
 8006078:	0800638d 	.word	0x0800638d

0800607c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800607c:	b580      	push	{r7, lr}
 800607e:	b088      	sub	sp, #32
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	685b      	ldr	r3, [r3, #4]
 800608a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	689b      	ldr	r3, [r3, #8]
 8006092:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006094:	69bb      	ldr	r3, [r7, #24]
 8006096:	099b      	lsrs	r3, r3, #6
 8006098:	f003 0301 	and.w	r3, r3, #1
 800609c:	2b00      	cmp	r3, #0
 800609e:	d10f      	bne.n	80060c0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80060a0:	69bb      	ldr	r3, [r7, #24]
 80060a2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d00a      	beq.n	80060c0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80060aa:	69fb      	ldr	r3, [r7, #28]
 80060ac:	099b      	lsrs	r3, r3, #6
 80060ae:	f003 0301 	and.w	r3, r3, #1
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d004      	beq.n	80060c0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80060ba:	6878      	ldr	r0, [r7, #4]
 80060bc:	4798      	blx	r3
    return;
 80060be:	e0d7      	b.n	8006270 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80060c0:	69bb      	ldr	r3, [r7, #24]
 80060c2:	085b      	lsrs	r3, r3, #1
 80060c4:	f003 0301 	and.w	r3, r3, #1
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d00a      	beq.n	80060e2 <HAL_SPI_IRQHandler+0x66>
 80060cc:	69fb      	ldr	r3, [r7, #28]
 80060ce:	09db      	lsrs	r3, r3, #7
 80060d0:	f003 0301 	and.w	r3, r3, #1
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d004      	beq.n	80060e2 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80060dc:	6878      	ldr	r0, [r7, #4]
 80060de:	4798      	blx	r3
    return;
 80060e0:	e0c6      	b.n	8006270 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80060e2:	69bb      	ldr	r3, [r7, #24]
 80060e4:	095b      	lsrs	r3, r3, #5
 80060e6:	f003 0301 	and.w	r3, r3, #1
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d10c      	bne.n	8006108 <HAL_SPI_IRQHandler+0x8c>
 80060ee:	69bb      	ldr	r3, [r7, #24]
 80060f0:	099b      	lsrs	r3, r3, #6
 80060f2:	f003 0301 	and.w	r3, r3, #1
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d106      	bne.n	8006108 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80060fa:	69bb      	ldr	r3, [r7, #24]
 80060fc:	0a1b      	lsrs	r3, r3, #8
 80060fe:	f003 0301 	and.w	r3, r3, #1
 8006102:	2b00      	cmp	r3, #0
 8006104:	f000 80b4 	beq.w	8006270 <HAL_SPI_IRQHandler+0x1f4>
 8006108:	69fb      	ldr	r3, [r7, #28]
 800610a:	095b      	lsrs	r3, r3, #5
 800610c:	f003 0301 	and.w	r3, r3, #1
 8006110:	2b00      	cmp	r3, #0
 8006112:	f000 80ad 	beq.w	8006270 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006116:	69bb      	ldr	r3, [r7, #24]
 8006118:	099b      	lsrs	r3, r3, #6
 800611a:	f003 0301 	and.w	r3, r3, #1
 800611e:	2b00      	cmp	r3, #0
 8006120:	d023      	beq.n	800616a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006128:	b2db      	uxtb	r3, r3
 800612a:	2b03      	cmp	r3, #3
 800612c:	d011      	beq.n	8006152 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006132:	f043 0204 	orr.w	r2, r3, #4
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800613a:	2300      	movs	r3, #0
 800613c:	617b      	str	r3, [r7, #20]
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	68db      	ldr	r3, [r3, #12]
 8006144:	617b      	str	r3, [r7, #20]
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	617b      	str	r3, [r7, #20]
 800614e:	697b      	ldr	r3, [r7, #20]
 8006150:	e00b      	b.n	800616a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006152:	2300      	movs	r3, #0
 8006154:	613b      	str	r3, [r7, #16]
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	68db      	ldr	r3, [r3, #12]
 800615c:	613b      	str	r3, [r7, #16]
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	689b      	ldr	r3, [r3, #8]
 8006164:	613b      	str	r3, [r7, #16]
 8006166:	693b      	ldr	r3, [r7, #16]
        return;
 8006168:	e082      	b.n	8006270 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800616a:	69bb      	ldr	r3, [r7, #24]
 800616c:	095b      	lsrs	r3, r3, #5
 800616e:	f003 0301 	and.w	r3, r3, #1
 8006172:	2b00      	cmp	r3, #0
 8006174:	d014      	beq.n	80061a0 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800617a:	f043 0201 	orr.w	r2, r3, #1
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006182:	2300      	movs	r3, #0
 8006184:	60fb      	str	r3, [r7, #12]
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	689b      	ldr	r3, [r3, #8]
 800618c:	60fb      	str	r3, [r7, #12]
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	681a      	ldr	r2, [r3, #0]
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800619c:	601a      	str	r2, [r3, #0]
 800619e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80061a0:	69bb      	ldr	r3, [r7, #24]
 80061a2:	0a1b      	lsrs	r3, r3, #8
 80061a4:	f003 0301 	and.w	r3, r3, #1
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d00c      	beq.n	80061c6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80061b0:	f043 0208 	orr.w	r2, r3, #8
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80061b8:	2300      	movs	r3, #0
 80061ba:	60bb      	str	r3, [r7, #8]
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	689b      	ldr	r3, [r3, #8]
 80061c2:	60bb      	str	r3, [r7, #8]
 80061c4:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d04f      	beq.n	800626e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	685a      	ldr	r2, [r3, #4]
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80061dc:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2201      	movs	r2, #1
 80061e2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80061e6:	69fb      	ldr	r3, [r7, #28]
 80061e8:	f003 0302 	and.w	r3, r3, #2
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d104      	bne.n	80061fa <HAL_SPI_IRQHandler+0x17e>
 80061f0:	69fb      	ldr	r3, [r7, #28]
 80061f2:	f003 0301 	and.w	r3, r3, #1
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d034      	beq.n	8006264 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	685a      	ldr	r2, [r3, #4]
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f022 0203 	bic.w	r2, r2, #3
 8006208:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800620e:	2b00      	cmp	r3, #0
 8006210:	d011      	beq.n	8006236 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006216:	4a18      	ldr	r2, [pc, #96]	; (8006278 <HAL_SPI_IRQHandler+0x1fc>)
 8006218:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800621e:	4618      	mov	r0, r3
 8006220:	f7fc fb7a 	bl	8002918 <HAL_DMA_Abort_IT>
 8006224:	4603      	mov	r3, r0
 8006226:	2b00      	cmp	r3, #0
 8006228:	d005      	beq.n	8006236 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800622e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800623a:	2b00      	cmp	r3, #0
 800623c:	d016      	beq.n	800626c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006242:	4a0d      	ldr	r2, [pc, #52]	; (8006278 <HAL_SPI_IRQHandler+0x1fc>)
 8006244:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800624a:	4618      	mov	r0, r3
 800624c:	f7fc fb64 	bl	8002918 <HAL_DMA_Abort_IT>
 8006250:	4603      	mov	r3, r0
 8006252:	2b00      	cmp	r3, #0
 8006254:	d00a      	beq.n	800626c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800625a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8006262:	e003      	b.n	800626c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006264:	6878      	ldr	r0, [r7, #4]
 8006266:	f000 f813 	bl	8006290 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800626a:	e000      	b.n	800626e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800626c:	bf00      	nop
    return;
 800626e:	bf00      	nop
  }
}
 8006270:	3720      	adds	r7, #32
 8006272:	46bd      	mov	sp, r7
 8006274:	bd80      	pop	{r7, pc}
 8006276:	bf00      	nop
 8006278:	080062a5 	.word	0x080062a5

0800627c <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800627c:	b480      	push	{r7}
 800627e:	b083      	sub	sp, #12
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8006284:	bf00      	nop
 8006286:	370c      	adds	r7, #12
 8006288:	46bd      	mov	sp, r7
 800628a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628e:	4770      	bx	lr

08006290 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006290:	b480      	push	{r7}
 8006292:	b083      	sub	sp, #12
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006298:	bf00      	nop
 800629a:	370c      	adds	r7, #12
 800629c:	46bd      	mov	sp, r7
 800629e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a2:	4770      	bx	lr

080062a4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b084      	sub	sp, #16
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062b0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	2200      	movs	r2, #0
 80062b6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	2200      	movs	r2, #0
 80062be:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80062c0:	68f8      	ldr	r0, [r7, #12]
 80062c2:	f7ff ffe5 	bl	8006290 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80062c6:	bf00      	nop
 80062c8:	3710      	adds	r7, #16
 80062ca:	46bd      	mov	sp, r7
 80062cc:	bd80      	pop	{r7, pc}

080062ce <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80062ce:	b580      	push	{r7, lr}
 80062d0:	b082      	sub	sp, #8
 80062d2:	af00      	add	r7, sp, #0
 80062d4:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80062dc:	b29b      	uxth	r3, r3
 80062de:	2b01      	cmp	r3, #1
 80062e0:	d923      	bls.n	800632a <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	68da      	ldr	r2, [r3, #12]
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062ec:	b292      	uxth	r2, r2
 80062ee:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062f4:	1c9a      	adds	r2, r3, #2
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount -= 2U;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006300:	b29b      	uxth	r3, r3
 8006302:	3b02      	subs	r3, #2
 8006304:	b29a      	uxth	r2, r3
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    if (hspi->RxXferCount == 1U)
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006312:	b29b      	uxth	r3, r3
 8006314:	2b01      	cmp	r3, #1
 8006316:	d11f      	bne.n	8006358 <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	685a      	ldr	r2, [r3, #4]
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006326:	605a      	str	r2, [r3, #4]
 8006328:	e016      	b.n	8006358 <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f103 020c 	add.w	r2, r3, #12
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006336:	7812      	ldrb	r2, [r2, #0]
 8006338:	b2d2      	uxtb	r2, r2
 800633a:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006340:	1c5a      	adds	r2, r3, #1
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount--;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800634c:	b29b      	uxth	r3, r3
 800634e:	3b01      	subs	r3, #1
 8006350:	b29a      	uxth	r2, r3
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800635e:	b29b      	uxth	r3, r3
 8006360:	2b00      	cmp	r3, #0
 8006362:	d10f      	bne.n	8006384 <SPI_2linesRxISR_8BIT+0xb6>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	685a      	ldr	r2, [r3, #4]
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006372:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006378:	b29b      	uxth	r3, r3
 800637a:	2b00      	cmp	r3, #0
 800637c:	d102      	bne.n	8006384 <SPI_2linesRxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	f000 fa38 	bl	80067f4 <SPI_CloseRxTx_ISR>
    }
  }
}
 8006384:	bf00      	nop
 8006386:	3708      	adds	r7, #8
 8006388:	46bd      	mov	sp, r7
 800638a:	bd80      	pop	{r7, pc}

0800638c <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b082      	sub	sp, #8
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006398:	b29b      	uxth	r3, r3
 800639a:	2b01      	cmp	r3, #1
 800639c:	d912      	bls.n	80063c4 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063a2:	881a      	ldrh	r2, [r3, #0]
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063ae:	1c9a      	adds	r2, r3, #2
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount -= 2U;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80063b8:	b29b      	uxth	r3, r3
 80063ba:	3b02      	subs	r3, #2
 80063bc:	b29a      	uxth	r2, r3
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80063c2:	e012      	b.n	80063ea <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	330c      	adds	r3, #12
 80063ce:	7812      	ldrb	r2, [r2, #0]
 80063d0:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063d6:	1c5a      	adds	r2, r3, #1
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount--;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80063e0:	b29b      	uxth	r3, r3
 80063e2:	3b01      	subs	r3, #1
 80063e4:	b29a      	uxth	r2, r3
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	87da      	strh	r2, [r3, #62]	; 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80063ee:	b29b      	uxth	r3, r3
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d110      	bne.n	8006416 <SPI_2linesTxISR_8BIT+0x8a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	685a      	ldr	r2, [r3, #4]
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006402:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800640a:	b29b      	uxth	r3, r3
 800640c:	2b00      	cmp	r3, #0
 800640e:	d102      	bne.n	8006416 <SPI_2linesTxISR_8BIT+0x8a>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006410:	6878      	ldr	r0, [r7, #4]
 8006412:	f000 f9ef 	bl	80067f4 <SPI_CloseRxTx_ISR>
    }
  }
}
 8006416:	bf00      	nop
 8006418:	3708      	adds	r7, #8
 800641a:	46bd      	mov	sp, r7
 800641c:	bd80      	pop	{r7, pc}

0800641e <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800641e:	b580      	push	{r7, lr}
 8006420:	b082      	sub	sp, #8
 8006422:	af00      	add	r7, sp, #0
 8006424:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	68da      	ldr	r2, [r3, #12]
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006430:	b292      	uxth	r2, r2
 8006432:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006438:	1c9a      	adds	r2, r3, #2
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006444:	b29b      	uxth	r3, r3
 8006446:	3b01      	subs	r3, #1
 8006448:	b29a      	uxth	r2, r3
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  if (hspi->RxXferCount == 0U)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006456:	b29b      	uxth	r3, r3
 8006458:	2b00      	cmp	r3, #0
 800645a:	d10f      	bne.n	800647c <SPI_2linesRxISR_16BIT+0x5e>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	685a      	ldr	r2, [r3, #4]
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800646a:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006470:	b29b      	uxth	r3, r3
 8006472:	2b00      	cmp	r3, #0
 8006474:	d102      	bne.n	800647c <SPI_2linesRxISR_16BIT+0x5e>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006476:	6878      	ldr	r0, [r7, #4]
 8006478:	f000 f9bc 	bl	80067f4 <SPI_CloseRxTx_ISR>
    }
  }
}
 800647c:	bf00      	nop
 800647e:	3708      	adds	r7, #8
 8006480:	46bd      	mov	sp, r7
 8006482:	bd80      	pop	{r7, pc}

08006484 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006484:	b580      	push	{r7, lr}
 8006486:	b082      	sub	sp, #8
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006490:	881a      	ldrh	r2, [r3, #0]
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800649c:	1c9a      	adds	r2, r3, #2
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064a6:	b29b      	uxth	r3, r3
 80064a8:	3b01      	subs	r3, #1
 80064aa:	b29a      	uxth	r2, r3
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064b4:	b29b      	uxth	r3, r3
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d110      	bne.n	80064dc <SPI_2linesTxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	685a      	ldr	r2, [r3, #4]
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80064c8:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80064d0:	b29b      	uxth	r3, r3
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d102      	bne.n	80064dc <SPI_2linesTxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 80064d6:	6878      	ldr	r0, [r7, #4]
 80064d8:	f000 f98c 	bl	80067f4 <SPI_CloseRxTx_ISR>
    }
  }
}
 80064dc:	bf00      	nop
 80064de:	3708      	adds	r7, #8
 80064e0:	46bd      	mov	sp, r7
 80064e2:	bd80      	pop	{r7, pc}

080064e4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b088      	sub	sp, #32
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	60f8      	str	r0, [r7, #12]
 80064ec:	60b9      	str	r1, [r7, #8]
 80064ee:	603b      	str	r3, [r7, #0]
 80064f0:	4613      	mov	r3, r2
 80064f2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80064f4:	f7fb ffc0 	bl	8002478 <HAL_GetTick>
 80064f8:	4602      	mov	r2, r0
 80064fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064fc:	1a9b      	subs	r3, r3, r2
 80064fe:	683a      	ldr	r2, [r7, #0]
 8006500:	4413      	add	r3, r2
 8006502:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006504:	f7fb ffb8 	bl	8002478 <HAL_GetTick>
 8006508:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800650a:	4b39      	ldr	r3, [pc, #228]	; (80065f0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	015b      	lsls	r3, r3, #5
 8006510:	0d1b      	lsrs	r3, r3, #20
 8006512:	69fa      	ldr	r2, [r7, #28]
 8006514:	fb02 f303 	mul.w	r3, r2, r3
 8006518:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800651a:	e054      	b.n	80065c6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006522:	d050      	beq.n	80065c6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006524:	f7fb ffa8 	bl	8002478 <HAL_GetTick>
 8006528:	4602      	mov	r2, r0
 800652a:	69bb      	ldr	r3, [r7, #24]
 800652c:	1ad3      	subs	r3, r2, r3
 800652e:	69fa      	ldr	r2, [r7, #28]
 8006530:	429a      	cmp	r2, r3
 8006532:	d902      	bls.n	800653a <SPI_WaitFlagStateUntilTimeout+0x56>
 8006534:	69fb      	ldr	r3, [r7, #28]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d13d      	bne.n	80065b6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	685a      	ldr	r2, [r3, #4]
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006548:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	685b      	ldr	r3, [r3, #4]
 800654e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006552:	d111      	bne.n	8006578 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	689b      	ldr	r3, [r3, #8]
 8006558:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800655c:	d004      	beq.n	8006568 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	689b      	ldr	r3, [r3, #8]
 8006562:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006566:	d107      	bne.n	8006578 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	681a      	ldr	r2, [r3, #0]
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006576:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800657c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006580:	d10f      	bne.n	80065a2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	681a      	ldr	r2, [r3, #0]
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006590:	601a      	str	r2, [r3, #0]
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	681a      	ldr	r2, [r3, #0]
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80065a0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	2201      	movs	r2, #1
 80065a6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	2200      	movs	r2, #0
 80065ae:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80065b2:	2303      	movs	r3, #3
 80065b4:	e017      	b.n	80065e6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80065b6:	697b      	ldr	r3, [r7, #20]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d101      	bne.n	80065c0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80065bc:	2300      	movs	r3, #0
 80065be:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80065c0:	697b      	ldr	r3, [r7, #20]
 80065c2:	3b01      	subs	r3, #1
 80065c4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	689a      	ldr	r2, [r3, #8]
 80065cc:	68bb      	ldr	r3, [r7, #8]
 80065ce:	4013      	ands	r3, r2
 80065d0:	68ba      	ldr	r2, [r7, #8]
 80065d2:	429a      	cmp	r2, r3
 80065d4:	bf0c      	ite	eq
 80065d6:	2301      	moveq	r3, #1
 80065d8:	2300      	movne	r3, #0
 80065da:	b2db      	uxtb	r3, r3
 80065dc:	461a      	mov	r2, r3
 80065de:	79fb      	ldrb	r3, [r7, #7]
 80065e0:	429a      	cmp	r2, r3
 80065e2:	d19b      	bne.n	800651c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80065e4:	2300      	movs	r3, #0
}
 80065e6:	4618      	mov	r0, r3
 80065e8:	3720      	adds	r7, #32
 80065ea:	46bd      	mov	sp, r7
 80065ec:	bd80      	pop	{r7, pc}
 80065ee:	bf00      	nop
 80065f0:	20000004 	.word	0x20000004

080065f4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b08a      	sub	sp, #40	; 0x28
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	60f8      	str	r0, [r7, #12]
 80065fc:	60b9      	str	r1, [r7, #8]
 80065fe:	607a      	str	r2, [r7, #4]
 8006600:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006602:	2300      	movs	r3, #0
 8006604:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006606:	f7fb ff37 	bl	8002478 <HAL_GetTick>
 800660a:	4602      	mov	r2, r0
 800660c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800660e:	1a9b      	subs	r3, r3, r2
 8006610:	683a      	ldr	r2, [r7, #0]
 8006612:	4413      	add	r3, r2
 8006614:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8006616:	f7fb ff2f 	bl	8002478 <HAL_GetTick>
 800661a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	330c      	adds	r3, #12
 8006622:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006624:	4b3d      	ldr	r3, [pc, #244]	; (800671c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006626:	681a      	ldr	r2, [r3, #0]
 8006628:	4613      	mov	r3, r2
 800662a:	009b      	lsls	r3, r3, #2
 800662c:	4413      	add	r3, r2
 800662e:	00da      	lsls	r2, r3, #3
 8006630:	1ad3      	subs	r3, r2, r3
 8006632:	0d1b      	lsrs	r3, r3, #20
 8006634:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006636:	fb02 f303 	mul.w	r3, r2, r3
 800663a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800663c:	e060      	b.n	8006700 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800663e:	68bb      	ldr	r3, [r7, #8]
 8006640:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006644:	d107      	bne.n	8006656 <SPI_WaitFifoStateUntilTimeout+0x62>
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d104      	bne.n	8006656 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800664c:	69fb      	ldr	r3, [r7, #28]
 800664e:	781b      	ldrb	r3, [r3, #0]
 8006650:	b2db      	uxtb	r3, r3
 8006652:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006654:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	f1b3 3fff 	cmp.w	r3, #4294967295
 800665c:	d050      	beq.n	8006700 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800665e:	f7fb ff0b 	bl	8002478 <HAL_GetTick>
 8006662:	4602      	mov	r2, r0
 8006664:	6a3b      	ldr	r3, [r7, #32]
 8006666:	1ad3      	subs	r3, r2, r3
 8006668:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800666a:	429a      	cmp	r2, r3
 800666c:	d902      	bls.n	8006674 <SPI_WaitFifoStateUntilTimeout+0x80>
 800666e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006670:	2b00      	cmp	r3, #0
 8006672:	d13d      	bne.n	80066f0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	685a      	ldr	r2, [r3, #4]
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006682:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	685b      	ldr	r3, [r3, #4]
 8006688:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800668c:	d111      	bne.n	80066b2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	689b      	ldr	r3, [r3, #8]
 8006692:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006696:	d004      	beq.n	80066a2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	689b      	ldr	r3, [r3, #8]
 800669c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066a0:	d107      	bne.n	80066b2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	681a      	ldr	r2, [r3, #0]
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80066b0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80066ba:	d10f      	bne.n	80066dc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	681a      	ldr	r2, [r3, #0]
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80066ca:	601a      	str	r2, [r3, #0]
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	681a      	ldr	r2, [r3, #0]
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80066da:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	2201      	movs	r2, #1
 80066e0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	2200      	movs	r2, #0
 80066e8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80066ec:	2303      	movs	r3, #3
 80066ee:	e010      	b.n	8006712 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80066f0:	69bb      	ldr	r3, [r7, #24]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d101      	bne.n	80066fa <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80066f6:	2300      	movs	r3, #0
 80066f8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80066fa:	69bb      	ldr	r3, [r7, #24]
 80066fc:	3b01      	subs	r3, #1
 80066fe:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	689a      	ldr	r2, [r3, #8]
 8006706:	68bb      	ldr	r3, [r7, #8]
 8006708:	4013      	ands	r3, r2
 800670a:	687a      	ldr	r2, [r7, #4]
 800670c:	429a      	cmp	r2, r3
 800670e:	d196      	bne.n	800663e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006710:	2300      	movs	r3, #0
}
 8006712:	4618      	mov	r0, r3
 8006714:	3728      	adds	r7, #40	; 0x28
 8006716:	46bd      	mov	sp, r7
 8006718:	bd80      	pop	{r7, pc}
 800671a:	bf00      	nop
 800671c:	20000004 	.word	0x20000004

08006720 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b088      	sub	sp, #32
 8006724:	af02      	add	r7, sp, #8
 8006726:	60f8      	str	r0, [r7, #12]
 8006728:	60b9      	str	r1, [r7, #8]
 800672a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	9300      	str	r3, [sp, #0]
 8006730:	68bb      	ldr	r3, [r7, #8]
 8006732:	2200      	movs	r2, #0
 8006734:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8006738:	68f8      	ldr	r0, [r7, #12]
 800673a:	f7ff ff5b 	bl	80065f4 <SPI_WaitFifoStateUntilTimeout>
 800673e:	4603      	mov	r3, r0
 8006740:	2b00      	cmp	r3, #0
 8006742:	d007      	beq.n	8006754 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006748:	f043 0220 	orr.w	r2, r3, #32
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006750:	2303      	movs	r3, #3
 8006752:	e046      	b.n	80067e2 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006754:	4b25      	ldr	r3, [pc, #148]	; (80067ec <SPI_EndRxTxTransaction+0xcc>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	4a25      	ldr	r2, [pc, #148]	; (80067f0 <SPI_EndRxTxTransaction+0xd0>)
 800675a:	fba2 2303 	umull	r2, r3, r2, r3
 800675e:	0d5b      	lsrs	r3, r3, #21
 8006760:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006764:	fb02 f303 	mul.w	r3, r2, r3
 8006768:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	685b      	ldr	r3, [r3, #4]
 800676e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006772:	d112      	bne.n	800679a <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	9300      	str	r3, [sp, #0]
 8006778:	68bb      	ldr	r3, [r7, #8]
 800677a:	2200      	movs	r2, #0
 800677c:	2180      	movs	r1, #128	; 0x80
 800677e:	68f8      	ldr	r0, [r7, #12]
 8006780:	f7ff feb0 	bl	80064e4 <SPI_WaitFlagStateUntilTimeout>
 8006784:	4603      	mov	r3, r0
 8006786:	2b00      	cmp	r3, #0
 8006788:	d016      	beq.n	80067b8 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800678e:	f043 0220 	orr.w	r2, r3, #32
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8006796:	2303      	movs	r3, #3
 8006798:	e023      	b.n	80067e2 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800679a:	697b      	ldr	r3, [r7, #20]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d00a      	beq.n	80067b6 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 80067a0:	697b      	ldr	r3, [r7, #20]
 80067a2:	3b01      	subs	r3, #1
 80067a4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	689b      	ldr	r3, [r3, #8]
 80067ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067b0:	2b80      	cmp	r3, #128	; 0x80
 80067b2:	d0f2      	beq.n	800679a <SPI_EndRxTxTransaction+0x7a>
 80067b4:	e000      	b.n	80067b8 <SPI_EndRxTxTransaction+0x98>
        break;
 80067b6:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	9300      	str	r3, [sp, #0]
 80067bc:	68bb      	ldr	r3, [r7, #8]
 80067be:	2200      	movs	r2, #0
 80067c0:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80067c4:	68f8      	ldr	r0, [r7, #12]
 80067c6:	f7ff ff15 	bl	80065f4 <SPI_WaitFifoStateUntilTimeout>
 80067ca:	4603      	mov	r3, r0
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d007      	beq.n	80067e0 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80067d4:	f043 0220 	orr.w	r2, r3, #32
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80067dc:	2303      	movs	r3, #3
 80067de:	e000      	b.n	80067e2 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 80067e0:	2300      	movs	r3, #0
}
 80067e2:	4618      	mov	r0, r3
 80067e4:	3718      	adds	r7, #24
 80067e6:	46bd      	mov	sp, r7
 80067e8:	bd80      	pop	{r7, pc}
 80067ea:	bf00      	nop
 80067ec:	20000004 	.word	0x20000004
 80067f0:	165e9f81 	.word	0x165e9f81

080067f4 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 80067f4:	b580      	push	{r7, lr}
 80067f6:	b084      	sub	sp, #16
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80067fc:	f7fb fe3c 	bl	8002478 <HAL_GetTick>
 8006800:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	685a      	ldr	r2, [r3, #4]
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	f022 0220 	bic.w	r2, r2, #32
 8006810:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006812:	68fa      	ldr	r2, [r7, #12]
 8006814:	2164      	movs	r1, #100	; 0x64
 8006816:	6878      	ldr	r0, [r7, #4]
 8006818:	f7ff ff82 	bl	8006720 <SPI_EndRxTxTransaction>
 800681c:	4603      	mov	r3, r0
 800681e:	2b00      	cmp	r3, #0
 8006820:	d005      	beq.n	800682e <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006826:	f043 0220 	orr.w	r2, r3, #32
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	661a      	str	r2, [r3, #96]	; 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006832:	2b00      	cmp	r3, #0
 8006834:	d115      	bne.n	8006862 <SPI_CloseRxTx_ISR+0x6e>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800683c:	b2db      	uxtb	r3, r3
 800683e:	2b04      	cmp	r3, #4
 8006840:	d107      	bne.n	8006852 <SPI_CloseRxTx_ISR+0x5e>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2201      	movs	r2, #1
 8006846:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 800684a:	6878      	ldr	r0, [r7, #4]
 800684c:	f7ff fd16 	bl	800627c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8006850:	e00e      	b.n	8006870 <SPI_CloseRxTx_ISR+0x7c>
        hspi->State = HAL_SPI_STATE_READY;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	2201      	movs	r2, #1
 8006856:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 800685a:	6878      	ldr	r0, [r7, #4]
 800685c:	f7fb f8f0 	bl	8001a40 <HAL_SPI_TxRxCpltCallback>
}
 8006860:	e006      	b.n	8006870 <SPI_CloseRxTx_ISR+0x7c>
      hspi->State = HAL_SPI_STATE_READY;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	2201      	movs	r2, #1
 8006866:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      HAL_SPI_ErrorCallback(hspi);
 800686a:	6878      	ldr	r0, [r7, #4]
 800686c:	f7ff fd10 	bl	8006290 <HAL_SPI_ErrorCallback>
}
 8006870:	bf00      	nop
 8006872:	3710      	adds	r7, #16
 8006874:	46bd      	mov	sp, r7
 8006876:	bd80      	pop	{r7, pc}

08006878 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006878:	b580      	push	{r7, lr}
 800687a:	b082      	sub	sp, #8
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2b00      	cmp	r3, #0
 8006884:	d101      	bne.n	800688a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006886:	2301      	movs	r3, #1
 8006888:	e040      	b.n	800690c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800688e:	2b00      	cmp	r3, #0
 8006890:	d106      	bne.n	80068a0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	2200      	movs	r2, #0
 8006896:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800689a:	6878      	ldr	r0, [r7, #4]
 800689c:	f7fb fbaa 	bl	8001ff4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2224      	movs	r2, #36	; 0x24
 80068a4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	681a      	ldr	r2, [r3, #0]
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f022 0201 	bic.w	r2, r2, #1
 80068b4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80068b6:	6878      	ldr	r0, [r7, #4]
 80068b8:	f000 f990 	bl	8006bdc <UART_SetConfig>
 80068bc:	4603      	mov	r3, r0
 80068be:	2b01      	cmp	r3, #1
 80068c0:	d101      	bne.n	80068c6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80068c2:	2301      	movs	r3, #1
 80068c4:	e022      	b.n	800690c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d002      	beq.n	80068d4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80068ce:	6878      	ldr	r0, [r7, #4]
 80068d0:	f000 fbe6 	bl	80070a0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	685a      	ldr	r2, [r3, #4]
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80068e2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	689a      	ldr	r2, [r3, #8]
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80068f2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	681a      	ldr	r2, [r3, #0]
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f042 0201 	orr.w	r2, r2, #1
 8006902:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006904:	6878      	ldr	r0, [r7, #4]
 8006906:	f000 fc6d 	bl	80071e4 <UART_CheckIdleState>
 800690a:	4603      	mov	r3, r0
}
 800690c:	4618      	mov	r0, r3
 800690e:	3708      	adds	r7, #8
 8006910:	46bd      	mov	sp, r7
 8006912:	bd80      	pop	{r7, pc}

08006914 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006914:	b580      	push	{r7, lr}
 8006916:	b08a      	sub	sp, #40	; 0x28
 8006918:	af02      	add	r7, sp, #8
 800691a:	60f8      	str	r0, [r7, #12]
 800691c:	60b9      	str	r1, [r7, #8]
 800691e:	603b      	str	r3, [r7, #0]
 8006920:	4613      	mov	r3, r2
 8006922:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006928:	2b20      	cmp	r3, #32
 800692a:	f040 8081 	bne.w	8006a30 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 800692e:	68bb      	ldr	r3, [r7, #8]
 8006930:	2b00      	cmp	r3, #0
 8006932:	d002      	beq.n	800693a <HAL_UART_Transmit+0x26>
 8006934:	88fb      	ldrh	r3, [r7, #6]
 8006936:	2b00      	cmp	r3, #0
 8006938:	d101      	bne.n	800693e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800693a:	2301      	movs	r3, #1
 800693c:	e079      	b.n	8006a32 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006944:	2b01      	cmp	r3, #1
 8006946:	d101      	bne.n	800694c <HAL_UART_Transmit+0x38>
 8006948:	2302      	movs	r3, #2
 800694a:	e072      	b.n	8006a32 <HAL_UART_Transmit+0x11e>
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	2201      	movs	r2, #1
 8006950:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	2200      	movs	r2, #0
 8006958:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	2221      	movs	r2, #33	; 0x21
 8006960:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006962:	f7fb fd89 	bl	8002478 <HAL_GetTick>
 8006966:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	88fa      	ldrh	r2, [r7, #6]
 800696c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	88fa      	ldrh	r2, [r7, #6]
 8006974:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	689b      	ldr	r3, [r3, #8]
 800697c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006980:	d108      	bne.n	8006994 <HAL_UART_Transmit+0x80>
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	691b      	ldr	r3, [r3, #16]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d104      	bne.n	8006994 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800698a:	2300      	movs	r3, #0
 800698c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800698e:	68bb      	ldr	r3, [r7, #8]
 8006990:	61bb      	str	r3, [r7, #24]
 8006992:	e003      	b.n	800699c <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8006994:	68bb      	ldr	r3, [r7, #8]
 8006996:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006998:	2300      	movs	r3, #0
 800699a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	2200      	movs	r2, #0
 80069a0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80069a4:	e02c      	b.n	8006a00 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	9300      	str	r3, [sp, #0]
 80069aa:	697b      	ldr	r3, [r7, #20]
 80069ac:	2200      	movs	r2, #0
 80069ae:	2180      	movs	r1, #128	; 0x80
 80069b0:	68f8      	ldr	r0, [r7, #12]
 80069b2:	f000 fc60 	bl	8007276 <UART_WaitOnFlagUntilTimeout>
 80069b6:	4603      	mov	r3, r0
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d001      	beq.n	80069c0 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80069bc:	2303      	movs	r3, #3
 80069be:	e038      	b.n	8006a32 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80069c0:	69fb      	ldr	r3, [r7, #28]
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d10b      	bne.n	80069de <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80069c6:	69bb      	ldr	r3, [r7, #24]
 80069c8:	881b      	ldrh	r3, [r3, #0]
 80069ca:	461a      	mov	r2, r3
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80069d4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80069d6:	69bb      	ldr	r3, [r7, #24]
 80069d8:	3302      	adds	r3, #2
 80069da:	61bb      	str	r3, [r7, #24]
 80069dc:	e007      	b.n	80069ee <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80069de:	69fb      	ldr	r3, [r7, #28]
 80069e0:	781a      	ldrb	r2, [r3, #0]
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80069e8:	69fb      	ldr	r3, [r7, #28]
 80069ea:	3301      	adds	r3, #1
 80069ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80069f4:	b29b      	uxth	r3, r3
 80069f6:	3b01      	subs	r3, #1
 80069f8:	b29a      	uxth	r2, r3
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006a06:	b29b      	uxth	r3, r3
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d1cc      	bne.n	80069a6 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	9300      	str	r3, [sp, #0]
 8006a10:	697b      	ldr	r3, [r7, #20]
 8006a12:	2200      	movs	r2, #0
 8006a14:	2140      	movs	r1, #64	; 0x40
 8006a16:	68f8      	ldr	r0, [r7, #12]
 8006a18:	f000 fc2d 	bl	8007276 <UART_WaitOnFlagUntilTimeout>
 8006a1c:	4603      	mov	r3, r0
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d001      	beq.n	8006a26 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8006a22:	2303      	movs	r3, #3
 8006a24:	e005      	b.n	8006a32 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	2220      	movs	r2, #32
 8006a2a:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	e000      	b.n	8006a32 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8006a30:	2302      	movs	r3, #2
  }
}
 8006a32:	4618      	mov	r0, r3
 8006a34:	3720      	adds	r7, #32
 8006a36:	46bd      	mov	sp, r7
 8006a38:	bd80      	pop	{r7, pc}

08006a3a <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a3a:	b580      	push	{r7, lr}
 8006a3c:	b08a      	sub	sp, #40	; 0x28
 8006a3e:	af02      	add	r7, sp, #8
 8006a40:	60f8      	str	r0, [r7, #12]
 8006a42:	60b9      	str	r1, [r7, #8]
 8006a44:	603b      	str	r3, [r7, #0]
 8006a46:	4613      	mov	r3, r2
 8006a48:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006a4e:	2b20      	cmp	r3, #32
 8006a50:	f040 80be 	bne.w	8006bd0 <HAL_UART_Receive+0x196>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a54:	68bb      	ldr	r3, [r7, #8]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d002      	beq.n	8006a60 <HAL_UART_Receive+0x26>
 8006a5a:	88fb      	ldrh	r3, [r7, #6]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d101      	bne.n	8006a64 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8006a60:	2301      	movs	r3, #1
 8006a62:	e0b6      	b.n	8006bd2 <HAL_UART_Receive+0x198>
    }

    __HAL_LOCK(huart);
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006a6a:	2b01      	cmp	r3, #1
 8006a6c:	d101      	bne.n	8006a72 <HAL_UART_Receive+0x38>
 8006a6e:	2302      	movs	r3, #2
 8006a70:	e0af      	b.n	8006bd2 <HAL_UART_Receive+0x198>
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	2201      	movs	r2, #1
 8006a76:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	2222      	movs	r2, #34	; 0x22
 8006a86:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006a8e:	f7fb fcf3 	bl	8002478 <HAL_GetTick>
 8006a92:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	88fa      	ldrh	r2, [r7, #6]
 8006a98:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	88fa      	ldrh	r2, [r7, #6]
 8006aa0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	689b      	ldr	r3, [r3, #8]
 8006aa8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006aac:	d10e      	bne.n	8006acc <HAL_UART_Receive+0x92>
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	691b      	ldr	r3, [r3, #16]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d105      	bne.n	8006ac2 <HAL_UART_Receive+0x88>
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	f240 12ff 	movw	r2, #511	; 0x1ff
 8006abc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006ac0:	e02d      	b.n	8006b1e <HAL_UART_Receive+0xe4>
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	22ff      	movs	r2, #255	; 0xff
 8006ac6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006aca:	e028      	b.n	8006b1e <HAL_UART_Receive+0xe4>
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	689b      	ldr	r3, [r3, #8]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d10d      	bne.n	8006af0 <HAL_UART_Receive+0xb6>
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	691b      	ldr	r3, [r3, #16]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d104      	bne.n	8006ae6 <HAL_UART_Receive+0xac>
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	22ff      	movs	r2, #255	; 0xff
 8006ae0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006ae4:	e01b      	b.n	8006b1e <HAL_UART_Receive+0xe4>
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	227f      	movs	r2, #127	; 0x7f
 8006aea:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006aee:	e016      	b.n	8006b1e <HAL_UART_Receive+0xe4>
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	689b      	ldr	r3, [r3, #8]
 8006af4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006af8:	d10d      	bne.n	8006b16 <HAL_UART_Receive+0xdc>
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	691b      	ldr	r3, [r3, #16]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d104      	bne.n	8006b0c <HAL_UART_Receive+0xd2>
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	227f      	movs	r2, #127	; 0x7f
 8006b06:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006b0a:	e008      	b.n	8006b1e <HAL_UART_Receive+0xe4>
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	223f      	movs	r2, #63	; 0x3f
 8006b10:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006b14:	e003      	b.n	8006b1e <HAL_UART_Receive+0xe4>
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006b24:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	689b      	ldr	r3, [r3, #8]
 8006b2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b2e:	d108      	bne.n	8006b42 <HAL_UART_Receive+0x108>
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	691b      	ldr	r3, [r3, #16]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d104      	bne.n	8006b42 <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 8006b38:	2300      	movs	r3, #0
 8006b3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	61bb      	str	r3, [r7, #24]
 8006b40:	e003      	b.n	8006b4a <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 8006b42:	68bb      	ldr	r3, [r7, #8]
 8006b44:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006b46:	2300      	movs	r3, #0
 8006b48:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8006b52:	e032      	b.n	8006bba <HAL_UART_Receive+0x180>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	9300      	str	r3, [sp, #0]
 8006b58:	697b      	ldr	r3, [r7, #20]
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	2120      	movs	r1, #32
 8006b5e:	68f8      	ldr	r0, [r7, #12]
 8006b60:	f000 fb89 	bl	8007276 <UART_WaitOnFlagUntilTimeout>
 8006b64:	4603      	mov	r3, r0
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d001      	beq.n	8006b6e <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 8006b6a:	2303      	movs	r3, #3
 8006b6c:	e031      	b.n	8006bd2 <HAL_UART_Receive+0x198>
      }
      if (pdata8bits == NULL)
 8006b6e:	69fb      	ldr	r3, [r7, #28]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d10c      	bne.n	8006b8e <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b7a:	b29a      	uxth	r2, r3
 8006b7c:	8a7b      	ldrh	r3, [r7, #18]
 8006b7e:	4013      	ands	r3, r2
 8006b80:	b29a      	uxth	r2, r3
 8006b82:	69bb      	ldr	r3, [r7, #24]
 8006b84:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006b86:	69bb      	ldr	r3, [r7, #24]
 8006b88:	3302      	adds	r3, #2
 8006b8a:	61bb      	str	r3, [r7, #24]
 8006b8c:	e00c      	b.n	8006ba8 <HAL_UART_Receive+0x16e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b94:	b2da      	uxtb	r2, r3
 8006b96:	8a7b      	ldrh	r3, [r7, #18]
 8006b98:	b2db      	uxtb	r3, r3
 8006b9a:	4013      	ands	r3, r2
 8006b9c:	b2da      	uxtb	r2, r3
 8006b9e:	69fb      	ldr	r3, [r7, #28]
 8006ba0:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8006ba2:	69fb      	ldr	r3, [r7, #28]
 8006ba4:	3301      	adds	r3, #1
 8006ba6:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006bae:	b29b      	uxth	r3, r3
 8006bb0:	3b01      	subs	r3, #1
 8006bb2:	b29a      	uxth	r2, r3
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006bc0:	b29b      	uxth	r3, r3
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d1c6      	bne.n	8006b54 <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	2220      	movs	r2, #32
 8006bca:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8006bcc:	2300      	movs	r3, #0
 8006bce:	e000      	b.n	8006bd2 <HAL_UART_Receive+0x198>
  }
  else
  {
    return HAL_BUSY;
 8006bd0:	2302      	movs	r3, #2
  }
}
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	3720      	adds	r7, #32
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	bd80      	pop	{r7, pc}
	...

08006bdc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b088      	sub	sp, #32
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006be4:	2300      	movs	r3, #0
 8006be6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	689a      	ldr	r2, [r3, #8]
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	691b      	ldr	r3, [r3, #16]
 8006bf0:	431a      	orrs	r2, r3
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	695b      	ldr	r3, [r3, #20]
 8006bf6:	431a      	orrs	r2, r3
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	69db      	ldr	r3, [r3, #28]
 8006bfc:	4313      	orrs	r3, r2
 8006bfe:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	681a      	ldr	r2, [r3, #0]
 8006c06:	4ba7      	ldr	r3, [pc, #668]	; (8006ea4 <UART_SetConfig+0x2c8>)
 8006c08:	4013      	ands	r3, r2
 8006c0a:	687a      	ldr	r2, [r7, #4]
 8006c0c:	6812      	ldr	r2, [r2, #0]
 8006c0e:	6979      	ldr	r1, [r7, #20]
 8006c10:	430b      	orrs	r3, r1
 8006c12:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	685b      	ldr	r3, [r3, #4]
 8006c1a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	68da      	ldr	r2, [r3, #12]
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	430a      	orrs	r2, r1
 8006c28:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	699b      	ldr	r3, [r3, #24]
 8006c2e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	6a1b      	ldr	r3, [r3, #32]
 8006c34:	697a      	ldr	r2, [r7, #20]
 8006c36:	4313      	orrs	r3, r2
 8006c38:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	689b      	ldr	r3, [r3, #8]
 8006c40:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	697a      	ldr	r2, [r7, #20]
 8006c4a:	430a      	orrs	r2, r1
 8006c4c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	4a95      	ldr	r2, [pc, #596]	; (8006ea8 <UART_SetConfig+0x2cc>)
 8006c54:	4293      	cmp	r3, r2
 8006c56:	d120      	bne.n	8006c9a <UART_SetConfig+0xbe>
 8006c58:	4b94      	ldr	r3, [pc, #592]	; (8006eac <UART_SetConfig+0x2d0>)
 8006c5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c5e:	f003 0303 	and.w	r3, r3, #3
 8006c62:	2b03      	cmp	r3, #3
 8006c64:	d816      	bhi.n	8006c94 <UART_SetConfig+0xb8>
 8006c66:	a201      	add	r2, pc, #4	; (adr r2, 8006c6c <UART_SetConfig+0x90>)
 8006c68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c6c:	08006c7d 	.word	0x08006c7d
 8006c70:	08006c89 	.word	0x08006c89
 8006c74:	08006c83 	.word	0x08006c83
 8006c78:	08006c8f 	.word	0x08006c8f
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	77fb      	strb	r3, [r7, #31]
 8006c80:	e14f      	b.n	8006f22 <UART_SetConfig+0x346>
 8006c82:	2302      	movs	r3, #2
 8006c84:	77fb      	strb	r3, [r7, #31]
 8006c86:	e14c      	b.n	8006f22 <UART_SetConfig+0x346>
 8006c88:	2304      	movs	r3, #4
 8006c8a:	77fb      	strb	r3, [r7, #31]
 8006c8c:	e149      	b.n	8006f22 <UART_SetConfig+0x346>
 8006c8e:	2308      	movs	r3, #8
 8006c90:	77fb      	strb	r3, [r7, #31]
 8006c92:	e146      	b.n	8006f22 <UART_SetConfig+0x346>
 8006c94:	2310      	movs	r3, #16
 8006c96:	77fb      	strb	r3, [r7, #31]
 8006c98:	e143      	b.n	8006f22 <UART_SetConfig+0x346>
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	4a84      	ldr	r2, [pc, #528]	; (8006eb0 <UART_SetConfig+0x2d4>)
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	d132      	bne.n	8006d0a <UART_SetConfig+0x12e>
 8006ca4:	4b81      	ldr	r3, [pc, #516]	; (8006eac <UART_SetConfig+0x2d0>)
 8006ca6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006caa:	f003 030c 	and.w	r3, r3, #12
 8006cae:	2b0c      	cmp	r3, #12
 8006cb0:	d828      	bhi.n	8006d04 <UART_SetConfig+0x128>
 8006cb2:	a201      	add	r2, pc, #4	; (adr r2, 8006cb8 <UART_SetConfig+0xdc>)
 8006cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cb8:	08006ced 	.word	0x08006ced
 8006cbc:	08006d05 	.word	0x08006d05
 8006cc0:	08006d05 	.word	0x08006d05
 8006cc4:	08006d05 	.word	0x08006d05
 8006cc8:	08006cf9 	.word	0x08006cf9
 8006ccc:	08006d05 	.word	0x08006d05
 8006cd0:	08006d05 	.word	0x08006d05
 8006cd4:	08006d05 	.word	0x08006d05
 8006cd8:	08006cf3 	.word	0x08006cf3
 8006cdc:	08006d05 	.word	0x08006d05
 8006ce0:	08006d05 	.word	0x08006d05
 8006ce4:	08006d05 	.word	0x08006d05
 8006ce8:	08006cff 	.word	0x08006cff
 8006cec:	2300      	movs	r3, #0
 8006cee:	77fb      	strb	r3, [r7, #31]
 8006cf0:	e117      	b.n	8006f22 <UART_SetConfig+0x346>
 8006cf2:	2302      	movs	r3, #2
 8006cf4:	77fb      	strb	r3, [r7, #31]
 8006cf6:	e114      	b.n	8006f22 <UART_SetConfig+0x346>
 8006cf8:	2304      	movs	r3, #4
 8006cfa:	77fb      	strb	r3, [r7, #31]
 8006cfc:	e111      	b.n	8006f22 <UART_SetConfig+0x346>
 8006cfe:	2308      	movs	r3, #8
 8006d00:	77fb      	strb	r3, [r7, #31]
 8006d02:	e10e      	b.n	8006f22 <UART_SetConfig+0x346>
 8006d04:	2310      	movs	r3, #16
 8006d06:	77fb      	strb	r3, [r7, #31]
 8006d08:	e10b      	b.n	8006f22 <UART_SetConfig+0x346>
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	4a69      	ldr	r2, [pc, #420]	; (8006eb4 <UART_SetConfig+0x2d8>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d120      	bne.n	8006d56 <UART_SetConfig+0x17a>
 8006d14:	4b65      	ldr	r3, [pc, #404]	; (8006eac <UART_SetConfig+0x2d0>)
 8006d16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d1a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006d1e:	2b30      	cmp	r3, #48	; 0x30
 8006d20:	d013      	beq.n	8006d4a <UART_SetConfig+0x16e>
 8006d22:	2b30      	cmp	r3, #48	; 0x30
 8006d24:	d814      	bhi.n	8006d50 <UART_SetConfig+0x174>
 8006d26:	2b20      	cmp	r3, #32
 8006d28:	d009      	beq.n	8006d3e <UART_SetConfig+0x162>
 8006d2a:	2b20      	cmp	r3, #32
 8006d2c:	d810      	bhi.n	8006d50 <UART_SetConfig+0x174>
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d002      	beq.n	8006d38 <UART_SetConfig+0x15c>
 8006d32:	2b10      	cmp	r3, #16
 8006d34:	d006      	beq.n	8006d44 <UART_SetConfig+0x168>
 8006d36:	e00b      	b.n	8006d50 <UART_SetConfig+0x174>
 8006d38:	2300      	movs	r3, #0
 8006d3a:	77fb      	strb	r3, [r7, #31]
 8006d3c:	e0f1      	b.n	8006f22 <UART_SetConfig+0x346>
 8006d3e:	2302      	movs	r3, #2
 8006d40:	77fb      	strb	r3, [r7, #31]
 8006d42:	e0ee      	b.n	8006f22 <UART_SetConfig+0x346>
 8006d44:	2304      	movs	r3, #4
 8006d46:	77fb      	strb	r3, [r7, #31]
 8006d48:	e0eb      	b.n	8006f22 <UART_SetConfig+0x346>
 8006d4a:	2308      	movs	r3, #8
 8006d4c:	77fb      	strb	r3, [r7, #31]
 8006d4e:	e0e8      	b.n	8006f22 <UART_SetConfig+0x346>
 8006d50:	2310      	movs	r3, #16
 8006d52:	77fb      	strb	r3, [r7, #31]
 8006d54:	e0e5      	b.n	8006f22 <UART_SetConfig+0x346>
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	4a57      	ldr	r2, [pc, #348]	; (8006eb8 <UART_SetConfig+0x2dc>)
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d120      	bne.n	8006da2 <UART_SetConfig+0x1c6>
 8006d60:	4b52      	ldr	r3, [pc, #328]	; (8006eac <UART_SetConfig+0x2d0>)
 8006d62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d66:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006d6a:	2bc0      	cmp	r3, #192	; 0xc0
 8006d6c:	d013      	beq.n	8006d96 <UART_SetConfig+0x1ba>
 8006d6e:	2bc0      	cmp	r3, #192	; 0xc0
 8006d70:	d814      	bhi.n	8006d9c <UART_SetConfig+0x1c0>
 8006d72:	2b80      	cmp	r3, #128	; 0x80
 8006d74:	d009      	beq.n	8006d8a <UART_SetConfig+0x1ae>
 8006d76:	2b80      	cmp	r3, #128	; 0x80
 8006d78:	d810      	bhi.n	8006d9c <UART_SetConfig+0x1c0>
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d002      	beq.n	8006d84 <UART_SetConfig+0x1a8>
 8006d7e:	2b40      	cmp	r3, #64	; 0x40
 8006d80:	d006      	beq.n	8006d90 <UART_SetConfig+0x1b4>
 8006d82:	e00b      	b.n	8006d9c <UART_SetConfig+0x1c0>
 8006d84:	2300      	movs	r3, #0
 8006d86:	77fb      	strb	r3, [r7, #31]
 8006d88:	e0cb      	b.n	8006f22 <UART_SetConfig+0x346>
 8006d8a:	2302      	movs	r3, #2
 8006d8c:	77fb      	strb	r3, [r7, #31]
 8006d8e:	e0c8      	b.n	8006f22 <UART_SetConfig+0x346>
 8006d90:	2304      	movs	r3, #4
 8006d92:	77fb      	strb	r3, [r7, #31]
 8006d94:	e0c5      	b.n	8006f22 <UART_SetConfig+0x346>
 8006d96:	2308      	movs	r3, #8
 8006d98:	77fb      	strb	r3, [r7, #31]
 8006d9a:	e0c2      	b.n	8006f22 <UART_SetConfig+0x346>
 8006d9c:	2310      	movs	r3, #16
 8006d9e:	77fb      	strb	r3, [r7, #31]
 8006da0:	e0bf      	b.n	8006f22 <UART_SetConfig+0x346>
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	4a45      	ldr	r2, [pc, #276]	; (8006ebc <UART_SetConfig+0x2e0>)
 8006da8:	4293      	cmp	r3, r2
 8006daa:	d125      	bne.n	8006df8 <UART_SetConfig+0x21c>
 8006dac:	4b3f      	ldr	r3, [pc, #252]	; (8006eac <UART_SetConfig+0x2d0>)
 8006dae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006db2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006db6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006dba:	d017      	beq.n	8006dec <UART_SetConfig+0x210>
 8006dbc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006dc0:	d817      	bhi.n	8006df2 <UART_SetConfig+0x216>
 8006dc2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006dc6:	d00b      	beq.n	8006de0 <UART_SetConfig+0x204>
 8006dc8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006dcc:	d811      	bhi.n	8006df2 <UART_SetConfig+0x216>
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d003      	beq.n	8006dda <UART_SetConfig+0x1fe>
 8006dd2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006dd6:	d006      	beq.n	8006de6 <UART_SetConfig+0x20a>
 8006dd8:	e00b      	b.n	8006df2 <UART_SetConfig+0x216>
 8006dda:	2300      	movs	r3, #0
 8006ddc:	77fb      	strb	r3, [r7, #31]
 8006dde:	e0a0      	b.n	8006f22 <UART_SetConfig+0x346>
 8006de0:	2302      	movs	r3, #2
 8006de2:	77fb      	strb	r3, [r7, #31]
 8006de4:	e09d      	b.n	8006f22 <UART_SetConfig+0x346>
 8006de6:	2304      	movs	r3, #4
 8006de8:	77fb      	strb	r3, [r7, #31]
 8006dea:	e09a      	b.n	8006f22 <UART_SetConfig+0x346>
 8006dec:	2308      	movs	r3, #8
 8006dee:	77fb      	strb	r3, [r7, #31]
 8006df0:	e097      	b.n	8006f22 <UART_SetConfig+0x346>
 8006df2:	2310      	movs	r3, #16
 8006df4:	77fb      	strb	r3, [r7, #31]
 8006df6:	e094      	b.n	8006f22 <UART_SetConfig+0x346>
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	4a30      	ldr	r2, [pc, #192]	; (8006ec0 <UART_SetConfig+0x2e4>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d125      	bne.n	8006e4e <UART_SetConfig+0x272>
 8006e02:	4b2a      	ldr	r3, [pc, #168]	; (8006eac <UART_SetConfig+0x2d0>)
 8006e04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e08:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006e0c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006e10:	d017      	beq.n	8006e42 <UART_SetConfig+0x266>
 8006e12:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006e16:	d817      	bhi.n	8006e48 <UART_SetConfig+0x26c>
 8006e18:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e1c:	d00b      	beq.n	8006e36 <UART_SetConfig+0x25a>
 8006e1e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e22:	d811      	bhi.n	8006e48 <UART_SetConfig+0x26c>
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d003      	beq.n	8006e30 <UART_SetConfig+0x254>
 8006e28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e2c:	d006      	beq.n	8006e3c <UART_SetConfig+0x260>
 8006e2e:	e00b      	b.n	8006e48 <UART_SetConfig+0x26c>
 8006e30:	2301      	movs	r3, #1
 8006e32:	77fb      	strb	r3, [r7, #31]
 8006e34:	e075      	b.n	8006f22 <UART_SetConfig+0x346>
 8006e36:	2302      	movs	r3, #2
 8006e38:	77fb      	strb	r3, [r7, #31]
 8006e3a:	e072      	b.n	8006f22 <UART_SetConfig+0x346>
 8006e3c:	2304      	movs	r3, #4
 8006e3e:	77fb      	strb	r3, [r7, #31]
 8006e40:	e06f      	b.n	8006f22 <UART_SetConfig+0x346>
 8006e42:	2308      	movs	r3, #8
 8006e44:	77fb      	strb	r3, [r7, #31]
 8006e46:	e06c      	b.n	8006f22 <UART_SetConfig+0x346>
 8006e48:	2310      	movs	r3, #16
 8006e4a:	77fb      	strb	r3, [r7, #31]
 8006e4c:	e069      	b.n	8006f22 <UART_SetConfig+0x346>
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	4a1c      	ldr	r2, [pc, #112]	; (8006ec4 <UART_SetConfig+0x2e8>)
 8006e54:	4293      	cmp	r3, r2
 8006e56:	d137      	bne.n	8006ec8 <UART_SetConfig+0x2ec>
 8006e58:	4b14      	ldr	r3, [pc, #80]	; (8006eac <UART_SetConfig+0x2d0>)
 8006e5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e5e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006e62:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006e66:	d017      	beq.n	8006e98 <UART_SetConfig+0x2bc>
 8006e68:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006e6c:	d817      	bhi.n	8006e9e <UART_SetConfig+0x2c2>
 8006e6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e72:	d00b      	beq.n	8006e8c <UART_SetConfig+0x2b0>
 8006e74:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e78:	d811      	bhi.n	8006e9e <UART_SetConfig+0x2c2>
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d003      	beq.n	8006e86 <UART_SetConfig+0x2aa>
 8006e7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e82:	d006      	beq.n	8006e92 <UART_SetConfig+0x2b6>
 8006e84:	e00b      	b.n	8006e9e <UART_SetConfig+0x2c2>
 8006e86:	2300      	movs	r3, #0
 8006e88:	77fb      	strb	r3, [r7, #31]
 8006e8a:	e04a      	b.n	8006f22 <UART_SetConfig+0x346>
 8006e8c:	2302      	movs	r3, #2
 8006e8e:	77fb      	strb	r3, [r7, #31]
 8006e90:	e047      	b.n	8006f22 <UART_SetConfig+0x346>
 8006e92:	2304      	movs	r3, #4
 8006e94:	77fb      	strb	r3, [r7, #31]
 8006e96:	e044      	b.n	8006f22 <UART_SetConfig+0x346>
 8006e98:	2308      	movs	r3, #8
 8006e9a:	77fb      	strb	r3, [r7, #31]
 8006e9c:	e041      	b.n	8006f22 <UART_SetConfig+0x346>
 8006e9e:	2310      	movs	r3, #16
 8006ea0:	77fb      	strb	r3, [r7, #31]
 8006ea2:	e03e      	b.n	8006f22 <UART_SetConfig+0x346>
 8006ea4:	efff69f3 	.word	0xefff69f3
 8006ea8:	40011000 	.word	0x40011000
 8006eac:	40023800 	.word	0x40023800
 8006eb0:	40004400 	.word	0x40004400
 8006eb4:	40004800 	.word	0x40004800
 8006eb8:	40004c00 	.word	0x40004c00
 8006ebc:	40005000 	.word	0x40005000
 8006ec0:	40011400 	.word	0x40011400
 8006ec4:	40007800 	.word	0x40007800
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	4a71      	ldr	r2, [pc, #452]	; (8007094 <UART_SetConfig+0x4b8>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d125      	bne.n	8006f1e <UART_SetConfig+0x342>
 8006ed2:	4b71      	ldr	r3, [pc, #452]	; (8007098 <UART_SetConfig+0x4bc>)
 8006ed4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ed8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006edc:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006ee0:	d017      	beq.n	8006f12 <UART_SetConfig+0x336>
 8006ee2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006ee6:	d817      	bhi.n	8006f18 <UART_SetConfig+0x33c>
 8006ee8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006eec:	d00b      	beq.n	8006f06 <UART_SetConfig+0x32a>
 8006eee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ef2:	d811      	bhi.n	8006f18 <UART_SetConfig+0x33c>
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d003      	beq.n	8006f00 <UART_SetConfig+0x324>
 8006ef8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006efc:	d006      	beq.n	8006f0c <UART_SetConfig+0x330>
 8006efe:	e00b      	b.n	8006f18 <UART_SetConfig+0x33c>
 8006f00:	2300      	movs	r3, #0
 8006f02:	77fb      	strb	r3, [r7, #31]
 8006f04:	e00d      	b.n	8006f22 <UART_SetConfig+0x346>
 8006f06:	2302      	movs	r3, #2
 8006f08:	77fb      	strb	r3, [r7, #31]
 8006f0a:	e00a      	b.n	8006f22 <UART_SetConfig+0x346>
 8006f0c:	2304      	movs	r3, #4
 8006f0e:	77fb      	strb	r3, [r7, #31]
 8006f10:	e007      	b.n	8006f22 <UART_SetConfig+0x346>
 8006f12:	2308      	movs	r3, #8
 8006f14:	77fb      	strb	r3, [r7, #31]
 8006f16:	e004      	b.n	8006f22 <UART_SetConfig+0x346>
 8006f18:	2310      	movs	r3, #16
 8006f1a:	77fb      	strb	r3, [r7, #31]
 8006f1c:	e001      	b.n	8006f22 <UART_SetConfig+0x346>
 8006f1e:	2310      	movs	r3, #16
 8006f20:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	69db      	ldr	r3, [r3, #28]
 8006f26:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f2a:	d15a      	bne.n	8006fe2 <UART_SetConfig+0x406>
  {
    switch (clocksource)
 8006f2c:	7ffb      	ldrb	r3, [r7, #31]
 8006f2e:	2b08      	cmp	r3, #8
 8006f30:	d827      	bhi.n	8006f82 <UART_SetConfig+0x3a6>
 8006f32:	a201      	add	r2, pc, #4	; (adr r2, 8006f38 <UART_SetConfig+0x35c>)
 8006f34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f38:	08006f5d 	.word	0x08006f5d
 8006f3c:	08006f65 	.word	0x08006f65
 8006f40:	08006f6d 	.word	0x08006f6d
 8006f44:	08006f83 	.word	0x08006f83
 8006f48:	08006f73 	.word	0x08006f73
 8006f4c:	08006f83 	.word	0x08006f83
 8006f50:	08006f83 	.word	0x08006f83
 8006f54:	08006f83 	.word	0x08006f83
 8006f58:	08006f7b 	.word	0x08006f7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f5c:	f7fe fae2 	bl	8005524 <HAL_RCC_GetPCLK1Freq>
 8006f60:	61b8      	str	r0, [r7, #24]
        break;
 8006f62:	e013      	b.n	8006f8c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006f64:	f7fe faf2 	bl	800554c <HAL_RCC_GetPCLK2Freq>
 8006f68:	61b8      	str	r0, [r7, #24]
        break;
 8006f6a:	e00f      	b.n	8006f8c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006f6c:	4b4b      	ldr	r3, [pc, #300]	; (800709c <UART_SetConfig+0x4c0>)
 8006f6e:	61bb      	str	r3, [r7, #24]
        break;
 8006f70:	e00c      	b.n	8006f8c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006f72:	f7fe fa15 	bl	80053a0 <HAL_RCC_GetSysClockFreq>
 8006f76:	61b8      	str	r0, [r7, #24]
        break;
 8006f78:	e008      	b.n	8006f8c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006f7e:	61bb      	str	r3, [r7, #24]
        break;
 8006f80:	e004      	b.n	8006f8c <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8006f82:	2300      	movs	r3, #0
 8006f84:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006f86:	2301      	movs	r3, #1
 8006f88:	77bb      	strb	r3, [r7, #30]
        break;
 8006f8a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006f8c:	69bb      	ldr	r3, [r7, #24]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d074      	beq.n	800707c <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006f92:	69bb      	ldr	r3, [r7, #24]
 8006f94:	005a      	lsls	r2, r3, #1
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	685b      	ldr	r3, [r3, #4]
 8006f9a:	085b      	lsrs	r3, r3, #1
 8006f9c:	441a      	add	r2, r3
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	685b      	ldr	r3, [r3, #4]
 8006fa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fa6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006fa8:	693b      	ldr	r3, [r7, #16]
 8006faa:	2b0f      	cmp	r3, #15
 8006fac:	d916      	bls.n	8006fdc <UART_SetConfig+0x400>
 8006fae:	693b      	ldr	r3, [r7, #16]
 8006fb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006fb4:	d212      	bcs.n	8006fdc <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006fb6:	693b      	ldr	r3, [r7, #16]
 8006fb8:	b29b      	uxth	r3, r3
 8006fba:	f023 030f 	bic.w	r3, r3, #15
 8006fbe:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006fc0:	693b      	ldr	r3, [r7, #16]
 8006fc2:	085b      	lsrs	r3, r3, #1
 8006fc4:	b29b      	uxth	r3, r3
 8006fc6:	f003 0307 	and.w	r3, r3, #7
 8006fca:	b29a      	uxth	r2, r3
 8006fcc:	89fb      	ldrh	r3, [r7, #14]
 8006fce:	4313      	orrs	r3, r2
 8006fd0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	89fa      	ldrh	r2, [r7, #14]
 8006fd8:	60da      	str	r2, [r3, #12]
 8006fda:	e04f      	b.n	800707c <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8006fdc:	2301      	movs	r3, #1
 8006fde:	77bb      	strb	r3, [r7, #30]
 8006fe0:	e04c      	b.n	800707c <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006fe2:	7ffb      	ldrb	r3, [r7, #31]
 8006fe4:	2b08      	cmp	r3, #8
 8006fe6:	d828      	bhi.n	800703a <UART_SetConfig+0x45e>
 8006fe8:	a201      	add	r2, pc, #4	; (adr r2, 8006ff0 <UART_SetConfig+0x414>)
 8006fea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fee:	bf00      	nop
 8006ff0:	08007015 	.word	0x08007015
 8006ff4:	0800701d 	.word	0x0800701d
 8006ff8:	08007025 	.word	0x08007025
 8006ffc:	0800703b 	.word	0x0800703b
 8007000:	0800702b 	.word	0x0800702b
 8007004:	0800703b 	.word	0x0800703b
 8007008:	0800703b 	.word	0x0800703b
 800700c:	0800703b 	.word	0x0800703b
 8007010:	08007033 	.word	0x08007033
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007014:	f7fe fa86 	bl	8005524 <HAL_RCC_GetPCLK1Freq>
 8007018:	61b8      	str	r0, [r7, #24]
        break;
 800701a:	e013      	b.n	8007044 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800701c:	f7fe fa96 	bl	800554c <HAL_RCC_GetPCLK2Freq>
 8007020:	61b8      	str	r0, [r7, #24]
        break;
 8007022:	e00f      	b.n	8007044 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007024:	4b1d      	ldr	r3, [pc, #116]	; (800709c <UART_SetConfig+0x4c0>)
 8007026:	61bb      	str	r3, [r7, #24]
        break;
 8007028:	e00c      	b.n	8007044 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800702a:	f7fe f9b9 	bl	80053a0 <HAL_RCC_GetSysClockFreq>
 800702e:	61b8      	str	r0, [r7, #24]
        break;
 8007030:	e008      	b.n	8007044 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007032:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007036:	61bb      	str	r3, [r7, #24]
        break;
 8007038:	e004      	b.n	8007044 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 800703a:	2300      	movs	r3, #0
 800703c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800703e:	2301      	movs	r3, #1
 8007040:	77bb      	strb	r3, [r7, #30]
        break;
 8007042:	bf00      	nop
    }

    if (pclk != 0U)
 8007044:	69bb      	ldr	r3, [r7, #24]
 8007046:	2b00      	cmp	r3, #0
 8007048:	d018      	beq.n	800707c <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	685b      	ldr	r3, [r3, #4]
 800704e:	085a      	lsrs	r2, r3, #1
 8007050:	69bb      	ldr	r3, [r7, #24]
 8007052:	441a      	add	r2, r3
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	685b      	ldr	r3, [r3, #4]
 8007058:	fbb2 f3f3 	udiv	r3, r2, r3
 800705c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800705e:	693b      	ldr	r3, [r7, #16]
 8007060:	2b0f      	cmp	r3, #15
 8007062:	d909      	bls.n	8007078 <UART_SetConfig+0x49c>
 8007064:	693b      	ldr	r3, [r7, #16]
 8007066:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800706a:	d205      	bcs.n	8007078 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800706c:	693b      	ldr	r3, [r7, #16]
 800706e:	b29a      	uxth	r2, r3
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	60da      	str	r2, [r3, #12]
 8007076:	e001      	b.n	800707c <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8007078:	2301      	movs	r3, #1
 800707a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2200      	movs	r2, #0
 8007080:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2200      	movs	r2, #0
 8007086:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8007088:	7fbb      	ldrb	r3, [r7, #30]
}
 800708a:	4618      	mov	r0, r3
 800708c:	3720      	adds	r7, #32
 800708e:	46bd      	mov	sp, r7
 8007090:	bd80      	pop	{r7, pc}
 8007092:	bf00      	nop
 8007094:	40007c00 	.word	0x40007c00
 8007098:	40023800 	.word	0x40023800
 800709c:	00f42400 	.word	0x00f42400

080070a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80070a0:	b480      	push	{r7}
 80070a2:	b083      	sub	sp, #12
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070ac:	f003 0301 	and.w	r3, r3, #1
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d00a      	beq.n	80070ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	685b      	ldr	r3, [r3, #4]
 80070ba:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	430a      	orrs	r2, r1
 80070c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070ce:	f003 0302 	and.w	r3, r3, #2
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d00a      	beq.n	80070ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	685b      	ldr	r3, [r3, #4]
 80070dc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	430a      	orrs	r2, r1
 80070ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070f0:	f003 0304 	and.w	r3, r3, #4
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d00a      	beq.n	800710e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	685b      	ldr	r3, [r3, #4]
 80070fe:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	430a      	orrs	r2, r1
 800710c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007112:	f003 0308 	and.w	r3, r3, #8
 8007116:	2b00      	cmp	r3, #0
 8007118:	d00a      	beq.n	8007130 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	685b      	ldr	r3, [r3, #4]
 8007120:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	430a      	orrs	r2, r1
 800712e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007134:	f003 0310 	and.w	r3, r3, #16
 8007138:	2b00      	cmp	r3, #0
 800713a:	d00a      	beq.n	8007152 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	689b      	ldr	r3, [r3, #8]
 8007142:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	430a      	orrs	r2, r1
 8007150:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007156:	f003 0320 	and.w	r3, r3, #32
 800715a:	2b00      	cmp	r3, #0
 800715c:	d00a      	beq.n	8007174 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	689b      	ldr	r3, [r3, #8]
 8007164:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	430a      	orrs	r2, r1
 8007172:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007178:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800717c:	2b00      	cmp	r3, #0
 800717e:	d01a      	beq.n	80071b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	685b      	ldr	r3, [r3, #4]
 8007186:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	430a      	orrs	r2, r1
 8007194:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800719a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800719e:	d10a      	bne.n	80071b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	685b      	ldr	r3, [r3, #4]
 80071a6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	430a      	orrs	r2, r1
 80071b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d00a      	beq.n	80071d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	685b      	ldr	r3, [r3, #4]
 80071c8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	430a      	orrs	r2, r1
 80071d6:	605a      	str	r2, [r3, #4]
  }
}
 80071d8:	bf00      	nop
 80071da:	370c      	adds	r7, #12
 80071dc:	46bd      	mov	sp, r7
 80071de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e2:	4770      	bx	lr

080071e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	b086      	sub	sp, #24
 80071e8:	af02      	add	r7, sp, #8
 80071ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2200      	movs	r2, #0
 80071f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80071f4:	f7fb f940 	bl	8002478 <HAL_GetTick>
 80071f8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f003 0308 	and.w	r3, r3, #8
 8007204:	2b08      	cmp	r3, #8
 8007206:	d10e      	bne.n	8007226 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007208:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800720c:	9300      	str	r3, [sp, #0]
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	2200      	movs	r2, #0
 8007212:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007216:	6878      	ldr	r0, [r7, #4]
 8007218:	f000 f82d 	bl	8007276 <UART_WaitOnFlagUntilTimeout>
 800721c:	4603      	mov	r3, r0
 800721e:	2b00      	cmp	r3, #0
 8007220:	d001      	beq.n	8007226 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007222:	2303      	movs	r3, #3
 8007224:	e023      	b.n	800726e <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f003 0304 	and.w	r3, r3, #4
 8007230:	2b04      	cmp	r3, #4
 8007232:	d10e      	bne.n	8007252 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007234:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007238:	9300      	str	r3, [sp, #0]
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	2200      	movs	r2, #0
 800723e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007242:	6878      	ldr	r0, [r7, #4]
 8007244:	f000 f817 	bl	8007276 <UART_WaitOnFlagUntilTimeout>
 8007248:	4603      	mov	r3, r0
 800724a:	2b00      	cmp	r3, #0
 800724c:	d001      	beq.n	8007252 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800724e:	2303      	movs	r3, #3
 8007250:	e00d      	b.n	800726e <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	2220      	movs	r2, #32
 8007256:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2220      	movs	r2, #32
 800725c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2200      	movs	r2, #0
 8007262:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2200      	movs	r2, #0
 8007268:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800726c:	2300      	movs	r3, #0
}
 800726e:	4618      	mov	r0, r3
 8007270:	3710      	adds	r7, #16
 8007272:	46bd      	mov	sp, r7
 8007274:	bd80      	pop	{r7, pc}

08007276 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007276:	b580      	push	{r7, lr}
 8007278:	b09c      	sub	sp, #112	; 0x70
 800727a:	af00      	add	r7, sp, #0
 800727c:	60f8      	str	r0, [r7, #12]
 800727e:	60b9      	str	r1, [r7, #8]
 8007280:	603b      	str	r3, [r7, #0]
 8007282:	4613      	mov	r3, r2
 8007284:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007286:	e0a5      	b.n	80073d4 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007288:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800728a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800728e:	f000 80a1 	beq.w	80073d4 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007292:	f7fb f8f1 	bl	8002478 <HAL_GetTick>
 8007296:	4602      	mov	r2, r0
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	1ad3      	subs	r3, r2, r3
 800729c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800729e:	429a      	cmp	r2, r3
 80072a0:	d302      	bcc.n	80072a8 <UART_WaitOnFlagUntilTimeout+0x32>
 80072a2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d13e      	bne.n	8007326 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80072b0:	e853 3f00 	ldrex	r3, [r3]
 80072b4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80072b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80072b8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80072bc:	667b      	str	r3, [r7, #100]	; 0x64
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	461a      	mov	r2, r3
 80072c4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80072c6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80072c8:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072ca:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80072cc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80072ce:	e841 2300 	strex	r3, r2, [r1]
 80072d2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80072d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d1e6      	bne.n	80072a8 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	3308      	adds	r3, #8
 80072e0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80072e4:	e853 3f00 	ldrex	r3, [r3]
 80072e8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80072ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072ec:	f023 0301 	bic.w	r3, r3, #1
 80072f0:	663b      	str	r3, [r7, #96]	; 0x60
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	3308      	adds	r3, #8
 80072f8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80072fa:	64ba      	str	r2, [r7, #72]	; 0x48
 80072fc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072fe:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007300:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007302:	e841 2300 	strex	r3, r2, [r1]
 8007306:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007308:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800730a:	2b00      	cmp	r3, #0
 800730c:	d1e5      	bne.n	80072da <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	2220      	movs	r2, #32
 8007312:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	2220      	movs	r2, #32
 8007318:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	2200      	movs	r2, #0
 800731e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8007322:	2303      	movs	r3, #3
 8007324:	e067      	b.n	80073f6 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	f003 0304 	and.w	r3, r3, #4
 8007330:	2b00      	cmp	r3, #0
 8007332:	d04f      	beq.n	80073d4 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	69db      	ldr	r3, [r3, #28]
 800733a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800733e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007342:	d147      	bne.n	80073d4 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800734c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007354:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007356:	e853 3f00 	ldrex	r3, [r3]
 800735a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800735c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800735e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007362:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	461a      	mov	r2, r3
 800736a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800736c:	637b      	str	r3, [r7, #52]	; 0x34
 800736e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007370:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007372:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007374:	e841 2300 	strex	r3, r2, [r1]
 8007378:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800737a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800737c:	2b00      	cmp	r3, #0
 800737e:	d1e6      	bne.n	800734e <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	3308      	adds	r3, #8
 8007386:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007388:	697b      	ldr	r3, [r7, #20]
 800738a:	e853 3f00 	ldrex	r3, [r3]
 800738e:	613b      	str	r3, [r7, #16]
   return(result);
 8007390:	693b      	ldr	r3, [r7, #16]
 8007392:	f023 0301 	bic.w	r3, r3, #1
 8007396:	66bb      	str	r3, [r7, #104]	; 0x68
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	3308      	adds	r3, #8
 800739e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80073a0:	623a      	str	r2, [r7, #32]
 80073a2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073a4:	69f9      	ldr	r1, [r7, #28]
 80073a6:	6a3a      	ldr	r2, [r7, #32]
 80073a8:	e841 2300 	strex	r3, r2, [r1]
 80073ac:	61bb      	str	r3, [r7, #24]
   return(result);
 80073ae:	69bb      	ldr	r3, [r7, #24]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d1e5      	bne.n	8007380 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	2220      	movs	r2, #32
 80073b8:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	2220      	movs	r2, #32
 80073be:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	2220      	movs	r2, #32
 80073c4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	2200      	movs	r2, #0
 80073cc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80073d0:	2303      	movs	r3, #3
 80073d2:	e010      	b.n	80073f6 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	69da      	ldr	r2, [r3, #28]
 80073da:	68bb      	ldr	r3, [r7, #8]
 80073dc:	4013      	ands	r3, r2
 80073de:	68ba      	ldr	r2, [r7, #8]
 80073e0:	429a      	cmp	r2, r3
 80073e2:	bf0c      	ite	eq
 80073e4:	2301      	moveq	r3, #1
 80073e6:	2300      	movne	r3, #0
 80073e8:	b2db      	uxtb	r3, r3
 80073ea:	461a      	mov	r2, r3
 80073ec:	79fb      	ldrb	r3, [r7, #7]
 80073ee:	429a      	cmp	r2, r3
 80073f0:	f43f af4a 	beq.w	8007288 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80073f4:	2300      	movs	r3, #0
}
 80073f6:	4618      	mov	r0, r3
 80073f8:	3770      	adds	r7, #112	; 0x70
 80073fa:	46bd      	mov	sp, r7
 80073fc:	bd80      	pop	{r7, pc}
	...

08007400 <__errno>:
 8007400:	4b01      	ldr	r3, [pc, #4]	; (8007408 <__errno+0x8>)
 8007402:	6818      	ldr	r0, [r3, #0]
 8007404:	4770      	bx	lr
 8007406:	bf00      	nop
 8007408:	20000010 	.word	0x20000010

0800740c <__libc_init_array>:
 800740c:	b570      	push	{r4, r5, r6, lr}
 800740e:	4d0d      	ldr	r5, [pc, #52]	; (8007444 <__libc_init_array+0x38>)
 8007410:	4c0d      	ldr	r4, [pc, #52]	; (8007448 <__libc_init_array+0x3c>)
 8007412:	1b64      	subs	r4, r4, r5
 8007414:	10a4      	asrs	r4, r4, #2
 8007416:	2600      	movs	r6, #0
 8007418:	42a6      	cmp	r6, r4
 800741a:	d109      	bne.n	8007430 <__libc_init_array+0x24>
 800741c:	4d0b      	ldr	r5, [pc, #44]	; (800744c <__libc_init_array+0x40>)
 800741e:	4c0c      	ldr	r4, [pc, #48]	; (8007450 <__libc_init_array+0x44>)
 8007420:	f004 fc60 	bl	800bce4 <_init>
 8007424:	1b64      	subs	r4, r4, r5
 8007426:	10a4      	asrs	r4, r4, #2
 8007428:	2600      	movs	r6, #0
 800742a:	42a6      	cmp	r6, r4
 800742c:	d105      	bne.n	800743a <__libc_init_array+0x2e>
 800742e:	bd70      	pop	{r4, r5, r6, pc}
 8007430:	f855 3b04 	ldr.w	r3, [r5], #4
 8007434:	4798      	blx	r3
 8007436:	3601      	adds	r6, #1
 8007438:	e7ee      	b.n	8007418 <__libc_init_array+0xc>
 800743a:	f855 3b04 	ldr.w	r3, [r5], #4
 800743e:	4798      	blx	r3
 8007440:	3601      	adds	r6, #1
 8007442:	e7f2      	b.n	800742a <__libc_init_array+0x1e>
 8007444:	0800c4a4 	.word	0x0800c4a4
 8007448:	0800c4a4 	.word	0x0800c4a4
 800744c:	0800c4a4 	.word	0x0800c4a4
 8007450:	0800c4a8 	.word	0x0800c4a8

08007454 <memset>:
 8007454:	4402      	add	r2, r0
 8007456:	4603      	mov	r3, r0
 8007458:	4293      	cmp	r3, r2
 800745a:	d100      	bne.n	800745e <memset+0xa>
 800745c:	4770      	bx	lr
 800745e:	f803 1b01 	strb.w	r1, [r3], #1
 8007462:	e7f9      	b.n	8007458 <memset+0x4>

08007464 <__cvt>:
 8007464:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007466:	ed2d 8b02 	vpush	{d8}
 800746a:	eeb0 8b40 	vmov.f64	d8, d0
 800746e:	b085      	sub	sp, #20
 8007470:	4617      	mov	r7, r2
 8007472:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8007474:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8007476:	ee18 2a90 	vmov	r2, s17
 800747a:	f025 0520 	bic.w	r5, r5, #32
 800747e:	2a00      	cmp	r2, #0
 8007480:	bfb6      	itet	lt
 8007482:	222d      	movlt	r2, #45	; 0x2d
 8007484:	2200      	movge	r2, #0
 8007486:	eeb1 8b40 	vneglt.f64	d8, d0
 800748a:	2d46      	cmp	r5, #70	; 0x46
 800748c:	460c      	mov	r4, r1
 800748e:	701a      	strb	r2, [r3, #0]
 8007490:	d004      	beq.n	800749c <__cvt+0x38>
 8007492:	2d45      	cmp	r5, #69	; 0x45
 8007494:	d100      	bne.n	8007498 <__cvt+0x34>
 8007496:	3401      	adds	r4, #1
 8007498:	2102      	movs	r1, #2
 800749a:	e000      	b.n	800749e <__cvt+0x3a>
 800749c:	2103      	movs	r1, #3
 800749e:	ab03      	add	r3, sp, #12
 80074a0:	9301      	str	r3, [sp, #4]
 80074a2:	ab02      	add	r3, sp, #8
 80074a4:	9300      	str	r3, [sp, #0]
 80074a6:	4622      	mov	r2, r4
 80074a8:	4633      	mov	r3, r6
 80074aa:	eeb0 0b48 	vmov.f64	d0, d8
 80074ae:	f001 feb7 	bl	8009220 <_dtoa_r>
 80074b2:	2d47      	cmp	r5, #71	; 0x47
 80074b4:	d109      	bne.n	80074ca <__cvt+0x66>
 80074b6:	07fb      	lsls	r3, r7, #31
 80074b8:	d407      	bmi.n	80074ca <__cvt+0x66>
 80074ba:	9b03      	ldr	r3, [sp, #12]
 80074bc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80074be:	1a1b      	subs	r3, r3, r0
 80074c0:	6013      	str	r3, [r2, #0]
 80074c2:	b005      	add	sp, #20
 80074c4:	ecbd 8b02 	vpop	{d8}
 80074c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80074ca:	2d46      	cmp	r5, #70	; 0x46
 80074cc:	eb00 0204 	add.w	r2, r0, r4
 80074d0:	d10c      	bne.n	80074ec <__cvt+0x88>
 80074d2:	7803      	ldrb	r3, [r0, #0]
 80074d4:	2b30      	cmp	r3, #48	; 0x30
 80074d6:	d107      	bne.n	80074e8 <__cvt+0x84>
 80074d8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80074dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80074e0:	bf1c      	itt	ne
 80074e2:	f1c4 0401 	rsbne	r4, r4, #1
 80074e6:	6034      	strne	r4, [r6, #0]
 80074e8:	6833      	ldr	r3, [r6, #0]
 80074ea:	441a      	add	r2, r3
 80074ec:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80074f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80074f4:	bf08      	it	eq
 80074f6:	9203      	streq	r2, [sp, #12]
 80074f8:	2130      	movs	r1, #48	; 0x30
 80074fa:	9b03      	ldr	r3, [sp, #12]
 80074fc:	4293      	cmp	r3, r2
 80074fe:	d2dc      	bcs.n	80074ba <__cvt+0x56>
 8007500:	1c5c      	adds	r4, r3, #1
 8007502:	9403      	str	r4, [sp, #12]
 8007504:	7019      	strb	r1, [r3, #0]
 8007506:	e7f8      	b.n	80074fa <__cvt+0x96>

08007508 <__exponent>:
 8007508:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800750a:	4603      	mov	r3, r0
 800750c:	2900      	cmp	r1, #0
 800750e:	bfb8      	it	lt
 8007510:	4249      	neglt	r1, r1
 8007512:	f803 2b02 	strb.w	r2, [r3], #2
 8007516:	bfb4      	ite	lt
 8007518:	222d      	movlt	r2, #45	; 0x2d
 800751a:	222b      	movge	r2, #43	; 0x2b
 800751c:	2909      	cmp	r1, #9
 800751e:	7042      	strb	r2, [r0, #1]
 8007520:	dd2a      	ble.n	8007578 <__exponent+0x70>
 8007522:	f10d 0407 	add.w	r4, sp, #7
 8007526:	46a4      	mov	ip, r4
 8007528:	270a      	movs	r7, #10
 800752a:	46a6      	mov	lr, r4
 800752c:	460a      	mov	r2, r1
 800752e:	fb91 f6f7 	sdiv	r6, r1, r7
 8007532:	fb07 1516 	mls	r5, r7, r6, r1
 8007536:	3530      	adds	r5, #48	; 0x30
 8007538:	2a63      	cmp	r2, #99	; 0x63
 800753a:	f104 34ff 	add.w	r4, r4, #4294967295
 800753e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007542:	4631      	mov	r1, r6
 8007544:	dcf1      	bgt.n	800752a <__exponent+0x22>
 8007546:	3130      	adds	r1, #48	; 0x30
 8007548:	f1ae 0502 	sub.w	r5, lr, #2
 800754c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007550:	1c44      	adds	r4, r0, #1
 8007552:	4629      	mov	r1, r5
 8007554:	4561      	cmp	r1, ip
 8007556:	d30a      	bcc.n	800756e <__exponent+0x66>
 8007558:	f10d 0209 	add.w	r2, sp, #9
 800755c:	eba2 020e 	sub.w	r2, r2, lr
 8007560:	4565      	cmp	r5, ip
 8007562:	bf88      	it	hi
 8007564:	2200      	movhi	r2, #0
 8007566:	4413      	add	r3, r2
 8007568:	1a18      	subs	r0, r3, r0
 800756a:	b003      	add	sp, #12
 800756c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800756e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007572:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007576:	e7ed      	b.n	8007554 <__exponent+0x4c>
 8007578:	2330      	movs	r3, #48	; 0x30
 800757a:	3130      	adds	r1, #48	; 0x30
 800757c:	7083      	strb	r3, [r0, #2]
 800757e:	70c1      	strb	r1, [r0, #3]
 8007580:	1d03      	adds	r3, r0, #4
 8007582:	e7f1      	b.n	8007568 <__exponent+0x60>
 8007584:	0000      	movs	r0, r0
	...

08007588 <_printf_float>:
 8007588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800758c:	b08b      	sub	sp, #44	; 0x2c
 800758e:	460c      	mov	r4, r1
 8007590:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8007594:	4616      	mov	r6, r2
 8007596:	461f      	mov	r7, r3
 8007598:	4605      	mov	r5, r0
 800759a:	f003 f8e9 	bl	800a770 <_localeconv_r>
 800759e:	f8d0 b000 	ldr.w	fp, [r0]
 80075a2:	4658      	mov	r0, fp
 80075a4:	f7f8 fe4c 	bl	8000240 <strlen>
 80075a8:	2300      	movs	r3, #0
 80075aa:	9308      	str	r3, [sp, #32]
 80075ac:	f8d8 3000 	ldr.w	r3, [r8]
 80075b0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80075b4:	6822      	ldr	r2, [r4, #0]
 80075b6:	3307      	adds	r3, #7
 80075b8:	f023 0307 	bic.w	r3, r3, #7
 80075bc:	f103 0108 	add.w	r1, r3, #8
 80075c0:	f8c8 1000 	str.w	r1, [r8]
 80075c4:	4682      	mov	sl, r0
 80075c6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80075ca:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 80075ce:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8007830 <_printf_float+0x2a8>
 80075d2:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 80075d6:	eeb0 6bc0 	vabs.f64	d6, d0
 80075da:	eeb4 6b47 	vcmp.f64	d6, d7
 80075de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075e2:	dd24      	ble.n	800762e <_printf_float+0xa6>
 80075e4:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80075e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075ec:	d502      	bpl.n	80075f4 <_printf_float+0x6c>
 80075ee:	232d      	movs	r3, #45	; 0x2d
 80075f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80075f4:	4b90      	ldr	r3, [pc, #576]	; (8007838 <_printf_float+0x2b0>)
 80075f6:	4891      	ldr	r0, [pc, #580]	; (800783c <_printf_float+0x2b4>)
 80075f8:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80075fc:	bf94      	ite	ls
 80075fe:	4698      	movls	r8, r3
 8007600:	4680      	movhi	r8, r0
 8007602:	2303      	movs	r3, #3
 8007604:	6123      	str	r3, [r4, #16]
 8007606:	f022 0204 	bic.w	r2, r2, #4
 800760a:	2300      	movs	r3, #0
 800760c:	6022      	str	r2, [r4, #0]
 800760e:	9304      	str	r3, [sp, #16]
 8007610:	9700      	str	r7, [sp, #0]
 8007612:	4633      	mov	r3, r6
 8007614:	aa09      	add	r2, sp, #36	; 0x24
 8007616:	4621      	mov	r1, r4
 8007618:	4628      	mov	r0, r5
 800761a:	f000 f9d3 	bl	80079c4 <_printf_common>
 800761e:	3001      	adds	r0, #1
 8007620:	f040 808a 	bne.w	8007738 <_printf_float+0x1b0>
 8007624:	f04f 30ff 	mov.w	r0, #4294967295
 8007628:	b00b      	add	sp, #44	; 0x2c
 800762a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800762e:	eeb4 0b40 	vcmp.f64	d0, d0
 8007632:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007636:	d709      	bvc.n	800764c <_printf_float+0xc4>
 8007638:	ee10 3a90 	vmov	r3, s1
 800763c:	2b00      	cmp	r3, #0
 800763e:	bfbc      	itt	lt
 8007640:	232d      	movlt	r3, #45	; 0x2d
 8007642:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007646:	487e      	ldr	r0, [pc, #504]	; (8007840 <_printf_float+0x2b8>)
 8007648:	4b7e      	ldr	r3, [pc, #504]	; (8007844 <_printf_float+0x2bc>)
 800764a:	e7d5      	b.n	80075f8 <_printf_float+0x70>
 800764c:	6863      	ldr	r3, [r4, #4]
 800764e:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8007652:	9104      	str	r1, [sp, #16]
 8007654:	1c59      	adds	r1, r3, #1
 8007656:	d13c      	bne.n	80076d2 <_printf_float+0x14a>
 8007658:	2306      	movs	r3, #6
 800765a:	6063      	str	r3, [r4, #4]
 800765c:	2300      	movs	r3, #0
 800765e:	9303      	str	r3, [sp, #12]
 8007660:	ab08      	add	r3, sp, #32
 8007662:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8007666:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800766a:	ab07      	add	r3, sp, #28
 800766c:	6861      	ldr	r1, [r4, #4]
 800766e:	9300      	str	r3, [sp, #0]
 8007670:	6022      	str	r2, [r4, #0]
 8007672:	f10d 031b 	add.w	r3, sp, #27
 8007676:	4628      	mov	r0, r5
 8007678:	f7ff fef4 	bl	8007464 <__cvt>
 800767c:	9b04      	ldr	r3, [sp, #16]
 800767e:	9907      	ldr	r1, [sp, #28]
 8007680:	2b47      	cmp	r3, #71	; 0x47
 8007682:	4680      	mov	r8, r0
 8007684:	d108      	bne.n	8007698 <_printf_float+0x110>
 8007686:	1cc8      	adds	r0, r1, #3
 8007688:	db02      	blt.n	8007690 <_printf_float+0x108>
 800768a:	6863      	ldr	r3, [r4, #4]
 800768c:	4299      	cmp	r1, r3
 800768e:	dd41      	ble.n	8007714 <_printf_float+0x18c>
 8007690:	f1a9 0902 	sub.w	r9, r9, #2
 8007694:	fa5f f989 	uxtb.w	r9, r9
 8007698:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800769c:	d820      	bhi.n	80076e0 <_printf_float+0x158>
 800769e:	3901      	subs	r1, #1
 80076a0:	464a      	mov	r2, r9
 80076a2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80076a6:	9107      	str	r1, [sp, #28]
 80076a8:	f7ff ff2e 	bl	8007508 <__exponent>
 80076ac:	9a08      	ldr	r2, [sp, #32]
 80076ae:	9004      	str	r0, [sp, #16]
 80076b0:	1813      	adds	r3, r2, r0
 80076b2:	2a01      	cmp	r2, #1
 80076b4:	6123      	str	r3, [r4, #16]
 80076b6:	dc02      	bgt.n	80076be <_printf_float+0x136>
 80076b8:	6822      	ldr	r2, [r4, #0]
 80076ba:	07d2      	lsls	r2, r2, #31
 80076bc:	d501      	bpl.n	80076c2 <_printf_float+0x13a>
 80076be:	3301      	adds	r3, #1
 80076c0:	6123      	str	r3, [r4, #16]
 80076c2:	f89d 301b 	ldrb.w	r3, [sp, #27]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d0a2      	beq.n	8007610 <_printf_float+0x88>
 80076ca:	232d      	movs	r3, #45	; 0x2d
 80076cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80076d0:	e79e      	b.n	8007610 <_printf_float+0x88>
 80076d2:	9904      	ldr	r1, [sp, #16]
 80076d4:	2947      	cmp	r1, #71	; 0x47
 80076d6:	d1c1      	bne.n	800765c <_printf_float+0xd4>
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d1bf      	bne.n	800765c <_printf_float+0xd4>
 80076dc:	2301      	movs	r3, #1
 80076de:	e7bc      	b.n	800765a <_printf_float+0xd2>
 80076e0:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80076e4:	d118      	bne.n	8007718 <_printf_float+0x190>
 80076e6:	2900      	cmp	r1, #0
 80076e8:	6863      	ldr	r3, [r4, #4]
 80076ea:	dd0b      	ble.n	8007704 <_printf_float+0x17c>
 80076ec:	6121      	str	r1, [r4, #16]
 80076ee:	b913      	cbnz	r3, 80076f6 <_printf_float+0x16e>
 80076f0:	6822      	ldr	r2, [r4, #0]
 80076f2:	07d0      	lsls	r0, r2, #31
 80076f4:	d502      	bpl.n	80076fc <_printf_float+0x174>
 80076f6:	3301      	adds	r3, #1
 80076f8:	440b      	add	r3, r1
 80076fa:	6123      	str	r3, [r4, #16]
 80076fc:	2300      	movs	r3, #0
 80076fe:	65a1      	str	r1, [r4, #88]	; 0x58
 8007700:	9304      	str	r3, [sp, #16]
 8007702:	e7de      	b.n	80076c2 <_printf_float+0x13a>
 8007704:	b913      	cbnz	r3, 800770c <_printf_float+0x184>
 8007706:	6822      	ldr	r2, [r4, #0]
 8007708:	07d2      	lsls	r2, r2, #31
 800770a:	d501      	bpl.n	8007710 <_printf_float+0x188>
 800770c:	3302      	adds	r3, #2
 800770e:	e7f4      	b.n	80076fa <_printf_float+0x172>
 8007710:	2301      	movs	r3, #1
 8007712:	e7f2      	b.n	80076fa <_printf_float+0x172>
 8007714:	f04f 0967 	mov.w	r9, #103	; 0x67
 8007718:	9b08      	ldr	r3, [sp, #32]
 800771a:	4299      	cmp	r1, r3
 800771c:	db05      	blt.n	800772a <_printf_float+0x1a2>
 800771e:	6823      	ldr	r3, [r4, #0]
 8007720:	6121      	str	r1, [r4, #16]
 8007722:	07d8      	lsls	r0, r3, #31
 8007724:	d5ea      	bpl.n	80076fc <_printf_float+0x174>
 8007726:	1c4b      	adds	r3, r1, #1
 8007728:	e7e7      	b.n	80076fa <_printf_float+0x172>
 800772a:	2900      	cmp	r1, #0
 800772c:	bfd4      	ite	le
 800772e:	f1c1 0202 	rsble	r2, r1, #2
 8007732:	2201      	movgt	r2, #1
 8007734:	4413      	add	r3, r2
 8007736:	e7e0      	b.n	80076fa <_printf_float+0x172>
 8007738:	6823      	ldr	r3, [r4, #0]
 800773a:	055a      	lsls	r2, r3, #21
 800773c:	d407      	bmi.n	800774e <_printf_float+0x1c6>
 800773e:	6923      	ldr	r3, [r4, #16]
 8007740:	4642      	mov	r2, r8
 8007742:	4631      	mov	r1, r6
 8007744:	4628      	mov	r0, r5
 8007746:	47b8      	blx	r7
 8007748:	3001      	adds	r0, #1
 800774a:	d12a      	bne.n	80077a2 <_printf_float+0x21a>
 800774c:	e76a      	b.n	8007624 <_printf_float+0x9c>
 800774e:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007752:	f240 80e2 	bls.w	800791a <_printf_float+0x392>
 8007756:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800775a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800775e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007762:	d133      	bne.n	80077cc <_printf_float+0x244>
 8007764:	4a38      	ldr	r2, [pc, #224]	; (8007848 <_printf_float+0x2c0>)
 8007766:	2301      	movs	r3, #1
 8007768:	4631      	mov	r1, r6
 800776a:	4628      	mov	r0, r5
 800776c:	47b8      	blx	r7
 800776e:	3001      	adds	r0, #1
 8007770:	f43f af58 	beq.w	8007624 <_printf_float+0x9c>
 8007774:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8007778:	429a      	cmp	r2, r3
 800777a:	db02      	blt.n	8007782 <_printf_float+0x1fa>
 800777c:	6823      	ldr	r3, [r4, #0]
 800777e:	07d8      	lsls	r0, r3, #31
 8007780:	d50f      	bpl.n	80077a2 <_printf_float+0x21a>
 8007782:	4653      	mov	r3, sl
 8007784:	465a      	mov	r2, fp
 8007786:	4631      	mov	r1, r6
 8007788:	4628      	mov	r0, r5
 800778a:	47b8      	blx	r7
 800778c:	3001      	adds	r0, #1
 800778e:	f43f af49 	beq.w	8007624 <_printf_float+0x9c>
 8007792:	f04f 0800 	mov.w	r8, #0
 8007796:	f104 091a 	add.w	r9, r4, #26
 800779a:	9b08      	ldr	r3, [sp, #32]
 800779c:	3b01      	subs	r3, #1
 800779e:	4543      	cmp	r3, r8
 80077a0:	dc09      	bgt.n	80077b6 <_printf_float+0x22e>
 80077a2:	6823      	ldr	r3, [r4, #0]
 80077a4:	079b      	lsls	r3, r3, #30
 80077a6:	f100 8108 	bmi.w	80079ba <_printf_float+0x432>
 80077aa:	68e0      	ldr	r0, [r4, #12]
 80077ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077ae:	4298      	cmp	r0, r3
 80077b0:	bfb8      	it	lt
 80077b2:	4618      	movlt	r0, r3
 80077b4:	e738      	b.n	8007628 <_printf_float+0xa0>
 80077b6:	2301      	movs	r3, #1
 80077b8:	464a      	mov	r2, r9
 80077ba:	4631      	mov	r1, r6
 80077bc:	4628      	mov	r0, r5
 80077be:	47b8      	blx	r7
 80077c0:	3001      	adds	r0, #1
 80077c2:	f43f af2f 	beq.w	8007624 <_printf_float+0x9c>
 80077c6:	f108 0801 	add.w	r8, r8, #1
 80077ca:	e7e6      	b.n	800779a <_printf_float+0x212>
 80077cc:	9b07      	ldr	r3, [sp, #28]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	dc3c      	bgt.n	800784c <_printf_float+0x2c4>
 80077d2:	4a1d      	ldr	r2, [pc, #116]	; (8007848 <_printf_float+0x2c0>)
 80077d4:	2301      	movs	r3, #1
 80077d6:	4631      	mov	r1, r6
 80077d8:	4628      	mov	r0, r5
 80077da:	47b8      	blx	r7
 80077dc:	3001      	adds	r0, #1
 80077de:	f43f af21 	beq.w	8007624 <_printf_float+0x9c>
 80077e2:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80077e6:	4313      	orrs	r3, r2
 80077e8:	d102      	bne.n	80077f0 <_printf_float+0x268>
 80077ea:	6823      	ldr	r3, [r4, #0]
 80077ec:	07d9      	lsls	r1, r3, #31
 80077ee:	d5d8      	bpl.n	80077a2 <_printf_float+0x21a>
 80077f0:	4653      	mov	r3, sl
 80077f2:	465a      	mov	r2, fp
 80077f4:	4631      	mov	r1, r6
 80077f6:	4628      	mov	r0, r5
 80077f8:	47b8      	blx	r7
 80077fa:	3001      	adds	r0, #1
 80077fc:	f43f af12 	beq.w	8007624 <_printf_float+0x9c>
 8007800:	f04f 0900 	mov.w	r9, #0
 8007804:	f104 0a1a 	add.w	sl, r4, #26
 8007808:	9b07      	ldr	r3, [sp, #28]
 800780a:	425b      	negs	r3, r3
 800780c:	454b      	cmp	r3, r9
 800780e:	dc01      	bgt.n	8007814 <_printf_float+0x28c>
 8007810:	9b08      	ldr	r3, [sp, #32]
 8007812:	e795      	b.n	8007740 <_printf_float+0x1b8>
 8007814:	2301      	movs	r3, #1
 8007816:	4652      	mov	r2, sl
 8007818:	4631      	mov	r1, r6
 800781a:	4628      	mov	r0, r5
 800781c:	47b8      	blx	r7
 800781e:	3001      	adds	r0, #1
 8007820:	f43f af00 	beq.w	8007624 <_printf_float+0x9c>
 8007824:	f109 0901 	add.w	r9, r9, #1
 8007828:	e7ee      	b.n	8007808 <_printf_float+0x280>
 800782a:	bf00      	nop
 800782c:	f3af 8000 	nop.w
 8007830:	ffffffff 	.word	0xffffffff
 8007834:	7fefffff 	.word	0x7fefffff
 8007838:	0800bfe8 	.word	0x0800bfe8
 800783c:	0800bfec 	.word	0x0800bfec
 8007840:	0800bff4 	.word	0x0800bff4
 8007844:	0800bff0 	.word	0x0800bff0
 8007848:	0800bff8 	.word	0x0800bff8
 800784c:	9a08      	ldr	r2, [sp, #32]
 800784e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007850:	429a      	cmp	r2, r3
 8007852:	bfa8      	it	ge
 8007854:	461a      	movge	r2, r3
 8007856:	2a00      	cmp	r2, #0
 8007858:	4691      	mov	r9, r2
 800785a:	dc38      	bgt.n	80078ce <_printf_float+0x346>
 800785c:	2300      	movs	r3, #0
 800785e:	9305      	str	r3, [sp, #20]
 8007860:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007864:	f104 021a 	add.w	r2, r4, #26
 8007868:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800786a:	9905      	ldr	r1, [sp, #20]
 800786c:	9304      	str	r3, [sp, #16]
 800786e:	eba3 0309 	sub.w	r3, r3, r9
 8007872:	428b      	cmp	r3, r1
 8007874:	dc33      	bgt.n	80078de <_printf_float+0x356>
 8007876:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800787a:	429a      	cmp	r2, r3
 800787c:	db3c      	blt.n	80078f8 <_printf_float+0x370>
 800787e:	6823      	ldr	r3, [r4, #0]
 8007880:	07da      	lsls	r2, r3, #31
 8007882:	d439      	bmi.n	80078f8 <_printf_float+0x370>
 8007884:	9a08      	ldr	r2, [sp, #32]
 8007886:	9b04      	ldr	r3, [sp, #16]
 8007888:	9907      	ldr	r1, [sp, #28]
 800788a:	1ad3      	subs	r3, r2, r3
 800788c:	eba2 0901 	sub.w	r9, r2, r1
 8007890:	4599      	cmp	r9, r3
 8007892:	bfa8      	it	ge
 8007894:	4699      	movge	r9, r3
 8007896:	f1b9 0f00 	cmp.w	r9, #0
 800789a:	dc35      	bgt.n	8007908 <_printf_float+0x380>
 800789c:	f04f 0800 	mov.w	r8, #0
 80078a0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80078a4:	f104 0a1a 	add.w	sl, r4, #26
 80078a8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80078ac:	1a9b      	subs	r3, r3, r2
 80078ae:	eba3 0309 	sub.w	r3, r3, r9
 80078b2:	4543      	cmp	r3, r8
 80078b4:	f77f af75 	ble.w	80077a2 <_printf_float+0x21a>
 80078b8:	2301      	movs	r3, #1
 80078ba:	4652      	mov	r2, sl
 80078bc:	4631      	mov	r1, r6
 80078be:	4628      	mov	r0, r5
 80078c0:	47b8      	blx	r7
 80078c2:	3001      	adds	r0, #1
 80078c4:	f43f aeae 	beq.w	8007624 <_printf_float+0x9c>
 80078c8:	f108 0801 	add.w	r8, r8, #1
 80078cc:	e7ec      	b.n	80078a8 <_printf_float+0x320>
 80078ce:	4613      	mov	r3, r2
 80078d0:	4631      	mov	r1, r6
 80078d2:	4642      	mov	r2, r8
 80078d4:	4628      	mov	r0, r5
 80078d6:	47b8      	blx	r7
 80078d8:	3001      	adds	r0, #1
 80078da:	d1bf      	bne.n	800785c <_printf_float+0x2d4>
 80078dc:	e6a2      	b.n	8007624 <_printf_float+0x9c>
 80078de:	2301      	movs	r3, #1
 80078e0:	4631      	mov	r1, r6
 80078e2:	4628      	mov	r0, r5
 80078e4:	9204      	str	r2, [sp, #16]
 80078e6:	47b8      	blx	r7
 80078e8:	3001      	adds	r0, #1
 80078ea:	f43f ae9b 	beq.w	8007624 <_printf_float+0x9c>
 80078ee:	9b05      	ldr	r3, [sp, #20]
 80078f0:	9a04      	ldr	r2, [sp, #16]
 80078f2:	3301      	adds	r3, #1
 80078f4:	9305      	str	r3, [sp, #20]
 80078f6:	e7b7      	b.n	8007868 <_printf_float+0x2e0>
 80078f8:	4653      	mov	r3, sl
 80078fa:	465a      	mov	r2, fp
 80078fc:	4631      	mov	r1, r6
 80078fe:	4628      	mov	r0, r5
 8007900:	47b8      	blx	r7
 8007902:	3001      	adds	r0, #1
 8007904:	d1be      	bne.n	8007884 <_printf_float+0x2fc>
 8007906:	e68d      	b.n	8007624 <_printf_float+0x9c>
 8007908:	9a04      	ldr	r2, [sp, #16]
 800790a:	464b      	mov	r3, r9
 800790c:	4442      	add	r2, r8
 800790e:	4631      	mov	r1, r6
 8007910:	4628      	mov	r0, r5
 8007912:	47b8      	blx	r7
 8007914:	3001      	adds	r0, #1
 8007916:	d1c1      	bne.n	800789c <_printf_float+0x314>
 8007918:	e684      	b.n	8007624 <_printf_float+0x9c>
 800791a:	9a08      	ldr	r2, [sp, #32]
 800791c:	2a01      	cmp	r2, #1
 800791e:	dc01      	bgt.n	8007924 <_printf_float+0x39c>
 8007920:	07db      	lsls	r3, r3, #31
 8007922:	d537      	bpl.n	8007994 <_printf_float+0x40c>
 8007924:	2301      	movs	r3, #1
 8007926:	4642      	mov	r2, r8
 8007928:	4631      	mov	r1, r6
 800792a:	4628      	mov	r0, r5
 800792c:	47b8      	blx	r7
 800792e:	3001      	adds	r0, #1
 8007930:	f43f ae78 	beq.w	8007624 <_printf_float+0x9c>
 8007934:	4653      	mov	r3, sl
 8007936:	465a      	mov	r2, fp
 8007938:	4631      	mov	r1, r6
 800793a:	4628      	mov	r0, r5
 800793c:	47b8      	blx	r7
 800793e:	3001      	adds	r0, #1
 8007940:	f43f ae70 	beq.w	8007624 <_printf_float+0x9c>
 8007944:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8007948:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800794c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007950:	d01b      	beq.n	800798a <_printf_float+0x402>
 8007952:	9b08      	ldr	r3, [sp, #32]
 8007954:	f108 0201 	add.w	r2, r8, #1
 8007958:	3b01      	subs	r3, #1
 800795a:	4631      	mov	r1, r6
 800795c:	4628      	mov	r0, r5
 800795e:	47b8      	blx	r7
 8007960:	3001      	adds	r0, #1
 8007962:	d10e      	bne.n	8007982 <_printf_float+0x3fa>
 8007964:	e65e      	b.n	8007624 <_printf_float+0x9c>
 8007966:	2301      	movs	r3, #1
 8007968:	464a      	mov	r2, r9
 800796a:	4631      	mov	r1, r6
 800796c:	4628      	mov	r0, r5
 800796e:	47b8      	blx	r7
 8007970:	3001      	adds	r0, #1
 8007972:	f43f ae57 	beq.w	8007624 <_printf_float+0x9c>
 8007976:	f108 0801 	add.w	r8, r8, #1
 800797a:	9b08      	ldr	r3, [sp, #32]
 800797c:	3b01      	subs	r3, #1
 800797e:	4543      	cmp	r3, r8
 8007980:	dcf1      	bgt.n	8007966 <_printf_float+0x3de>
 8007982:	9b04      	ldr	r3, [sp, #16]
 8007984:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007988:	e6db      	b.n	8007742 <_printf_float+0x1ba>
 800798a:	f04f 0800 	mov.w	r8, #0
 800798e:	f104 091a 	add.w	r9, r4, #26
 8007992:	e7f2      	b.n	800797a <_printf_float+0x3f2>
 8007994:	2301      	movs	r3, #1
 8007996:	4642      	mov	r2, r8
 8007998:	e7df      	b.n	800795a <_printf_float+0x3d2>
 800799a:	2301      	movs	r3, #1
 800799c:	464a      	mov	r2, r9
 800799e:	4631      	mov	r1, r6
 80079a0:	4628      	mov	r0, r5
 80079a2:	47b8      	blx	r7
 80079a4:	3001      	adds	r0, #1
 80079a6:	f43f ae3d 	beq.w	8007624 <_printf_float+0x9c>
 80079aa:	f108 0801 	add.w	r8, r8, #1
 80079ae:	68e3      	ldr	r3, [r4, #12]
 80079b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80079b2:	1a5b      	subs	r3, r3, r1
 80079b4:	4543      	cmp	r3, r8
 80079b6:	dcf0      	bgt.n	800799a <_printf_float+0x412>
 80079b8:	e6f7      	b.n	80077aa <_printf_float+0x222>
 80079ba:	f04f 0800 	mov.w	r8, #0
 80079be:	f104 0919 	add.w	r9, r4, #25
 80079c2:	e7f4      	b.n	80079ae <_printf_float+0x426>

080079c4 <_printf_common>:
 80079c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079c8:	4616      	mov	r6, r2
 80079ca:	4699      	mov	r9, r3
 80079cc:	688a      	ldr	r2, [r1, #8]
 80079ce:	690b      	ldr	r3, [r1, #16]
 80079d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80079d4:	4293      	cmp	r3, r2
 80079d6:	bfb8      	it	lt
 80079d8:	4613      	movlt	r3, r2
 80079da:	6033      	str	r3, [r6, #0]
 80079dc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80079e0:	4607      	mov	r7, r0
 80079e2:	460c      	mov	r4, r1
 80079e4:	b10a      	cbz	r2, 80079ea <_printf_common+0x26>
 80079e6:	3301      	adds	r3, #1
 80079e8:	6033      	str	r3, [r6, #0]
 80079ea:	6823      	ldr	r3, [r4, #0]
 80079ec:	0699      	lsls	r1, r3, #26
 80079ee:	bf42      	ittt	mi
 80079f0:	6833      	ldrmi	r3, [r6, #0]
 80079f2:	3302      	addmi	r3, #2
 80079f4:	6033      	strmi	r3, [r6, #0]
 80079f6:	6825      	ldr	r5, [r4, #0]
 80079f8:	f015 0506 	ands.w	r5, r5, #6
 80079fc:	d106      	bne.n	8007a0c <_printf_common+0x48>
 80079fe:	f104 0a19 	add.w	sl, r4, #25
 8007a02:	68e3      	ldr	r3, [r4, #12]
 8007a04:	6832      	ldr	r2, [r6, #0]
 8007a06:	1a9b      	subs	r3, r3, r2
 8007a08:	42ab      	cmp	r3, r5
 8007a0a:	dc26      	bgt.n	8007a5a <_printf_common+0x96>
 8007a0c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007a10:	1e13      	subs	r3, r2, #0
 8007a12:	6822      	ldr	r2, [r4, #0]
 8007a14:	bf18      	it	ne
 8007a16:	2301      	movne	r3, #1
 8007a18:	0692      	lsls	r2, r2, #26
 8007a1a:	d42b      	bmi.n	8007a74 <_printf_common+0xb0>
 8007a1c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007a20:	4649      	mov	r1, r9
 8007a22:	4638      	mov	r0, r7
 8007a24:	47c0      	blx	r8
 8007a26:	3001      	adds	r0, #1
 8007a28:	d01e      	beq.n	8007a68 <_printf_common+0xa4>
 8007a2a:	6823      	ldr	r3, [r4, #0]
 8007a2c:	68e5      	ldr	r5, [r4, #12]
 8007a2e:	6832      	ldr	r2, [r6, #0]
 8007a30:	f003 0306 	and.w	r3, r3, #6
 8007a34:	2b04      	cmp	r3, #4
 8007a36:	bf08      	it	eq
 8007a38:	1aad      	subeq	r5, r5, r2
 8007a3a:	68a3      	ldr	r3, [r4, #8]
 8007a3c:	6922      	ldr	r2, [r4, #16]
 8007a3e:	bf0c      	ite	eq
 8007a40:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007a44:	2500      	movne	r5, #0
 8007a46:	4293      	cmp	r3, r2
 8007a48:	bfc4      	itt	gt
 8007a4a:	1a9b      	subgt	r3, r3, r2
 8007a4c:	18ed      	addgt	r5, r5, r3
 8007a4e:	2600      	movs	r6, #0
 8007a50:	341a      	adds	r4, #26
 8007a52:	42b5      	cmp	r5, r6
 8007a54:	d11a      	bne.n	8007a8c <_printf_common+0xc8>
 8007a56:	2000      	movs	r0, #0
 8007a58:	e008      	b.n	8007a6c <_printf_common+0xa8>
 8007a5a:	2301      	movs	r3, #1
 8007a5c:	4652      	mov	r2, sl
 8007a5e:	4649      	mov	r1, r9
 8007a60:	4638      	mov	r0, r7
 8007a62:	47c0      	blx	r8
 8007a64:	3001      	adds	r0, #1
 8007a66:	d103      	bne.n	8007a70 <_printf_common+0xac>
 8007a68:	f04f 30ff 	mov.w	r0, #4294967295
 8007a6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a70:	3501      	adds	r5, #1
 8007a72:	e7c6      	b.n	8007a02 <_printf_common+0x3e>
 8007a74:	18e1      	adds	r1, r4, r3
 8007a76:	1c5a      	adds	r2, r3, #1
 8007a78:	2030      	movs	r0, #48	; 0x30
 8007a7a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007a7e:	4422      	add	r2, r4
 8007a80:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007a84:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007a88:	3302      	adds	r3, #2
 8007a8a:	e7c7      	b.n	8007a1c <_printf_common+0x58>
 8007a8c:	2301      	movs	r3, #1
 8007a8e:	4622      	mov	r2, r4
 8007a90:	4649      	mov	r1, r9
 8007a92:	4638      	mov	r0, r7
 8007a94:	47c0      	blx	r8
 8007a96:	3001      	adds	r0, #1
 8007a98:	d0e6      	beq.n	8007a68 <_printf_common+0xa4>
 8007a9a:	3601      	adds	r6, #1
 8007a9c:	e7d9      	b.n	8007a52 <_printf_common+0x8e>
	...

08007aa0 <_printf_i>:
 8007aa0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007aa4:	460c      	mov	r4, r1
 8007aa6:	4691      	mov	r9, r2
 8007aa8:	7e27      	ldrb	r7, [r4, #24]
 8007aaa:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007aac:	2f78      	cmp	r7, #120	; 0x78
 8007aae:	4680      	mov	r8, r0
 8007ab0:	469a      	mov	sl, r3
 8007ab2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007ab6:	d807      	bhi.n	8007ac8 <_printf_i+0x28>
 8007ab8:	2f62      	cmp	r7, #98	; 0x62
 8007aba:	d80a      	bhi.n	8007ad2 <_printf_i+0x32>
 8007abc:	2f00      	cmp	r7, #0
 8007abe:	f000 80d8 	beq.w	8007c72 <_printf_i+0x1d2>
 8007ac2:	2f58      	cmp	r7, #88	; 0x58
 8007ac4:	f000 80a3 	beq.w	8007c0e <_printf_i+0x16e>
 8007ac8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007acc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007ad0:	e03a      	b.n	8007b48 <_printf_i+0xa8>
 8007ad2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007ad6:	2b15      	cmp	r3, #21
 8007ad8:	d8f6      	bhi.n	8007ac8 <_printf_i+0x28>
 8007ada:	a001      	add	r0, pc, #4	; (adr r0, 8007ae0 <_printf_i+0x40>)
 8007adc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007ae0:	08007b39 	.word	0x08007b39
 8007ae4:	08007b4d 	.word	0x08007b4d
 8007ae8:	08007ac9 	.word	0x08007ac9
 8007aec:	08007ac9 	.word	0x08007ac9
 8007af0:	08007ac9 	.word	0x08007ac9
 8007af4:	08007ac9 	.word	0x08007ac9
 8007af8:	08007b4d 	.word	0x08007b4d
 8007afc:	08007ac9 	.word	0x08007ac9
 8007b00:	08007ac9 	.word	0x08007ac9
 8007b04:	08007ac9 	.word	0x08007ac9
 8007b08:	08007ac9 	.word	0x08007ac9
 8007b0c:	08007c59 	.word	0x08007c59
 8007b10:	08007b7d 	.word	0x08007b7d
 8007b14:	08007c3b 	.word	0x08007c3b
 8007b18:	08007ac9 	.word	0x08007ac9
 8007b1c:	08007ac9 	.word	0x08007ac9
 8007b20:	08007c7b 	.word	0x08007c7b
 8007b24:	08007ac9 	.word	0x08007ac9
 8007b28:	08007b7d 	.word	0x08007b7d
 8007b2c:	08007ac9 	.word	0x08007ac9
 8007b30:	08007ac9 	.word	0x08007ac9
 8007b34:	08007c43 	.word	0x08007c43
 8007b38:	680b      	ldr	r3, [r1, #0]
 8007b3a:	1d1a      	adds	r2, r3, #4
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	600a      	str	r2, [r1, #0]
 8007b40:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007b44:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007b48:	2301      	movs	r3, #1
 8007b4a:	e0a3      	b.n	8007c94 <_printf_i+0x1f4>
 8007b4c:	6825      	ldr	r5, [r4, #0]
 8007b4e:	6808      	ldr	r0, [r1, #0]
 8007b50:	062e      	lsls	r6, r5, #24
 8007b52:	f100 0304 	add.w	r3, r0, #4
 8007b56:	d50a      	bpl.n	8007b6e <_printf_i+0xce>
 8007b58:	6805      	ldr	r5, [r0, #0]
 8007b5a:	600b      	str	r3, [r1, #0]
 8007b5c:	2d00      	cmp	r5, #0
 8007b5e:	da03      	bge.n	8007b68 <_printf_i+0xc8>
 8007b60:	232d      	movs	r3, #45	; 0x2d
 8007b62:	426d      	negs	r5, r5
 8007b64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b68:	485e      	ldr	r0, [pc, #376]	; (8007ce4 <_printf_i+0x244>)
 8007b6a:	230a      	movs	r3, #10
 8007b6c:	e019      	b.n	8007ba2 <_printf_i+0x102>
 8007b6e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007b72:	6805      	ldr	r5, [r0, #0]
 8007b74:	600b      	str	r3, [r1, #0]
 8007b76:	bf18      	it	ne
 8007b78:	b22d      	sxthne	r5, r5
 8007b7a:	e7ef      	b.n	8007b5c <_printf_i+0xbc>
 8007b7c:	680b      	ldr	r3, [r1, #0]
 8007b7e:	6825      	ldr	r5, [r4, #0]
 8007b80:	1d18      	adds	r0, r3, #4
 8007b82:	6008      	str	r0, [r1, #0]
 8007b84:	0628      	lsls	r0, r5, #24
 8007b86:	d501      	bpl.n	8007b8c <_printf_i+0xec>
 8007b88:	681d      	ldr	r5, [r3, #0]
 8007b8a:	e002      	b.n	8007b92 <_printf_i+0xf2>
 8007b8c:	0669      	lsls	r1, r5, #25
 8007b8e:	d5fb      	bpl.n	8007b88 <_printf_i+0xe8>
 8007b90:	881d      	ldrh	r5, [r3, #0]
 8007b92:	4854      	ldr	r0, [pc, #336]	; (8007ce4 <_printf_i+0x244>)
 8007b94:	2f6f      	cmp	r7, #111	; 0x6f
 8007b96:	bf0c      	ite	eq
 8007b98:	2308      	moveq	r3, #8
 8007b9a:	230a      	movne	r3, #10
 8007b9c:	2100      	movs	r1, #0
 8007b9e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007ba2:	6866      	ldr	r6, [r4, #4]
 8007ba4:	60a6      	str	r6, [r4, #8]
 8007ba6:	2e00      	cmp	r6, #0
 8007ba8:	bfa2      	ittt	ge
 8007baa:	6821      	ldrge	r1, [r4, #0]
 8007bac:	f021 0104 	bicge.w	r1, r1, #4
 8007bb0:	6021      	strge	r1, [r4, #0]
 8007bb2:	b90d      	cbnz	r5, 8007bb8 <_printf_i+0x118>
 8007bb4:	2e00      	cmp	r6, #0
 8007bb6:	d04d      	beq.n	8007c54 <_printf_i+0x1b4>
 8007bb8:	4616      	mov	r6, r2
 8007bba:	fbb5 f1f3 	udiv	r1, r5, r3
 8007bbe:	fb03 5711 	mls	r7, r3, r1, r5
 8007bc2:	5dc7      	ldrb	r7, [r0, r7]
 8007bc4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007bc8:	462f      	mov	r7, r5
 8007bca:	42bb      	cmp	r3, r7
 8007bcc:	460d      	mov	r5, r1
 8007bce:	d9f4      	bls.n	8007bba <_printf_i+0x11a>
 8007bd0:	2b08      	cmp	r3, #8
 8007bd2:	d10b      	bne.n	8007bec <_printf_i+0x14c>
 8007bd4:	6823      	ldr	r3, [r4, #0]
 8007bd6:	07df      	lsls	r7, r3, #31
 8007bd8:	d508      	bpl.n	8007bec <_printf_i+0x14c>
 8007bda:	6923      	ldr	r3, [r4, #16]
 8007bdc:	6861      	ldr	r1, [r4, #4]
 8007bde:	4299      	cmp	r1, r3
 8007be0:	bfde      	ittt	le
 8007be2:	2330      	movle	r3, #48	; 0x30
 8007be4:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007be8:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007bec:	1b92      	subs	r2, r2, r6
 8007bee:	6122      	str	r2, [r4, #16]
 8007bf0:	f8cd a000 	str.w	sl, [sp]
 8007bf4:	464b      	mov	r3, r9
 8007bf6:	aa03      	add	r2, sp, #12
 8007bf8:	4621      	mov	r1, r4
 8007bfa:	4640      	mov	r0, r8
 8007bfc:	f7ff fee2 	bl	80079c4 <_printf_common>
 8007c00:	3001      	adds	r0, #1
 8007c02:	d14c      	bne.n	8007c9e <_printf_i+0x1fe>
 8007c04:	f04f 30ff 	mov.w	r0, #4294967295
 8007c08:	b004      	add	sp, #16
 8007c0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c0e:	4835      	ldr	r0, [pc, #212]	; (8007ce4 <_printf_i+0x244>)
 8007c10:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007c14:	6823      	ldr	r3, [r4, #0]
 8007c16:	680e      	ldr	r6, [r1, #0]
 8007c18:	061f      	lsls	r7, r3, #24
 8007c1a:	f856 5b04 	ldr.w	r5, [r6], #4
 8007c1e:	600e      	str	r6, [r1, #0]
 8007c20:	d514      	bpl.n	8007c4c <_printf_i+0x1ac>
 8007c22:	07d9      	lsls	r1, r3, #31
 8007c24:	bf44      	itt	mi
 8007c26:	f043 0320 	orrmi.w	r3, r3, #32
 8007c2a:	6023      	strmi	r3, [r4, #0]
 8007c2c:	b91d      	cbnz	r5, 8007c36 <_printf_i+0x196>
 8007c2e:	6823      	ldr	r3, [r4, #0]
 8007c30:	f023 0320 	bic.w	r3, r3, #32
 8007c34:	6023      	str	r3, [r4, #0]
 8007c36:	2310      	movs	r3, #16
 8007c38:	e7b0      	b.n	8007b9c <_printf_i+0xfc>
 8007c3a:	6823      	ldr	r3, [r4, #0]
 8007c3c:	f043 0320 	orr.w	r3, r3, #32
 8007c40:	6023      	str	r3, [r4, #0]
 8007c42:	2378      	movs	r3, #120	; 0x78
 8007c44:	4828      	ldr	r0, [pc, #160]	; (8007ce8 <_printf_i+0x248>)
 8007c46:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007c4a:	e7e3      	b.n	8007c14 <_printf_i+0x174>
 8007c4c:	065e      	lsls	r6, r3, #25
 8007c4e:	bf48      	it	mi
 8007c50:	b2ad      	uxthmi	r5, r5
 8007c52:	e7e6      	b.n	8007c22 <_printf_i+0x182>
 8007c54:	4616      	mov	r6, r2
 8007c56:	e7bb      	b.n	8007bd0 <_printf_i+0x130>
 8007c58:	680b      	ldr	r3, [r1, #0]
 8007c5a:	6826      	ldr	r6, [r4, #0]
 8007c5c:	6960      	ldr	r0, [r4, #20]
 8007c5e:	1d1d      	adds	r5, r3, #4
 8007c60:	600d      	str	r5, [r1, #0]
 8007c62:	0635      	lsls	r5, r6, #24
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	d501      	bpl.n	8007c6c <_printf_i+0x1cc>
 8007c68:	6018      	str	r0, [r3, #0]
 8007c6a:	e002      	b.n	8007c72 <_printf_i+0x1d2>
 8007c6c:	0671      	lsls	r1, r6, #25
 8007c6e:	d5fb      	bpl.n	8007c68 <_printf_i+0x1c8>
 8007c70:	8018      	strh	r0, [r3, #0]
 8007c72:	2300      	movs	r3, #0
 8007c74:	6123      	str	r3, [r4, #16]
 8007c76:	4616      	mov	r6, r2
 8007c78:	e7ba      	b.n	8007bf0 <_printf_i+0x150>
 8007c7a:	680b      	ldr	r3, [r1, #0]
 8007c7c:	1d1a      	adds	r2, r3, #4
 8007c7e:	600a      	str	r2, [r1, #0]
 8007c80:	681e      	ldr	r6, [r3, #0]
 8007c82:	6862      	ldr	r2, [r4, #4]
 8007c84:	2100      	movs	r1, #0
 8007c86:	4630      	mov	r0, r6
 8007c88:	f7f8 fae2 	bl	8000250 <memchr>
 8007c8c:	b108      	cbz	r0, 8007c92 <_printf_i+0x1f2>
 8007c8e:	1b80      	subs	r0, r0, r6
 8007c90:	6060      	str	r0, [r4, #4]
 8007c92:	6863      	ldr	r3, [r4, #4]
 8007c94:	6123      	str	r3, [r4, #16]
 8007c96:	2300      	movs	r3, #0
 8007c98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007c9c:	e7a8      	b.n	8007bf0 <_printf_i+0x150>
 8007c9e:	6923      	ldr	r3, [r4, #16]
 8007ca0:	4632      	mov	r2, r6
 8007ca2:	4649      	mov	r1, r9
 8007ca4:	4640      	mov	r0, r8
 8007ca6:	47d0      	blx	sl
 8007ca8:	3001      	adds	r0, #1
 8007caa:	d0ab      	beq.n	8007c04 <_printf_i+0x164>
 8007cac:	6823      	ldr	r3, [r4, #0]
 8007cae:	079b      	lsls	r3, r3, #30
 8007cb0:	d413      	bmi.n	8007cda <_printf_i+0x23a>
 8007cb2:	68e0      	ldr	r0, [r4, #12]
 8007cb4:	9b03      	ldr	r3, [sp, #12]
 8007cb6:	4298      	cmp	r0, r3
 8007cb8:	bfb8      	it	lt
 8007cba:	4618      	movlt	r0, r3
 8007cbc:	e7a4      	b.n	8007c08 <_printf_i+0x168>
 8007cbe:	2301      	movs	r3, #1
 8007cc0:	4632      	mov	r2, r6
 8007cc2:	4649      	mov	r1, r9
 8007cc4:	4640      	mov	r0, r8
 8007cc6:	47d0      	blx	sl
 8007cc8:	3001      	adds	r0, #1
 8007cca:	d09b      	beq.n	8007c04 <_printf_i+0x164>
 8007ccc:	3501      	adds	r5, #1
 8007cce:	68e3      	ldr	r3, [r4, #12]
 8007cd0:	9903      	ldr	r1, [sp, #12]
 8007cd2:	1a5b      	subs	r3, r3, r1
 8007cd4:	42ab      	cmp	r3, r5
 8007cd6:	dcf2      	bgt.n	8007cbe <_printf_i+0x21e>
 8007cd8:	e7eb      	b.n	8007cb2 <_printf_i+0x212>
 8007cda:	2500      	movs	r5, #0
 8007cdc:	f104 0619 	add.w	r6, r4, #25
 8007ce0:	e7f5      	b.n	8007cce <_printf_i+0x22e>
 8007ce2:	bf00      	nop
 8007ce4:	0800bffa 	.word	0x0800bffa
 8007ce8:	0800c00b 	.word	0x0800c00b

08007cec <_scanf_float>:
 8007cec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cf0:	b087      	sub	sp, #28
 8007cf2:	4617      	mov	r7, r2
 8007cf4:	9303      	str	r3, [sp, #12]
 8007cf6:	688b      	ldr	r3, [r1, #8]
 8007cf8:	1e5a      	subs	r2, r3, #1
 8007cfa:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8007cfe:	bf83      	ittte	hi
 8007d00:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8007d04:	195b      	addhi	r3, r3, r5
 8007d06:	9302      	strhi	r3, [sp, #8]
 8007d08:	2300      	movls	r3, #0
 8007d0a:	bf86      	itte	hi
 8007d0c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007d10:	608b      	strhi	r3, [r1, #8]
 8007d12:	9302      	strls	r3, [sp, #8]
 8007d14:	680b      	ldr	r3, [r1, #0]
 8007d16:	468b      	mov	fp, r1
 8007d18:	2500      	movs	r5, #0
 8007d1a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8007d1e:	f84b 3b1c 	str.w	r3, [fp], #28
 8007d22:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007d26:	4680      	mov	r8, r0
 8007d28:	460c      	mov	r4, r1
 8007d2a:	465e      	mov	r6, fp
 8007d2c:	46aa      	mov	sl, r5
 8007d2e:	46a9      	mov	r9, r5
 8007d30:	9501      	str	r5, [sp, #4]
 8007d32:	68a2      	ldr	r2, [r4, #8]
 8007d34:	b152      	cbz	r2, 8007d4c <_scanf_float+0x60>
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	781b      	ldrb	r3, [r3, #0]
 8007d3a:	2b4e      	cmp	r3, #78	; 0x4e
 8007d3c:	d864      	bhi.n	8007e08 <_scanf_float+0x11c>
 8007d3e:	2b40      	cmp	r3, #64	; 0x40
 8007d40:	d83c      	bhi.n	8007dbc <_scanf_float+0xd0>
 8007d42:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8007d46:	b2c8      	uxtb	r0, r1
 8007d48:	280e      	cmp	r0, #14
 8007d4a:	d93a      	bls.n	8007dc2 <_scanf_float+0xd6>
 8007d4c:	f1b9 0f00 	cmp.w	r9, #0
 8007d50:	d003      	beq.n	8007d5a <_scanf_float+0x6e>
 8007d52:	6823      	ldr	r3, [r4, #0]
 8007d54:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007d58:	6023      	str	r3, [r4, #0]
 8007d5a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007d5e:	f1ba 0f01 	cmp.w	sl, #1
 8007d62:	f200 8113 	bhi.w	8007f8c <_scanf_float+0x2a0>
 8007d66:	455e      	cmp	r6, fp
 8007d68:	f200 8105 	bhi.w	8007f76 <_scanf_float+0x28a>
 8007d6c:	2501      	movs	r5, #1
 8007d6e:	4628      	mov	r0, r5
 8007d70:	b007      	add	sp, #28
 8007d72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d76:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8007d7a:	2a0d      	cmp	r2, #13
 8007d7c:	d8e6      	bhi.n	8007d4c <_scanf_float+0x60>
 8007d7e:	a101      	add	r1, pc, #4	; (adr r1, 8007d84 <_scanf_float+0x98>)
 8007d80:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007d84:	08007ec3 	.word	0x08007ec3
 8007d88:	08007d4d 	.word	0x08007d4d
 8007d8c:	08007d4d 	.word	0x08007d4d
 8007d90:	08007d4d 	.word	0x08007d4d
 8007d94:	08007f23 	.word	0x08007f23
 8007d98:	08007efb 	.word	0x08007efb
 8007d9c:	08007d4d 	.word	0x08007d4d
 8007da0:	08007d4d 	.word	0x08007d4d
 8007da4:	08007ed1 	.word	0x08007ed1
 8007da8:	08007d4d 	.word	0x08007d4d
 8007dac:	08007d4d 	.word	0x08007d4d
 8007db0:	08007d4d 	.word	0x08007d4d
 8007db4:	08007d4d 	.word	0x08007d4d
 8007db8:	08007e89 	.word	0x08007e89
 8007dbc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8007dc0:	e7db      	b.n	8007d7a <_scanf_float+0x8e>
 8007dc2:	290e      	cmp	r1, #14
 8007dc4:	d8c2      	bhi.n	8007d4c <_scanf_float+0x60>
 8007dc6:	a001      	add	r0, pc, #4	; (adr r0, 8007dcc <_scanf_float+0xe0>)
 8007dc8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007dcc:	08007e7b 	.word	0x08007e7b
 8007dd0:	08007d4d 	.word	0x08007d4d
 8007dd4:	08007e7b 	.word	0x08007e7b
 8007dd8:	08007f0f 	.word	0x08007f0f
 8007ddc:	08007d4d 	.word	0x08007d4d
 8007de0:	08007e29 	.word	0x08007e29
 8007de4:	08007e65 	.word	0x08007e65
 8007de8:	08007e65 	.word	0x08007e65
 8007dec:	08007e65 	.word	0x08007e65
 8007df0:	08007e65 	.word	0x08007e65
 8007df4:	08007e65 	.word	0x08007e65
 8007df8:	08007e65 	.word	0x08007e65
 8007dfc:	08007e65 	.word	0x08007e65
 8007e00:	08007e65 	.word	0x08007e65
 8007e04:	08007e65 	.word	0x08007e65
 8007e08:	2b6e      	cmp	r3, #110	; 0x6e
 8007e0a:	d809      	bhi.n	8007e20 <_scanf_float+0x134>
 8007e0c:	2b60      	cmp	r3, #96	; 0x60
 8007e0e:	d8b2      	bhi.n	8007d76 <_scanf_float+0x8a>
 8007e10:	2b54      	cmp	r3, #84	; 0x54
 8007e12:	d077      	beq.n	8007f04 <_scanf_float+0x218>
 8007e14:	2b59      	cmp	r3, #89	; 0x59
 8007e16:	d199      	bne.n	8007d4c <_scanf_float+0x60>
 8007e18:	2d07      	cmp	r5, #7
 8007e1a:	d197      	bne.n	8007d4c <_scanf_float+0x60>
 8007e1c:	2508      	movs	r5, #8
 8007e1e:	e029      	b.n	8007e74 <_scanf_float+0x188>
 8007e20:	2b74      	cmp	r3, #116	; 0x74
 8007e22:	d06f      	beq.n	8007f04 <_scanf_float+0x218>
 8007e24:	2b79      	cmp	r3, #121	; 0x79
 8007e26:	e7f6      	b.n	8007e16 <_scanf_float+0x12a>
 8007e28:	6821      	ldr	r1, [r4, #0]
 8007e2a:	05c8      	lsls	r0, r1, #23
 8007e2c:	d51a      	bpl.n	8007e64 <_scanf_float+0x178>
 8007e2e:	9b02      	ldr	r3, [sp, #8]
 8007e30:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8007e34:	6021      	str	r1, [r4, #0]
 8007e36:	f109 0901 	add.w	r9, r9, #1
 8007e3a:	b11b      	cbz	r3, 8007e44 <_scanf_float+0x158>
 8007e3c:	3b01      	subs	r3, #1
 8007e3e:	3201      	adds	r2, #1
 8007e40:	9302      	str	r3, [sp, #8]
 8007e42:	60a2      	str	r2, [r4, #8]
 8007e44:	68a3      	ldr	r3, [r4, #8]
 8007e46:	3b01      	subs	r3, #1
 8007e48:	60a3      	str	r3, [r4, #8]
 8007e4a:	6923      	ldr	r3, [r4, #16]
 8007e4c:	3301      	adds	r3, #1
 8007e4e:	6123      	str	r3, [r4, #16]
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	3b01      	subs	r3, #1
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	607b      	str	r3, [r7, #4]
 8007e58:	f340 8084 	ble.w	8007f64 <_scanf_float+0x278>
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	3301      	adds	r3, #1
 8007e60:	603b      	str	r3, [r7, #0]
 8007e62:	e766      	b.n	8007d32 <_scanf_float+0x46>
 8007e64:	eb1a 0f05 	cmn.w	sl, r5
 8007e68:	f47f af70 	bne.w	8007d4c <_scanf_float+0x60>
 8007e6c:	6822      	ldr	r2, [r4, #0]
 8007e6e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8007e72:	6022      	str	r2, [r4, #0]
 8007e74:	f806 3b01 	strb.w	r3, [r6], #1
 8007e78:	e7e4      	b.n	8007e44 <_scanf_float+0x158>
 8007e7a:	6822      	ldr	r2, [r4, #0]
 8007e7c:	0610      	lsls	r0, r2, #24
 8007e7e:	f57f af65 	bpl.w	8007d4c <_scanf_float+0x60>
 8007e82:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007e86:	e7f4      	b.n	8007e72 <_scanf_float+0x186>
 8007e88:	f1ba 0f00 	cmp.w	sl, #0
 8007e8c:	d10e      	bne.n	8007eac <_scanf_float+0x1c0>
 8007e8e:	f1b9 0f00 	cmp.w	r9, #0
 8007e92:	d10e      	bne.n	8007eb2 <_scanf_float+0x1c6>
 8007e94:	6822      	ldr	r2, [r4, #0]
 8007e96:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007e9a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007e9e:	d108      	bne.n	8007eb2 <_scanf_float+0x1c6>
 8007ea0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007ea4:	6022      	str	r2, [r4, #0]
 8007ea6:	f04f 0a01 	mov.w	sl, #1
 8007eaa:	e7e3      	b.n	8007e74 <_scanf_float+0x188>
 8007eac:	f1ba 0f02 	cmp.w	sl, #2
 8007eb0:	d055      	beq.n	8007f5e <_scanf_float+0x272>
 8007eb2:	2d01      	cmp	r5, #1
 8007eb4:	d002      	beq.n	8007ebc <_scanf_float+0x1d0>
 8007eb6:	2d04      	cmp	r5, #4
 8007eb8:	f47f af48 	bne.w	8007d4c <_scanf_float+0x60>
 8007ebc:	3501      	adds	r5, #1
 8007ebe:	b2ed      	uxtb	r5, r5
 8007ec0:	e7d8      	b.n	8007e74 <_scanf_float+0x188>
 8007ec2:	f1ba 0f01 	cmp.w	sl, #1
 8007ec6:	f47f af41 	bne.w	8007d4c <_scanf_float+0x60>
 8007eca:	f04f 0a02 	mov.w	sl, #2
 8007ece:	e7d1      	b.n	8007e74 <_scanf_float+0x188>
 8007ed0:	b97d      	cbnz	r5, 8007ef2 <_scanf_float+0x206>
 8007ed2:	f1b9 0f00 	cmp.w	r9, #0
 8007ed6:	f47f af3c 	bne.w	8007d52 <_scanf_float+0x66>
 8007eda:	6822      	ldr	r2, [r4, #0]
 8007edc:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007ee0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007ee4:	f47f af39 	bne.w	8007d5a <_scanf_float+0x6e>
 8007ee8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007eec:	6022      	str	r2, [r4, #0]
 8007eee:	2501      	movs	r5, #1
 8007ef0:	e7c0      	b.n	8007e74 <_scanf_float+0x188>
 8007ef2:	2d03      	cmp	r5, #3
 8007ef4:	d0e2      	beq.n	8007ebc <_scanf_float+0x1d0>
 8007ef6:	2d05      	cmp	r5, #5
 8007ef8:	e7de      	b.n	8007eb8 <_scanf_float+0x1cc>
 8007efa:	2d02      	cmp	r5, #2
 8007efc:	f47f af26 	bne.w	8007d4c <_scanf_float+0x60>
 8007f00:	2503      	movs	r5, #3
 8007f02:	e7b7      	b.n	8007e74 <_scanf_float+0x188>
 8007f04:	2d06      	cmp	r5, #6
 8007f06:	f47f af21 	bne.w	8007d4c <_scanf_float+0x60>
 8007f0a:	2507      	movs	r5, #7
 8007f0c:	e7b2      	b.n	8007e74 <_scanf_float+0x188>
 8007f0e:	6822      	ldr	r2, [r4, #0]
 8007f10:	0591      	lsls	r1, r2, #22
 8007f12:	f57f af1b 	bpl.w	8007d4c <_scanf_float+0x60>
 8007f16:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8007f1a:	6022      	str	r2, [r4, #0]
 8007f1c:	f8cd 9004 	str.w	r9, [sp, #4]
 8007f20:	e7a8      	b.n	8007e74 <_scanf_float+0x188>
 8007f22:	6822      	ldr	r2, [r4, #0]
 8007f24:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8007f28:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8007f2c:	d006      	beq.n	8007f3c <_scanf_float+0x250>
 8007f2e:	0550      	lsls	r0, r2, #21
 8007f30:	f57f af0c 	bpl.w	8007d4c <_scanf_float+0x60>
 8007f34:	f1b9 0f00 	cmp.w	r9, #0
 8007f38:	f43f af0f 	beq.w	8007d5a <_scanf_float+0x6e>
 8007f3c:	0591      	lsls	r1, r2, #22
 8007f3e:	bf58      	it	pl
 8007f40:	9901      	ldrpl	r1, [sp, #4]
 8007f42:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007f46:	bf58      	it	pl
 8007f48:	eba9 0101 	subpl.w	r1, r9, r1
 8007f4c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8007f50:	bf58      	it	pl
 8007f52:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007f56:	6022      	str	r2, [r4, #0]
 8007f58:	f04f 0900 	mov.w	r9, #0
 8007f5c:	e78a      	b.n	8007e74 <_scanf_float+0x188>
 8007f5e:	f04f 0a03 	mov.w	sl, #3
 8007f62:	e787      	b.n	8007e74 <_scanf_float+0x188>
 8007f64:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007f68:	4639      	mov	r1, r7
 8007f6a:	4640      	mov	r0, r8
 8007f6c:	4798      	blx	r3
 8007f6e:	2800      	cmp	r0, #0
 8007f70:	f43f aedf 	beq.w	8007d32 <_scanf_float+0x46>
 8007f74:	e6ea      	b.n	8007d4c <_scanf_float+0x60>
 8007f76:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007f7a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007f7e:	463a      	mov	r2, r7
 8007f80:	4640      	mov	r0, r8
 8007f82:	4798      	blx	r3
 8007f84:	6923      	ldr	r3, [r4, #16]
 8007f86:	3b01      	subs	r3, #1
 8007f88:	6123      	str	r3, [r4, #16]
 8007f8a:	e6ec      	b.n	8007d66 <_scanf_float+0x7a>
 8007f8c:	1e6b      	subs	r3, r5, #1
 8007f8e:	2b06      	cmp	r3, #6
 8007f90:	d825      	bhi.n	8007fde <_scanf_float+0x2f2>
 8007f92:	2d02      	cmp	r5, #2
 8007f94:	d836      	bhi.n	8008004 <_scanf_float+0x318>
 8007f96:	455e      	cmp	r6, fp
 8007f98:	f67f aee8 	bls.w	8007d6c <_scanf_float+0x80>
 8007f9c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007fa0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007fa4:	463a      	mov	r2, r7
 8007fa6:	4640      	mov	r0, r8
 8007fa8:	4798      	blx	r3
 8007faa:	6923      	ldr	r3, [r4, #16]
 8007fac:	3b01      	subs	r3, #1
 8007fae:	6123      	str	r3, [r4, #16]
 8007fb0:	e7f1      	b.n	8007f96 <_scanf_float+0x2aa>
 8007fb2:	9802      	ldr	r0, [sp, #8]
 8007fb4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007fb8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8007fbc:	9002      	str	r0, [sp, #8]
 8007fbe:	463a      	mov	r2, r7
 8007fc0:	4640      	mov	r0, r8
 8007fc2:	4798      	blx	r3
 8007fc4:	6923      	ldr	r3, [r4, #16]
 8007fc6:	3b01      	subs	r3, #1
 8007fc8:	6123      	str	r3, [r4, #16]
 8007fca:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007fce:	fa5f fa8a 	uxtb.w	sl, sl
 8007fd2:	f1ba 0f02 	cmp.w	sl, #2
 8007fd6:	d1ec      	bne.n	8007fb2 <_scanf_float+0x2c6>
 8007fd8:	3d03      	subs	r5, #3
 8007fda:	b2ed      	uxtb	r5, r5
 8007fdc:	1b76      	subs	r6, r6, r5
 8007fde:	6823      	ldr	r3, [r4, #0]
 8007fe0:	05da      	lsls	r2, r3, #23
 8007fe2:	d52f      	bpl.n	8008044 <_scanf_float+0x358>
 8007fe4:	055b      	lsls	r3, r3, #21
 8007fe6:	d510      	bpl.n	800800a <_scanf_float+0x31e>
 8007fe8:	455e      	cmp	r6, fp
 8007fea:	f67f aebf 	bls.w	8007d6c <_scanf_float+0x80>
 8007fee:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007ff2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007ff6:	463a      	mov	r2, r7
 8007ff8:	4640      	mov	r0, r8
 8007ffa:	4798      	blx	r3
 8007ffc:	6923      	ldr	r3, [r4, #16]
 8007ffe:	3b01      	subs	r3, #1
 8008000:	6123      	str	r3, [r4, #16]
 8008002:	e7f1      	b.n	8007fe8 <_scanf_float+0x2fc>
 8008004:	46aa      	mov	sl, r5
 8008006:	9602      	str	r6, [sp, #8]
 8008008:	e7df      	b.n	8007fca <_scanf_float+0x2de>
 800800a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800800e:	6923      	ldr	r3, [r4, #16]
 8008010:	2965      	cmp	r1, #101	; 0x65
 8008012:	f103 33ff 	add.w	r3, r3, #4294967295
 8008016:	f106 35ff 	add.w	r5, r6, #4294967295
 800801a:	6123      	str	r3, [r4, #16]
 800801c:	d00c      	beq.n	8008038 <_scanf_float+0x34c>
 800801e:	2945      	cmp	r1, #69	; 0x45
 8008020:	d00a      	beq.n	8008038 <_scanf_float+0x34c>
 8008022:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008026:	463a      	mov	r2, r7
 8008028:	4640      	mov	r0, r8
 800802a:	4798      	blx	r3
 800802c:	6923      	ldr	r3, [r4, #16]
 800802e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008032:	3b01      	subs	r3, #1
 8008034:	1eb5      	subs	r5, r6, #2
 8008036:	6123      	str	r3, [r4, #16]
 8008038:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800803c:	463a      	mov	r2, r7
 800803e:	4640      	mov	r0, r8
 8008040:	4798      	blx	r3
 8008042:	462e      	mov	r6, r5
 8008044:	6825      	ldr	r5, [r4, #0]
 8008046:	f015 0510 	ands.w	r5, r5, #16
 800804a:	d14d      	bne.n	80080e8 <_scanf_float+0x3fc>
 800804c:	7035      	strb	r5, [r6, #0]
 800804e:	6823      	ldr	r3, [r4, #0]
 8008050:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008054:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008058:	d11a      	bne.n	8008090 <_scanf_float+0x3a4>
 800805a:	9b01      	ldr	r3, [sp, #4]
 800805c:	454b      	cmp	r3, r9
 800805e:	eba3 0209 	sub.w	r2, r3, r9
 8008062:	d122      	bne.n	80080aa <_scanf_float+0x3be>
 8008064:	2200      	movs	r2, #0
 8008066:	4659      	mov	r1, fp
 8008068:	4640      	mov	r0, r8
 800806a:	f000 feff 	bl	8008e6c <_strtod_r>
 800806e:	9b03      	ldr	r3, [sp, #12]
 8008070:	6821      	ldr	r1, [r4, #0]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	f011 0f02 	tst.w	r1, #2
 8008078:	f103 0204 	add.w	r2, r3, #4
 800807c:	d020      	beq.n	80080c0 <_scanf_float+0x3d4>
 800807e:	9903      	ldr	r1, [sp, #12]
 8008080:	600a      	str	r2, [r1, #0]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	ed83 0b00 	vstr	d0, [r3]
 8008088:	68e3      	ldr	r3, [r4, #12]
 800808a:	3301      	adds	r3, #1
 800808c:	60e3      	str	r3, [r4, #12]
 800808e:	e66e      	b.n	8007d6e <_scanf_float+0x82>
 8008090:	9b04      	ldr	r3, [sp, #16]
 8008092:	2b00      	cmp	r3, #0
 8008094:	d0e6      	beq.n	8008064 <_scanf_float+0x378>
 8008096:	9905      	ldr	r1, [sp, #20]
 8008098:	230a      	movs	r3, #10
 800809a:	462a      	mov	r2, r5
 800809c:	3101      	adds	r1, #1
 800809e:	4640      	mov	r0, r8
 80080a0:	f000 ff6e 	bl	8008f80 <_strtol_r>
 80080a4:	9b04      	ldr	r3, [sp, #16]
 80080a6:	9e05      	ldr	r6, [sp, #20]
 80080a8:	1ac2      	subs	r2, r0, r3
 80080aa:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80080ae:	429e      	cmp	r6, r3
 80080b0:	bf28      	it	cs
 80080b2:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80080b6:	490d      	ldr	r1, [pc, #52]	; (80080ec <_scanf_float+0x400>)
 80080b8:	4630      	mov	r0, r6
 80080ba:	f000 f8c5 	bl	8008248 <siprintf>
 80080be:	e7d1      	b.n	8008064 <_scanf_float+0x378>
 80080c0:	f011 0f04 	tst.w	r1, #4
 80080c4:	9903      	ldr	r1, [sp, #12]
 80080c6:	600a      	str	r2, [r1, #0]
 80080c8:	d1db      	bne.n	8008082 <_scanf_float+0x396>
 80080ca:	eeb4 0b40 	vcmp.f64	d0, d0
 80080ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080d2:	681e      	ldr	r6, [r3, #0]
 80080d4:	d705      	bvc.n	80080e2 <_scanf_float+0x3f6>
 80080d6:	4806      	ldr	r0, [pc, #24]	; (80080f0 <_scanf_float+0x404>)
 80080d8:	f000 f8b0 	bl	800823c <nanf>
 80080dc:	ed86 0a00 	vstr	s0, [r6]
 80080e0:	e7d2      	b.n	8008088 <_scanf_float+0x39c>
 80080e2:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80080e6:	e7f9      	b.n	80080dc <_scanf_float+0x3f0>
 80080e8:	2500      	movs	r5, #0
 80080ea:	e640      	b.n	8007d6e <_scanf_float+0x82>
 80080ec:	0800c01c 	.word	0x0800c01c
 80080f0:	0800c498 	.word	0x0800c498

080080f4 <iprintf>:
 80080f4:	b40f      	push	{r0, r1, r2, r3}
 80080f6:	4b0a      	ldr	r3, [pc, #40]	; (8008120 <iprintf+0x2c>)
 80080f8:	b513      	push	{r0, r1, r4, lr}
 80080fa:	681c      	ldr	r4, [r3, #0]
 80080fc:	b124      	cbz	r4, 8008108 <iprintf+0x14>
 80080fe:	69a3      	ldr	r3, [r4, #24]
 8008100:	b913      	cbnz	r3, 8008108 <iprintf+0x14>
 8008102:	4620      	mov	r0, r4
 8008104:	f001 ff28 	bl	8009f58 <__sinit>
 8008108:	ab05      	add	r3, sp, #20
 800810a:	9a04      	ldr	r2, [sp, #16]
 800810c:	68a1      	ldr	r1, [r4, #8]
 800810e:	9301      	str	r3, [sp, #4]
 8008110:	4620      	mov	r0, r4
 8008112:	f003 fabd 	bl	800b690 <_vfiprintf_r>
 8008116:	b002      	add	sp, #8
 8008118:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800811c:	b004      	add	sp, #16
 800811e:	4770      	bx	lr
 8008120:	20000010 	.word	0x20000010

08008124 <putchar>:
 8008124:	4b09      	ldr	r3, [pc, #36]	; (800814c <putchar+0x28>)
 8008126:	b513      	push	{r0, r1, r4, lr}
 8008128:	681c      	ldr	r4, [r3, #0]
 800812a:	4601      	mov	r1, r0
 800812c:	b134      	cbz	r4, 800813c <putchar+0x18>
 800812e:	69a3      	ldr	r3, [r4, #24]
 8008130:	b923      	cbnz	r3, 800813c <putchar+0x18>
 8008132:	9001      	str	r0, [sp, #4]
 8008134:	4620      	mov	r0, r4
 8008136:	f001 ff0f 	bl	8009f58 <__sinit>
 800813a:	9901      	ldr	r1, [sp, #4]
 800813c:	68a2      	ldr	r2, [r4, #8]
 800813e:	4620      	mov	r0, r4
 8008140:	b002      	add	sp, #8
 8008142:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008146:	f003 bbd3 	b.w	800b8f0 <_putc_r>
 800814a:	bf00      	nop
 800814c:	20000010 	.word	0x20000010

08008150 <_puts_r>:
 8008150:	b570      	push	{r4, r5, r6, lr}
 8008152:	460e      	mov	r6, r1
 8008154:	4605      	mov	r5, r0
 8008156:	b118      	cbz	r0, 8008160 <_puts_r+0x10>
 8008158:	6983      	ldr	r3, [r0, #24]
 800815a:	b90b      	cbnz	r3, 8008160 <_puts_r+0x10>
 800815c:	f001 fefc 	bl	8009f58 <__sinit>
 8008160:	69ab      	ldr	r3, [r5, #24]
 8008162:	68ac      	ldr	r4, [r5, #8]
 8008164:	b913      	cbnz	r3, 800816c <_puts_r+0x1c>
 8008166:	4628      	mov	r0, r5
 8008168:	f001 fef6 	bl	8009f58 <__sinit>
 800816c:	4b2c      	ldr	r3, [pc, #176]	; (8008220 <_puts_r+0xd0>)
 800816e:	429c      	cmp	r4, r3
 8008170:	d120      	bne.n	80081b4 <_puts_r+0x64>
 8008172:	686c      	ldr	r4, [r5, #4]
 8008174:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008176:	07db      	lsls	r3, r3, #31
 8008178:	d405      	bmi.n	8008186 <_puts_r+0x36>
 800817a:	89a3      	ldrh	r3, [r4, #12]
 800817c:	0598      	lsls	r0, r3, #22
 800817e:	d402      	bmi.n	8008186 <_puts_r+0x36>
 8008180:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008182:	f002 fafa 	bl	800a77a <__retarget_lock_acquire_recursive>
 8008186:	89a3      	ldrh	r3, [r4, #12]
 8008188:	0719      	lsls	r1, r3, #28
 800818a:	d51d      	bpl.n	80081c8 <_puts_r+0x78>
 800818c:	6923      	ldr	r3, [r4, #16]
 800818e:	b1db      	cbz	r3, 80081c8 <_puts_r+0x78>
 8008190:	3e01      	subs	r6, #1
 8008192:	68a3      	ldr	r3, [r4, #8]
 8008194:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008198:	3b01      	subs	r3, #1
 800819a:	60a3      	str	r3, [r4, #8]
 800819c:	bb39      	cbnz	r1, 80081ee <_puts_r+0x9e>
 800819e:	2b00      	cmp	r3, #0
 80081a0:	da38      	bge.n	8008214 <_puts_r+0xc4>
 80081a2:	4622      	mov	r2, r4
 80081a4:	210a      	movs	r1, #10
 80081a6:	4628      	mov	r0, r5
 80081a8:	f000 feec 	bl	8008f84 <__swbuf_r>
 80081ac:	3001      	adds	r0, #1
 80081ae:	d011      	beq.n	80081d4 <_puts_r+0x84>
 80081b0:	250a      	movs	r5, #10
 80081b2:	e011      	b.n	80081d8 <_puts_r+0x88>
 80081b4:	4b1b      	ldr	r3, [pc, #108]	; (8008224 <_puts_r+0xd4>)
 80081b6:	429c      	cmp	r4, r3
 80081b8:	d101      	bne.n	80081be <_puts_r+0x6e>
 80081ba:	68ac      	ldr	r4, [r5, #8]
 80081bc:	e7da      	b.n	8008174 <_puts_r+0x24>
 80081be:	4b1a      	ldr	r3, [pc, #104]	; (8008228 <_puts_r+0xd8>)
 80081c0:	429c      	cmp	r4, r3
 80081c2:	bf08      	it	eq
 80081c4:	68ec      	ldreq	r4, [r5, #12]
 80081c6:	e7d5      	b.n	8008174 <_puts_r+0x24>
 80081c8:	4621      	mov	r1, r4
 80081ca:	4628      	mov	r0, r5
 80081cc:	f000 ff2c 	bl	8009028 <__swsetup_r>
 80081d0:	2800      	cmp	r0, #0
 80081d2:	d0dd      	beq.n	8008190 <_puts_r+0x40>
 80081d4:	f04f 35ff 	mov.w	r5, #4294967295
 80081d8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80081da:	07da      	lsls	r2, r3, #31
 80081dc:	d405      	bmi.n	80081ea <_puts_r+0x9a>
 80081de:	89a3      	ldrh	r3, [r4, #12]
 80081e0:	059b      	lsls	r3, r3, #22
 80081e2:	d402      	bmi.n	80081ea <_puts_r+0x9a>
 80081e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80081e6:	f002 fac9 	bl	800a77c <__retarget_lock_release_recursive>
 80081ea:	4628      	mov	r0, r5
 80081ec:	bd70      	pop	{r4, r5, r6, pc}
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	da04      	bge.n	80081fc <_puts_r+0xac>
 80081f2:	69a2      	ldr	r2, [r4, #24]
 80081f4:	429a      	cmp	r2, r3
 80081f6:	dc06      	bgt.n	8008206 <_puts_r+0xb6>
 80081f8:	290a      	cmp	r1, #10
 80081fa:	d004      	beq.n	8008206 <_puts_r+0xb6>
 80081fc:	6823      	ldr	r3, [r4, #0]
 80081fe:	1c5a      	adds	r2, r3, #1
 8008200:	6022      	str	r2, [r4, #0]
 8008202:	7019      	strb	r1, [r3, #0]
 8008204:	e7c5      	b.n	8008192 <_puts_r+0x42>
 8008206:	4622      	mov	r2, r4
 8008208:	4628      	mov	r0, r5
 800820a:	f000 febb 	bl	8008f84 <__swbuf_r>
 800820e:	3001      	adds	r0, #1
 8008210:	d1bf      	bne.n	8008192 <_puts_r+0x42>
 8008212:	e7df      	b.n	80081d4 <_puts_r+0x84>
 8008214:	6823      	ldr	r3, [r4, #0]
 8008216:	250a      	movs	r5, #10
 8008218:	1c5a      	adds	r2, r3, #1
 800821a:	6022      	str	r2, [r4, #0]
 800821c:	701d      	strb	r5, [r3, #0]
 800821e:	e7db      	b.n	80081d8 <_puts_r+0x88>
 8008220:	0800c230 	.word	0x0800c230
 8008224:	0800c250 	.word	0x0800c250
 8008228:	0800c210 	.word	0x0800c210

0800822c <puts>:
 800822c:	4b02      	ldr	r3, [pc, #8]	; (8008238 <puts+0xc>)
 800822e:	4601      	mov	r1, r0
 8008230:	6818      	ldr	r0, [r3, #0]
 8008232:	f7ff bf8d 	b.w	8008150 <_puts_r>
 8008236:	bf00      	nop
 8008238:	20000010 	.word	0x20000010

0800823c <nanf>:
 800823c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008244 <nanf+0x8>
 8008240:	4770      	bx	lr
 8008242:	bf00      	nop
 8008244:	7fc00000 	.word	0x7fc00000

08008248 <siprintf>:
 8008248:	b40e      	push	{r1, r2, r3}
 800824a:	b500      	push	{lr}
 800824c:	b09c      	sub	sp, #112	; 0x70
 800824e:	ab1d      	add	r3, sp, #116	; 0x74
 8008250:	9002      	str	r0, [sp, #8]
 8008252:	9006      	str	r0, [sp, #24]
 8008254:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008258:	4809      	ldr	r0, [pc, #36]	; (8008280 <siprintf+0x38>)
 800825a:	9107      	str	r1, [sp, #28]
 800825c:	9104      	str	r1, [sp, #16]
 800825e:	4909      	ldr	r1, [pc, #36]	; (8008284 <siprintf+0x3c>)
 8008260:	f853 2b04 	ldr.w	r2, [r3], #4
 8008264:	9105      	str	r1, [sp, #20]
 8008266:	6800      	ldr	r0, [r0, #0]
 8008268:	9301      	str	r3, [sp, #4]
 800826a:	a902      	add	r1, sp, #8
 800826c:	f003 f8e6 	bl	800b43c <_svfiprintf_r>
 8008270:	9b02      	ldr	r3, [sp, #8]
 8008272:	2200      	movs	r2, #0
 8008274:	701a      	strb	r2, [r3, #0]
 8008276:	b01c      	add	sp, #112	; 0x70
 8008278:	f85d eb04 	ldr.w	lr, [sp], #4
 800827c:	b003      	add	sp, #12
 800827e:	4770      	bx	lr
 8008280:	20000010 	.word	0x20000010
 8008284:	ffff0208 	.word	0xffff0208

08008288 <sulp>:
 8008288:	b570      	push	{r4, r5, r6, lr}
 800828a:	4604      	mov	r4, r0
 800828c:	460d      	mov	r5, r1
 800828e:	4616      	mov	r6, r2
 8008290:	ec45 4b10 	vmov	d0, r4, r5
 8008294:	f002 fe6c 	bl	800af70 <__ulp>
 8008298:	b17e      	cbz	r6, 80082ba <sulp+0x32>
 800829a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800829e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	dd09      	ble.n	80082ba <sulp+0x32>
 80082a6:	051b      	lsls	r3, r3, #20
 80082a8:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 80082ac:	2000      	movs	r0, #0
 80082ae:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 80082b2:	ec41 0b17 	vmov	d7, r0, r1
 80082b6:	ee20 0b07 	vmul.f64	d0, d0, d7
 80082ba:	bd70      	pop	{r4, r5, r6, pc}
 80082bc:	0000      	movs	r0, r0
	...

080082c0 <_strtod_l>:
 80082c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082c4:	ed2d 8b0c 	vpush	{d8-d13}
 80082c8:	b09d      	sub	sp, #116	; 0x74
 80082ca:	461f      	mov	r7, r3
 80082cc:	2300      	movs	r3, #0
 80082ce:	9318      	str	r3, [sp, #96]	; 0x60
 80082d0:	4ba6      	ldr	r3, [pc, #664]	; (800856c <_strtod_l+0x2ac>)
 80082d2:	9213      	str	r2, [sp, #76]	; 0x4c
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	9308      	str	r3, [sp, #32]
 80082d8:	4604      	mov	r4, r0
 80082da:	4618      	mov	r0, r3
 80082dc:	468a      	mov	sl, r1
 80082de:	f7f7 ffaf 	bl	8000240 <strlen>
 80082e2:	f04f 0800 	mov.w	r8, #0
 80082e6:	4605      	mov	r5, r0
 80082e8:	f04f 0900 	mov.w	r9, #0
 80082ec:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 80082f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80082f2:	781a      	ldrb	r2, [r3, #0]
 80082f4:	2a2b      	cmp	r2, #43	; 0x2b
 80082f6:	d04d      	beq.n	8008394 <_strtod_l+0xd4>
 80082f8:	d83a      	bhi.n	8008370 <_strtod_l+0xb0>
 80082fa:	2a0d      	cmp	r2, #13
 80082fc:	d833      	bhi.n	8008366 <_strtod_l+0xa6>
 80082fe:	2a08      	cmp	r2, #8
 8008300:	d833      	bhi.n	800836a <_strtod_l+0xaa>
 8008302:	2a00      	cmp	r2, #0
 8008304:	d03d      	beq.n	8008382 <_strtod_l+0xc2>
 8008306:	2300      	movs	r3, #0
 8008308:	930b      	str	r3, [sp, #44]	; 0x2c
 800830a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800830c:	7833      	ldrb	r3, [r6, #0]
 800830e:	2b30      	cmp	r3, #48	; 0x30
 8008310:	f040 80b6 	bne.w	8008480 <_strtod_l+0x1c0>
 8008314:	7873      	ldrb	r3, [r6, #1]
 8008316:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800831a:	2b58      	cmp	r3, #88	; 0x58
 800831c:	d16d      	bne.n	80083fa <_strtod_l+0x13a>
 800831e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008320:	9301      	str	r3, [sp, #4]
 8008322:	ab18      	add	r3, sp, #96	; 0x60
 8008324:	9702      	str	r7, [sp, #8]
 8008326:	9300      	str	r3, [sp, #0]
 8008328:	4a91      	ldr	r2, [pc, #580]	; (8008570 <_strtod_l+0x2b0>)
 800832a:	ab19      	add	r3, sp, #100	; 0x64
 800832c:	a917      	add	r1, sp, #92	; 0x5c
 800832e:	4620      	mov	r0, r4
 8008330:	f001 ff16 	bl	800a160 <__gethex>
 8008334:	f010 0507 	ands.w	r5, r0, #7
 8008338:	4607      	mov	r7, r0
 800833a:	d005      	beq.n	8008348 <_strtod_l+0x88>
 800833c:	2d06      	cmp	r5, #6
 800833e:	d12b      	bne.n	8008398 <_strtod_l+0xd8>
 8008340:	3601      	adds	r6, #1
 8008342:	2300      	movs	r3, #0
 8008344:	9617      	str	r6, [sp, #92]	; 0x5c
 8008346:	930b      	str	r3, [sp, #44]	; 0x2c
 8008348:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800834a:	2b00      	cmp	r3, #0
 800834c:	f040 856e 	bne.w	8008e2c <_strtod_l+0xb6c>
 8008350:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008352:	b1e3      	cbz	r3, 800838e <_strtod_l+0xce>
 8008354:	ec49 8b17 	vmov	d7, r8, r9
 8008358:	eeb1 0b47 	vneg.f64	d0, d7
 800835c:	b01d      	add	sp, #116	; 0x74
 800835e:	ecbd 8b0c 	vpop	{d8-d13}
 8008362:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008366:	2a20      	cmp	r2, #32
 8008368:	d1cd      	bne.n	8008306 <_strtod_l+0x46>
 800836a:	3301      	adds	r3, #1
 800836c:	9317      	str	r3, [sp, #92]	; 0x5c
 800836e:	e7bf      	b.n	80082f0 <_strtod_l+0x30>
 8008370:	2a2d      	cmp	r2, #45	; 0x2d
 8008372:	d1c8      	bne.n	8008306 <_strtod_l+0x46>
 8008374:	2201      	movs	r2, #1
 8008376:	920b      	str	r2, [sp, #44]	; 0x2c
 8008378:	1c5a      	adds	r2, r3, #1
 800837a:	9217      	str	r2, [sp, #92]	; 0x5c
 800837c:	785b      	ldrb	r3, [r3, #1]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d1c3      	bne.n	800830a <_strtod_l+0x4a>
 8008382:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008384:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 8008388:	2b00      	cmp	r3, #0
 800838a:	f040 854d 	bne.w	8008e28 <_strtod_l+0xb68>
 800838e:	ec49 8b10 	vmov	d0, r8, r9
 8008392:	e7e3      	b.n	800835c <_strtod_l+0x9c>
 8008394:	2200      	movs	r2, #0
 8008396:	e7ee      	b.n	8008376 <_strtod_l+0xb6>
 8008398:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800839a:	b13a      	cbz	r2, 80083ac <_strtod_l+0xec>
 800839c:	2135      	movs	r1, #53	; 0x35
 800839e:	a81a      	add	r0, sp, #104	; 0x68
 80083a0:	f002 fef2 	bl	800b188 <__copybits>
 80083a4:	9918      	ldr	r1, [sp, #96]	; 0x60
 80083a6:	4620      	mov	r0, r4
 80083a8:	f002 fab6 	bl	800a918 <_Bfree>
 80083ac:	3d01      	subs	r5, #1
 80083ae:	2d05      	cmp	r5, #5
 80083b0:	d807      	bhi.n	80083c2 <_strtod_l+0x102>
 80083b2:	e8df f005 	tbb	[pc, r5]
 80083b6:	0b0e      	.short	0x0b0e
 80083b8:	030e1d18 	.word	0x030e1d18
 80083bc:	f04f 0900 	mov.w	r9, #0
 80083c0:	46c8      	mov	r8, r9
 80083c2:	073b      	lsls	r3, r7, #28
 80083c4:	d5c0      	bpl.n	8008348 <_strtod_l+0x88>
 80083c6:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 80083ca:	e7bd      	b.n	8008348 <_strtod_l+0x88>
 80083cc:	e9dd 891a 	ldrd	r8, r9, [sp, #104]	; 0x68
 80083d0:	e7f7      	b.n	80083c2 <_strtod_l+0x102>
 80083d2:	e9dd 831a 	ldrd	r8, r3, [sp, #104]	; 0x68
 80083d6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80083d8:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80083dc:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80083e0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80083e4:	e7ed      	b.n	80083c2 <_strtod_l+0x102>
 80083e6:	f8df 918c 	ldr.w	r9, [pc, #396]	; 8008574 <_strtod_l+0x2b4>
 80083ea:	f04f 0800 	mov.w	r8, #0
 80083ee:	e7e8      	b.n	80083c2 <_strtod_l+0x102>
 80083f0:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80083f4:	f04f 38ff 	mov.w	r8, #4294967295
 80083f8:	e7e3      	b.n	80083c2 <_strtod_l+0x102>
 80083fa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80083fc:	1c5a      	adds	r2, r3, #1
 80083fe:	9217      	str	r2, [sp, #92]	; 0x5c
 8008400:	785b      	ldrb	r3, [r3, #1]
 8008402:	2b30      	cmp	r3, #48	; 0x30
 8008404:	d0f9      	beq.n	80083fa <_strtod_l+0x13a>
 8008406:	2b00      	cmp	r3, #0
 8008408:	d09e      	beq.n	8008348 <_strtod_l+0x88>
 800840a:	2301      	movs	r3, #1
 800840c:	9306      	str	r3, [sp, #24]
 800840e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008410:	930c      	str	r3, [sp, #48]	; 0x30
 8008412:	2300      	movs	r3, #0
 8008414:	9304      	str	r3, [sp, #16]
 8008416:	930a      	str	r3, [sp, #40]	; 0x28
 8008418:	461e      	mov	r6, r3
 800841a:	220a      	movs	r2, #10
 800841c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800841e:	f890 b000 	ldrb.w	fp, [r0]
 8008422:	f1ab 0330 	sub.w	r3, fp, #48	; 0x30
 8008426:	b2d9      	uxtb	r1, r3
 8008428:	2909      	cmp	r1, #9
 800842a:	d92b      	bls.n	8008484 <_strtod_l+0x1c4>
 800842c:	9908      	ldr	r1, [sp, #32]
 800842e:	462a      	mov	r2, r5
 8008430:	f003 fb01 	bl	800ba36 <strncmp>
 8008434:	2800      	cmp	r0, #0
 8008436:	d035      	beq.n	80084a4 <_strtod_l+0x1e4>
 8008438:	2000      	movs	r0, #0
 800843a:	465a      	mov	r2, fp
 800843c:	4633      	mov	r3, r6
 800843e:	4683      	mov	fp, r0
 8008440:	4601      	mov	r1, r0
 8008442:	2a65      	cmp	r2, #101	; 0x65
 8008444:	d001      	beq.n	800844a <_strtod_l+0x18a>
 8008446:	2a45      	cmp	r2, #69	; 0x45
 8008448:	d118      	bne.n	800847c <_strtod_l+0x1bc>
 800844a:	b91b      	cbnz	r3, 8008454 <_strtod_l+0x194>
 800844c:	9b06      	ldr	r3, [sp, #24]
 800844e:	4303      	orrs	r3, r0
 8008450:	d097      	beq.n	8008382 <_strtod_l+0xc2>
 8008452:	2300      	movs	r3, #0
 8008454:	f8dd a05c 	ldr.w	sl, [sp, #92]	; 0x5c
 8008458:	f10a 0201 	add.w	r2, sl, #1
 800845c:	9217      	str	r2, [sp, #92]	; 0x5c
 800845e:	f89a 2001 	ldrb.w	r2, [sl, #1]
 8008462:	2a2b      	cmp	r2, #43	; 0x2b
 8008464:	d077      	beq.n	8008556 <_strtod_l+0x296>
 8008466:	2a2d      	cmp	r2, #45	; 0x2d
 8008468:	d07d      	beq.n	8008566 <_strtod_l+0x2a6>
 800846a:	f04f 0e00 	mov.w	lr, #0
 800846e:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8008472:	2d09      	cmp	r5, #9
 8008474:	f240 8084 	bls.w	8008580 <_strtod_l+0x2c0>
 8008478:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 800847c:	2500      	movs	r5, #0
 800847e:	e09f      	b.n	80085c0 <_strtod_l+0x300>
 8008480:	2300      	movs	r3, #0
 8008482:	e7c3      	b.n	800840c <_strtod_l+0x14c>
 8008484:	2e08      	cmp	r6, #8
 8008486:	bfd5      	itete	le
 8008488:	990a      	ldrle	r1, [sp, #40]	; 0x28
 800848a:	9904      	ldrgt	r1, [sp, #16]
 800848c:	fb02 3301 	mlale	r3, r2, r1, r3
 8008490:	fb02 3301 	mlagt	r3, r2, r1, r3
 8008494:	f100 0001 	add.w	r0, r0, #1
 8008498:	bfd4      	ite	le
 800849a:	930a      	strle	r3, [sp, #40]	; 0x28
 800849c:	9304      	strgt	r3, [sp, #16]
 800849e:	3601      	adds	r6, #1
 80084a0:	9017      	str	r0, [sp, #92]	; 0x5c
 80084a2:	e7bb      	b.n	800841c <_strtod_l+0x15c>
 80084a4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80084a6:	195a      	adds	r2, r3, r5
 80084a8:	9217      	str	r2, [sp, #92]	; 0x5c
 80084aa:	5d5a      	ldrb	r2, [r3, r5]
 80084ac:	b3ae      	cbz	r6, 800851a <_strtod_l+0x25a>
 80084ae:	4683      	mov	fp, r0
 80084b0:	4633      	mov	r3, r6
 80084b2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80084b6:	2909      	cmp	r1, #9
 80084b8:	d912      	bls.n	80084e0 <_strtod_l+0x220>
 80084ba:	2101      	movs	r1, #1
 80084bc:	e7c1      	b.n	8008442 <_strtod_l+0x182>
 80084be:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80084c0:	1c5a      	adds	r2, r3, #1
 80084c2:	9217      	str	r2, [sp, #92]	; 0x5c
 80084c4:	785a      	ldrb	r2, [r3, #1]
 80084c6:	3001      	adds	r0, #1
 80084c8:	2a30      	cmp	r2, #48	; 0x30
 80084ca:	d0f8      	beq.n	80084be <_strtod_l+0x1fe>
 80084cc:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80084d0:	2b08      	cmp	r3, #8
 80084d2:	f200 84b0 	bhi.w	8008e36 <_strtod_l+0xb76>
 80084d6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80084d8:	930c      	str	r3, [sp, #48]	; 0x30
 80084da:	4683      	mov	fp, r0
 80084dc:	2000      	movs	r0, #0
 80084de:	4603      	mov	r3, r0
 80084e0:	3a30      	subs	r2, #48	; 0x30
 80084e2:	f100 0101 	add.w	r1, r0, #1
 80084e6:	d012      	beq.n	800850e <_strtod_l+0x24e>
 80084e8:	448b      	add	fp, r1
 80084ea:	eb00 0c03 	add.w	ip, r0, r3
 80084ee:	4619      	mov	r1, r3
 80084f0:	250a      	movs	r5, #10
 80084f2:	4561      	cmp	r1, ip
 80084f4:	d113      	bne.n	800851e <_strtod_l+0x25e>
 80084f6:	1819      	adds	r1, r3, r0
 80084f8:	2908      	cmp	r1, #8
 80084fa:	f103 0301 	add.w	r3, r3, #1
 80084fe:	4403      	add	r3, r0
 8008500:	dc1d      	bgt.n	800853e <_strtod_l+0x27e>
 8008502:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008504:	210a      	movs	r1, #10
 8008506:	fb01 2200 	mla	r2, r1, r0, r2
 800850a:	920a      	str	r2, [sp, #40]	; 0x28
 800850c:	2100      	movs	r1, #0
 800850e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008510:	1c50      	adds	r0, r2, #1
 8008512:	9017      	str	r0, [sp, #92]	; 0x5c
 8008514:	7852      	ldrb	r2, [r2, #1]
 8008516:	4608      	mov	r0, r1
 8008518:	e7cb      	b.n	80084b2 <_strtod_l+0x1f2>
 800851a:	4630      	mov	r0, r6
 800851c:	e7d4      	b.n	80084c8 <_strtod_l+0x208>
 800851e:	2908      	cmp	r1, #8
 8008520:	dc04      	bgt.n	800852c <_strtod_l+0x26c>
 8008522:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8008524:	436f      	muls	r7, r5
 8008526:	970a      	str	r7, [sp, #40]	; 0x28
 8008528:	3101      	adds	r1, #1
 800852a:	e7e2      	b.n	80084f2 <_strtod_l+0x232>
 800852c:	f101 0e01 	add.w	lr, r1, #1
 8008530:	f1be 0f10 	cmp.w	lr, #16
 8008534:	bfde      	ittt	le
 8008536:	9f04      	ldrle	r7, [sp, #16]
 8008538:	436f      	mulle	r7, r5
 800853a:	9704      	strle	r7, [sp, #16]
 800853c:	e7f4      	b.n	8008528 <_strtod_l+0x268>
 800853e:	2b10      	cmp	r3, #16
 8008540:	bfdf      	itttt	le
 8008542:	9804      	ldrle	r0, [sp, #16]
 8008544:	210a      	movle	r1, #10
 8008546:	fb01 2200 	mlale	r2, r1, r0, r2
 800854a:	9204      	strle	r2, [sp, #16]
 800854c:	e7de      	b.n	800850c <_strtod_l+0x24c>
 800854e:	f04f 0b00 	mov.w	fp, #0
 8008552:	2101      	movs	r1, #1
 8008554:	e77a      	b.n	800844c <_strtod_l+0x18c>
 8008556:	f04f 0e00 	mov.w	lr, #0
 800855a:	f10a 0202 	add.w	r2, sl, #2
 800855e:	9217      	str	r2, [sp, #92]	; 0x5c
 8008560:	f89a 2002 	ldrb.w	r2, [sl, #2]
 8008564:	e783      	b.n	800846e <_strtod_l+0x1ae>
 8008566:	f04f 0e01 	mov.w	lr, #1
 800856a:	e7f6      	b.n	800855a <_strtod_l+0x29a>
 800856c:	0800c2dc 	.word	0x0800c2dc
 8008570:	0800c024 	.word	0x0800c024
 8008574:	7ff00000 	.word	0x7ff00000
 8008578:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800857a:	1c55      	adds	r5, r2, #1
 800857c:	9517      	str	r5, [sp, #92]	; 0x5c
 800857e:	7852      	ldrb	r2, [r2, #1]
 8008580:	2a30      	cmp	r2, #48	; 0x30
 8008582:	d0f9      	beq.n	8008578 <_strtod_l+0x2b8>
 8008584:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 8008588:	2d08      	cmp	r5, #8
 800858a:	f63f af77 	bhi.w	800847c <_strtod_l+0x1bc>
 800858e:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8008592:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008594:	9208      	str	r2, [sp, #32]
 8008596:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008598:	1c55      	adds	r5, r2, #1
 800859a:	9517      	str	r5, [sp, #92]	; 0x5c
 800859c:	7852      	ldrb	r2, [r2, #1]
 800859e:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 80085a2:	2f09      	cmp	r7, #9
 80085a4:	d937      	bls.n	8008616 <_strtod_l+0x356>
 80085a6:	9f08      	ldr	r7, [sp, #32]
 80085a8:	1bed      	subs	r5, r5, r7
 80085aa:	2d08      	cmp	r5, #8
 80085ac:	f644 651f 	movw	r5, #19999	; 0x4e1f
 80085b0:	dc02      	bgt.n	80085b8 <_strtod_l+0x2f8>
 80085b2:	4565      	cmp	r5, ip
 80085b4:	bfa8      	it	ge
 80085b6:	4665      	movge	r5, ip
 80085b8:	f1be 0f00 	cmp.w	lr, #0
 80085bc:	d000      	beq.n	80085c0 <_strtod_l+0x300>
 80085be:	426d      	negs	r5, r5
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d14f      	bne.n	8008664 <_strtod_l+0x3a4>
 80085c4:	9b06      	ldr	r3, [sp, #24]
 80085c6:	4303      	orrs	r3, r0
 80085c8:	f47f aebe 	bne.w	8008348 <_strtod_l+0x88>
 80085cc:	2900      	cmp	r1, #0
 80085ce:	f47f aed8 	bne.w	8008382 <_strtod_l+0xc2>
 80085d2:	2a69      	cmp	r2, #105	; 0x69
 80085d4:	d027      	beq.n	8008626 <_strtod_l+0x366>
 80085d6:	dc24      	bgt.n	8008622 <_strtod_l+0x362>
 80085d8:	2a49      	cmp	r2, #73	; 0x49
 80085da:	d024      	beq.n	8008626 <_strtod_l+0x366>
 80085dc:	2a4e      	cmp	r2, #78	; 0x4e
 80085de:	f47f aed0 	bne.w	8008382 <_strtod_l+0xc2>
 80085e2:	499b      	ldr	r1, [pc, #620]	; (8008850 <_strtod_l+0x590>)
 80085e4:	a817      	add	r0, sp, #92	; 0x5c
 80085e6:	f002 f813 	bl	800a610 <__match>
 80085ea:	2800      	cmp	r0, #0
 80085ec:	f43f aec9 	beq.w	8008382 <_strtod_l+0xc2>
 80085f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80085f2:	781b      	ldrb	r3, [r3, #0]
 80085f4:	2b28      	cmp	r3, #40	; 0x28
 80085f6:	d12d      	bne.n	8008654 <_strtod_l+0x394>
 80085f8:	4996      	ldr	r1, [pc, #600]	; (8008854 <_strtod_l+0x594>)
 80085fa:	aa1a      	add	r2, sp, #104	; 0x68
 80085fc:	a817      	add	r0, sp, #92	; 0x5c
 80085fe:	f002 f81b 	bl	800a638 <__hexnan>
 8008602:	2805      	cmp	r0, #5
 8008604:	d126      	bne.n	8008654 <_strtod_l+0x394>
 8008606:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008608:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800860c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8008610:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8008614:	e698      	b.n	8008348 <_strtod_l+0x88>
 8008616:	250a      	movs	r5, #10
 8008618:	fb05 250c 	mla	r5, r5, ip, r2
 800861c:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 8008620:	e7b9      	b.n	8008596 <_strtod_l+0x2d6>
 8008622:	2a6e      	cmp	r2, #110	; 0x6e
 8008624:	e7db      	b.n	80085de <_strtod_l+0x31e>
 8008626:	498c      	ldr	r1, [pc, #560]	; (8008858 <_strtod_l+0x598>)
 8008628:	a817      	add	r0, sp, #92	; 0x5c
 800862a:	f001 fff1 	bl	800a610 <__match>
 800862e:	2800      	cmp	r0, #0
 8008630:	f43f aea7 	beq.w	8008382 <_strtod_l+0xc2>
 8008634:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008636:	4989      	ldr	r1, [pc, #548]	; (800885c <_strtod_l+0x59c>)
 8008638:	3b01      	subs	r3, #1
 800863a:	a817      	add	r0, sp, #92	; 0x5c
 800863c:	9317      	str	r3, [sp, #92]	; 0x5c
 800863e:	f001 ffe7 	bl	800a610 <__match>
 8008642:	b910      	cbnz	r0, 800864a <_strtod_l+0x38a>
 8008644:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008646:	3301      	adds	r3, #1
 8008648:	9317      	str	r3, [sp, #92]	; 0x5c
 800864a:	f8df 9224 	ldr.w	r9, [pc, #548]	; 8008870 <_strtod_l+0x5b0>
 800864e:	f04f 0800 	mov.w	r8, #0
 8008652:	e679      	b.n	8008348 <_strtod_l+0x88>
 8008654:	4882      	ldr	r0, [pc, #520]	; (8008860 <_strtod_l+0x5a0>)
 8008656:	f003 f993 	bl	800b980 <nan>
 800865a:	ed8d 0b04 	vstr	d0, [sp, #16]
 800865e:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8008662:	e671      	b.n	8008348 <_strtod_l+0x88>
 8008664:	eddd 7a0a 	vldr	s15, [sp, #40]	; 0x28
 8008668:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800866c:	eba5 020b 	sub.w	r2, r5, fp
 8008670:	2e00      	cmp	r6, #0
 8008672:	bf08      	it	eq
 8008674:	461e      	moveq	r6, r3
 8008676:	2b10      	cmp	r3, #16
 8008678:	ed8d 7b08 	vstr	d7, [sp, #32]
 800867c:	9206      	str	r2, [sp, #24]
 800867e:	461a      	mov	r2, r3
 8008680:	bfa8      	it	ge
 8008682:	2210      	movge	r2, #16
 8008684:	2b09      	cmp	r3, #9
 8008686:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 800868a:	dd0e      	ble.n	80086aa <_strtod_l+0x3ea>
 800868c:	4975      	ldr	r1, [pc, #468]	; (8008864 <_strtod_l+0x5a4>)
 800868e:	eddd 7a04 	vldr	s15, [sp, #16]
 8008692:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8008696:	ed11 6b12 	vldr	d6, [r1, #-72]	; 0xffffffb8
 800869a:	ed9d 5b08 	vldr	d5, [sp, #32]
 800869e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80086a2:	eea5 7b06 	vfma.f64	d7, d5, d6
 80086a6:	ec59 8b17 	vmov	r8, r9, d7
 80086aa:	2b0f      	cmp	r3, #15
 80086ac:	dc37      	bgt.n	800871e <_strtod_l+0x45e>
 80086ae:	9906      	ldr	r1, [sp, #24]
 80086b0:	2900      	cmp	r1, #0
 80086b2:	f43f ae49 	beq.w	8008348 <_strtod_l+0x88>
 80086b6:	dd23      	ble.n	8008700 <_strtod_l+0x440>
 80086b8:	2916      	cmp	r1, #22
 80086ba:	dc0b      	bgt.n	80086d4 <_strtod_l+0x414>
 80086bc:	4b69      	ldr	r3, [pc, #420]	; (8008864 <_strtod_l+0x5a4>)
 80086be:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80086c2:	ed93 7b00 	vldr	d7, [r3]
 80086c6:	ec49 8b16 	vmov	d6, r8, r9
 80086ca:	ee27 7b06 	vmul.f64	d7, d7, d6
 80086ce:	ec59 8b17 	vmov	r8, r9, d7
 80086d2:	e639      	b.n	8008348 <_strtod_l+0x88>
 80086d4:	9806      	ldr	r0, [sp, #24]
 80086d6:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 80086da:	4281      	cmp	r1, r0
 80086dc:	db1f      	blt.n	800871e <_strtod_l+0x45e>
 80086de:	4a61      	ldr	r2, [pc, #388]	; (8008864 <_strtod_l+0x5a4>)
 80086e0:	f1c3 030f 	rsb	r3, r3, #15
 80086e4:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 80086e8:	ed91 7b00 	vldr	d7, [r1]
 80086ec:	ec49 8b16 	vmov	d6, r8, r9
 80086f0:	1ac3      	subs	r3, r0, r3
 80086f2:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 80086f6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80086fa:	ed92 6b00 	vldr	d6, [r2]
 80086fe:	e7e4      	b.n	80086ca <_strtod_l+0x40a>
 8008700:	9906      	ldr	r1, [sp, #24]
 8008702:	3116      	adds	r1, #22
 8008704:	db0b      	blt.n	800871e <_strtod_l+0x45e>
 8008706:	4b57      	ldr	r3, [pc, #348]	; (8008864 <_strtod_l+0x5a4>)
 8008708:	ebab 0505 	sub.w	r5, fp, r5
 800870c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8008710:	ed95 7b00 	vldr	d7, [r5]
 8008714:	ec49 8b16 	vmov	d6, r8, r9
 8008718:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800871c:	e7d7      	b.n	80086ce <_strtod_l+0x40e>
 800871e:	9906      	ldr	r1, [sp, #24]
 8008720:	1a9a      	subs	r2, r3, r2
 8008722:	440a      	add	r2, r1
 8008724:	2a00      	cmp	r2, #0
 8008726:	dd74      	ble.n	8008812 <_strtod_l+0x552>
 8008728:	f012 000f 	ands.w	r0, r2, #15
 800872c:	d00a      	beq.n	8008744 <_strtod_l+0x484>
 800872e:	494d      	ldr	r1, [pc, #308]	; (8008864 <_strtod_l+0x5a4>)
 8008730:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8008734:	ed91 7b00 	vldr	d7, [r1]
 8008738:	ec49 8b16 	vmov	d6, r8, r9
 800873c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008740:	ec59 8b17 	vmov	r8, r9, d7
 8008744:	f032 020f 	bics.w	r2, r2, #15
 8008748:	d04f      	beq.n	80087ea <_strtod_l+0x52a>
 800874a:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 800874e:	dd22      	ble.n	8008796 <_strtod_l+0x4d6>
 8008750:	2500      	movs	r5, #0
 8008752:	462e      	mov	r6, r5
 8008754:	950a      	str	r5, [sp, #40]	; 0x28
 8008756:	462f      	mov	r7, r5
 8008758:	2322      	movs	r3, #34	; 0x22
 800875a:	f8df 9114 	ldr.w	r9, [pc, #276]	; 8008870 <_strtod_l+0x5b0>
 800875e:	6023      	str	r3, [r4, #0]
 8008760:	f04f 0800 	mov.w	r8, #0
 8008764:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008766:	2b00      	cmp	r3, #0
 8008768:	f43f adee 	beq.w	8008348 <_strtod_l+0x88>
 800876c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800876e:	4620      	mov	r0, r4
 8008770:	f002 f8d2 	bl	800a918 <_Bfree>
 8008774:	4639      	mov	r1, r7
 8008776:	4620      	mov	r0, r4
 8008778:	f002 f8ce 	bl	800a918 <_Bfree>
 800877c:	4631      	mov	r1, r6
 800877e:	4620      	mov	r0, r4
 8008780:	f002 f8ca 	bl	800a918 <_Bfree>
 8008784:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008786:	4620      	mov	r0, r4
 8008788:	f002 f8c6 	bl	800a918 <_Bfree>
 800878c:	4629      	mov	r1, r5
 800878e:	4620      	mov	r0, r4
 8008790:	f002 f8c2 	bl	800a918 <_Bfree>
 8008794:	e5d8      	b.n	8008348 <_strtod_l+0x88>
 8008796:	e9cd 8904 	strd	r8, r9, [sp, #16]
 800879a:	2000      	movs	r0, #0
 800879c:	4f32      	ldr	r7, [pc, #200]	; (8008868 <_strtod_l+0x5a8>)
 800879e:	1112      	asrs	r2, r2, #4
 80087a0:	4601      	mov	r1, r0
 80087a2:	2a01      	cmp	r2, #1
 80087a4:	dc24      	bgt.n	80087f0 <_strtod_l+0x530>
 80087a6:	b108      	cbz	r0, 80087ac <_strtod_l+0x4ec>
 80087a8:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80087ac:	4a2e      	ldr	r2, [pc, #184]	; (8008868 <_strtod_l+0x5a8>)
 80087ae:	482f      	ldr	r0, [pc, #188]	; (800886c <_strtod_l+0x5ac>)
 80087b0:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 80087b4:	ed91 7b00 	vldr	d7, [r1]
 80087b8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 80087bc:	ec49 8b16 	vmov	d6, r8, r9
 80087c0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80087c4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80087c8:	9905      	ldr	r1, [sp, #20]
 80087ca:	4a29      	ldr	r2, [pc, #164]	; (8008870 <_strtod_l+0x5b0>)
 80087cc:	400a      	ands	r2, r1
 80087ce:	4282      	cmp	r2, r0
 80087d0:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80087d4:	d8bc      	bhi.n	8008750 <_strtod_l+0x490>
 80087d6:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 80087da:	4282      	cmp	r2, r0
 80087dc:	bf86      	itte	hi
 80087de:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8008874 <_strtod_l+0x5b4>
 80087e2:	f04f 38ff 	movhi.w	r8, #4294967295
 80087e6:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 80087ea:	2200      	movs	r2, #0
 80087ec:	9204      	str	r2, [sp, #16]
 80087ee:	e07f      	b.n	80088f0 <_strtod_l+0x630>
 80087f0:	f012 0f01 	tst.w	r2, #1
 80087f4:	d00a      	beq.n	800880c <_strtod_l+0x54c>
 80087f6:	eb07 00c1 	add.w	r0, r7, r1, lsl #3
 80087fa:	ed90 7b00 	vldr	d7, [r0]
 80087fe:	ed9d 6b04 	vldr	d6, [sp, #16]
 8008802:	ee26 7b07 	vmul.f64	d7, d6, d7
 8008806:	ed8d 7b04 	vstr	d7, [sp, #16]
 800880a:	2001      	movs	r0, #1
 800880c:	3101      	adds	r1, #1
 800880e:	1052      	asrs	r2, r2, #1
 8008810:	e7c7      	b.n	80087a2 <_strtod_l+0x4e2>
 8008812:	d0ea      	beq.n	80087ea <_strtod_l+0x52a>
 8008814:	4252      	negs	r2, r2
 8008816:	f012 000f 	ands.w	r0, r2, #15
 800881a:	d00a      	beq.n	8008832 <_strtod_l+0x572>
 800881c:	4911      	ldr	r1, [pc, #68]	; (8008864 <_strtod_l+0x5a4>)
 800881e:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8008822:	ed91 7b00 	vldr	d7, [r1]
 8008826:	ec49 8b16 	vmov	d6, r8, r9
 800882a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800882e:	ec59 8b17 	vmov	r8, r9, d7
 8008832:	1112      	asrs	r2, r2, #4
 8008834:	d0d9      	beq.n	80087ea <_strtod_l+0x52a>
 8008836:	2a1f      	cmp	r2, #31
 8008838:	dd1e      	ble.n	8008878 <_strtod_l+0x5b8>
 800883a:	2500      	movs	r5, #0
 800883c:	462e      	mov	r6, r5
 800883e:	950a      	str	r5, [sp, #40]	; 0x28
 8008840:	462f      	mov	r7, r5
 8008842:	2322      	movs	r3, #34	; 0x22
 8008844:	f04f 0800 	mov.w	r8, #0
 8008848:	f04f 0900 	mov.w	r9, #0
 800884c:	6023      	str	r3, [r4, #0]
 800884e:	e789      	b.n	8008764 <_strtod_l+0x4a4>
 8008850:	0800bff5 	.word	0x0800bff5
 8008854:	0800c038 	.word	0x0800c038
 8008858:	0800bfed 	.word	0x0800bfed
 800885c:	0800c17c 	.word	0x0800c17c
 8008860:	0800c498 	.word	0x0800c498
 8008864:	0800c378 	.word	0x0800c378
 8008868:	0800c350 	.word	0x0800c350
 800886c:	7ca00000 	.word	0x7ca00000
 8008870:	7ff00000 	.word	0x7ff00000
 8008874:	7fefffff 	.word	0x7fefffff
 8008878:	f012 0110 	ands.w	r1, r2, #16
 800887c:	bf18      	it	ne
 800887e:	216a      	movne	r1, #106	; 0x6a
 8008880:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8008884:	9104      	str	r1, [sp, #16]
 8008886:	49c0      	ldr	r1, [pc, #768]	; (8008b88 <_strtod_l+0x8c8>)
 8008888:	2000      	movs	r0, #0
 800888a:	07d7      	lsls	r7, r2, #31
 800888c:	d508      	bpl.n	80088a0 <_strtod_l+0x5e0>
 800888e:	ed9d 6b08 	vldr	d6, [sp, #32]
 8008892:	ed91 7b00 	vldr	d7, [r1]
 8008896:	ee26 7b07 	vmul.f64	d7, d6, d7
 800889a:	ed8d 7b08 	vstr	d7, [sp, #32]
 800889e:	2001      	movs	r0, #1
 80088a0:	1052      	asrs	r2, r2, #1
 80088a2:	f101 0108 	add.w	r1, r1, #8
 80088a6:	d1f0      	bne.n	800888a <_strtod_l+0x5ca>
 80088a8:	b108      	cbz	r0, 80088ae <_strtod_l+0x5ee>
 80088aa:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 80088ae:	9a04      	ldr	r2, [sp, #16]
 80088b0:	b1ba      	cbz	r2, 80088e2 <_strtod_l+0x622>
 80088b2:	f3c9 520a 	ubfx	r2, r9, #20, #11
 80088b6:	f1c2 026b 	rsb	r2, r2, #107	; 0x6b
 80088ba:	2a00      	cmp	r2, #0
 80088bc:	4649      	mov	r1, r9
 80088be:	dd10      	ble.n	80088e2 <_strtod_l+0x622>
 80088c0:	2a1f      	cmp	r2, #31
 80088c2:	f340 8132 	ble.w	8008b2a <_strtod_l+0x86a>
 80088c6:	2a34      	cmp	r2, #52	; 0x34
 80088c8:	bfde      	ittt	le
 80088ca:	3a20      	suble	r2, #32
 80088cc:	f04f 30ff 	movle.w	r0, #4294967295
 80088d0:	fa00 f202 	lslle.w	r2, r0, r2
 80088d4:	f04f 0800 	mov.w	r8, #0
 80088d8:	bfcc      	ite	gt
 80088da:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 80088de:	ea02 0901 	andle.w	r9, r2, r1
 80088e2:	ec49 8b17 	vmov	d7, r8, r9
 80088e6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80088ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088ee:	d0a4      	beq.n	800883a <_strtod_l+0x57a>
 80088f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80088f2:	9200      	str	r2, [sp, #0]
 80088f4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80088f6:	4632      	mov	r2, r6
 80088f8:	4620      	mov	r0, r4
 80088fa:	f002 f879 	bl	800a9f0 <__s2b>
 80088fe:	900a      	str	r0, [sp, #40]	; 0x28
 8008900:	2800      	cmp	r0, #0
 8008902:	f43f af25 	beq.w	8008750 <_strtod_l+0x490>
 8008906:	9b06      	ldr	r3, [sp, #24]
 8008908:	ebab 0505 	sub.w	r5, fp, r5
 800890c:	2b00      	cmp	r3, #0
 800890e:	bfb4      	ite	lt
 8008910:	462b      	movlt	r3, r5
 8008912:	2300      	movge	r3, #0
 8008914:	930c      	str	r3, [sp, #48]	; 0x30
 8008916:	9b06      	ldr	r3, [sp, #24]
 8008918:	ed9f 9b95 	vldr	d9, [pc, #596]	; 8008b70 <_strtod_l+0x8b0>
 800891c:	ed9f ab96 	vldr	d10, [pc, #600]	; 8008b78 <_strtod_l+0x8b8>
 8008920:	ed9f bb97 	vldr	d11, [pc, #604]	; 8008b80 <_strtod_l+0x8c0>
 8008924:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8008928:	2500      	movs	r5, #0
 800892a:	9312      	str	r3, [sp, #72]	; 0x48
 800892c:	462e      	mov	r6, r5
 800892e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008930:	4620      	mov	r0, r4
 8008932:	6859      	ldr	r1, [r3, #4]
 8008934:	f001 ffb0 	bl	800a898 <_Balloc>
 8008938:	4607      	mov	r7, r0
 800893a:	2800      	cmp	r0, #0
 800893c:	f43f af0c 	beq.w	8008758 <_strtod_l+0x498>
 8008940:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008942:	691a      	ldr	r2, [r3, #16]
 8008944:	3202      	adds	r2, #2
 8008946:	f103 010c 	add.w	r1, r3, #12
 800894a:	0092      	lsls	r2, r2, #2
 800894c:	300c      	adds	r0, #12
 800894e:	f001 ff95 	bl	800a87c <memcpy>
 8008952:	ec49 8b10 	vmov	d0, r8, r9
 8008956:	aa1a      	add	r2, sp, #104	; 0x68
 8008958:	a919      	add	r1, sp, #100	; 0x64
 800895a:	4620      	mov	r0, r4
 800895c:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8008960:	f002 fb82 	bl	800b068 <__d2b>
 8008964:	9018      	str	r0, [sp, #96]	; 0x60
 8008966:	2800      	cmp	r0, #0
 8008968:	f43f aef6 	beq.w	8008758 <_strtod_l+0x498>
 800896c:	2101      	movs	r1, #1
 800896e:	4620      	mov	r0, r4
 8008970:	f002 f8d8 	bl	800ab24 <__i2b>
 8008974:	4606      	mov	r6, r0
 8008976:	2800      	cmp	r0, #0
 8008978:	f43f aeee 	beq.w	8008758 <_strtod_l+0x498>
 800897c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800897e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008980:	2b00      	cmp	r3, #0
 8008982:	bfab      	itete	ge
 8008984:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8008986:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8008988:	f8dd a048 	ldrge.w	sl, [sp, #72]	; 0x48
 800898c:	f8dd b030 	ldrlt.w	fp, [sp, #48]	; 0x30
 8008990:	bfac      	ite	ge
 8008992:	eb03 0b02 	addge.w	fp, r3, r2
 8008996:	eba2 0a03 	sublt.w	sl, r2, r3
 800899a:	9a04      	ldr	r2, [sp, #16]
 800899c:	1a9b      	subs	r3, r3, r2
 800899e:	440b      	add	r3, r1
 80089a0:	4a7a      	ldr	r2, [pc, #488]	; (8008b8c <_strtod_l+0x8cc>)
 80089a2:	3b01      	subs	r3, #1
 80089a4:	4293      	cmp	r3, r2
 80089a6:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 80089aa:	f280 80d1 	bge.w	8008b50 <_strtod_l+0x890>
 80089ae:	1ad2      	subs	r2, r2, r3
 80089b0:	2a1f      	cmp	r2, #31
 80089b2:	eba1 0102 	sub.w	r1, r1, r2
 80089b6:	f04f 0001 	mov.w	r0, #1
 80089ba:	f300 80bd 	bgt.w	8008b38 <_strtod_l+0x878>
 80089be:	fa00 f302 	lsl.w	r3, r0, r2
 80089c2:	930e      	str	r3, [sp, #56]	; 0x38
 80089c4:	2300      	movs	r3, #0
 80089c6:	930d      	str	r3, [sp, #52]	; 0x34
 80089c8:	eb0b 0301 	add.w	r3, fp, r1
 80089cc:	9a04      	ldr	r2, [sp, #16]
 80089ce:	459b      	cmp	fp, r3
 80089d0:	448a      	add	sl, r1
 80089d2:	4492      	add	sl, r2
 80089d4:	465a      	mov	r2, fp
 80089d6:	bfa8      	it	ge
 80089d8:	461a      	movge	r2, r3
 80089da:	4552      	cmp	r2, sl
 80089dc:	bfa8      	it	ge
 80089de:	4652      	movge	r2, sl
 80089e0:	2a00      	cmp	r2, #0
 80089e2:	bfc2      	ittt	gt
 80089e4:	1a9b      	subgt	r3, r3, r2
 80089e6:	ebaa 0a02 	subgt.w	sl, sl, r2
 80089ea:	ebab 0b02 	subgt.w	fp, fp, r2
 80089ee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80089f0:	2a00      	cmp	r2, #0
 80089f2:	dd18      	ble.n	8008a26 <_strtod_l+0x766>
 80089f4:	4631      	mov	r1, r6
 80089f6:	4620      	mov	r0, r4
 80089f8:	9315      	str	r3, [sp, #84]	; 0x54
 80089fa:	f002 f94f 	bl	800ac9c <__pow5mult>
 80089fe:	4606      	mov	r6, r0
 8008a00:	2800      	cmp	r0, #0
 8008a02:	f43f aea9 	beq.w	8008758 <_strtod_l+0x498>
 8008a06:	4601      	mov	r1, r0
 8008a08:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008a0a:	4620      	mov	r0, r4
 8008a0c:	f002 f8a0 	bl	800ab50 <__multiply>
 8008a10:	9014      	str	r0, [sp, #80]	; 0x50
 8008a12:	2800      	cmp	r0, #0
 8008a14:	f43f aea0 	beq.w	8008758 <_strtod_l+0x498>
 8008a18:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008a1a:	4620      	mov	r0, r4
 8008a1c:	f001 ff7c 	bl	800a918 <_Bfree>
 8008a20:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008a22:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008a24:	9218      	str	r2, [sp, #96]	; 0x60
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	f300 8097 	bgt.w	8008b5a <_strtod_l+0x89a>
 8008a2c:	9b06      	ldr	r3, [sp, #24]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	dd08      	ble.n	8008a44 <_strtod_l+0x784>
 8008a32:	4639      	mov	r1, r7
 8008a34:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008a36:	4620      	mov	r0, r4
 8008a38:	f002 f930 	bl	800ac9c <__pow5mult>
 8008a3c:	4607      	mov	r7, r0
 8008a3e:	2800      	cmp	r0, #0
 8008a40:	f43f ae8a 	beq.w	8008758 <_strtod_l+0x498>
 8008a44:	f1ba 0f00 	cmp.w	sl, #0
 8008a48:	dd08      	ble.n	8008a5c <_strtod_l+0x79c>
 8008a4a:	4639      	mov	r1, r7
 8008a4c:	4652      	mov	r2, sl
 8008a4e:	4620      	mov	r0, r4
 8008a50:	f002 f97e 	bl	800ad50 <__lshift>
 8008a54:	4607      	mov	r7, r0
 8008a56:	2800      	cmp	r0, #0
 8008a58:	f43f ae7e 	beq.w	8008758 <_strtod_l+0x498>
 8008a5c:	f1bb 0f00 	cmp.w	fp, #0
 8008a60:	dd08      	ble.n	8008a74 <_strtod_l+0x7b4>
 8008a62:	4631      	mov	r1, r6
 8008a64:	465a      	mov	r2, fp
 8008a66:	4620      	mov	r0, r4
 8008a68:	f002 f972 	bl	800ad50 <__lshift>
 8008a6c:	4606      	mov	r6, r0
 8008a6e:	2800      	cmp	r0, #0
 8008a70:	f43f ae72 	beq.w	8008758 <_strtod_l+0x498>
 8008a74:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008a76:	463a      	mov	r2, r7
 8008a78:	4620      	mov	r0, r4
 8008a7a:	f002 f9f1 	bl	800ae60 <__mdiff>
 8008a7e:	4605      	mov	r5, r0
 8008a80:	2800      	cmp	r0, #0
 8008a82:	f43f ae69 	beq.w	8008758 <_strtod_l+0x498>
 8008a86:	2300      	movs	r3, #0
 8008a88:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 8008a8c:	60c3      	str	r3, [r0, #12]
 8008a8e:	4631      	mov	r1, r6
 8008a90:	f002 f9ca 	bl	800ae28 <__mcmp>
 8008a94:	2800      	cmp	r0, #0
 8008a96:	da7f      	bge.n	8008b98 <_strtod_l+0x8d8>
 8008a98:	ea5a 0308 	orrs.w	r3, sl, r8
 8008a9c:	f040 80a5 	bne.w	8008bea <_strtod_l+0x92a>
 8008aa0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	f040 80a0 	bne.w	8008bea <_strtod_l+0x92a>
 8008aaa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008aae:	0d1b      	lsrs	r3, r3, #20
 8008ab0:	051b      	lsls	r3, r3, #20
 8008ab2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008ab6:	f240 8098 	bls.w	8008bea <_strtod_l+0x92a>
 8008aba:	696b      	ldr	r3, [r5, #20]
 8008abc:	b91b      	cbnz	r3, 8008ac6 <_strtod_l+0x806>
 8008abe:	692b      	ldr	r3, [r5, #16]
 8008ac0:	2b01      	cmp	r3, #1
 8008ac2:	f340 8092 	ble.w	8008bea <_strtod_l+0x92a>
 8008ac6:	4629      	mov	r1, r5
 8008ac8:	2201      	movs	r2, #1
 8008aca:	4620      	mov	r0, r4
 8008acc:	f002 f940 	bl	800ad50 <__lshift>
 8008ad0:	4631      	mov	r1, r6
 8008ad2:	4605      	mov	r5, r0
 8008ad4:	f002 f9a8 	bl	800ae28 <__mcmp>
 8008ad8:	2800      	cmp	r0, #0
 8008ada:	f340 8086 	ble.w	8008bea <_strtod_l+0x92a>
 8008ade:	9904      	ldr	r1, [sp, #16]
 8008ae0:	4a2b      	ldr	r2, [pc, #172]	; (8008b90 <_strtod_l+0x8d0>)
 8008ae2:	464b      	mov	r3, r9
 8008ae4:	2900      	cmp	r1, #0
 8008ae6:	f000 80a1 	beq.w	8008c2c <_strtod_l+0x96c>
 8008aea:	ea02 0109 	and.w	r1, r2, r9
 8008aee:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008af2:	f300 809b 	bgt.w	8008c2c <_strtod_l+0x96c>
 8008af6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008afa:	f77f aea2 	ble.w	8008842 <_strtod_l+0x582>
 8008afe:	4a25      	ldr	r2, [pc, #148]	; (8008b94 <_strtod_l+0x8d4>)
 8008b00:	2300      	movs	r3, #0
 8008b02:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 8008b06:	ed9d 6b10 	vldr	d6, [sp, #64]	; 0x40
 8008b0a:	ec49 8b17 	vmov	d7, r8, r9
 8008b0e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008b12:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008b16:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8008b1a:	4313      	orrs	r3, r2
 8008b1c:	bf08      	it	eq
 8008b1e:	2322      	moveq	r3, #34	; 0x22
 8008b20:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8008b24:	bf08      	it	eq
 8008b26:	6023      	streq	r3, [r4, #0]
 8008b28:	e620      	b.n	800876c <_strtod_l+0x4ac>
 8008b2a:	f04f 31ff 	mov.w	r1, #4294967295
 8008b2e:	fa01 f202 	lsl.w	r2, r1, r2
 8008b32:	ea02 0808 	and.w	r8, r2, r8
 8008b36:	e6d4      	b.n	80088e2 <_strtod_l+0x622>
 8008b38:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 8008b3c:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8008b40:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 8008b44:	33e2      	adds	r3, #226	; 0xe2
 8008b46:	fa00 f303 	lsl.w	r3, r0, r3
 8008b4a:	e9cd 300d 	strd	r3, r0, [sp, #52]	; 0x34
 8008b4e:	e73b      	b.n	80089c8 <_strtod_l+0x708>
 8008b50:	2000      	movs	r0, #0
 8008b52:	2301      	movs	r3, #1
 8008b54:	e9cd 030d 	strd	r0, r3, [sp, #52]	; 0x34
 8008b58:	e736      	b.n	80089c8 <_strtod_l+0x708>
 8008b5a:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008b5c:	461a      	mov	r2, r3
 8008b5e:	4620      	mov	r0, r4
 8008b60:	f002 f8f6 	bl	800ad50 <__lshift>
 8008b64:	9018      	str	r0, [sp, #96]	; 0x60
 8008b66:	2800      	cmp	r0, #0
 8008b68:	f47f af60 	bne.w	8008a2c <_strtod_l+0x76c>
 8008b6c:	e5f4      	b.n	8008758 <_strtod_l+0x498>
 8008b6e:	bf00      	nop
 8008b70:	94a03595 	.word	0x94a03595
 8008b74:	3fcfffff 	.word	0x3fcfffff
 8008b78:	94a03595 	.word	0x94a03595
 8008b7c:	3fdfffff 	.word	0x3fdfffff
 8008b80:	35afe535 	.word	0x35afe535
 8008b84:	3fe00000 	.word	0x3fe00000
 8008b88:	0800c050 	.word	0x0800c050
 8008b8c:	fffffc02 	.word	0xfffffc02
 8008b90:	7ff00000 	.word	0x7ff00000
 8008b94:	39500000 	.word	0x39500000
 8008b98:	46cb      	mov	fp, r9
 8008b9a:	d165      	bne.n	8008c68 <_strtod_l+0x9a8>
 8008b9c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008ba0:	f1ba 0f00 	cmp.w	sl, #0
 8008ba4:	d02a      	beq.n	8008bfc <_strtod_l+0x93c>
 8008ba6:	4aaa      	ldr	r2, [pc, #680]	; (8008e50 <_strtod_l+0xb90>)
 8008ba8:	4293      	cmp	r3, r2
 8008baa:	d12b      	bne.n	8008c04 <_strtod_l+0x944>
 8008bac:	9b04      	ldr	r3, [sp, #16]
 8008bae:	4641      	mov	r1, r8
 8008bb0:	b1fb      	cbz	r3, 8008bf2 <_strtod_l+0x932>
 8008bb2:	4aa8      	ldr	r2, [pc, #672]	; (8008e54 <_strtod_l+0xb94>)
 8008bb4:	ea09 0202 	and.w	r2, r9, r2
 8008bb8:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8008bbc:	f04f 30ff 	mov.w	r0, #4294967295
 8008bc0:	d81a      	bhi.n	8008bf8 <_strtod_l+0x938>
 8008bc2:	0d12      	lsrs	r2, r2, #20
 8008bc4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008bc8:	fa00 f303 	lsl.w	r3, r0, r3
 8008bcc:	4299      	cmp	r1, r3
 8008bce:	d119      	bne.n	8008c04 <_strtod_l+0x944>
 8008bd0:	4ba1      	ldr	r3, [pc, #644]	; (8008e58 <_strtod_l+0xb98>)
 8008bd2:	459b      	cmp	fp, r3
 8008bd4:	d102      	bne.n	8008bdc <_strtod_l+0x91c>
 8008bd6:	3101      	adds	r1, #1
 8008bd8:	f43f adbe 	beq.w	8008758 <_strtod_l+0x498>
 8008bdc:	4b9d      	ldr	r3, [pc, #628]	; (8008e54 <_strtod_l+0xb94>)
 8008bde:	ea0b 0303 	and.w	r3, fp, r3
 8008be2:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8008be6:	f04f 0800 	mov.w	r8, #0
 8008bea:	9b04      	ldr	r3, [sp, #16]
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d186      	bne.n	8008afe <_strtod_l+0x83e>
 8008bf0:	e5bc      	b.n	800876c <_strtod_l+0x4ac>
 8008bf2:	f04f 33ff 	mov.w	r3, #4294967295
 8008bf6:	e7e9      	b.n	8008bcc <_strtod_l+0x90c>
 8008bf8:	4603      	mov	r3, r0
 8008bfa:	e7e7      	b.n	8008bcc <_strtod_l+0x90c>
 8008bfc:	ea53 0308 	orrs.w	r3, r3, r8
 8008c00:	f43f af6d 	beq.w	8008ade <_strtod_l+0x81e>
 8008c04:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008c06:	b1db      	cbz	r3, 8008c40 <_strtod_l+0x980>
 8008c08:	ea13 0f0b 	tst.w	r3, fp
 8008c0c:	d0ed      	beq.n	8008bea <_strtod_l+0x92a>
 8008c0e:	9a04      	ldr	r2, [sp, #16]
 8008c10:	4640      	mov	r0, r8
 8008c12:	4649      	mov	r1, r9
 8008c14:	f1ba 0f00 	cmp.w	sl, #0
 8008c18:	d016      	beq.n	8008c48 <_strtod_l+0x988>
 8008c1a:	f7ff fb35 	bl	8008288 <sulp>
 8008c1e:	ed9d 7b08 	vldr	d7, [sp, #32]
 8008c22:	ee37 7b00 	vadd.f64	d7, d7, d0
 8008c26:	ec59 8b17 	vmov	r8, r9, d7
 8008c2a:	e7de      	b.n	8008bea <_strtod_l+0x92a>
 8008c2c:	4013      	ands	r3, r2
 8008c2e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008c32:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8008c36:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8008c3a:	f04f 38ff 	mov.w	r8, #4294967295
 8008c3e:	e7d4      	b.n	8008bea <_strtod_l+0x92a>
 8008c40:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008c42:	ea13 0f08 	tst.w	r3, r8
 8008c46:	e7e1      	b.n	8008c0c <_strtod_l+0x94c>
 8008c48:	f7ff fb1e 	bl	8008288 <sulp>
 8008c4c:	ed9d 7b08 	vldr	d7, [sp, #32]
 8008c50:	ee37 7b40 	vsub.f64	d7, d7, d0
 8008c54:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008c58:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008c5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c60:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 8008c64:	d1c1      	bne.n	8008bea <_strtod_l+0x92a>
 8008c66:	e5ec      	b.n	8008842 <_strtod_l+0x582>
 8008c68:	4631      	mov	r1, r6
 8008c6a:	4628      	mov	r0, r5
 8008c6c:	f002 fa58 	bl	800b120 <__ratio>
 8008c70:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 8008c74:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8008c78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c7c:	d867      	bhi.n	8008d4e <_strtod_l+0xa8e>
 8008c7e:	f1ba 0f00 	cmp.w	sl, #0
 8008c82:	d044      	beq.n	8008d0e <_strtod_l+0xa4e>
 8008c84:	4b75      	ldr	r3, [pc, #468]	; (8008e5c <_strtod_l+0xb9c>)
 8008c86:	2200      	movs	r2, #0
 8008c88:	eeb7 8b00 	vmov.f64	d8, #112	; 0x3f800000  1.0
 8008c8c:	4971      	ldr	r1, [pc, #452]	; (8008e54 <_strtod_l+0xb94>)
 8008c8e:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 8008e68 <_strtod_l+0xba8>
 8008c92:	ea0b 0001 	and.w	r0, fp, r1
 8008c96:	4560      	cmp	r0, ip
 8008c98:	900d      	str	r0, [sp, #52]	; 0x34
 8008c9a:	f040 808b 	bne.w	8008db4 <_strtod_l+0xaf4>
 8008c9e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008ca2:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 8008ca6:	ec49 8b10 	vmov	d0, r8, r9
 8008caa:	ec43 2b1c 	vmov	d12, r2, r3
 8008cae:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008cb2:	f002 f95d 	bl	800af70 <__ulp>
 8008cb6:	ec49 8b1d 	vmov	d13, r8, r9
 8008cba:	eeac db00 	vfma.f64	d13, d12, d0
 8008cbe:	ed8d db0e 	vstr	d13, [sp, #56]	; 0x38
 8008cc2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008cc4:	4963      	ldr	r1, [pc, #396]	; (8008e54 <_strtod_l+0xb94>)
 8008cc6:	4a66      	ldr	r2, [pc, #408]	; (8008e60 <_strtod_l+0xba0>)
 8008cc8:	4019      	ands	r1, r3
 8008cca:	4291      	cmp	r1, r2
 8008ccc:	e9dd 890e 	ldrd	r8, r9, [sp, #56]	; 0x38
 8008cd0:	d947      	bls.n	8008d62 <_strtod_l+0xaa2>
 8008cd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cd4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8008cd8:	4293      	cmp	r3, r2
 8008cda:	d103      	bne.n	8008ce4 <_strtod_l+0xa24>
 8008cdc:	9b08      	ldr	r3, [sp, #32]
 8008cde:	3301      	adds	r3, #1
 8008ce0:	f43f ad3a 	beq.w	8008758 <_strtod_l+0x498>
 8008ce4:	f8df 9170 	ldr.w	r9, [pc, #368]	; 8008e58 <_strtod_l+0xb98>
 8008ce8:	f04f 38ff 	mov.w	r8, #4294967295
 8008cec:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008cee:	4620      	mov	r0, r4
 8008cf0:	f001 fe12 	bl	800a918 <_Bfree>
 8008cf4:	4639      	mov	r1, r7
 8008cf6:	4620      	mov	r0, r4
 8008cf8:	f001 fe0e 	bl	800a918 <_Bfree>
 8008cfc:	4631      	mov	r1, r6
 8008cfe:	4620      	mov	r0, r4
 8008d00:	f001 fe0a 	bl	800a918 <_Bfree>
 8008d04:	4629      	mov	r1, r5
 8008d06:	4620      	mov	r0, r4
 8008d08:	f001 fe06 	bl	800a918 <_Bfree>
 8008d0c:	e60f      	b.n	800892e <_strtod_l+0x66e>
 8008d0e:	f1b8 0f00 	cmp.w	r8, #0
 8008d12:	d112      	bne.n	8008d3a <_strtod_l+0xa7a>
 8008d14:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008d18:	b9b3      	cbnz	r3, 8008d48 <_strtod_l+0xa88>
 8008d1a:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8008d1e:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8008d22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d26:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 8008d2a:	d401      	bmi.n	8008d30 <_strtod_l+0xa70>
 8008d2c:	ee20 8b08 	vmul.f64	d8, d0, d8
 8008d30:	eeb1 7b48 	vneg.f64	d7, d8
 8008d34:	ec53 2b17 	vmov	r2, r3, d7
 8008d38:	e7a8      	b.n	8008c8c <_strtod_l+0x9cc>
 8008d3a:	f1b8 0f01 	cmp.w	r8, #1
 8008d3e:	d103      	bne.n	8008d48 <_strtod_l+0xa88>
 8008d40:	f1b9 0f00 	cmp.w	r9, #0
 8008d44:	f43f ad7d 	beq.w	8008842 <_strtod_l+0x582>
 8008d48:	4b46      	ldr	r3, [pc, #280]	; (8008e64 <_strtod_l+0xba4>)
 8008d4a:	2200      	movs	r2, #0
 8008d4c:	e79c      	b.n	8008c88 <_strtod_l+0x9c8>
 8008d4e:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 8008d52:	ee20 8b08 	vmul.f64	d8, d0, d8
 8008d56:	f1ba 0f00 	cmp.w	sl, #0
 8008d5a:	d0e9      	beq.n	8008d30 <_strtod_l+0xa70>
 8008d5c:	ec53 2b18 	vmov	r2, r3, d8
 8008d60:	e794      	b.n	8008c8c <_strtod_l+0x9cc>
 8008d62:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8008d66:	9b04      	ldr	r3, [sp, #16]
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d1bf      	bne.n	8008cec <_strtod_l+0xa2c>
 8008d6c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008d70:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008d72:	0d1b      	lsrs	r3, r3, #20
 8008d74:	051b      	lsls	r3, r3, #20
 8008d76:	429a      	cmp	r2, r3
 8008d78:	d1b8      	bne.n	8008cec <_strtod_l+0xa2c>
 8008d7a:	ec51 0b18 	vmov	r0, r1, d8
 8008d7e:	f7f7 fc8b 	bl	8000698 <__aeabi_d2lz>
 8008d82:	f7f7 fc43 	bl	800060c <__aeabi_l2d>
 8008d86:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008d8a:	ec41 0b17 	vmov	d7, r0, r1
 8008d8e:	ea43 0308 	orr.w	r3, r3, r8
 8008d92:	ea53 030a 	orrs.w	r3, r3, sl
 8008d96:	ee38 8b47 	vsub.f64	d8, d8, d7
 8008d9a:	d03e      	beq.n	8008e1a <_strtod_l+0xb5a>
 8008d9c:	eeb4 8bca 	vcmpe.f64	d8, d10
 8008da0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008da4:	f53f ace2 	bmi.w	800876c <_strtod_l+0x4ac>
 8008da8:	eeb4 8bcb 	vcmpe.f64	d8, d11
 8008dac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008db0:	dd9c      	ble.n	8008cec <_strtod_l+0xa2c>
 8008db2:	e4db      	b.n	800876c <_strtod_l+0x4ac>
 8008db4:	9904      	ldr	r1, [sp, #16]
 8008db6:	b301      	cbz	r1, 8008dfa <_strtod_l+0xb3a>
 8008db8:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008dba:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 8008dbe:	d81c      	bhi.n	8008dfa <_strtod_l+0xb3a>
 8008dc0:	ed9f 7b21 	vldr	d7, [pc, #132]	; 8008e48 <_strtod_l+0xb88>
 8008dc4:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8008dc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008dcc:	d811      	bhi.n	8008df2 <_strtod_l+0xb32>
 8008dce:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 8008dd2:	ee18 3a10 	vmov	r3, s16
 8008dd6:	2b01      	cmp	r3, #1
 8008dd8:	bf38      	it	cc
 8008dda:	2301      	movcc	r3, #1
 8008ddc:	ee08 3a10 	vmov	s16, r3
 8008de0:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 8008de4:	f1ba 0f00 	cmp.w	sl, #0
 8008de8:	d114      	bne.n	8008e14 <_strtod_l+0xb54>
 8008dea:	eeb1 7b48 	vneg.f64	d7, d8
 8008dee:	ec53 2b17 	vmov	r2, r3, d7
 8008df2:	980d      	ldr	r0, [sp, #52]	; 0x34
 8008df4:	f103 61d6 	add.w	r1, r3, #112197632	; 0x6b00000
 8008df8:	1a0b      	subs	r3, r1, r0
 8008dfa:	ed9d 0b08 	vldr	d0, [sp, #32]
 8008dfe:	ec43 2b1c 	vmov	d12, r2, r3
 8008e02:	f002 f8b5 	bl	800af70 <__ulp>
 8008e06:	ed9d 7b08 	vldr	d7, [sp, #32]
 8008e0a:	eeac 7b00 	vfma.f64	d7, d12, d0
 8008e0e:	ec59 8b17 	vmov	r8, r9, d7
 8008e12:	e7a8      	b.n	8008d66 <_strtod_l+0xaa6>
 8008e14:	ec53 2b18 	vmov	r2, r3, d8
 8008e18:	e7eb      	b.n	8008df2 <_strtod_l+0xb32>
 8008e1a:	eeb4 8bc9 	vcmpe.f64	d8, d9
 8008e1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e22:	f57f af63 	bpl.w	8008cec <_strtod_l+0xa2c>
 8008e26:	e4a1      	b.n	800876c <_strtod_l+0x4ac>
 8008e28:	2300      	movs	r3, #0
 8008e2a:	930b      	str	r3, [sp, #44]	; 0x2c
 8008e2c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008e2e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008e30:	6013      	str	r3, [r2, #0]
 8008e32:	f7ff ba8d 	b.w	8008350 <_strtod_l+0x90>
 8008e36:	2a65      	cmp	r2, #101	; 0x65
 8008e38:	f43f ab89 	beq.w	800854e <_strtod_l+0x28e>
 8008e3c:	2a45      	cmp	r2, #69	; 0x45
 8008e3e:	f43f ab86 	beq.w	800854e <_strtod_l+0x28e>
 8008e42:	2101      	movs	r1, #1
 8008e44:	f7ff bbbe 	b.w	80085c4 <_strtod_l+0x304>
 8008e48:	ffc00000 	.word	0xffc00000
 8008e4c:	41dfffff 	.word	0x41dfffff
 8008e50:	000fffff 	.word	0x000fffff
 8008e54:	7ff00000 	.word	0x7ff00000
 8008e58:	7fefffff 	.word	0x7fefffff
 8008e5c:	3ff00000 	.word	0x3ff00000
 8008e60:	7c9fffff 	.word	0x7c9fffff
 8008e64:	bff00000 	.word	0xbff00000
 8008e68:	7fe00000 	.word	0x7fe00000

08008e6c <_strtod_r>:
 8008e6c:	4b01      	ldr	r3, [pc, #4]	; (8008e74 <_strtod_r+0x8>)
 8008e6e:	f7ff ba27 	b.w	80082c0 <_strtod_l>
 8008e72:	bf00      	nop
 8008e74:	20000078 	.word	0x20000078

08008e78 <_strtol_l.isra.0>:
 8008e78:	2b01      	cmp	r3, #1
 8008e7a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e7e:	d001      	beq.n	8008e84 <_strtol_l.isra.0+0xc>
 8008e80:	2b24      	cmp	r3, #36	; 0x24
 8008e82:	d906      	bls.n	8008e92 <_strtol_l.isra.0+0x1a>
 8008e84:	f7fe fabc 	bl	8007400 <__errno>
 8008e88:	2316      	movs	r3, #22
 8008e8a:	6003      	str	r3, [r0, #0]
 8008e8c:	2000      	movs	r0, #0
 8008e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e92:	4f3a      	ldr	r7, [pc, #232]	; (8008f7c <_strtol_l.isra.0+0x104>)
 8008e94:	468e      	mov	lr, r1
 8008e96:	4676      	mov	r6, lr
 8008e98:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8008e9c:	5de5      	ldrb	r5, [r4, r7]
 8008e9e:	f015 0508 	ands.w	r5, r5, #8
 8008ea2:	d1f8      	bne.n	8008e96 <_strtol_l.isra.0+0x1e>
 8008ea4:	2c2d      	cmp	r4, #45	; 0x2d
 8008ea6:	d134      	bne.n	8008f12 <_strtol_l.isra.0+0x9a>
 8008ea8:	f89e 4000 	ldrb.w	r4, [lr]
 8008eac:	f04f 0801 	mov.w	r8, #1
 8008eb0:	f106 0e02 	add.w	lr, r6, #2
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d05c      	beq.n	8008f72 <_strtol_l.isra.0+0xfa>
 8008eb8:	2b10      	cmp	r3, #16
 8008eba:	d10c      	bne.n	8008ed6 <_strtol_l.isra.0+0x5e>
 8008ebc:	2c30      	cmp	r4, #48	; 0x30
 8008ebe:	d10a      	bne.n	8008ed6 <_strtol_l.isra.0+0x5e>
 8008ec0:	f89e 4000 	ldrb.w	r4, [lr]
 8008ec4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008ec8:	2c58      	cmp	r4, #88	; 0x58
 8008eca:	d14d      	bne.n	8008f68 <_strtol_l.isra.0+0xf0>
 8008ecc:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8008ed0:	2310      	movs	r3, #16
 8008ed2:	f10e 0e02 	add.w	lr, lr, #2
 8008ed6:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8008eda:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008ede:	2600      	movs	r6, #0
 8008ee0:	fbbc f9f3 	udiv	r9, ip, r3
 8008ee4:	4635      	mov	r5, r6
 8008ee6:	fb03 ca19 	mls	sl, r3, r9, ip
 8008eea:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8008eee:	2f09      	cmp	r7, #9
 8008ef0:	d818      	bhi.n	8008f24 <_strtol_l.isra.0+0xac>
 8008ef2:	463c      	mov	r4, r7
 8008ef4:	42a3      	cmp	r3, r4
 8008ef6:	dd24      	ble.n	8008f42 <_strtol_l.isra.0+0xca>
 8008ef8:	2e00      	cmp	r6, #0
 8008efa:	db1f      	blt.n	8008f3c <_strtol_l.isra.0+0xc4>
 8008efc:	45a9      	cmp	r9, r5
 8008efe:	d31d      	bcc.n	8008f3c <_strtol_l.isra.0+0xc4>
 8008f00:	d101      	bne.n	8008f06 <_strtol_l.isra.0+0x8e>
 8008f02:	45a2      	cmp	sl, r4
 8008f04:	db1a      	blt.n	8008f3c <_strtol_l.isra.0+0xc4>
 8008f06:	fb05 4503 	mla	r5, r5, r3, r4
 8008f0a:	2601      	movs	r6, #1
 8008f0c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8008f10:	e7eb      	b.n	8008eea <_strtol_l.isra.0+0x72>
 8008f12:	2c2b      	cmp	r4, #43	; 0x2b
 8008f14:	bf08      	it	eq
 8008f16:	f89e 4000 	ldrbeq.w	r4, [lr]
 8008f1a:	46a8      	mov	r8, r5
 8008f1c:	bf08      	it	eq
 8008f1e:	f106 0e02 	addeq.w	lr, r6, #2
 8008f22:	e7c7      	b.n	8008eb4 <_strtol_l.isra.0+0x3c>
 8008f24:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8008f28:	2f19      	cmp	r7, #25
 8008f2a:	d801      	bhi.n	8008f30 <_strtol_l.isra.0+0xb8>
 8008f2c:	3c37      	subs	r4, #55	; 0x37
 8008f2e:	e7e1      	b.n	8008ef4 <_strtol_l.isra.0+0x7c>
 8008f30:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8008f34:	2f19      	cmp	r7, #25
 8008f36:	d804      	bhi.n	8008f42 <_strtol_l.isra.0+0xca>
 8008f38:	3c57      	subs	r4, #87	; 0x57
 8008f3a:	e7db      	b.n	8008ef4 <_strtol_l.isra.0+0x7c>
 8008f3c:	f04f 36ff 	mov.w	r6, #4294967295
 8008f40:	e7e4      	b.n	8008f0c <_strtol_l.isra.0+0x94>
 8008f42:	2e00      	cmp	r6, #0
 8008f44:	da05      	bge.n	8008f52 <_strtol_l.isra.0+0xda>
 8008f46:	2322      	movs	r3, #34	; 0x22
 8008f48:	6003      	str	r3, [r0, #0]
 8008f4a:	4665      	mov	r5, ip
 8008f4c:	b942      	cbnz	r2, 8008f60 <_strtol_l.isra.0+0xe8>
 8008f4e:	4628      	mov	r0, r5
 8008f50:	e79d      	b.n	8008e8e <_strtol_l.isra.0+0x16>
 8008f52:	f1b8 0f00 	cmp.w	r8, #0
 8008f56:	d000      	beq.n	8008f5a <_strtol_l.isra.0+0xe2>
 8008f58:	426d      	negs	r5, r5
 8008f5a:	2a00      	cmp	r2, #0
 8008f5c:	d0f7      	beq.n	8008f4e <_strtol_l.isra.0+0xd6>
 8008f5e:	b10e      	cbz	r6, 8008f64 <_strtol_l.isra.0+0xec>
 8008f60:	f10e 31ff 	add.w	r1, lr, #4294967295
 8008f64:	6011      	str	r1, [r2, #0]
 8008f66:	e7f2      	b.n	8008f4e <_strtol_l.isra.0+0xd6>
 8008f68:	2430      	movs	r4, #48	; 0x30
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d1b3      	bne.n	8008ed6 <_strtol_l.isra.0+0x5e>
 8008f6e:	2308      	movs	r3, #8
 8008f70:	e7b1      	b.n	8008ed6 <_strtol_l.isra.0+0x5e>
 8008f72:	2c30      	cmp	r4, #48	; 0x30
 8008f74:	d0a4      	beq.n	8008ec0 <_strtol_l.isra.0+0x48>
 8008f76:	230a      	movs	r3, #10
 8008f78:	e7ad      	b.n	8008ed6 <_strtol_l.isra.0+0x5e>
 8008f7a:	bf00      	nop
 8008f7c:	0800c079 	.word	0x0800c079

08008f80 <_strtol_r>:
 8008f80:	f7ff bf7a 	b.w	8008e78 <_strtol_l.isra.0>

08008f84 <__swbuf_r>:
 8008f84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f86:	460e      	mov	r6, r1
 8008f88:	4614      	mov	r4, r2
 8008f8a:	4605      	mov	r5, r0
 8008f8c:	b118      	cbz	r0, 8008f96 <__swbuf_r+0x12>
 8008f8e:	6983      	ldr	r3, [r0, #24]
 8008f90:	b90b      	cbnz	r3, 8008f96 <__swbuf_r+0x12>
 8008f92:	f000 ffe1 	bl	8009f58 <__sinit>
 8008f96:	4b21      	ldr	r3, [pc, #132]	; (800901c <__swbuf_r+0x98>)
 8008f98:	429c      	cmp	r4, r3
 8008f9a:	d12b      	bne.n	8008ff4 <__swbuf_r+0x70>
 8008f9c:	686c      	ldr	r4, [r5, #4]
 8008f9e:	69a3      	ldr	r3, [r4, #24]
 8008fa0:	60a3      	str	r3, [r4, #8]
 8008fa2:	89a3      	ldrh	r3, [r4, #12]
 8008fa4:	071a      	lsls	r2, r3, #28
 8008fa6:	d52f      	bpl.n	8009008 <__swbuf_r+0x84>
 8008fa8:	6923      	ldr	r3, [r4, #16]
 8008faa:	b36b      	cbz	r3, 8009008 <__swbuf_r+0x84>
 8008fac:	6923      	ldr	r3, [r4, #16]
 8008fae:	6820      	ldr	r0, [r4, #0]
 8008fb0:	1ac0      	subs	r0, r0, r3
 8008fb2:	6963      	ldr	r3, [r4, #20]
 8008fb4:	b2f6      	uxtb	r6, r6
 8008fb6:	4283      	cmp	r3, r0
 8008fb8:	4637      	mov	r7, r6
 8008fba:	dc04      	bgt.n	8008fc6 <__swbuf_r+0x42>
 8008fbc:	4621      	mov	r1, r4
 8008fbe:	4628      	mov	r0, r5
 8008fc0:	f000 ff36 	bl	8009e30 <_fflush_r>
 8008fc4:	bb30      	cbnz	r0, 8009014 <__swbuf_r+0x90>
 8008fc6:	68a3      	ldr	r3, [r4, #8]
 8008fc8:	3b01      	subs	r3, #1
 8008fca:	60a3      	str	r3, [r4, #8]
 8008fcc:	6823      	ldr	r3, [r4, #0]
 8008fce:	1c5a      	adds	r2, r3, #1
 8008fd0:	6022      	str	r2, [r4, #0]
 8008fd2:	701e      	strb	r6, [r3, #0]
 8008fd4:	6963      	ldr	r3, [r4, #20]
 8008fd6:	3001      	adds	r0, #1
 8008fd8:	4283      	cmp	r3, r0
 8008fda:	d004      	beq.n	8008fe6 <__swbuf_r+0x62>
 8008fdc:	89a3      	ldrh	r3, [r4, #12]
 8008fde:	07db      	lsls	r3, r3, #31
 8008fe0:	d506      	bpl.n	8008ff0 <__swbuf_r+0x6c>
 8008fe2:	2e0a      	cmp	r6, #10
 8008fe4:	d104      	bne.n	8008ff0 <__swbuf_r+0x6c>
 8008fe6:	4621      	mov	r1, r4
 8008fe8:	4628      	mov	r0, r5
 8008fea:	f000 ff21 	bl	8009e30 <_fflush_r>
 8008fee:	b988      	cbnz	r0, 8009014 <__swbuf_r+0x90>
 8008ff0:	4638      	mov	r0, r7
 8008ff2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ff4:	4b0a      	ldr	r3, [pc, #40]	; (8009020 <__swbuf_r+0x9c>)
 8008ff6:	429c      	cmp	r4, r3
 8008ff8:	d101      	bne.n	8008ffe <__swbuf_r+0x7a>
 8008ffa:	68ac      	ldr	r4, [r5, #8]
 8008ffc:	e7cf      	b.n	8008f9e <__swbuf_r+0x1a>
 8008ffe:	4b09      	ldr	r3, [pc, #36]	; (8009024 <__swbuf_r+0xa0>)
 8009000:	429c      	cmp	r4, r3
 8009002:	bf08      	it	eq
 8009004:	68ec      	ldreq	r4, [r5, #12]
 8009006:	e7ca      	b.n	8008f9e <__swbuf_r+0x1a>
 8009008:	4621      	mov	r1, r4
 800900a:	4628      	mov	r0, r5
 800900c:	f000 f80c 	bl	8009028 <__swsetup_r>
 8009010:	2800      	cmp	r0, #0
 8009012:	d0cb      	beq.n	8008fac <__swbuf_r+0x28>
 8009014:	f04f 37ff 	mov.w	r7, #4294967295
 8009018:	e7ea      	b.n	8008ff0 <__swbuf_r+0x6c>
 800901a:	bf00      	nop
 800901c:	0800c230 	.word	0x0800c230
 8009020:	0800c250 	.word	0x0800c250
 8009024:	0800c210 	.word	0x0800c210

08009028 <__swsetup_r>:
 8009028:	4b32      	ldr	r3, [pc, #200]	; (80090f4 <__swsetup_r+0xcc>)
 800902a:	b570      	push	{r4, r5, r6, lr}
 800902c:	681d      	ldr	r5, [r3, #0]
 800902e:	4606      	mov	r6, r0
 8009030:	460c      	mov	r4, r1
 8009032:	b125      	cbz	r5, 800903e <__swsetup_r+0x16>
 8009034:	69ab      	ldr	r3, [r5, #24]
 8009036:	b913      	cbnz	r3, 800903e <__swsetup_r+0x16>
 8009038:	4628      	mov	r0, r5
 800903a:	f000 ff8d 	bl	8009f58 <__sinit>
 800903e:	4b2e      	ldr	r3, [pc, #184]	; (80090f8 <__swsetup_r+0xd0>)
 8009040:	429c      	cmp	r4, r3
 8009042:	d10f      	bne.n	8009064 <__swsetup_r+0x3c>
 8009044:	686c      	ldr	r4, [r5, #4]
 8009046:	89a3      	ldrh	r3, [r4, #12]
 8009048:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800904c:	0719      	lsls	r1, r3, #28
 800904e:	d42c      	bmi.n	80090aa <__swsetup_r+0x82>
 8009050:	06dd      	lsls	r5, r3, #27
 8009052:	d411      	bmi.n	8009078 <__swsetup_r+0x50>
 8009054:	2309      	movs	r3, #9
 8009056:	6033      	str	r3, [r6, #0]
 8009058:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800905c:	81a3      	strh	r3, [r4, #12]
 800905e:	f04f 30ff 	mov.w	r0, #4294967295
 8009062:	e03e      	b.n	80090e2 <__swsetup_r+0xba>
 8009064:	4b25      	ldr	r3, [pc, #148]	; (80090fc <__swsetup_r+0xd4>)
 8009066:	429c      	cmp	r4, r3
 8009068:	d101      	bne.n	800906e <__swsetup_r+0x46>
 800906a:	68ac      	ldr	r4, [r5, #8]
 800906c:	e7eb      	b.n	8009046 <__swsetup_r+0x1e>
 800906e:	4b24      	ldr	r3, [pc, #144]	; (8009100 <__swsetup_r+0xd8>)
 8009070:	429c      	cmp	r4, r3
 8009072:	bf08      	it	eq
 8009074:	68ec      	ldreq	r4, [r5, #12]
 8009076:	e7e6      	b.n	8009046 <__swsetup_r+0x1e>
 8009078:	0758      	lsls	r0, r3, #29
 800907a:	d512      	bpl.n	80090a2 <__swsetup_r+0x7a>
 800907c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800907e:	b141      	cbz	r1, 8009092 <__swsetup_r+0x6a>
 8009080:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009084:	4299      	cmp	r1, r3
 8009086:	d002      	beq.n	800908e <__swsetup_r+0x66>
 8009088:	4630      	mov	r0, r6
 800908a:	f002 f8d1 	bl	800b230 <_free_r>
 800908e:	2300      	movs	r3, #0
 8009090:	6363      	str	r3, [r4, #52]	; 0x34
 8009092:	89a3      	ldrh	r3, [r4, #12]
 8009094:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009098:	81a3      	strh	r3, [r4, #12]
 800909a:	2300      	movs	r3, #0
 800909c:	6063      	str	r3, [r4, #4]
 800909e:	6923      	ldr	r3, [r4, #16]
 80090a0:	6023      	str	r3, [r4, #0]
 80090a2:	89a3      	ldrh	r3, [r4, #12]
 80090a4:	f043 0308 	orr.w	r3, r3, #8
 80090a8:	81a3      	strh	r3, [r4, #12]
 80090aa:	6923      	ldr	r3, [r4, #16]
 80090ac:	b94b      	cbnz	r3, 80090c2 <__swsetup_r+0x9a>
 80090ae:	89a3      	ldrh	r3, [r4, #12]
 80090b0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80090b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80090b8:	d003      	beq.n	80090c2 <__swsetup_r+0x9a>
 80090ba:	4621      	mov	r1, r4
 80090bc:	4630      	mov	r0, r6
 80090be:	f001 fb83 	bl	800a7c8 <__smakebuf_r>
 80090c2:	89a0      	ldrh	r0, [r4, #12]
 80090c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80090c8:	f010 0301 	ands.w	r3, r0, #1
 80090cc:	d00a      	beq.n	80090e4 <__swsetup_r+0xbc>
 80090ce:	2300      	movs	r3, #0
 80090d0:	60a3      	str	r3, [r4, #8]
 80090d2:	6963      	ldr	r3, [r4, #20]
 80090d4:	425b      	negs	r3, r3
 80090d6:	61a3      	str	r3, [r4, #24]
 80090d8:	6923      	ldr	r3, [r4, #16]
 80090da:	b943      	cbnz	r3, 80090ee <__swsetup_r+0xc6>
 80090dc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80090e0:	d1ba      	bne.n	8009058 <__swsetup_r+0x30>
 80090e2:	bd70      	pop	{r4, r5, r6, pc}
 80090e4:	0781      	lsls	r1, r0, #30
 80090e6:	bf58      	it	pl
 80090e8:	6963      	ldrpl	r3, [r4, #20]
 80090ea:	60a3      	str	r3, [r4, #8]
 80090ec:	e7f4      	b.n	80090d8 <__swsetup_r+0xb0>
 80090ee:	2000      	movs	r0, #0
 80090f0:	e7f7      	b.n	80090e2 <__swsetup_r+0xba>
 80090f2:	bf00      	nop
 80090f4:	20000010 	.word	0x20000010
 80090f8:	0800c230 	.word	0x0800c230
 80090fc:	0800c250 	.word	0x0800c250
 8009100:	0800c210 	.word	0x0800c210

08009104 <quorem>:
 8009104:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009108:	6903      	ldr	r3, [r0, #16]
 800910a:	690c      	ldr	r4, [r1, #16]
 800910c:	42a3      	cmp	r3, r4
 800910e:	4607      	mov	r7, r0
 8009110:	f2c0 8081 	blt.w	8009216 <quorem+0x112>
 8009114:	3c01      	subs	r4, #1
 8009116:	f101 0814 	add.w	r8, r1, #20
 800911a:	f100 0514 	add.w	r5, r0, #20
 800911e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009122:	9301      	str	r3, [sp, #4]
 8009124:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009128:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800912c:	3301      	adds	r3, #1
 800912e:	429a      	cmp	r2, r3
 8009130:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009134:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009138:	fbb2 f6f3 	udiv	r6, r2, r3
 800913c:	d331      	bcc.n	80091a2 <quorem+0x9e>
 800913e:	f04f 0e00 	mov.w	lr, #0
 8009142:	4640      	mov	r0, r8
 8009144:	46ac      	mov	ip, r5
 8009146:	46f2      	mov	sl, lr
 8009148:	f850 2b04 	ldr.w	r2, [r0], #4
 800914c:	b293      	uxth	r3, r2
 800914e:	fb06 e303 	mla	r3, r6, r3, lr
 8009152:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009156:	b29b      	uxth	r3, r3
 8009158:	ebaa 0303 	sub.w	r3, sl, r3
 800915c:	0c12      	lsrs	r2, r2, #16
 800915e:	f8dc a000 	ldr.w	sl, [ip]
 8009162:	fb06 e202 	mla	r2, r6, r2, lr
 8009166:	fa13 f38a 	uxtah	r3, r3, sl
 800916a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800916e:	fa1f fa82 	uxth.w	sl, r2
 8009172:	f8dc 2000 	ldr.w	r2, [ip]
 8009176:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800917a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800917e:	b29b      	uxth	r3, r3
 8009180:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009184:	4581      	cmp	r9, r0
 8009186:	f84c 3b04 	str.w	r3, [ip], #4
 800918a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800918e:	d2db      	bcs.n	8009148 <quorem+0x44>
 8009190:	f855 300b 	ldr.w	r3, [r5, fp]
 8009194:	b92b      	cbnz	r3, 80091a2 <quorem+0x9e>
 8009196:	9b01      	ldr	r3, [sp, #4]
 8009198:	3b04      	subs	r3, #4
 800919a:	429d      	cmp	r5, r3
 800919c:	461a      	mov	r2, r3
 800919e:	d32e      	bcc.n	80091fe <quorem+0xfa>
 80091a0:	613c      	str	r4, [r7, #16]
 80091a2:	4638      	mov	r0, r7
 80091a4:	f001 fe40 	bl	800ae28 <__mcmp>
 80091a8:	2800      	cmp	r0, #0
 80091aa:	db24      	blt.n	80091f6 <quorem+0xf2>
 80091ac:	3601      	adds	r6, #1
 80091ae:	4628      	mov	r0, r5
 80091b0:	f04f 0c00 	mov.w	ip, #0
 80091b4:	f858 2b04 	ldr.w	r2, [r8], #4
 80091b8:	f8d0 e000 	ldr.w	lr, [r0]
 80091bc:	b293      	uxth	r3, r2
 80091be:	ebac 0303 	sub.w	r3, ip, r3
 80091c2:	0c12      	lsrs	r2, r2, #16
 80091c4:	fa13 f38e 	uxtah	r3, r3, lr
 80091c8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80091cc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80091d0:	b29b      	uxth	r3, r3
 80091d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80091d6:	45c1      	cmp	r9, r8
 80091d8:	f840 3b04 	str.w	r3, [r0], #4
 80091dc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80091e0:	d2e8      	bcs.n	80091b4 <quorem+0xb0>
 80091e2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80091e6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80091ea:	b922      	cbnz	r2, 80091f6 <quorem+0xf2>
 80091ec:	3b04      	subs	r3, #4
 80091ee:	429d      	cmp	r5, r3
 80091f0:	461a      	mov	r2, r3
 80091f2:	d30a      	bcc.n	800920a <quorem+0x106>
 80091f4:	613c      	str	r4, [r7, #16]
 80091f6:	4630      	mov	r0, r6
 80091f8:	b003      	add	sp, #12
 80091fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091fe:	6812      	ldr	r2, [r2, #0]
 8009200:	3b04      	subs	r3, #4
 8009202:	2a00      	cmp	r2, #0
 8009204:	d1cc      	bne.n	80091a0 <quorem+0x9c>
 8009206:	3c01      	subs	r4, #1
 8009208:	e7c7      	b.n	800919a <quorem+0x96>
 800920a:	6812      	ldr	r2, [r2, #0]
 800920c:	3b04      	subs	r3, #4
 800920e:	2a00      	cmp	r2, #0
 8009210:	d1f0      	bne.n	80091f4 <quorem+0xf0>
 8009212:	3c01      	subs	r4, #1
 8009214:	e7eb      	b.n	80091ee <quorem+0xea>
 8009216:	2000      	movs	r0, #0
 8009218:	e7ee      	b.n	80091f8 <quorem+0xf4>
 800921a:	0000      	movs	r0, r0
 800921c:	0000      	movs	r0, r0
	...

08009220 <_dtoa_r>:
 8009220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009224:	ec59 8b10 	vmov	r8, r9, d0
 8009228:	b095      	sub	sp, #84	; 0x54
 800922a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800922c:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 800922e:	9107      	str	r1, [sp, #28]
 8009230:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8009234:	4606      	mov	r6, r0
 8009236:	9209      	str	r2, [sp, #36]	; 0x24
 8009238:	9310      	str	r3, [sp, #64]	; 0x40
 800923a:	b975      	cbnz	r5, 800925a <_dtoa_r+0x3a>
 800923c:	2010      	movs	r0, #16
 800923e:	f001 fb03 	bl	800a848 <malloc>
 8009242:	4602      	mov	r2, r0
 8009244:	6270      	str	r0, [r6, #36]	; 0x24
 8009246:	b920      	cbnz	r0, 8009252 <_dtoa_r+0x32>
 8009248:	4bab      	ldr	r3, [pc, #684]	; (80094f8 <_dtoa_r+0x2d8>)
 800924a:	21ea      	movs	r1, #234	; 0xea
 800924c:	48ab      	ldr	r0, [pc, #684]	; (80094fc <_dtoa_r+0x2dc>)
 800924e:	f002 fc23 	bl	800ba98 <__assert_func>
 8009252:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009256:	6005      	str	r5, [r0, #0]
 8009258:	60c5      	str	r5, [r0, #12]
 800925a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800925c:	6819      	ldr	r1, [r3, #0]
 800925e:	b151      	cbz	r1, 8009276 <_dtoa_r+0x56>
 8009260:	685a      	ldr	r2, [r3, #4]
 8009262:	604a      	str	r2, [r1, #4]
 8009264:	2301      	movs	r3, #1
 8009266:	4093      	lsls	r3, r2
 8009268:	608b      	str	r3, [r1, #8]
 800926a:	4630      	mov	r0, r6
 800926c:	f001 fb54 	bl	800a918 <_Bfree>
 8009270:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009272:	2200      	movs	r2, #0
 8009274:	601a      	str	r2, [r3, #0]
 8009276:	f1b9 0300 	subs.w	r3, r9, #0
 800927a:	bfbb      	ittet	lt
 800927c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009280:	9303      	strlt	r3, [sp, #12]
 8009282:	2300      	movge	r3, #0
 8009284:	2201      	movlt	r2, #1
 8009286:	bfac      	ite	ge
 8009288:	6023      	strge	r3, [r4, #0]
 800928a:	6022      	strlt	r2, [r4, #0]
 800928c:	4b9c      	ldr	r3, [pc, #624]	; (8009500 <_dtoa_r+0x2e0>)
 800928e:	9c03      	ldr	r4, [sp, #12]
 8009290:	43a3      	bics	r3, r4
 8009292:	d11a      	bne.n	80092ca <_dtoa_r+0xaa>
 8009294:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009296:	f242 730f 	movw	r3, #9999	; 0x270f
 800929a:	6013      	str	r3, [r2, #0]
 800929c:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80092a0:	ea53 0308 	orrs.w	r3, r3, r8
 80092a4:	f000 8512 	beq.w	8009ccc <_dtoa_r+0xaac>
 80092a8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80092aa:	b953      	cbnz	r3, 80092c2 <_dtoa_r+0xa2>
 80092ac:	4b95      	ldr	r3, [pc, #596]	; (8009504 <_dtoa_r+0x2e4>)
 80092ae:	e01f      	b.n	80092f0 <_dtoa_r+0xd0>
 80092b0:	4b95      	ldr	r3, [pc, #596]	; (8009508 <_dtoa_r+0x2e8>)
 80092b2:	9300      	str	r3, [sp, #0]
 80092b4:	3308      	adds	r3, #8
 80092b6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80092b8:	6013      	str	r3, [r2, #0]
 80092ba:	9800      	ldr	r0, [sp, #0]
 80092bc:	b015      	add	sp, #84	; 0x54
 80092be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092c2:	4b90      	ldr	r3, [pc, #576]	; (8009504 <_dtoa_r+0x2e4>)
 80092c4:	9300      	str	r3, [sp, #0]
 80092c6:	3303      	adds	r3, #3
 80092c8:	e7f5      	b.n	80092b6 <_dtoa_r+0x96>
 80092ca:	ed9d 7b02 	vldr	d7, [sp, #8]
 80092ce:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80092d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092d6:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80092da:	d10b      	bne.n	80092f4 <_dtoa_r+0xd4>
 80092dc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80092de:	2301      	movs	r3, #1
 80092e0:	6013      	str	r3, [r2, #0]
 80092e2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	f000 84ee 	beq.w	8009cc6 <_dtoa_r+0xaa6>
 80092ea:	4888      	ldr	r0, [pc, #544]	; (800950c <_dtoa_r+0x2ec>)
 80092ec:	6018      	str	r0, [r3, #0]
 80092ee:	1e43      	subs	r3, r0, #1
 80092f0:	9300      	str	r3, [sp, #0]
 80092f2:	e7e2      	b.n	80092ba <_dtoa_r+0x9a>
 80092f4:	a913      	add	r1, sp, #76	; 0x4c
 80092f6:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80092fa:	aa12      	add	r2, sp, #72	; 0x48
 80092fc:	4630      	mov	r0, r6
 80092fe:	f001 feb3 	bl	800b068 <__d2b>
 8009302:	f3c4 510a 	ubfx	r1, r4, #20, #11
 8009306:	4605      	mov	r5, r0
 8009308:	9812      	ldr	r0, [sp, #72]	; 0x48
 800930a:	2900      	cmp	r1, #0
 800930c:	d047      	beq.n	800939e <_dtoa_r+0x17e>
 800930e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8009310:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8009314:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009318:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800931c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009320:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8009324:	2400      	movs	r4, #0
 8009326:	ec43 2b16 	vmov	d6, r2, r3
 800932a:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800932e:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 80094e0 <_dtoa_r+0x2c0>
 8009332:	ee36 7b47 	vsub.f64	d7, d6, d7
 8009336:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 80094e8 <_dtoa_r+0x2c8>
 800933a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800933e:	eeb0 7b46 	vmov.f64	d7, d6
 8009342:	ee06 1a90 	vmov	s13, r1
 8009346:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 800934a:	ed9f 6b69 	vldr	d6, [pc, #420]	; 80094f0 <_dtoa_r+0x2d0>
 800934e:	eea5 7b06 	vfma.f64	d7, d5, d6
 8009352:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8009356:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800935a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800935e:	ee16 ba90 	vmov	fp, s13
 8009362:	9411      	str	r4, [sp, #68]	; 0x44
 8009364:	d508      	bpl.n	8009378 <_dtoa_r+0x158>
 8009366:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800936a:	eeb4 6b47 	vcmp.f64	d6, d7
 800936e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009372:	bf18      	it	ne
 8009374:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8009378:	f1bb 0f16 	cmp.w	fp, #22
 800937c:	d832      	bhi.n	80093e4 <_dtoa_r+0x1c4>
 800937e:	4b64      	ldr	r3, [pc, #400]	; (8009510 <_dtoa_r+0x2f0>)
 8009380:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009384:	ed93 7b00 	vldr	d7, [r3]
 8009388:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800938c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009390:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009394:	d501      	bpl.n	800939a <_dtoa_r+0x17a>
 8009396:	f10b 3bff 	add.w	fp, fp, #4294967295
 800939a:	2300      	movs	r3, #0
 800939c:	e023      	b.n	80093e6 <_dtoa_r+0x1c6>
 800939e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80093a0:	4401      	add	r1, r0
 80093a2:	f201 4332 	addw	r3, r1, #1074	; 0x432
 80093a6:	2b20      	cmp	r3, #32
 80093a8:	bfc3      	ittte	gt
 80093aa:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80093ae:	fa04 f303 	lslgt.w	r3, r4, r3
 80093b2:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 80093b6:	f1c3 0320 	rsble	r3, r3, #32
 80093ba:	bfc6      	itte	gt
 80093bc:	fa28 f804 	lsrgt.w	r8, r8, r4
 80093c0:	ea43 0308 	orrgt.w	r3, r3, r8
 80093c4:	fa08 f303 	lslle.w	r3, r8, r3
 80093c8:	ee07 3a90 	vmov	s15, r3
 80093cc:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80093d0:	3901      	subs	r1, #1
 80093d2:	ed8d 7b00 	vstr	d7, [sp]
 80093d6:	9c01      	ldr	r4, [sp, #4]
 80093d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80093dc:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 80093e0:	2401      	movs	r4, #1
 80093e2:	e7a0      	b.n	8009326 <_dtoa_r+0x106>
 80093e4:	2301      	movs	r3, #1
 80093e6:	930f      	str	r3, [sp, #60]	; 0x3c
 80093e8:	1a43      	subs	r3, r0, r1
 80093ea:	1e5a      	subs	r2, r3, #1
 80093ec:	bf45      	ittet	mi
 80093ee:	f1c3 0301 	rsbmi	r3, r3, #1
 80093f2:	9305      	strmi	r3, [sp, #20]
 80093f4:	2300      	movpl	r3, #0
 80093f6:	2300      	movmi	r3, #0
 80093f8:	9206      	str	r2, [sp, #24]
 80093fa:	bf54      	ite	pl
 80093fc:	9305      	strpl	r3, [sp, #20]
 80093fe:	9306      	strmi	r3, [sp, #24]
 8009400:	f1bb 0f00 	cmp.w	fp, #0
 8009404:	db18      	blt.n	8009438 <_dtoa_r+0x218>
 8009406:	9b06      	ldr	r3, [sp, #24]
 8009408:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800940c:	445b      	add	r3, fp
 800940e:	9306      	str	r3, [sp, #24]
 8009410:	2300      	movs	r3, #0
 8009412:	9a07      	ldr	r2, [sp, #28]
 8009414:	2a09      	cmp	r2, #9
 8009416:	d849      	bhi.n	80094ac <_dtoa_r+0x28c>
 8009418:	2a05      	cmp	r2, #5
 800941a:	bfc4      	itt	gt
 800941c:	3a04      	subgt	r2, #4
 800941e:	9207      	strgt	r2, [sp, #28]
 8009420:	9a07      	ldr	r2, [sp, #28]
 8009422:	f1a2 0202 	sub.w	r2, r2, #2
 8009426:	bfcc      	ite	gt
 8009428:	2400      	movgt	r4, #0
 800942a:	2401      	movle	r4, #1
 800942c:	2a03      	cmp	r2, #3
 800942e:	d848      	bhi.n	80094c2 <_dtoa_r+0x2a2>
 8009430:	e8df f002 	tbb	[pc, r2]
 8009434:	3a2c2e0b 	.word	0x3a2c2e0b
 8009438:	9b05      	ldr	r3, [sp, #20]
 800943a:	2200      	movs	r2, #0
 800943c:	eba3 030b 	sub.w	r3, r3, fp
 8009440:	9305      	str	r3, [sp, #20]
 8009442:	920e      	str	r2, [sp, #56]	; 0x38
 8009444:	f1cb 0300 	rsb	r3, fp, #0
 8009448:	e7e3      	b.n	8009412 <_dtoa_r+0x1f2>
 800944a:	2200      	movs	r2, #0
 800944c:	9208      	str	r2, [sp, #32]
 800944e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009450:	2a00      	cmp	r2, #0
 8009452:	dc39      	bgt.n	80094c8 <_dtoa_r+0x2a8>
 8009454:	f04f 0a01 	mov.w	sl, #1
 8009458:	46d1      	mov	r9, sl
 800945a:	4652      	mov	r2, sl
 800945c:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8009460:	6a77      	ldr	r7, [r6, #36]	; 0x24
 8009462:	2100      	movs	r1, #0
 8009464:	6079      	str	r1, [r7, #4]
 8009466:	2004      	movs	r0, #4
 8009468:	f100 0c14 	add.w	ip, r0, #20
 800946c:	4594      	cmp	ip, r2
 800946e:	6879      	ldr	r1, [r7, #4]
 8009470:	d92f      	bls.n	80094d2 <_dtoa_r+0x2b2>
 8009472:	4630      	mov	r0, r6
 8009474:	930c      	str	r3, [sp, #48]	; 0x30
 8009476:	f001 fa0f 	bl	800a898 <_Balloc>
 800947a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800947c:	9000      	str	r0, [sp, #0]
 800947e:	4602      	mov	r2, r0
 8009480:	2800      	cmp	r0, #0
 8009482:	d149      	bne.n	8009518 <_dtoa_r+0x2f8>
 8009484:	4b23      	ldr	r3, [pc, #140]	; (8009514 <_dtoa_r+0x2f4>)
 8009486:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800948a:	e6df      	b.n	800924c <_dtoa_r+0x2c>
 800948c:	2201      	movs	r2, #1
 800948e:	e7dd      	b.n	800944c <_dtoa_r+0x22c>
 8009490:	2200      	movs	r2, #0
 8009492:	9208      	str	r2, [sp, #32]
 8009494:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009496:	eb0b 0a02 	add.w	sl, fp, r2
 800949a:	f10a 0901 	add.w	r9, sl, #1
 800949e:	464a      	mov	r2, r9
 80094a0:	2a01      	cmp	r2, #1
 80094a2:	bfb8      	it	lt
 80094a4:	2201      	movlt	r2, #1
 80094a6:	e7db      	b.n	8009460 <_dtoa_r+0x240>
 80094a8:	2201      	movs	r2, #1
 80094aa:	e7f2      	b.n	8009492 <_dtoa_r+0x272>
 80094ac:	2401      	movs	r4, #1
 80094ae:	2200      	movs	r2, #0
 80094b0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 80094b4:	f04f 3aff 	mov.w	sl, #4294967295
 80094b8:	2100      	movs	r1, #0
 80094ba:	46d1      	mov	r9, sl
 80094bc:	2212      	movs	r2, #18
 80094be:	9109      	str	r1, [sp, #36]	; 0x24
 80094c0:	e7ce      	b.n	8009460 <_dtoa_r+0x240>
 80094c2:	2201      	movs	r2, #1
 80094c4:	9208      	str	r2, [sp, #32]
 80094c6:	e7f5      	b.n	80094b4 <_dtoa_r+0x294>
 80094c8:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 80094cc:	46d1      	mov	r9, sl
 80094ce:	4652      	mov	r2, sl
 80094d0:	e7c6      	b.n	8009460 <_dtoa_r+0x240>
 80094d2:	3101      	adds	r1, #1
 80094d4:	6079      	str	r1, [r7, #4]
 80094d6:	0040      	lsls	r0, r0, #1
 80094d8:	e7c6      	b.n	8009468 <_dtoa_r+0x248>
 80094da:	bf00      	nop
 80094dc:	f3af 8000 	nop.w
 80094e0:	636f4361 	.word	0x636f4361
 80094e4:	3fd287a7 	.word	0x3fd287a7
 80094e8:	8b60c8b3 	.word	0x8b60c8b3
 80094ec:	3fc68a28 	.word	0x3fc68a28
 80094f0:	509f79fb 	.word	0x509f79fb
 80094f4:	3fd34413 	.word	0x3fd34413
 80094f8:	0800c186 	.word	0x0800c186
 80094fc:	0800c19d 	.word	0x0800c19d
 8009500:	7ff00000 	.word	0x7ff00000
 8009504:	0800c182 	.word	0x0800c182
 8009508:	0800c179 	.word	0x0800c179
 800950c:	0800bff9 	.word	0x0800bff9
 8009510:	0800c378 	.word	0x0800c378
 8009514:	0800c1fc 	.word	0x0800c1fc
 8009518:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800951a:	9900      	ldr	r1, [sp, #0]
 800951c:	6011      	str	r1, [r2, #0]
 800951e:	f1b9 0f0e 	cmp.w	r9, #14
 8009522:	d872      	bhi.n	800960a <_dtoa_r+0x3ea>
 8009524:	2c00      	cmp	r4, #0
 8009526:	d070      	beq.n	800960a <_dtoa_r+0x3ea>
 8009528:	f1bb 0f00 	cmp.w	fp, #0
 800952c:	f340 80a6 	ble.w	800967c <_dtoa_r+0x45c>
 8009530:	49ca      	ldr	r1, [pc, #808]	; (800985c <_dtoa_r+0x63c>)
 8009532:	f00b 020f 	and.w	r2, fp, #15
 8009536:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800953a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800953e:	ed92 7b00 	vldr	d7, [r2]
 8009542:	ea4f 112b 	mov.w	r1, fp, asr #4
 8009546:	f000 808d 	beq.w	8009664 <_dtoa_r+0x444>
 800954a:	4ac5      	ldr	r2, [pc, #788]	; (8009860 <_dtoa_r+0x640>)
 800954c:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8009550:	ed92 6b08 	vldr	d6, [r2, #32]
 8009554:	ee85 6b06 	vdiv.f64	d6, d5, d6
 8009558:	ed8d 6b02 	vstr	d6, [sp, #8]
 800955c:	f001 010f 	and.w	r1, r1, #15
 8009560:	2203      	movs	r2, #3
 8009562:	48bf      	ldr	r0, [pc, #764]	; (8009860 <_dtoa_r+0x640>)
 8009564:	2900      	cmp	r1, #0
 8009566:	d17f      	bne.n	8009668 <_dtoa_r+0x448>
 8009568:	ed9d 6b02 	vldr	d6, [sp, #8]
 800956c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8009570:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009574:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8009576:	2900      	cmp	r1, #0
 8009578:	f000 80b2 	beq.w	80096e0 <_dtoa_r+0x4c0>
 800957c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8009580:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009584:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8009588:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800958c:	f140 80a8 	bpl.w	80096e0 <_dtoa_r+0x4c0>
 8009590:	f1b9 0f00 	cmp.w	r9, #0
 8009594:	f000 80a4 	beq.w	80096e0 <_dtoa_r+0x4c0>
 8009598:	f1ba 0f00 	cmp.w	sl, #0
 800959c:	dd31      	ble.n	8009602 <_dtoa_r+0x3e2>
 800959e:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 80095a2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80095a6:	ed8d 7b02 	vstr	d7, [sp, #8]
 80095aa:	f10b 37ff 	add.w	r7, fp, #4294967295
 80095ae:	3201      	adds	r2, #1
 80095b0:	4650      	mov	r0, sl
 80095b2:	ed9d 6b02 	vldr	d6, [sp, #8]
 80095b6:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 80095ba:	ee07 2a90 	vmov	s15, r2
 80095be:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80095c2:	eea7 5b06 	vfma.f64	d5, d7, d6
 80095c6:	ed8d 5b02 	vstr	d5, [sp, #8]
 80095ca:	9c03      	ldr	r4, [sp, #12]
 80095cc:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 80095d0:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 80095d4:	2800      	cmp	r0, #0
 80095d6:	f040 8086 	bne.w	80096e6 <_dtoa_r+0x4c6>
 80095da:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80095de:	ee36 6b47 	vsub.f64	d6, d6, d7
 80095e2:	ec42 1b17 	vmov	d7, r1, r2
 80095e6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80095ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095ee:	f300 8272 	bgt.w	8009ad6 <_dtoa_r+0x8b6>
 80095f2:	eeb1 7b47 	vneg.f64	d7, d7
 80095f6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80095fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095fe:	f100 8267 	bmi.w	8009ad0 <_dtoa_r+0x8b0>
 8009602:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 8009606:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800960a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800960c:	2a00      	cmp	r2, #0
 800960e:	f2c0 8129 	blt.w	8009864 <_dtoa_r+0x644>
 8009612:	f1bb 0f0e 	cmp.w	fp, #14
 8009616:	f300 8125 	bgt.w	8009864 <_dtoa_r+0x644>
 800961a:	4b90      	ldr	r3, [pc, #576]	; (800985c <_dtoa_r+0x63c>)
 800961c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009620:	ed93 6b00 	vldr	d6, [r3]
 8009624:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009626:	2b00      	cmp	r3, #0
 8009628:	f280 80c3 	bge.w	80097b2 <_dtoa_r+0x592>
 800962c:	f1b9 0f00 	cmp.w	r9, #0
 8009630:	f300 80bf 	bgt.w	80097b2 <_dtoa_r+0x592>
 8009634:	f040 824c 	bne.w	8009ad0 <_dtoa_r+0x8b0>
 8009638:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800963c:	ee26 6b07 	vmul.f64	d6, d6, d7
 8009640:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009644:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009648:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800964c:	464c      	mov	r4, r9
 800964e:	464f      	mov	r7, r9
 8009650:	f280 8222 	bge.w	8009a98 <_dtoa_r+0x878>
 8009654:	f8dd 8000 	ldr.w	r8, [sp]
 8009658:	2331      	movs	r3, #49	; 0x31
 800965a:	f808 3b01 	strb.w	r3, [r8], #1
 800965e:	f10b 0b01 	add.w	fp, fp, #1
 8009662:	e21e      	b.n	8009aa2 <_dtoa_r+0x882>
 8009664:	2202      	movs	r2, #2
 8009666:	e77c      	b.n	8009562 <_dtoa_r+0x342>
 8009668:	07cc      	lsls	r4, r1, #31
 800966a:	d504      	bpl.n	8009676 <_dtoa_r+0x456>
 800966c:	ed90 6b00 	vldr	d6, [r0]
 8009670:	3201      	adds	r2, #1
 8009672:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009676:	1049      	asrs	r1, r1, #1
 8009678:	3008      	adds	r0, #8
 800967a:	e773      	b.n	8009564 <_dtoa_r+0x344>
 800967c:	d02e      	beq.n	80096dc <_dtoa_r+0x4bc>
 800967e:	f1cb 0100 	rsb	r1, fp, #0
 8009682:	4a76      	ldr	r2, [pc, #472]	; (800985c <_dtoa_r+0x63c>)
 8009684:	f001 000f 	and.w	r0, r1, #15
 8009688:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800968c:	ed92 7b00 	vldr	d7, [r2]
 8009690:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8009694:	ee26 7b07 	vmul.f64	d7, d6, d7
 8009698:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800969c:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 80096a0:	e9cd 7802 	strd	r7, r8, [sp, #8]
 80096a4:	486e      	ldr	r0, [pc, #440]	; (8009860 <_dtoa_r+0x640>)
 80096a6:	1109      	asrs	r1, r1, #4
 80096a8:	2400      	movs	r4, #0
 80096aa:	2202      	movs	r2, #2
 80096ac:	b939      	cbnz	r1, 80096be <_dtoa_r+0x49e>
 80096ae:	2c00      	cmp	r4, #0
 80096b0:	f43f af60 	beq.w	8009574 <_dtoa_r+0x354>
 80096b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80096b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80096bc:	e75a      	b.n	8009574 <_dtoa_r+0x354>
 80096be:	07cf      	lsls	r7, r1, #31
 80096c0:	d509      	bpl.n	80096d6 <_dtoa_r+0x4b6>
 80096c2:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 80096c6:	ed90 7b00 	vldr	d7, [r0]
 80096ca:	ee26 7b07 	vmul.f64	d7, d6, d7
 80096ce:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80096d2:	3201      	adds	r2, #1
 80096d4:	2401      	movs	r4, #1
 80096d6:	1049      	asrs	r1, r1, #1
 80096d8:	3008      	adds	r0, #8
 80096da:	e7e7      	b.n	80096ac <_dtoa_r+0x48c>
 80096dc:	2202      	movs	r2, #2
 80096de:	e749      	b.n	8009574 <_dtoa_r+0x354>
 80096e0:	465f      	mov	r7, fp
 80096e2:	4648      	mov	r0, r9
 80096e4:	e765      	b.n	80095b2 <_dtoa_r+0x392>
 80096e6:	ec42 1b17 	vmov	d7, r1, r2
 80096ea:	4a5c      	ldr	r2, [pc, #368]	; (800985c <_dtoa_r+0x63c>)
 80096ec:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80096f0:	ed12 4b02 	vldr	d4, [r2, #-8]
 80096f4:	9a00      	ldr	r2, [sp, #0]
 80096f6:	1814      	adds	r4, r2, r0
 80096f8:	9a08      	ldr	r2, [sp, #32]
 80096fa:	b352      	cbz	r2, 8009752 <_dtoa_r+0x532>
 80096fc:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8009700:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8009704:	f8dd 8000 	ldr.w	r8, [sp]
 8009708:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800970c:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8009710:	ee35 7b47 	vsub.f64	d7, d5, d7
 8009714:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8009718:	ee14 2a90 	vmov	r2, s9
 800971c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8009720:	3230      	adds	r2, #48	; 0x30
 8009722:	ee36 6b45 	vsub.f64	d6, d6, d5
 8009726:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800972a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800972e:	f808 2b01 	strb.w	r2, [r8], #1
 8009732:	d439      	bmi.n	80097a8 <_dtoa_r+0x588>
 8009734:	ee32 5b46 	vsub.f64	d5, d2, d6
 8009738:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800973c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009740:	d472      	bmi.n	8009828 <_dtoa_r+0x608>
 8009742:	45a0      	cmp	r8, r4
 8009744:	f43f af5d 	beq.w	8009602 <_dtoa_r+0x3e2>
 8009748:	ee27 7b03 	vmul.f64	d7, d7, d3
 800974c:	ee26 6b03 	vmul.f64	d6, d6, d3
 8009750:	e7e0      	b.n	8009714 <_dtoa_r+0x4f4>
 8009752:	f8dd 8000 	ldr.w	r8, [sp]
 8009756:	ee27 7b04 	vmul.f64	d7, d7, d4
 800975a:	4621      	mov	r1, r4
 800975c:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8009760:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8009764:	ee14 2a90 	vmov	r2, s9
 8009768:	3230      	adds	r2, #48	; 0x30
 800976a:	f808 2b01 	strb.w	r2, [r8], #1
 800976e:	45a0      	cmp	r8, r4
 8009770:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8009774:	ee36 6b45 	vsub.f64	d6, d6, d5
 8009778:	d118      	bne.n	80097ac <_dtoa_r+0x58c>
 800977a:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800977e:	ee37 4b05 	vadd.f64	d4, d7, d5
 8009782:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8009786:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800978a:	dc4d      	bgt.n	8009828 <_dtoa_r+0x608>
 800978c:	ee35 7b47 	vsub.f64	d7, d5, d7
 8009790:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009794:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009798:	f57f af33 	bpl.w	8009602 <_dtoa_r+0x3e2>
 800979c:	4688      	mov	r8, r1
 800979e:	3901      	subs	r1, #1
 80097a0:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 80097a4:	2b30      	cmp	r3, #48	; 0x30
 80097a6:	d0f9      	beq.n	800979c <_dtoa_r+0x57c>
 80097a8:	46bb      	mov	fp, r7
 80097aa:	e02a      	b.n	8009802 <_dtoa_r+0x5e2>
 80097ac:	ee26 6b03 	vmul.f64	d6, d6, d3
 80097b0:	e7d6      	b.n	8009760 <_dtoa_r+0x540>
 80097b2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80097b6:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 80097ba:	f8dd 8000 	ldr.w	r8, [sp]
 80097be:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80097c2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80097c6:	ee15 3a10 	vmov	r3, s10
 80097ca:	3330      	adds	r3, #48	; 0x30
 80097cc:	f808 3b01 	strb.w	r3, [r8], #1
 80097d0:	9b00      	ldr	r3, [sp, #0]
 80097d2:	eba8 0303 	sub.w	r3, r8, r3
 80097d6:	4599      	cmp	r9, r3
 80097d8:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80097dc:	eea3 7b46 	vfms.f64	d7, d3, d6
 80097e0:	d133      	bne.n	800984a <_dtoa_r+0x62a>
 80097e2:	ee37 7b07 	vadd.f64	d7, d7, d7
 80097e6:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80097ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097ee:	dc1a      	bgt.n	8009826 <_dtoa_r+0x606>
 80097f0:	eeb4 7b46 	vcmp.f64	d7, d6
 80097f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097f8:	d103      	bne.n	8009802 <_dtoa_r+0x5e2>
 80097fa:	ee15 3a10 	vmov	r3, s10
 80097fe:	07d9      	lsls	r1, r3, #31
 8009800:	d411      	bmi.n	8009826 <_dtoa_r+0x606>
 8009802:	4629      	mov	r1, r5
 8009804:	4630      	mov	r0, r6
 8009806:	f001 f887 	bl	800a918 <_Bfree>
 800980a:	2300      	movs	r3, #0
 800980c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800980e:	f888 3000 	strb.w	r3, [r8]
 8009812:	f10b 0301 	add.w	r3, fp, #1
 8009816:	6013      	str	r3, [r2, #0]
 8009818:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800981a:	2b00      	cmp	r3, #0
 800981c:	f43f ad4d 	beq.w	80092ba <_dtoa_r+0x9a>
 8009820:	f8c3 8000 	str.w	r8, [r3]
 8009824:	e549      	b.n	80092ba <_dtoa_r+0x9a>
 8009826:	465f      	mov	r7, fp
 8009828:	4643      	mov	r3, r8
 800982a:	4698      	mov	r8, r3
 800982c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009830:	2a39      	cmp	r2, #57	; 0x39
 8009832:	d106      	bne.n	8009842 <_dtoa_r+0x622>
 8009834:	9a00      	ldr	r2, [sp, #0]
 8009836:	429a      	cmp	r2, r3
 8009838:	d1f7      	bne.n	800982a <_dtoa_r+0x60a>
 800983a:	9900      	ldr	r1, [sp, #0]
 800983c:	2230      	movs	r2, #48	; 0x30
 800983e:	3701      	adds	r7, #1
 8009840:	700a      	strb	r2, [r1, #0]
 8009842:	781a      	ldrb	r2, [r3, #0]
 8009844:	3201      	adds	r2, #1
 8009846:	701a      	strb	r2, [r3, #0]
 8009848:	e7ae      	b.n	80097a8 <_dtoa_r+0x588>
 800984a:	ee27 7b04 	vmul.f64	d7, d7, d4
 800984e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009852:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009856:	d1b2      	bne.n	80097be <_dtoa_r+0x59e>
 8009858:	e7d3      	b.n	8009802 <_dtoa_r+0x5e2>
 800985a:	bf00      	nop
 800985c:	0800c378 	.word	0x0800c378
 8009860:	0800c350 	.word	0x0800c350
 8009864:	9908      	ldr	r1, [sp, #32]
 8009866:	2900      	cmp	r1, #0
 8009868:	f000 80d1 	beq.w	8009a0e <_dtoa_r+0x7ee>
 800986c:	9907      	ldr	r1, [sp, #28]
 800986e:	2901      	cmp	r1, #1
 8009870:	f300 80b4 	bgt.w	80099dc <_dtoa_r+0x7bc>
 8009874:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009876:	2900      	cmp	r1, #0
 8009878:	f000 80ac 	beq.w	80099d4 <_dtoa_r+0x7b4>
 800987c:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8009880:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8009884:	461c      	mov	r4, r3
 8009886:	930a      	str	r3, [sp, #40]	; 0x28
 8009888:	9b05      	ldr	r3, [sp, #20]
 800988a:	4413      	add	r3, r2
 800988c:	9305      	str	r3, [sp, #20]
 800988e:	9b06      	ldr	r3, [sp, #24]
 8009890:	2101      	movs	r1, #1
 8009892:	4413      	add	r3, r2
 8009894:	4630      	mov	r0, r6
 8009896:	9306      	str	r3, [sp, #24]
 8009898:	f001 f944 	bl	800ab24 <__i2b>
 800989c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800989e:	4607      	mov	r7, r0
 80098a0:	f1b8 0f00 	cmp.w	r8, #0
 80098a4:	dd0d      	ble.n	80098c2 <_dtoa_r+0x6a2>
 80098a6:	9a06      	ldr	r2, [sp, #24]
 80098a8:	2a00      	cmp	r2, #0
 80098aa:	dd0a      	ble.n	80098c2 <_dtoa_r+0x6a2>
 80098ac:	4542      	cmp	r2, r8
 80098ae:	9905      	ldr	r1, [sp, #20]
 80098b0:	bfa8      	it	ge
 80098b2:	4642      	movge	r2, r8
 80098b4:	1a89      	subs	r1, r1, r2
 80098b6:	9105      	str	r1, [sp, #20]
 80098b8:	9906      	ldr	r1, [sp, #24]
 80098ba:	eba8 0802 	sub.w	r8, r8, r2
 80098be:	1a8a      	subs	r2, r1, r2
 80098c0:	9206      	str	r2, [sp, #24]
 80098c2:	b303      	cbz	r3, 8009906 <_dtoa_r+0x6e6>
 80098c4:	9a08      	ldr	r2, [sp, #32]
 80098c6:	2a00      	cmp	r2, #0
 80098c8:	f000 80a6 	beq.w	8009a18 <_dtoa_r+0x7f8>
 80098cc:	2c00      	cmp	r4, #0
 80098ce:	dd13      	ble.n	80098f8 <_dtoa_r+0x6d8>
 80098d0:	4639      	mov	r1, r7
 80098d2:	4622      	mov	r2, r4
 80098d4:	4630      	mov	r0, r6
 80098d6:	930c      	str	r3, [sp, #48]	; 0x30
 80098d8:	f001 f9e0 	bl	800ac9c <__pow5mult>
 80098dc:	462a      	mov	r2, r5
 80098de:	4601      	mov	r1, r0
 80098e0:	4607      	mov	r7, r0
 80098e2:	4630      	mov	r0, r6
 80098e4:	f001 f934 	bl	800ab50 <__multiply>
 80098e8:	4629      	mov	r1, r5
 80098ea:	900a      	str	r0, [sp, #40]	; 0x28
 80098ec:	4630      	mov	r0, r6
 80098ee:	f001 f813 	bl	800a918 <_Bfree>
 80098f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80098f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80098f6:	4615      	mov	r5, r2
 80098f8:	1b1a      	subs	r2, r3, r4
 80098fa:	d004      	beq.n	8009906 <_dtoa_r+0x6e6>
 80098fc:	4629      	mov	r1, r5
 80098fe:	4630      	mov	r0, r6
 8009900:	f001 f9cc 	bl	800ac9c <__pow5mult>
 8009904:	4605      	mov	r5, r0
 8009906:	2101      	movs	r1, #1
 8009908:	4630      	mov	r0, r6
 800990a:	f001 f90b 	bl	800ab24 <__i2b>
 800990e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009910:	2b00      	cmp	r3, #0
 8009912:	4604      	mov	r4, r0
 8009914:	f340 8082 	ble.w	8009a1c <_dtoa_r+0x7fc>
 8009918:	461a      	mov	r2, r3
 800991a:	4601      	mov	r1, r0
 800991c:	4630      	mov	r0, r6
 800991e:	f001 f9bd 	bl	800ac9c <__pow5mult>
 8009922:	9b07      	ldr	r3, [sp, #28]
 8009924:	2b01      	cmp	r3, #1
 8009926:	4604      	mov	r4, r0
 8009928:	dd7b      	ble.n	8009a22 <_dtoa_r+0x802>
 800992a:	2300      	movs	r3, #0
 800992c:	930a      	str	r3, [sp, #40]	; 0x28
 800992e:	6922      	ldr	r2, [r4, #16]
 8009930:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8009934:	6910      	ldr	r0, [r2, #16]
 8009936:	f001 f8a5 	bl	800aa84 <__hi0bits>
 800993a:	f1c0 0020 	rsb	r0, r0, #32
 800993e:	9b06      	ldr	r3, [sp, #24]
 8009940:	4418      	add	r0, r3
 8009942:	f010 001f 	ands.w	r0, r0, #31
 8009946:	f000 808d 	beq.w	8009a64 <_dtoa_r+0x844>
 800994a:	f1c0 0220 	rsb	r2, r0, #32
 800994e:	2a04      	cmp	r2, #4
 8009950:	f340 8086 	ble.w	8009a60 <_dtoa_r+0x840>
 8009954:	f1c0 001c 	rsb	r0, r0, #28
 8009958:	9b05      	ldr	r3, [sp, #20]
 800995a:	4403      	add	r3, r0
 800995c:	9305      	str	r3, [sp, #20]
 800995e:	9b06      	ldr	r3, [sp, #24]
 8009960:	4403      	add	r3, r0
 8009962:	4480      	add	r8, r0
 8009964:	9306      	str	r3, [sp, #24]
 8009966:	9b05      	ldr	r3, [sp, #20]
 8009968:	2b00      	cmp	r3, #0
 800996a:	dd05      	ble.n	8009978 <_dtoa_r+0x758>
 800996c:	4629      	mov	r1, r5
 800996e:	461a      	mov	r2, r3
 8009970:	4630      	mov	r0, r6
 8009972:	f001 f9ed 	bl	800ad50 <__lshift>
 8009976:	4605      	mov	r5, r0
 8009978:	9b06      	ldr	r3, [sp, #24]
 800997a:	2b00      	cmp	r3, #0
 800997c:	dd05      	ble.n	800998a <_dtoa_r+0x76a>
 800997e:	4621      	mov	r1, r4
 8009980:	461a      	mov	r2, r3
 8009982:	4630      	mov	r0, r6
 8009984:	f001 f9e4 	bl	800ad50 <__lshift>
 8009988:	4604      	mov	r4, r0
 800998a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800998c:	2b00      	cmp	r3, #0
 800998e:	d06b      	beq.n	8009a68 <_dtoa_r+0x848>
 8009990:	4621      	mov	r1, r4
 8009992:	4628      	mov	r0, r5
 8009994:	f001 fa48 	bl	800ae28 <__mcmp>
 8009998:	2800      	cmp	r0, #0
 800999a:	da65      	bge.n	8009a68 <_dtoa_r+0x848>
 800999c:	2300      	movs	r3, #0
 800999e:	4629      	mov	r1, r5
 80099a0:	220a      	movs	r2, #10
 80099a2:	4630      	mov	r0, r6
 80099a4:	f000 ffda 	bl	800a95c <__multadd>
 80099a8:	9b08      	ldr	r3, [sp, #32]
 80099aa:	f10b 3bff 	add.w	fp, fp, #4294967295
 80099ae:	4605      	mov	r5, r0
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	f000 8192 	beq.w	8009cda <_dtoa_r+0xaba>
 80099b6:	4639      	mov	r1, r7
 80099b8:	2300      	movs	r3, #0
 80099ba:	220a      	movs	r2, #10
 80099bc:	4630      	mov	r0, r6
 80099be:	f000 ffcd 	bl	800a95c <__multadd>
 80099c2:	f1ba 0f00 	cmp.w	sl, #0
 80099c6:	4607      	mov	r7, r0
 80099c8:	f300 808e 	bgt.w	8009ae8 <_dtoa_r+0x8c8>
 80099cc:	9b07      	ldr	r3, [sp, #28]
 80099ce:	2b02      	cmp	r3, #2
 80099d0:	dc51      	bgt.n	8009a76 <_dtoa_r+0x856>
 80099d2:	e089      	b.n	8009ae8 <_dtoa_r+0x8c8>
 80099d4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80099d6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80099da:	e751      	b.n	8009880 <_dtoa_r+0x660>
 80099dc:	f109 34ff 	add.w	r4, r9, #4294967295
 80099e0:	42a3      	cmp	r3, r4
 80099e2:	bfbf      	itttt	lt
 80099e4:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 80099e6:	1ae3      	sublt	r3, r4, r3
 80099e8:	18d2      	addlt	r2, r2, r3
 80099ea:	4613      	movlt	r3, r2
 80099ec:	bfb7      	itett	lt
 80099ee:	930e      	strlt	r3, [sp, #56]	; 0x38
 80099f0:	1b1c      	subge	r4, r3, r4
 80099f2:	4623      	movlt	r3, r4
 80099f4:	2400      	movlt	r4, #0
 80099f6:	f1b9 0f00 	cmp.w	r9, #0
 80099fa:	bfb5      	itete	lt
 80099fc:	9a05      	ldrlt	r2, [sp, #20]
 80099fe:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 8009a02:	eba2 0809 	sublt.w	r8, r2, r9
 8009a06:	464a      	movge	r2, r9
 8009a08:	bfb8      	it	lt
 8009a0a:	2200      	movlt	r2, #0
 8009a0c:	e73b      	b.n	8009886 <_dtoa_r+0x666>
 8009a0e:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8009a12:	9f08      	ldr	r7, [sp, #32]
 8009a14:	461c      	mov	r4, r3
 8009a16:	e743      	b.n	80098a0 <_dtoa_r+0x680>
 8009a18:	461a      	mov	r2, r3
 8009a1a:	e76f      	b.n	80098fc <_dtoa_r+0x6dc>
 8009a1c:	9b07      	ldr	r3, [sp, #28]
 8009a1e:	2b01      	cmp	r3, #1
 8009a20:	dc18      	bgt.n	8009a54 <_dtoa_r+0x834>
 8009a22:	9b02      	ldr	r3, [sp, #8]
 8009a24:	b9b3      	cbnz	r3, 8009a54 <_dtoa_r+0x834>
 8009a26:	9b03      	ldr	r3, [sp, #12]
 8009a28:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8009a2c:	b9a2      	cbnz	r2, 8009a58 <_dtoa_r+0x838>
 8009a2e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8009a32:	0d12      	lsrs	r2, r2, #20
 8009a34:	0512      	lsls	r2, r2, #20
 8009a36:	b18a      	cbz	r2, 8009a5c <_dtoa_r+0x83c>
 8009a38:	9b05      	ldr	r3, [sp, #20]
 8009a3a:	3301      	adds	r3, #1
 8009a3c:	9305      	str	r3, [sp, #20]
 8009a3e:	9b06      	ldr	r3, [sp, #24]
 8009a40:	3301      	adds	r3, #1
 8009a42:	9306      	str	r3, [sp, #24]
 8009a44:	2301      	movs	r3, #1
 8009a46:	930a      	str	r3, [sp, #40]	; 0x28
 8009a48:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	f47f af6f 	bne.w	800992e <_dtoa_r+0x70e>
 8009a50:	2001      	movs	r0, #1
 8009a52:	e774      	b.n	800993e <_dtoa_r+0x71e>
 8009a54:	2300      	movs	r3, #0
 8009a56:	e7f6      	b.n	8009a46 <_dtoa_r+0x826>
 8009a58:	9b02      	ldr	r3, [sp, #8]
 8009a5a:	e7f4      	b.n	8009a46 <_dtoa_r+0x826>
 8009a5c:	920a      	str	r2, [sp, #40]	; 0x28
 8009a5e:	e7f3      	b.n	8009a48 <_dtoa_r+0x828>
 8009a60:	d081      	beq.n	8009966 <_dtoa_r+0x746>
 8009a62:	4610      	mov	r0, r2
 8009a64:	301c      	adds	r0, #28
 8009a66:	e777      	b.n	8009958 <_dtoa_r+0x738>
 8009a68:	f1b9 0f00 	cmp.w	r9, #0
 8009a6c:	dc37      	bgt.n	8009ade <_dtoa_r+0x8be>
 8009a6e:	9b07      	ldr	r3, [sp, #28]
 8009a70:	2b02      	cmp	r3, #2
 8009a72:	dd34      	ble.n	8009ade <_dtoa_r+0x8be>
 8009a74:	46ca      	mov	sl, r9
 8009a76:	f1ba 0f00 	cmp.w	sl, #0
 8009a7a:	d10d      	bne.n	8009a98 <_dtoa_r+0x878>
 8009a7c:	4621      	mov	r1, r4
 8009a7e:	4653      	mov	r3, sl
 8009a80:	2205      	movs	r2, #5
 8009a82:	4630      	mov	r0, r6
 8009a84:	f000 ff6a 	bl	800a95c <__multadd>
 8009a88:	4601      	mov	r1, r0
 8009a8a:	4604      	mov	r4, r0
 8009a8c:	4628      	mov	r0, r5
 8009a8e:	f001 f9cb 	bl	800ae28 <__mcmp>
 8009a92:	2800      	cmp	r0, #0
 8009a94:	f73f adde 	bgt.w	8009654 <_dtoa_r+0x434>
 8009a98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a9a:	f8dd 8000 	ldr.w	r8, [sp]
 8009a9e:	ea6f 0b03 	mvn.w	fp, r3
 8009aa2:	f04f 0900 	mov.w	r9, #0
 8009aa6:	4621      	mov	r1, r4
 8009aa8:	4630      	mov	r0, r6
 8009aaa:	f000 ff35 	bl	800a918 <_Bfree>
 8009aae:	2f00      	cmp	r7, #0
 8009ab0:	f43f aea7 	beq.w	8009802 <_dtoa_r+0x5e2>
 8009ab4:	f1b9 0f00 	cmp.w	r9, #0
 8009ab8:	d005      	beq.n	8009ac6 <_dtoa_r+0x8a6>
 8009aba:	45b9      	cmp	r9, r7
 8009abc:	d003      	beq.n	8009ac6 <_dtoa_r+0x8a6>
 8009abe:	4649      	mov	r1, r9
 8009ac0:	4630      	mov	r0, r6
 8009ac2:	f000 ff29 	bl	800a918 <_Bfree>
 8009ac6:	4639      	mov	r1, r7
 8009ac8:	4630      	mov	r0, r6
 8009aca:	f000 ff25 	bl	800a918 <_Bfree>
 8009ace:	e698      	b.n	8009802 <_dtoa_r+0x5e2>
 8009ad0:	2400      	movs	r4, #0
 8009ad2:	4627      	mov	r7, r4
 8009ad4:	e7e0      	b.n	8009a98 <_dtoa_r+0x878>
 8009ad6:	46bb      	mov	fp, r7
 8009ad8:	4604      	mov	r4, r0
 8009ada:	4607      	mov	r7, r0
 8009adc:	e5ba      	b.n	8009654 <_dtoa_r+0x434>
 8009ade:	9b08      	ldr	r3, [sp, #32]
 8009ae0:	46ca      	mov	sl, r9
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	f000 8100 	beq.w	8009ce8 <_dtoa_r+0xac8>
 8009ae8:	f1b8 0f00 	cmp.w	r8, #0
 8009aec:	dd05      	ble.n	8009afa <_dtoa_r+0x8da>
 8009aee:	4639      	mov	r1, r7
 8009af0:	4642      	mov	r2, r8
 8009af2:	4630      	mov	r0, r6
 8009af4:	f001 f92c 	bl	800ad50 <__lshift>
 8009af8:	4607      	mov	r7, r0
 8009afa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d05d      	beq.n	8009bbc <_dtoa_r+0x99c>
 8009b00:	6879      	ldr	r1, [r7, #4]
 8009b02:	4630      	mov	r0, r6
 8009b04:	f000 fec8 	bl	800a898 <_Balloc>
 8009b08:	4680      	mov	r8, r0
 8009b0a:	b928      	cbnz	r0, 8009b18 <_dtoa_r+0x8f8>
 8009b0c:	4b82      	ldr	r3, [pc, #520]	; (8009d18 <_dtoa_r+0xaf8>)
 8009b0e:	4602      	mov	r2, r0
 8009b10:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009b14:	f7ff bb9a 	b.w	800924c <_dtoa_r+0x2c>
 8009b18:	693a      	ldr	r2, [r7, #16]
 8009b1a:	3202      	adds	r2, #2
 8009b1c:	0092      	lsls	r2, r2, #2
 8009b1e:	f107 010c 	add.w	r1, r7, #12
 8009b22:	300c      	adds	r0, #12
 8009b24:	f000 feaa 	bl	800a87c <memcpy>
 8009b28:	2201      	movs	r2, #1
 8009b2a:	4641      	mov	r1, r8
 8009b2c:	4630      	mov	r0, r6
 8009b2e:	f001 f90f 	bl	800ad50 <__lshift>
 8009b32:	9b00      	ldr	r3, [sp, #0]
 8009b34:	3301      	adds	r3, #1
 8009b36:	9305      	str	r3, [sp, #20]
 8009b38:	9b00      	ldr	r3, [sp, #0]
 8009b3a:	4453      	add	r3, sl
 8009b3c:	9309      	str	r3, [sp, #36]	; 0x24
 8009b3e:	9b02      	ldr	r3, [sp, #8]
 8009b40:	f003 0301 	and.w	r3, r3, #1
 8009b44:	46b9      	mov	r9, r7
 8009b46:	9308      	str	r3, [sp, #32]
 8009b48:	4607      	mov	r7, r0
 8009b4a:	9b05      	ldr	r3, [sp, #20]
 8009b4c:	4621      	mov	r1, r4
 8009b4e:	3b01      	subs	r3, #1
 8009b50:	4628      	mov	r0, r5
 8009b52:	9302      	str	r3, [sp, #8]
 8009b54:	f7ff fad6 	bl	8009104 <quorem>
 8009b58:	4603      	mov	r3, r0
 8009b5a:	3330      	adds	r3, #48	; 0x30
 8009b5c:	9006      	str	r0, [sp, #24]
 8009b5e:	4649      	mov	r1, r9
 8009b60:	4628      	mov	r0, r5
 8009b62:	930a      	str	r3, [sp, #40]	; 0x28
 8009b64:	f001 f960 	bl	800ae28 <__mcmp>
 8009b68:	463a      	mov	r2, r7
 8009b6a:	4682      	mov	sl, r0
 8009b6c:	4621      	mov	r1, r4
 8009b6e:	4630      	mov	r0, r6
 8009b70:	f001 f976 	bl	800ae60 <__mdiff>
 8009b74:	68c2      	ldr	r2, [r0, #12]
 8009b76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b78:	4680      	mov	r8, r0
 8009b7a:	bb0a      	cbnz	r2, 8009bc0 <_dtoa_r+0x9a0>
 8009b7c:	4601      	mov	r1, r0
 8009b7e:	4628      	mov	r0, r5
 8009b80:	f001 f952 	bl	800ae28 <__mcmp>
 8009b84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b86:	4602      	mov	r2, r0
 8009b88:	4641      	mov	r1, r8
 8009b8a:	4630      	mov	r0, r6
 8009b8c:	920e      	str	r2, [sp, #56]	; 0x38
 8009b8e:	930a      	str	r3, [sp, #40]	; 0x28
 8009b90:	f000 fec2 	bl	800a918 <_Bfree>
 8009b94:	9b07      	ldr	r3, [sp, #28]
 8009b96:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009b98:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8009b9c:	ea43 0102 	orr.w	r1, r3, r2
 8009ba0:	9b08      	ldr	r3, [sp, #32]
 8009ba2:	430b      	orrs	r3, r1
 8009ba4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ba6:	d10d      	bne.n	8009bc4 <_dtoa_r+0x9a4>
 8009ba8:	2b39      	cmp	r3, #57	; 0x39
 8009baa:	d029      	beq.n	8009c00 <_dtoa_r+0x9e0>
 8009bac:	f1ba 0f00 	cmp.w	sl, #0
 8009bb0:	dd01      	ble.n	8009bb6 <_dtoa_r+0x996>
 8009bb2:	9b06      	ldr	r3, [sp, #24]
 8009bb4:	3331      	adds	r3, #49	; 0x31
 8009bb6:	9a02      	ldr	r2, [sp, #8]
 8009bb8:	7013      	strb	r3, [r2, #0]
 8009bba:	e774      	b.n	8009aa6 <_dtoa_r+0x886>
 8009bbc:	4638      	mov	r0, r7
 8009bbe:	e7b8      	b.n	8009b32 <_dtoa_r+0x912>
 8009bc0:	2201      	movs	r2, #1
 8009bc2:	e7e1      	b.n	8009b88 <_dtoa_r+0x968>
 8009bc4:	f1ba 0f00 	cmp.w	sl, #0
 8009bc8:	db06      	blt.n	8009bd8 <_dtoa_r+0x9b8>
 8009bca:	9907      	ldr	r1, [sp, #28]
 8009bcc:	ea41 0a0a 	orr.w	sl, r1, sl
 8009bd0:	9908      	ldr	r1, [sp, #32]
 8009bd2:	ea5a 0101 	orrs.w	r1, sl, r1
 8009bd6:	d120      	bne.n	8009c1a <_dtoa_r+0x9fa>
 8009bd8:	2a00      	cmp	r2, #0
 8009bda:	ddec      	ble.n	8009bb6 <_dtoa_r+0x996>
 8009bdc:	4629      	mov	r1, r5
 8009bde:	2201      	movs	r2, #1
 8009be0:	4630      	mov	r0, r6
 8009be2:	9305      	str	r3, [sp, #20]
 8009be4:	f001 f8b4 	bl	800ad50 <__lshift>
 8009be8:	4621      	mov	r1, r4
 8009bea:	4605      	mov	r5, r0
 8009bec:	f001 f91c 	bl	800ae28 <__mcmp>
 8009bf0:	2800      	cmp	r0, #0
 8009bf2:	9b05      	ldr	r3, [sp, #20]
 8009bf4:	dc02      	bgt.n	8009bfc <_dtoa_r+0x9dc>
 8009bf6:	d1de      	bne.n	8009bb6 <_dtoa_r+0x996>
 8009bf8:	07da      	lsls	r2, r3, #31
 8009bfa:	d5dc      	bpl.n	8009bb6 <_dtoa_r+0x996>
 8009bfc:	2b39      	cmp	r3, #57	; 0x39
 8009bfe:	d1d8      	bne.n	8009bb2 <_dtoa_r+0x992>
 8009c00:	9a02      	ldr	r2, [sp, #8]
 8009c02:	2339      	movs	r3, #57	; 0x39
 8009c04:	7013      	strb	r3, [r2, #0]
 8009c06:	4643      	mov	r3, r8
 8009c08:	4698      	mov	r8, r3
 8009c0a:	3b01      	subs	r3, #1
 8009c0c:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8009c10:	2a39      	cmp	r2, #57	; 0x39
 8009c12:	d051      	beq.n	8009cb8 <_dtoa_r+0xa98>
 8009c14:	3201      	adds	r2, #1
 8009c16:	701a      	strb	r2, [r3, #0]
 8009c18:	e745      	b.n	8009aa6 <_dtoa_r+0x886>
 8009c1a:	2a00      	cmp	r2, #0
 8009c1c:	dd03      	ble.n	8009c26 <_dtoa_r+0xa06>
 8009c1e:	2b39      	cmp	r3, #57	; 0x39
 8009c20:	d0ee      	beq.n	8009c00 <_dtoa_r+0x9e0>
 8009c22:	3301      	adds	r3, #1
 8009c24:	e7c7      	b.n	8009bb6 <_dtoa_r+0x996>
 8009c26:	9a05      	ldr	r2, [sp, #20]
 8009c28:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009c2a:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009c2e:	428a      	cmp	r2, r1
 8009c30:	d02b      	beq.n	8009c8a <_dtoa_r+0xa6a>
 8009c32:	4629      	mov	r1, r5
 8009c34:	2300      	movs	r3, #0
 8009c36:	220a      	movs	r2, #10
 8009c38:	4630      	mov	r0, r6
 8009c3a:	f000 fe8f 	bl	800a95c <__multadd>
 8009c3e:	45b9      	cmp	r9, r7
 8009c40:	4605      	mov	r5, r0
 8009c42:	f04f 0300 	mov.w	r3, #0
 8009c46:	f04f 020a 	mov.w	r2, #10
 8009c4a:	4649      	mov	r1, r9
 8009c4c:	4630      	mov	r0, r6
 8009c4e:	d107      	bne.n	8009c60 <_dtoa_r+0xa40>
 8009c50:	f000 fe84 	bl	800a95c <__multadd>
 8009c54:	4681      	mov	r9, r0
 8009c56:	4607      	mov	r7, r0
 8009c58:	9b05      	ldr	r3, [sp, #20]
 8009c5a:	3301      	adds	r3, #1
 8009c5c:	9305      	str	r3, [sp, #20]
 8009c5e:	e774      	b.n	8009b4a <_dtoa_r+0x92a>
 8009c60:	f000 fe7c 	bl	800a95c <__multadd>
 8009c64:	4639      	mov	r1, r7
 8009c66:	4681      	mov	r9, r0
 8009c68:	2300      	movs	r3, #0
 8009c6a:	220a      	movs	r2, #10
 8009c6c:	4630      	mov	r0, r6
 8009c6e:	f000 fe75 	bl	800a95c <__multadd>
 8009c72:	4607      	mov	r7, r0
 8009c74:	e7f0      	b.n	8009c58 <_dtoa_r+0xa38>
 8009c76:	f1ba 0f00 	cmp.w	sl, #0
 8009c7a:	9a00      	ldr	r2, [sp, #0]
 8009c7c:	bfcc      	ite	gt
 8009c7e:	46d0      	movgt	r8, sl
 8009c80:	f04f 0801 	movle.w	r8, #1
 8009c84:	4490      	add	r8, r2
 8009c86:	f04f 0900 	mov.w	r9, #0
 8009c8a:	4629      	mov	r1, r5
 8009c8c:	2201      	movs	r2, #1
 8009c8e:	4630      	mov	r0, r6
 8009c90:	9302      	str	r3, [sp, #8]
 8009c92:	f001 f85d 	bl	800ad50 <__lshift>
 8009c96:	4621      	mov	r1, r4
 8009c98:	4605      	mov	r5, r0
 8009c9a:	f001 f8c5 	bl	800ae28 <__mcmp>
 8009c9e:	2800      	cmp	r0, #0
 8009ca0:	dcb1      	bgt.n	8009c06 <_dtoa_r+0x9e6>
 8009ca2:	d102      	bne.n	8009caa <_dtoa_r+0xa8a>
 8009ca4:	9b02      	ldr	r3, [sp, #8]
 8009ca6:	07db      	lsls	r3, r3, #31
 8009ca8:	d4ad      	bmi.n	8009c06 <_dtoa_r+0x9e6>
 8009caa:	4643      	mov	r3, r8
 8009cac:	4698      	mov	r8, r3
 8009cae:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009cb2:	2a30      	cmp	r2, #48	; 0x30
 8009cb4:	d0fa      	beq.n	8009cac <_dtoa_r+0xa8c>
 8009cb6:	e6f6      	b.n	8009aa6 <_dtoa_r+0x886>
 8009cb8:	9a00      	ldr	r2, [sp, #0]
 8009cba:	429a      	cmp	r2, r3
 8009cbc:	d1a4      	bne.n	8009c08 <_dtoa_r+0x9e8>
 8009cbe:	f10b 0b01 	add.w	fp, fp, #1
 8009cc2:	2331      	movs	r3, #49	; 0x31
 8009cc4:	e778      	b.n	8009bb8 <_dtoa_r+0x998>
 8009cc6:	4b15      	ldr	r3, [pc, #84]	; (8009d1c <_dtoa_r+0xafc>)
 8009cc8:	f7ff bb12 	b.w	80092f0 <_dtoa_r+0xd0>
 8009ccc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	f47f aaee 	bne.w	80092b0 <_dtoa_r+0x90>
 8009cd4:	4b12      	ldr	r3, [pc, #72]	; (8009d20 <_dtoa_r+0xb00>)
 8009cd6:	f7ff bb0b 	b.w	80092f0 <_dtoa_r+0xd0>
 8009cda:	f1ba 0f00 	cmp.w	sl, #0
 8009cde:	dc03      	bgt.n	8009ce8 <_dtoa_r+0xac8>
 8009ce0:	9b07      	ldr	r3, [sp, #28]
 8009ce2:	2b02      	cmp	r3, #2
 8009ce4:	f73f aec7 	bgt.w	8009a76 <_dtoa_r+0x856>
 8009ce8:	f8dd 8000 	ldr.w	r8, [sp]
 8009cec:	4621      	mov	r1, r4
 8009cee:	4628      	mov	r0, r5
 8009cf0:	f7ff fa08 	bl	8009104 <quorem>
 8009cf4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8009cf8:	f808 3b01 	strb.w	r3, [r8], #1
 8009cfc:	9a00      	ldr	r2, [sp, #0]
 8009cfe:	eba8 0202 	sub.w	r2, r8, r2
 8009d02:	4592      	cmp	sl, r2
 8009d04:	ddb7      	ble.n	8009c76 <_dtoa_r+0xa56>
 8009d06:	4629      	mov	r1, r5
 8009d08:	2300      	movs	r3, #0
 8009d0a:	220a      	movs	r2, #10
 8009d0c:	4630      	mov	r0, r6
 8009d0e:	f000 fe25 	bl	800a95c <__multadd>
 8009d12:	4605      	mov	r5, r0
 8009d14:	e7ea      	b.n	8009cec <_dtoa_r+0xacc>
 8009d16:	bf00      	nop
 8009d18:	0800c1fc 	.word	0x0800c1fc
 8009d1c:	0800bff8 	.word	0x0800bff8
 8009d20:	0800c179 	.word	0x0800c179

08009d24 <__sflush_r>:
 8009d24:	898a      	ldrh	r2, [r1, #12]
 8009d26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d2a:	4605      	mov	r5, r0
 8009d2c:	0710      	lsls	r0, r2, #28
 8009d2e:	460c      	mov	r4, r1
 8009d30:	d458      	bmi.n	8009de4 <__sflush_r+0xc0>
 8009d32:	684b      	ldr	r3, [r1, #4]
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	dc05      	bgt.n	8009d44 <__sflush_r+0x20>
 8009d38:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	dc02      	bgt.n	8009d44 <__sflush_r+0x20>
 8009d3e:	2000      	movs	r0, #0
 8009d40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d44:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009d46:	2e00      	cmp	r6, #0
 8009d48:	d0f9      	beq.n	8009d3e <__sflush_r+0x1a>
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009d50:	682f      	ldr	r7, [r5, #0]
 8009d52:	602b      	str	r3, [r5, #0]
 8009d54:	d032      	beq.n	8009dbc <__sflush_r+0x98>
 8009d56:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009d58:	89a3      	ldrh	r3, [r4, #12]
 8009d5a:	075a      	lsls	r2, r3, #29
 8009d5c:	d505      	bpl.n	8009d6a <__sflush_r+0x46>
 8009d5e:	6863      	ldr	r3, [r4, #4]
 8009d60:	1ac0      	subs	r0, r0, r3
 8009d62:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009d64:	b10b      	cbz	r3, 8009d6a <__sflush_r+0x46>
 8009d66:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009d68:	1ac0      	subs	r0, r0, r3
 8009d6a:	2300      	movs	r3, #0
 8009d6c:	4602      	mov	r2, r0
 8009d6e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009d70:	6a21      	ldr	r1, [r4, #32]
 8009d72:	4628      	mov	r0, r5
 8009d74:	47b0      	blx	r6
 8009d76:	1c43      	adds	r3, r0, #1
 8009d78:	89a3      	ldrh	r3, [r4, #12]
 8009d7a:	d106      	bne.n	8009d8a <__sflush_r+0x66>
 8009d7c:	6829      	ldr	r1, [r5, #0]
 8009d7e:	291d      	cmp	r1, #29
 8009d80:	d82c      	bhi.n	8009ddc <__sflush_r+0xb8>
 8009d82:	4a2a      	ldr	r2, [pc, #168]	; (8009e2c <__sflush_r+0x108>)
 8009d84:	40ca      	lsrs	r2, r1
 8009d86:	07d6      	lsls	r6, r2, #31
 8009d88:	d528      	bpl.n	8009ddc <__sflush_r+0xb8>
 8009d8a:	2200      	movs	r2, #0
 8009d8c:	6062      	str	r2, [r4, #4]
 8009d8e:	04d9      	lsls	r1, r3, #19
 8009d90:	6922      	ldr	r2, [r4, #16]
 8009d92:	6022      	str	r2, [r4, #0]
 8009d94:	d504      	bpl.n	8009da0 <__sflush_r+0x7c>
 8009d96:	1c42      	adds	r2, r0, #1
 8009d98:	d101      	bne.n	8009d9e <__sflush_r+0x7a>
 8009d9a:	682b      	ldr	r3, [r5, #0]
 8009d9c:	b903      	cbnz	r3, 8009da0 <__sflush_r+0x7c>
 8009d9e:	6560      	str	r0, [r4, #84]	; 0x54
 8009da0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009da2:	602f      	str	r7, [r5, #0]
 8009da4:	2900      	cmp	r1, #0
 8009da6:	d0ca      	beq.n	8009d3e <__sflush_r+0x1a>
 8009da8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009dac:	4299      	cmp	r1, r3
 8009dae:	d002      	beq.n	8009db6 <__sflush_r+0x92>
 8009db0:	4628      	mov	r0, r5
 8009db2:	f001 fa3d 	bl	800b230 <_free_r>
 8009db6:	2000      	movs	r0, #0
 8009db8:	6360      	str	r0, [r4, #52]	; 0x34
 8009dba:	e7c1      	b.n	8009d40 <__sflush_r+0x1c>
 8009dbc:	6a21      	ldr	r1, [r4, #32]
 8009dbe:	2301      	movs	r3, #1
 8009dc0:	4628      	mov	r0, r5
 8009dc2:	47b0      	blx	r6
 8009dc4:	1c41      	adds	r1, r0, #1
 8009dc6:	d1c7      	bne.n	8009d58 <__sflush_r+0x34>
 8009dc8:	682b      	ldr	r3, [r5, #0]
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d0c4      	beq.n	8009d58 <__sflush_r+0x34>
 8009dce:	2b1d      	cmp	r3, #29
 8009dd0:	d001      	beq.n	8009dd6 <__sflush_r+0xb2>
 8009dd2:	2b16      	cmp	r3, #22
 8009dd4:	d101      	bne.n	8009dda <__sflush_r+0xb6>
 8009dd6:	602f      	str	r7, [r5, #0]
 8009dd8:	e7b1      	b.n	8009d3e <__sflush_r+0x1a>
 8009dda:	89a3      	ldrh	r3, [r4, #12]
 8009ddc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009de0:	81a3      	strh	r3, [r4, #12]
 8009de2:	e7ad      	b.n	8009d40 <__sflush_r+0x1c>
 8009de4:	690f      	ldr	r7, [r1, #16]
 8009de6:	2f00      	cmp	r7, #0
 8009de8:	d0a9      	beq.n	8009d3e <__sflush_r+0x1a>
 8009dea:	0793      	lsls	r3, r2, #30
 8009dec:	680e      	ldr	r6, [r1, #0]
 8009dee:	bf08      	it	eq
 8009df0:	694b      	ldreq	r3, [r1, #20]
 8009df2:	600f      	str	r7, [r1, #0]
 8009df4:	bf18      	it	ne
 8009df6:	2300      	movne	r3, #0
 8009df8:	eba6 0807 	sub.w	r8, r6, r7
 8009dfc:	608b      	str	r3, [r1, #8]
 8009dfe:	f1b8 0f00 	cmp.w	r8, #0
 8009e02:	dd9c      	ble.n	8009d3e <__sflush_r+0x1a>
 8009e04:	6a21      	ldr	r1, [r4, #32]
 8009e06:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009e08:	4643      	mov	r3, r8
 8009e0a:	463a      	mov	r2, r7
 8009e0c:	4628      	mov	r0, r5
 8009e0e:	47b0      	blx	r6
 8009e10:	2800      	cmp	r0, #0
 8009e12:	dc06      	bgt.n	8009e22 <__sflush_r+0xfe>
 8009e14:	89a3      	ldrh	r3, [r4, #12]
 8009e16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009e1a:	81a3      	strh	r3, [r4, #12]
 8009e1c:	f04f 30ff 	mov.w	r0, #4294967295
 8009e20:	e78e      	b.n	8009d40 <__sflush_r+0x1c>
 8009e22:	4407      	add	r7, r0
 8009e24:	eba8 0800 	sub.w	r8, r8, r0
 8009e28:	e7e9      	b.n	8009dfe <__sflush_r+0xda>
 8009e2a:	bf00      	nop
 8009e2c:	20400001 	.word	0x20400001

08009e30 <_fflush_r>:
 8009e30:	b538      	push	{r3, r4, r5, lr}
 8009e32:	690b      	ldr	r3, [r1, #16]
 8009e34:	4605      	mov	r5, r0
 8009e36:	460c      	mov	r4, r1
 8009e38:	b913      	cbnz	r3, 8009e40 <_fflush_r+0x10>
 8009e3a:	2500      	movs	r5, #0
 8009e3c:	4628      	mov	r0, r5
 8009e3e:	bd38      	pop	{r3, r4, r5, pc}
 8009e40:	b118      	cbz	r0, 8009e4a <_fflush_r+0x1a>
 8009e42:	6983      	ldr	r3, [r0, #24]
 8009e44:	b90b      	cbnz	r3, 8009e4a <_fflush_r+0x1a>
 8009e46:	f000 f887 	bl	8009f58 <__sinit>
 8009e4a:	4b14      	ldr	r3, [pc, #80]	; (8009e9c <_fflush_r+0x6c>)
 8009e4c:	429c      	cmp	r4, r3
 8009e4e:	d11b      	bne.n	8009e88 <_fflush_r+0x58>
 8009e50:	686c      	ldr	r4, [r5, #4]
 8009e52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d0ef      	beq.n	8009e3a <_fflush_r+0xa>
 8009e5a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009e5c:	07d0      	lsls	r0, r2, #31
 8009e5e:	d404      	bmi.n	8009e6a <_fflush_r+0x3a>
 8009e60:	0599      	lsls	r1, r3, #22
 8009e62:	d402      	bmi.n	8009e6a <_fflush_r+0x3a>
 8009e64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009e66:	f000 fc88 	bl	800a77a <__retarget_lock_acquire_recursive>
 8009e6a:	4628      	mov	r0, r5
 8009e6c:	4621      	mov	r1, r4
 8009e6e:	f7ff ff59 	bl	8009d24 <__sflush_r>
 8009e72:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009e74:	07da      	lsls	r2, r3, #31
 8009e76:	4605      	mov	r5, r0
 8009e78:	d4e0      	bmi.n	8009e3c <_fflush_r+0xc>
 8009e7a:	89a3      	ldrh	r3, [r4, #12]
 8009e7c:	059b      	lsls	r3, r3, #22
 8009e7e:	d4dd      	bmi.n	8009e3c <_fflush_r+0xc>
 8009e80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009e82:	f000 fc7b 	bl	800a77c <__retarget_lock_release_recursive>
 8009e86:	e7d9      	b.n	8009e3c <_fflush_r+0xc>
 8009e88:	4b05      	ldr	r3, [pc, #20]	; (8009ea0 <_fflush_r+0x70>)
 8009e8a:	429c      	cmp	r4, r3
 8009e8c:	d101      	bne.n	8009e92 <_fflush_r+0x62>
 8009e8e:	68ac      	ldr	r4, [r5, #8]
 8009e90:	e7df      	b.n	8009e52 <_fflush_r+0x22>
 8009e92:	4b04      	ldr	r3, [pc, #16]	; (8009ea4 <_fflush_r+0x74>)
 8009e94:	429c      	cmp	r4, r3
 8009e96:	bf08      	it	eq
 8009e98:	68ec      	ldreq	r4, [r5, #12]
 8009e9a:	e7da      	b.n	8009e52 <_fflush_r+0x22>
 8009e9c:	0800c230 	.word	0x0800c230
 8009ea0:	0800c250 	.word	0x0800c250
 8009ea4:	0800c210 	.word	0x0800c210

08009ea8 <std>:
 8009ea8:	2300      	movs	r3, #0
 8009eaa:	b510      	push	{r4, lr}
 8009eac:	4604      	mov	r4, r0
 8009eae:	e9c0 3300 	strd	r3, r3, [r0]
 8009eb2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009eb6:	6083      	str	r3, [r0, #8]
 8009eb8:	8181      	strh	r1, [r0, #12]
 8009eba:	6643      	str	r3, [r0, #100]	; 0x64
 8009ebc:	81c2      	strh	r2, [r0, #14]
 8009ebe:	6183      	str	r3, [r0, #24]
 8009ec0:	4619      	mov	r1, r3
 8009ec2:	2208      	movs	r2, #8
 8009ec4:	305c      	adds	r0, #92	; 0x5c
 8009ec6:	f7fd fac5 	bl	8007454 <memset>
 8009eca:	4b05      	ldr	r3, [pc, #20]	; (8009ee0 <std+0x38>)
 8009ecc:	6263      	str	r3, [r4, #36]	; 0x24
 8009ece:	4b05      	ldr	r3, [pc, #20]	; (8009ee4 <std+0x3c>)
 8009ed0:	62a3      	str	r3, [r4, #40]	; 0x28
 8009ed2:	4b05      	ldr	r3, [pc, #20]	; (8009ee8 <std+0x40>)
 8009ed4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009ed6:	4b05      	ldr	r3, [pc, #20]	; (8009eec <std+0x44>)
 8009ed8:	6224      	str	r4, [r4, #32]
 8009eda:	6323      	str	r3, [r4, #48]	; 0x30
 8009edc:	bd10      	pop	{r4, pc}
 8009ede:	bf00      	nop
 8009ee0:	0800b9b1 	.word	0x0800b9b1
 8009ee4:	0800b9d3 	.word	0x0800b9d3
 8009ee8:	0800ba0b 	.word	0x0800ba0b
 8009eec:	0800ba2f 	.word	0x0800ba2f

08009ef0 <_cleanup_r>:
 8009ef0:	4901      	ldr	r1, [pc, #4]	; (8009ef8 <_cleanup_r+0x8>)
 8009ef2:	f000 b8af 	b.w	800a054 <_fwalk_reent>
 8009ef6:	bf00      	nop
 8009ef8:	08009e31 	.word	0x08009e31

08009efc <__sfmoreglue>:
 8009efc:	b570      	push	{r4, r5, r6, lr}
 8009efe:	1e4a      	subs	r2, r1, #1
 8009f00:	2568      	movs	r5, #104	; 0x68
 8009f02:	4355      	muls	r5, r2
 8009f04:	460e      	mov	r6, r1
 8009f06:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009f0a:	f001 f9e1 	bl	800b2d0 <_malloc_r>
 8009f0e:	4604      	mov	r4, r0
 8009f10:	b140      	cbz	r0, 8009f24 <__sfmoreglue+0x28>
 8009f12:	2100      	movs	r1, #0
 8009f14:	e9c0 1600 	strd	r1, r6, [r0]
 8009f18:	300c      	adds	r0, #12
 8009f1a:	60a0      	str	r0, [r4, #8]
 8009f1c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009f20:	f7fd fa98 	bl	8007454 <memset>
 8009f24:	4620      	mov	r0, r4
 8009f26:	bd70      	pop	{r4, r5, r6, pc}

08009f28 <__sfp_lock_acquire>:
 8009f28:	4801      	ldr	r0, [pc, #4]	; (8009f30 <__sfp_lock_acquire+0x8>)
 8009f2a:	f000 bc26 	b.w	800a77a <__retarget_lock_acquire_recursive>
 8009f2e:	bf00      	nop
 8009f30:	200006a4 	.word	0x200006a4

08009f34 <__sfp_lock_release>:
 8009f34:	4801      	ldr	r0, [pc, #4]	; (8009f3c <__sfp_lock_release+0x8>)
 8009f36:	f000 bc21 	b.w	800a77c <__retarget_lock_release_recursive>
 8009f3a:	bf00      	nop
 8009f3c:	200006a4 	.word	0x200006a4

08009f40 <__sinit_lock_acquire>:
 8009f40:	4801      	ldr	r0, [pc, #4]	; (8009f48 <__sinit_lock_acquire+0x8>)
 8009f42:	f000 bc1a 	b.w	800a77a <__retarget_lock_acquire_recursive>
 8009f46:	bf00      	nop
 8009f48:	2000069f 	.word	0x2000069f

08009f4c <__sinit_lock_release>:
 8009f4c:	4801      	ldr	r0, [pc, #4]	; (8009f54 <__sinit_lock_release+0x8>)
 8009f4e:	f000 bc15 	b.w	800a77c <__retarget_lock_release_recursive>
 8009f52:	bf00      	nop
 8009f54:	2000069f 	.word	0x2000069f

08009f58 <__sinit>:
 8009f58:	b510      	push	{r4, lr}
 8009f5a:	4604      	mov	r4, r0
 8009f5c:	f7ff fff0 	bl	8009f40 <__sinit_lock_acquire>
 8009f60:	69a3      	ldr	r3, [r4, #24]
 8009f62:	b11b      	cbz	r3, 8009f6c <__sinit+0x14>
 8009f64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009f68:	f7ff bff0 	b.w	8009f4c <__sinit_lock_release>
 8009f6c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009f70:	6523      	str	r3, [r4, #80]	; 0x50
 8009f72:	4b13      	ldr	r3, [pc, #76]	; (8009fc0 <__sinit+0x68>)
 8009f74:	4a13      	ldr	r2, [pc, #76]	; (8009fc4 <__sinit+0x6c>)
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	62a2      	str	r2, [r4, #40]	; 0x28
 8009f7a:	42a3      	cmp	r3, r4
 8009f7c:	bf04      	itt	eq
 8009f7e:	2301      	moveq	r3, #1
 8009f80:	61a3      	streq	r3, [r4, #24]
 8009f82:	4620      	mov	r0, r4
 8009f84:	f000 f820 	bl	8009fc8 <__sfp>
 8009f88:	6060      	str	r0, [r4, #4]
 8009f8a:	4620      	mov	r0, r4
 8009f8c:	f000 f81c 	bl	8009fc8 <__sfp>
 8009f90:	60a0      	str	r0, [r4, #8]
 8009f92:	4620      	mov	r0, r4
 8009f94:	f000 f818 	bl	8009fc8 <__sfp>
 8009f98:	2200      	movs	r2, #0
 8009f9a:	60e0      	str	r0, [r4, #12]
 8009f9c:	2104      	movs	r1, #4
 8009f9e:	6860      	ldr	r0, [r4, #4]
 8009fa0:	f7ff ff82 	bl	8009ea8 <std>
 8009fa4:	68a0      	ldr	r0, [r4, #8]
 8009fa6:	2201      	movs	r2, #1
 8009fa8:	2109      	movs	r1, #9
 8009faa:	f7ff ff7d 	bl	8009ea8 <std>
 8009fae:	68e0      	ldr	r0, [r4, #12]
 8009fb0:	2202      	movs	r2, #2
 8009fb2:	2112      	movs	r1, #18
 8009fb4:	f7ff ff78 	bl	8009ea8 <std>
 8009fb8:	2301      	movs	r3, #1
 8009fba:	61a3      	str	r3, [r4, #24]
 8009fbc:	e7d2      	b.n	8009f64 <__sinit+0xc>
 8009fbe:	bf00      	nop
 8009fc0:	0800bfe4 	.word	0x0800bfe4
 8009fc4:	08009ef1 	.word	0x08009ef1

08009fc8 <__sfp>:
 8009fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fca:	4607      	mov	r7, r0
 8009fcc:	f7ff ffac 	bl	8009f28 <__sfp_lock_acquire>
 8009fd0:	4b1e      	ldr	r3, [pc, #120]	; (800a04c <__sfp+0x84>)
 8009fd2:	681e      	ldr	r6, [r3, #0]
 8009fd4:	69b3      	ldr	r3, [r6, #24]
 8009fd6:	b913      	cbnz	r3, 8009fde <__sfp+0x16>
 8009fd8:	4630      	mov	r0, r6
 8009fda:	f7ff ffbd 	bl	8009f58 <__sinit>
 8009fde:	3648      	adds	r6, #72	; 0x48
 8009fe0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009fe4:	3b01      	subs	r3, #1
 8009fe6:	d503      	bpl.n	8009ff0 <__sfp+0x28>
 8009fe8:	6833      	ldr	r3, [r6, #0]
 8009fea:	b30b      	cbz	r3, 800a030 <__sfp+0x68>
 8009fec:	6836      	ldr	r6, [r6, #0]
 8009fee:	e7f7      	b.n	8009fe0 <__sfp+0x18>
 8009ff0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009ff4:	b9d5      	cbnz	r5, 800a02c <__sfp+0x64>
 8009ff6:	4b16      	ldr	r3, [pc, #88]	; (800a050 <__sfp+0x88>)
 8009ff8:	60e3      	str	r3, [r4, #12]
 8009ffa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009ffe:	6665      	str	r5, [r4, #100]	; 0x64
 800a000:	f000 fbba 	bl	800a778 <__retarget_lock_init_recursive>
 800a004:	f7ff ff96 	bl	8009f34 <__sfp_lock_release>
 800a008:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a00c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a010:	6025      	str	r5, [r4, #0]
 800a012:	61a5      	str	r5, [r4, #24]
 800a014:	2208      	movs	r2, #8
 800a016:	4629      	mov	r1, r5
 800a018:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a01c:	f7fd fa1a 	bl	8007454 <memset>
 800a020:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a024:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a028:	4620      	mov	r0, r4
 800a02a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a02c:	3468      	adds	r4, #104	; 0x68
 800a02e:	e7d9      	b.n	8009fe4 <__sfp+0x1c>
 800a030:	2104      	movs	r1, #4
 800a032:	4638      	mov	r0, r7
 800a034:	f7ff ff62 	bl	8009efc <__sfmoreglue>
 800a038:	4604      	mov	r4, r0
 800a03a:	6030      	str	r0, [r6, #0]
 800a03c:	2800      	cmp	r0, #0
 800a03e:	d1d5      	bne.n	8009fec <__sfp+0x24>
 800a040:	f7ff ff78 	bl	8009f34 <__sfp_lock_release>
 800a044:	230c      	movs	r3, #12
 800a046:	603b      	str	r3, [r7, #0]
 800a048:	e7ee      	b.n	800a028 <__sfp+0x60>
 800a04a:	bf00      	nop
 800a04c:	0800bfe4 	.word	0x0800bfe4
 800a050:	ffff0001 	.word	0xffff0001

0800a054 <_fwalk_reent>:
 800a054:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a058:	4606      	mov	r6, r0
 800a05a:	4688      	mov	r8, r1
 800a05c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a060:	2700      	movs	r7, #0
 800a062:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a066:	f1b9 0901 	subs.w	r9, r9, #1
 800a06a:	d505      	bpl.n	800a078 <_fwalk_reent+0x24>
 800a06c:	6824      	ldr	r4, [r4, #0]
 800a06e:	2c00      	cmp	r4, #0
 800a070:	d1f7      	bne.n	800a062 <_fwalk_reent+0xe>
 800a072:	4638      	mov	r0, r7
 800a074:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a078:	89ab      	ldrh	r3, [r5, #12]
 800a07a:	2b01      	cmp	r3, #1
 800a07c:	d907      	bls.n	800a08e <_fwalk_reent+0x3a>
 800a07e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a082:	3301      	adds	r3, #1
 800a084:	d003      	beq.n	800a08e <_fwalk_reent+0x3a>
 800a086:	4629      	mov	r1, r5
 800a088:	4630      	mov	r0, r6
 800a08a:	47c0      	blx	r8
 800a08c:	4307      	orrs	r7, r0
 800a08e:	3568      	adds	r5, #104	; 0x68
 800a090:	e7e9      	b.n	800a066 <_fwalk_reent+0x12>

0800a092 <rshift>:
 800a092:	6903      	ldr	r3, [r0, #16]
 800a094:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a098:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a09c:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a0a0:	f100 0414 	add.w	r4, r0, #20
 800a0a4:	dd45      	ble.n	800a132 <rshift+0xa0>
 800a0a6:	f011 011f 	ands.w	r1, r1, #31
 800a0aa:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a0ae:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a0b2:	d10c      	bne.n	800a0ce <rshift+0x3c>
 800a0b4:	f100 0710 	add.w	r7, r0, #16
 800a0b8:	4629      	mov	r1, r5
 800a0ba:	42b1      	cmp	r1, r6
 800a0bc:	d334      	bcc.n	800a128 <rshift+0x96>
 800a0be:	1a9b      	subs	r3, r3, r2
 800a0c0:	009b      	lsls	r3, r3, #2
 800a0c2:	1eea      	subs	r2, r5, #3
 800a0c4:	4296      	cmp	r6, r2
 800a0c6:	bf38      	it	cc
 800a0c8:	2300      	movcc	r3, #0
 800a0ca:	4423      	add	r3, r4
 800a0cc:	e015      	b.n	800a0fa <rshift+0x68>
 800a0ce:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a0d2:	f1c1 0820 	rsb	r8, r1, #32
 800a0d6:	40cf      	lsrs	r7, r1
 800a0d8:	f105 0e04 	add.w	lr, r5, #4
 800a0dc:	46a1      	mov	r9, r4
 800a0de:	4576      	cmp	r6, lr
 800a0e0:	46f4      	mov	ip, lr
 800a0e2:	d815      	bhi.n	800a110 <rshift+0x7e>
 800a0e4:	1a9b      	subs	r3, r3, r2
 800a0e6:	009a      	lsls	r2, r3, #2
 800a0e8:	3a04      	subs	r2, #4
 800a0ea:	3501      	adds	r5, #1
 800a0ec:	42ae      	cmp	r6, r5
 800a0ee:	bf38      	it	cc
 800a0f0:	2200      	movcc	r2, #0
 800a0f2:	18a3      	adds	r3, r4, r2
 800a0f4:	50a7      	str	r7, [r4, r2]
 800a0f6:	b107      	cbz	r7, 800a0fa <rshift+0x68>
 800a0f8:	3304      	adds	r3, #4
 800a0fa:	1b1a      	subs	r2, r3, r4
 800a0fc:	42a3      	cmp	r3, r4
 800a0fe:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a102:	bf08      	it	eq
 800a104:	2300      	moveq	r3, #0
 800a106:	6102      	str	r2, [r0, #16]
 800a108:	bf08      	it	eq
 800a10a:	6143      	streq	r3, [r0, #20]
 800a10c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a110:	f8dc c000 	ldr.w	ip, [ip]
 800a114:	fa0c fc08 	lsl.w	ip, ip, r8
 800a118:	ea4c 0707 	orr.w	r7, ip, r7
 800a11c:	f849 7b04 	str.w	r7, [r9], #4
 800a120:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a124:	40cf      	lsrs	r7, r1
 800a126:	e7da      	b.n	800a0de <rshift+0x4c>
 800a128:	f851 cb04 	ldr.w	ip, [r1], #4
 800a12c:	f847 cf04 	str.w	ip, [r7, #4]!
 800a130:	e7c3      	b.n	800a0ba <rshift+0x28>
 800a132:	4623      	mov	r3, r4
 800a134:	e7e1      	b.n	800a0fa <rshift+0x68>

0800a136 <__hexdig_fun>:
 800a136:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a13a:	2b09      	cmp	r3, #9
 800a13c:	d802      	bhi.n	800a144 <__hexdig_fun+0xe>
 800a13e:	3820      	subs	r0, #32
 800a140:	b2c0      	uxtb	r0, r0
 800a142:	4770      	bx	lr
 800a144:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800a148:	2b05      	cmp	r3, #5
 800a14a:	d801      	bhi.n	800a150 <__hexdig_fun+0x1a>
 800a14c:	3847      	subs	r0, #71	; 0x47
 800a14e:	e7f7      	b.n	800a140 <__hexdig_fun+0xa>
 800a150:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800a154:	2b05      	cmp	r3, #5
 800a156:	d801      	bhi.n	800a15c <__hexdig_fun+0x26>
 800a158:	3827      	subs	r0, #39	; 0x27
 800a15a:	e7f1      	b.n	800a140 <__hexdig_fun+0xa>
 800a15c:	2000      	movs	r0, #0
 800a15e:	4770      	bx	lr

0800a160 <__gethex>:
 800a160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a164:	ed2d 8b02 	vpush	{d8}
 800a168:	b089      	sub	sp, #36	; 0x24
 800a16a:	ee08 0a10 	vmov	s16, r0
 800a16e:	9304      	str	r3, [sp, #16]
 800a170:	4bbc      	ldr	r3, [pc, #752]	; (800a464 <__gethex+0x304>)
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	9301      	str	r3, [sp, #4]
 800a176:	4618      	mov	r0, r3
 800a178:	468b      	mov	fp, r1
 800a17a:	4690      	mov	r8, r2
 800a17c:	f7f6 f860 	bl	8000240 <strlen>
 800a180:	9b01      	ldr	r3, [sp, #4]
 800a182:	f8db 2000 	ldr.w	r2, [fp]
 800a186:	4403      	add	r3, r0
 800a188:	4682      	mov	sl, r0
 800a18a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800a18e:	9305      	str	r3, [sp, #20]
 800a190:	1c93      	adds	r3, r2, #2
 800a192:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800a196:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800a19a:	32fe      	adds	r2, #254	; 0xfe
 800a19c:	18d1      	adds	r1, r2, r3
 800a19e:	461f      	mov	r7, r3
 800a1a0:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a1a4:	9100      	str	r1, [sp, #0]
 800a1a6:	2830      	cmp	r0, #48	; 0x30
 800a1a8:	d0f8      	beq.n	800a19c <__gethex+0x3c>
 800a1aa:	f7ff ffc4 	bl	800a136 <__hexdig_fun>
 800a1ae:	4604      	mov	r4, r0
 800a1b0:	2800      	cmp	r0, #0
 800a1b2:	d13a      	bne.n	800a22a <__gethex+0xca>
 800a1b4:	9901      	ldr	r1, [sp, #4]
 800a1b6:	4652      	mov	r2, sl
 800a1b8:	4638      	mov	r0, r7
 800a1ba:	f001 fc3c 	bl	800ba36 <strncmp>
 800a1be:	4605      	mov	r5, r0
 800a1c0:	2800      	cmp	r0, #0
 800a1c2:	d168      	bne.n	800a296 <__gethex+0x136>
 800a1c4:	f817 000a 	ldrb.w	r0, [r7, sl]
 800a1c8:	eb07 060a 	add.w	r6, r7, sl
 800a1cc:	f7ff ffb3 	bl	800a136 <__hexdig_fun>
 800a1d0:	2800      	cmp	r0, #0
 800a1d2:	d062      	beq.n	800a29a <__gethex+0x13a>
 800a1d4:	4633      	mov	r3, r6
 800a1d6:	7818      	ldrb	r0, [r3, #0]
 800a1d8:	2830      	cmp	r0, #48	; 0x30
 800a1da:	461f      	mov	r7, r3
 800a1dc:	f103 0301 	add.w	r3, r3, #1
 800a1e0:	d0f9      	beq.n	800a1d6 <__gethex+0x76>
 800a1e2:	f7ff ffa8 	bl	800a136 <__hexdig_fun>
 800a1e6:	2301      	movs	r3, #1
 800a1e8:	fab0 f480 	clz	r4, r0
 800a1ec:	0964      	lsrs	r4, r4, #5
 800a1ee:	4635      	mov	r5, r6
 800a1f0:	9300      	str	r3, [sp, #0]
 800a1f2:	463a      	mov	r2, r7
 800a1f4:	4616      	mov	r6, r2
 800a1f6:	3201      	adds	r2, #1
 800a1f8:	7830      	ldrb	r0, [r6, #0]
 800a1fa:	f7ff ff9c 	bl	800a136 <__hexdig_fun>
 800a1fe:	2800      	cmp	r0, #0
 800a200:	d1f8      	bne.n	800a1f4 <__gethex+0x94>
 800a202:	9901      	ldr	r1, [sp, #4]
 800a204:	4652      	mov	r2, sl
 800a206:	4630      	mov	r0, r6
 800a208:	f001 fc15 	bl	800ba36 <strncmp>
 800a20c:	b980      	cbnz	r0, 800a230 <__gethex+0xd0>
 800a20e:	b94d      	cbnz	r5, 800a224 <__gethex+0xc4>
 800a210:	eb06 050a 	add.w	r5, r6, sl
 800a214:	462a      	mov	r2, r5
 800a216:	4616      	mov	r6, r2
 800a218:	3201      	adds	r2, #1
 800a21a:	7830      	ldrb	r0, [r6, #0]
 800a21c:	f7ff ff8b 	bl	800a136 <__hexdig_fun>
 800a220:	2800      	cmp	r0, #0
 800a222:	d1f8      	bne.n	800a216 <__gethex+0xb6>
 800a224:	1bad      	subs	r5, r5, r6
 800a226:	00ad      	lsls	r5, r5, #2
 800a228:	e004      	b.n	800a234 <__gethex+0xd4>
 800a22a:	2400      	movs	r4, #0
 800a22c:	4625      	mov	r5, r4
 800a22e:	e7e0      	b.n	800a1f2 <__gethex+0x92>
 800a230:	2d00      	cmp	r5, #0
 800a232:	d1f7      	bne.n	800a224 <__gethex+0xc4>
 800a234:	7833      	ldrb	r3, [r6, #0]
 800a236:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a23a:	2b50      	cmp	r3, #80	; 0x50
 800a23c:	d13b      	bne.n	800a2b6 <__gethex+0x156>
 800a23e:	7873      	ldrb	r3, [r6, #1]
 800a240:	2b2b      	cmp	r3, #43	; 0x2b
 800a242:	d02c      	beq.n	800a29e <__gethex+0x13e>
 800a244:	2b2d      	cmp	r3, #45	; 0x2d
 800a246:	d02e      	beq.n	800a2a6 <__gethex+0x146>
 800a248:	1c71      	adds	r1, r6, #1
 800a24a:	f04f 0900 	mov.w	r9, #0
 800a24e:	7808      	ldrb	r0, [r1, #0]
 800a250:	f7ff ff71 	bl	800a136 <__hexdig_fun>
 800a254:	1e43      	subs	r3, r0, #1
 800a256:	b2db      	uxtb	r3, r3
 800a258:	2b18      	cmp	r3, #24
 800a25a:	d82c      	bhi.n	800a2b6 <__gethex+0x156>
 800a25c:	f1a0 0210 	sub.w	r2, r0, #16
 800a260:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a264:	f7ff ff67 	bl	800a136 <__hexdig_fun>
 800a268:	1e43      	subs	r3, r0, #1
 800a26a:	b2db      	uxtb	r3, r3
 800a26c:	2b18      	cmp	r3, #24
 800a26e:	d91d      	bls.n	800a2ac <__gethex+0x14c>
 800a270:	f1b9 0f00 	cmp.w	r9, #0
 800a274:	d000      	beq.n	800a278 <__gethex+0x118>
 800a276:	4252      	negs	r2, r2
 800a278:	4415      	add	r5, r2
 800a27a:	f8cb 1000 	str.w	r1, [fp]
 800a27e:	b1e4      	cbz	r4, 800a2ba <__gethex+0x15a>
 800a280:	9b00      	ldr	r3, [sp, #0]
 800a282:	2b00      	cmp	r3, #0
 800a284:	bf14      	ite	ne
 800a286:	2700      	movne	r7, #0
 800a288:	2706      	moveq	r7, #6
 800a28a:	4638      	mov	r0, r7
 800a28c:	b009      	add	sp, #36	; 0x24
 800a28e:	ecbd 8b02 	vpop	{d8}
 800a292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a296:	463e      	mov	r6, r7
 800a298:	4625      	mov	r5, r4
 800a29a:	2401      	movs	r4, #1
 800a29c:	e7ca      	b.n	800a234 <__gethex+0xd4>
 800a29e:	f04f 0900 	mov.w	r9, #0
 800a2a2:	1cb1      	adds	r1, r6, #2
 800a2a4:	e7d3      	b.n	800a24e <__gethex+0xee>
 800a2a6:	f04f 0901 	mov.w	r9, #1
 800a2aa:	e7fa      	b.n	800a2a2 <__gethex+0x142>
 800a2ac:	230a      	movs	r3, #10
 800a2ae:	fb03 0202 	mla	r2, r3, r2, r0
 800a2b2:	3a10      	subs	r2, #16
 800a2b4:	e7d4      	b.n	800a260 <__gethex+0x100>
 800a2b6:	4631      	mov	r1, r6
 800a2b8:	e7df      	b.n	800a27a <__gethex+0x11a>
 800a2ba:	1bf3      	subs	r3, r6, r7
 800a2bc:	3b01      	subs	r3, #1
 800a2be:	4621      	mov	r1, r4
 800a2c0:	2b07      	cmp	r3, #7
 800a2c2:	dc0b      	bgt.n	800a2dc <__gethex+0x17c>
 800a2c4:	ee18 0a10 	vmov	r0, s16
 800a2c8:	f000 fae6 	bl	800a898 <_Balloc>
 800a2cc:	4604      	mov	r4, r0
 800a2ce:	b940      	cbnz	r0, 800a2e2 <__gethex+0x182>
 800a2d0:	4b65      	ldr	r3, [pc, #404]	; (800a468 <__gethex+0x308>)
 800a2d2:	4602      	mov	r2, r0
 800a2d4:	21de      	movs	r1, #222	; 0xde
 800a2d6:	4865      	ldr	r0, [pc, #404]	; (800a46c <__gethex+0x30c>)
 800a2d8:	f001 fbde 	bl	800ba98 <__assert_func>
 800a2dc:	3101      	adds	r1, #1
 800a2de:	105b      	asrs	r3, r3, #1
 800a2e0:	e7ee      	b.n	800a2c0 <__gethex+0x160>
 800a2e2:	f100 0914 	add.w	r9, r0, #20
 800a2e6:	f04f 0b00 	mov.w	fp, #0
 800a2ea:	f1ca 0301 	rsb	r3, sl, #1
 800a2ee:	f8cd 9008 	str.w	r9, [sp, #8]
 800a2f2:	f8cd b000 	str.w	fp, [sp]
 800a2f6:	9306      	str	r3, [sp, #24]
 800a2f8:	42b7      	cmp	r7, r6
 800a2fa:	d340      	bcc.n	800a37e <__gethex+0x21e>
 800a2fc:	9802      	ldr	r0, [sp, #8]
 800a2fe:	9b00      	ldr	r3, [sp, #0]
 800a300:	f840 3b04 	str.w	r3, [r0], #4
 800a304:	eba0 0009 	sub.w	r0, r0, r9
 800a308:	1080      	asrs	r0, r0, #2
 800a30a:	0146      	lsls	r6, r0, #5
 800a30c:	6120      	str	r0, [r4, #16]
 800a30e:	4618      	mov	r0, r3
 800a310:	f000 fbb8 	bl	800aa84 <__hi0bits>
 800a314:	1a30      	subs	r0, r6, r0
 800a316:	f8d8 6000 	ldr.w	r6, [r8]
 800a31a:	42b0      	cmp	r0, r6
 800a31c:	dd63      	ble.n	800a3e6 <__gethex+0x286>
 800a31e:	1b87      	subs	r7, r0, r6
 800a320:	4639      	mov	r1, r7
 800a322:	4620      	mov	r0, r4
 800a324:	f000 ff53 	bl	800b1ce <__any_on>
 800a328:	4682      	mov	sl, r0
 800a32a:	b1a8      	cbz	r0, 800a358 <__gethex+0x1f8>
 800a32c:	1e7b      	subs	r3, r7, #1
 800a32e:	1159      	asrs	r1, r3, #5
 800a330:	f003 021f 	and.w	r2, r3, #31
 800a334:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800a338:	f04f 0a01 	mov.w	sl, #1
 800a33c:	fa0a f202 	lsl.w	r2, sl, r2
 800a340:	420a      	tst	r2, r1
 800a342:	d009      	beq.n	800a358 <__gethex+0x1f8>
 800a344:	4553      	cmp	r3, sl
 800a346:	dd05      	ble.n	800a354 <__gethex+0x1f4>
 800a348:	1eb9      	subs	r1, r7, #2
 800a34a:	4620      	mov	r0, r4
 800a34c:	f000 ff3f 	bl	800b1ce <__any_on>
 800a350:	2800      	cmp	r0, #0
 800a352:	d145      	bne.n	800a3e0 <__gethex+0x280>
 800a354:	f04f 0a02 	mov.w	sl, #2
 800a358:	4639      	mov	r1, r7
 800a35a:	4620      	mov	r0, r4
 800a35c:	f7ff fe99 	bl	800a092 <rshift>
 800a360:	443d      	add	r5, r7
 800a362:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a366:	42ab      	cmp	r3, r5
 800a368:	da4c      	bge.n	800a404 <__gethex+0x2a4>
 800a36a:	ee18 0a10 	vmov	r0, s16
 800a36e:	4621      	mov	r1, r4
 800a370:	f000 fad2 	bl	800a918 <_Bfree>
 800a374:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a376:	2300      	movs	r3, #0
 800a378:	6013      	str	r3, [r2, #0]
 800a37a:	27a3      	movs	r7, #163	; 0xa3
 800a37c:	e785      	b.n	800a28a <__gethex+0x12a>
 800a37e:	1e73      	subs	r3, r6, #1
 800a380:	9a05      	ldr	r2, [sp, #20]
 800a382:	9303      	str	r3, [sp, #12]
 800a384:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a388:	4293      	cmp	r3, r2
 800a38a:	d019      	beq.n	800a3c0 <__gethex+0x260>
 800a38c:	f1bb 0f20 	cmp.w	fp, #32
 800a390:	d107      	bne.n	800a3a2 <__gethex+0x242>
 800a392:	9b02      	ldr	r3, [sp, #8]
 800a394:	9a00      	ldr	r2, [sp, #0]
 800a396:	f843 2b04 	str.w	r2, [r3], #4
 800a39a:	9302      	str	r3, [sp, #8]
 800a39c:	2300      	movs	r3, #0
 800a39e:	9300      	str	r3, [sp, #0]
 800a3a0:	469b      	mov	fp, r3
 800a3a2:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800a3a6:	f7ff fec6 	bl	800a136 <__hexdig_fun>
 800a3aa:	9b00      	ldr	r3, [sp, #0]
 800a3ac:	f000 000f 	and.w	r0, r0, #15
 800a3b0:	fa00 f00b 	lsl.w	r0, r0, fp
 800a3b4:	4303      	orrs	r3, r0
 800a3b6:	9300      	str	r3, [sp, #0]
 800a3b8:	f10b 0b04 	add.w	fp, fp, #4
 800a3bc:	9b03      	ldr	r3, [sp, #12]
 800a3be:	e00d      	b.n	800a3dc <__gethex+0x27c>
 800a3c0:	9b03      	ldr	r3, [sp, #12]
 800a3c2:	9a06      	ldr	r2, [sp, #24]
 800a3c4:	4413      	add	r3, r2
 800a3c6:	42bb      	cmp	r3, r7
 800a3c8:	d3e0      	bcc.n	800a38c <__gethex+0x22c>
 800a3ca:	4618      	mov	r0, r3
 800a3cc:	9901      	ldr	r1, [sp, #4]
 800a3ce:	9307      	str	r3, [sp, #28]
 800a3d0:	4652      	mov	r2, sl
 800a3d2:	f001 fb30 	bl	800ba36 <strncmp>
 800a3d6:	9b07      	ldr	r3, [sp, #28]
 800a3d8:	2800      	cmp	r0, #0
 800a3da:	d1d7      	bne.n	800a38c <__gethex+0x22c>
 800a3dc:	461e      	mov	r6, r3
 800a3de:	e78b      	b.n	800a2f8 <__gethex+0x198>
 800a3e0:	f04f 0a03 	mov.w	sl, #3
 800a3e4:	e7b8      	b.n	800a358 <__gethex+0x1f8>
 800a3e6:	da0a      	bge.n	800a3fe <__gethex+0x29e>
 800a3e8:	1a37      	subs	r7, r6, r0
 800a3ea:	4621      	mov	r1, r4
 800a3ec:	ee18 0a10 	vmov	r0, s16
 800a3f0:	463a      	mov	r2, r7
 800a3f2:	f000 fcad 	bl	800ad50 <__lshift>
 800a3f6:	1bed      	subs	r5, r5, r7
 800a3f8:	4604      	mov	r4, r0
 800a3fa:	f100 0914 	add.w	r9, r0, #20
 800a3fe:	f04f 0a00 	mov.w	sl, #0
 800a402:	e7ae      	b.n	800a362 <__gethex+0x202>
 800a404:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800a408:	42a8      	cmp	r0, r5
 800a40a:	dd72      	ble.n	800a4f2 <__gethex+0x392>
 800a40c:	1b45      	subs	r5, r0, r5
 800a40e:	42ae      	cmp	r6, r5
 800a410:	dc36      	bgt.n	800a480 <__gethex+0x320>
 800a412:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a416:	2b02      	cmp	r3, #2
 800a418:	d02a      	beq.n	800a470 <__gethex+0x310>
 800a41a:	2b03      	cmp	r3, #3
 800a41c:	d02c      	beq.n	800a478 <__gethex+0x318>
 800a41e:	2b01      	cmp	r3, #1
 800a420:	d115      	bne.n	800a44e <__gethex+0x2ee>
 800a422:	42ae      	cmp	r6, r5
 800a424:	d113      	bne.n	800a44e <__gethex+0x2ee>
 800a426:	2e01      	cmp	r6, #1
 800a428:	d10b      	bne.n	800a442 <__gethex+0x2e2>
 800a42a:	9a04      	ldr	r2, [sp, #16]
 800a42c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a430:	6013      	str	r3, [r2, #0]
 800a432:	2301      	movs	r3, #1
 800a434:	6123      	str	r3, [r4, #16]
 800a436:	f8c9 3000 	str.w	r3, [r9]
 800a43a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a43c:	2762      	movs	r7, #98	; 0x62
 800a43e:	601c      	str	r4, [r3, #0]
 800a440:	e723      	b.n	800a28a <__gethex+0x12a>
 800a442:	1e71      	subs	r1, r6, #1
 800a444:	4620      	mov	r0, r4
 800a446:	f000 fec2 	bl	800b1ce <__any_on>
 800a44a:	2800      	cmp	r0, #0
 800a44c:	d1ed      	bne.n	800a42a <__gethex+0x2ca>
 800a44e:	ee18 0a10 	vmov	r0, s16
 800a452:	4621      	mov	r1, r4
 800a454:	f000 fa60 	bl	800a918 <_Bfree>
 800a458:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a45a:	2300      	movs	r3, #0
 800a45c:	6013      	str	r3, [r2, #0]
 800a45e:	2750      	movs	r7, #80	; 0x50
 800a460:	e713      	b.n	800a28a <__gethex+0x12a>
 800a462:	bf00      	nop
 800a464:	0800c2dc 	.word	0x0800c2dc
 800a468:	0800c1fc 	.word	0x0800c1fc
 800a46c:	0800c270 	.word	0x0800c270
 800a470:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a472:	2b00      	cmp	r3, #0
 800a474:	d1eb      	bne.n	800a44e <__gethex+0x2ee>
 800a476:	e7d8      	b.n	800a42a <__gethex+0x2ca>
 800a478:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d1d5      	bne.n	800a42a <__gethex+0x2ca>
 800a47e:	e7e6      	b.n	800a44e <__gethex+0x2ee>
 800a480:	1e6f      	subs	r7, r5, #1
 800a482:	f1ba 0f00 	cmp.w	sl, #0
 800a486:	d131      	bne.n	800a4ec <__gethex+0x38c>
 800a488:	b127      	cbz	r7, 800a494 <__gethex+0x334>
 800a48a:	4639      	mov	r1, r7
 800a48c:	4620      	mov	r0, r4
 800a48e:	f000 fe9e 	bl	800b1ce <__any_on>
 800a492:	4682      	mov	sl, r0
 800a494:	117b      	asrs	r3, r7, #5
 800a496:	2101      	movs	r1, #1
 800a498:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800a49c:	f007 071f 	and.w	r7, r7, #31
 800a4a0:	fa01 f707 	lsl.w	r7, r1, r7
 800a4a4:	421f      	tst	r7, r3
 800a4a6:	4629      	mov	r1, r5
 800a4a8:	4620      	mov	r0, r4
 800a4aa:	bf18      	it	ne
 800a4ac:	f04a 0a02 	orrne.w	sl, sl, #2
 800a4b0:	1b76      	subs	r6, r6, r5
 800a4b2:	f7ff fdee 	bl	800a092 <rshift>
 800a4b6:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a4ba:	2702      	movs	r7, #2
 800a4bc:	f1ba 0f00 	cmp.w	sl, #0
 800a4c0:	d048      	beq.n	800a554 <__gethex+0x3f4>
 800a4c2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a4c6:	2b02      	cmp	r3, #2
 800a4c8:	d015      	beq.n	800a4f6 <__gethex+0x396>
 800a4ca:	2b03      	cmp	r3, #3
 800a4cc:	d017      	beq.n	800a4fe <__gethex+0x39e>
 800a4ce:	2b01      	cmp	r3, #1
 800a4d0:	d109      	bne.n	800a4e6 <__gethex+0x386>
 800a4d2:	f01a 0f02 	tst.w	sl, #2
 800a4d6:	d006      	beq.n	800a4e6 <__gethex+0x386>
 800a4d8:	f8d9 0000 	ldr.w	r0, [r9]
 800a4dc:	ea4a 0a00 	orr.w	sl, sl, r0
 800a4e0:	f01a 0f01 	tst.w	sl, #1
 800a4e4:	d10e      	bne.n	800a504 <__gethex+0x3a4>
 800a4e6:	f047 0710 	orr.w	r7, r7, #16
 800a4ea:	e033      	b.n	800a554 <__gethex+0x3f4>
 800a4ec:	f04f 0a01 	mov.w	sl, #1
 800a4f0:	e7d0      	b.n	800a494 <__gethex+0x334>
 800a4f2:	2701      	movs	r7, #1
 800a4f4:	e7e2      	b.n	800a4bc <__gethex+0x35c>
 800a4f6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a4f8:	f1c3 0301 	rsb	r3, r3, #1
 800a4fc:	9315      	str	r3, [sp, #84]	; 0x54
 800a4fe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a500:	2b00      	cmp	r3, #0
 800a502:	d0f0      	beq.n	800a4e6 <__gethex+0x386>
 800a504:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a508:	f104 0314 	add.w	r3, r4, #20
 800a50c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a510:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a514:	f04f 0c00 	mov.w	ip, #0
 800a518:	4618      	mov	r0, r3
 800a51a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a51e:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a522:	d01c      	beq.n	800a55e <__gethex+0x3fe>
 800a524:	3201      	adds	r2, #1
 800a526:	6002      	str	r2, [r0, #0]
 800a528:	2f02      	cmp	r7, #2
 800a52a:	f104 0314 	add.w	r3, r4, #20
 800a52e:	d13f      	bne.n	800a5b0 <__gethex+0x450>
 800a530:	f8d8 2000 	ldr.w	r2, [r8]
 800a534:	3a01      	subs	r2, #1
 800a536:	42b2      	cmp	r2, r6
 800a538:	d10a      	bne.n	800a550 <__gethex+0x3f0>
 800a53a:	1171      	asrs	r1, r6, #5
 800a53c:	2201      	movs	r2, #1
 800a53e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a542:	f006 061f 	and.w	r6, r6, #31
 800a546:	fa02 f606 	lsl.w	r6, r2, r6
 800a54a:	421e      	tst	r6, r3
 800a54c:	bf18      	it	ne
 800a54e:	4617      	movne	r7, r2
 800a550:	f047 0720 	orr.w	r7, r7, #32
 800a554:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a556:	601c      	str	r4, [r3, #0]
 800a558:	9b04      	ldr	r3, [sp, #16]
 800a55a:	601d      	str	r5, [r3, #0]
 800a55c:	e695      	b.n	800a28a <__gethex+0x12a>
 800a55e:	4299      	cmp	r1, r3
 800a560:	f843 cc04 	str.w	ip, [r3, #-4]
 800a564:	d8d8      	bhi.n	800a518 <__gethex+0x3b8>
 800a566:	68a3      	ldr	r3, [r4, #8]
 800a568:	459b      	cmp	fp, r3
 800a56a:	db19      	blt.n	800a5a0 <__gethex+0x440>
 800a56c:	6861      	ldr	r1, [r4, #4]
 800a56e:	ee18 0a10 	vmov	r0, s16
 800a572:	3101      	adds	r1, #1
 800a574:	f000 f990 	bl	800a898 <_Balloc>
 800a578:	4681      	mov	r9, r0
 800a57a:	b918      	cbnz	r0, 800a584 <__gethex+0x424>
 800a57c:	4b1a      	ldr	r3, [pc, #104]	; (800a5e8 <__gethex+0x488>)
 800a57e:	4602      	mov	r2, r0
 800a580:	2184      	movs	r1, #132	; 0x84
 800a582:	e6a8      	b.n	800a2d6 <__gethex+0x176>
 800a584:	6922      	ldr	r2, [r4, #16]
 800a586:	3202      	adds	r2, #2
 800a588:	f104 010c 	add.w	r1, r4, #12
 800a58c:	0092      	lsls	r2, r2, #2
 800a58e:	300c      	adds	r0, #12
 800a590:	f000 f974 	bl	800a87c <memcpy>
 800a594:	4621      	mov	r1, r4
 800a596:	ee18 0a10 	vmov	r0, s16
 800a59a:	f000 f9bd 	bl	800a918 <_Bfree>
 800a59e:	464c      	mov	r4, r9
 800a5a0:	6923      	ldr	r3, [r4, #16]
 800a5a2:	1c5a      	adds	r2, r3, #1
 800a5a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a5a8:	6122      	str	r2, [r4, #16]
 800a5aa:	2201      	movs	r2, #1
 800a5ac:	615a      	str	r2, [r3, #20]
 800a5ae:	e7bb      	b.n	800a528 <__gethex+0x3c8>
 800a5b0:	6922      	ldr	r2, [r4, #16]
 800a5b2:	455a      	cmp	r2, fp
 800a5b4:	dd0b      	ble.n	800a5ce <__gethex+0x46e>
 800a5b6:	2101      	movs	r1, #1
 800a5b8:	4620      	mov	r0, r4
 800a5ba:	f7ff fd6a 	bl	800a092 <rshift>
 800a5be:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a5c2:	3501      	adds	r5, #1
 800a5c4:	42ab      	cmp	r3, r5
 800a5c6:	f6ff aed0 	blt.w	800a36a <__gethex+0x20a>
 800a5ca:	2701      	movs	r7, #1
 800a5cc:	e7c0      	b.n	800a550 <__gethex+0x3f0>
 800a5ce:	f016 061f 	ands.w	r6, r6, #31
 800a5d2:	d0fa      	beq.n	800a5ca <__gethex+0x46a>
 800a5d4:	449a      	add	sl, r3
 800a5d6:	f1c6 0620 	rsb	r6, r6, #32
 800a5da:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800a5de:	f000 fa51 	bl	800aa84 <__hi0bits>
 800a5e2:	42b0      	cmp	r0, r6
 800a5e4:	dbe7      	blt.n	800a5b6 <__gethex+0x456>
 800a5e6:	e7f0      	b.n	800a5ca <__gethex+0x46a>
 800a5e8:	0800c1fc 	.word	0x0800c1fc

0800a5ec <L_shift>:
 800a5ec:	f1c2 0208 	rsb	r2, r2, #8
 800a5f0:	0092      	lsls	r2, r2, #2
 800a5f2:	b570      	push	{r4, r5, r6, lr}
 800a5f4:	f1c2 0620 	rsb	r6, r2, #32
 800a5f8:	6843      	ldr	r3, [r0, #4]
 800a5fa:	6804      	ldr	r4, [r0, #0]
 800a5fc:	fa03 f506 	lsl.w	r5, r3, r6
 800a600:	432c      	orrs	r4, r5
 800a602:	40d3      	lsrs	r3, r2
 800a604:	6004      	str	r4, [r0, #0]
 800a606:	f840 3f04 	str.w	r3, [r0, #4]!
 800a60a:	4288      	cmp	r0, r1
 800a60c:	d3f4      	bcc.n	800a5f8 <L_shift+0xc>
 800a60e:	bd70      	pop	{r4, r5, r6, pc}

0800a610 <__match>:
 800a610:	b530      	push	{r4, r5, lr}
 800a612:	6803      	ldr	r3, [r0, #0]
 800a614:	3301      	adds	r3, #1
 800a616:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a61a:	b914      	cbnz	r4, 800a622 <__match+0x12>
 800a61c:	6003      	str	r3, [r0, #0]
 800a61e:	2001      	movs	r0, #1
 800a620:	bd30      	pop	{r4, r5, pc}
 800a622:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a626:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a62a:	2d19      	cmp	r5, #25
 800a62c:	bf98      	it	ls
 800a62e:	3220      	addls	r2, #32
 800a630:	42a2      	cmp	r2, r4
 800a632:	d0f0      	beq.n	800a616 <__match+0x6>
 800a634:	2000      	movs	r0, #0
 800a636:	e7f3      	b.n	800a620 <__match+0x10>

0800a638 <__hexnan>:
 800a638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a63c:	680b      	ldr	r3, [r1, #0]
 800a63e:	6801      	ldr	r1, [r0, #0]
 800a640:	115e      	asrs	r6, r3, #5
 800a642:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a646:	f013 031f 	ands.w	r3, r3, #31
 800a64a:	b087      	sub	sp, #28
 800a64c:	bf18      	it	ne
 800a64e:	3604      	addne	r6, #4
 800a650:	2500      	movs	r5, #0
 800a652:	1f37      	subs	r7, r6, #4
 800a654:	4682      	mov	sl, r0
 800a656:	4690      	mov	r8, r2
 800a658:	9301      	str	r3, [sp, #4]
 800a65a:	f846 5c04 	str.w	r5, [r6, #-4]
 800a65e:	46b9      	mov	r9, r7
 800a660:	463c      	mov	r4, r7
 800a662:	9502      	str	r5, [sp, #8]
 800a664:	46ab      	mov	fp, r5
 800a666:	784a      	ldrb	r2, [r1, #1]
 800a668:	1c4b      	adds	r3, r1, #1
 800a66a:	9303      	str	r3, [sp, #12]
 800a66c:	b342      	cbz	r2, 800a6c0 <__hexnan+0x88>
 800a66e:	4610      	mov	r0, r2
 800a670:	9105      	str	r1, [sp, #20]
 800a672:	9204      	str	r2, [sp, #16]
 800a674:	f7ff fd5f 	bl	800a136 <__hexdig_fun>
 800a678:	2800      	cmp	r0, #0
 800a67a:	d14f      	bne.n	800a71c <__hexnan+0xe4>
 800a67c:	9a04      	ldr	r2, [sp, #16]
 800a67e:	9905      	ldr	r1, [sp, #20]
 800a680:	2a20      	cmp	r2, #32
 800a682:	d818      	bhi.n	800a6b6 <__hexnan+0x7e>
 800a684:	9b02      	ldr	r3, [sp, #8]
 800a686:	459b      	cmp	fp, r3
 800a688:	dd13      	ble.n	800a6b2 <__hexnan+0x7a>
 800a68a:	454c      	cmp	r4, r9
 800a68c:	d206      	bcs.n	800a69c <__hexnan+0x64>
 800a68e:	2d07      	cmp	r5, #7
 800a690:	dc04      	bgt.n	800a69c <__hexnan+0x64>
 800a692:	462a      	mov	r2, r5
 800a694:	4649      	mov	r1, r9
 800a696:	4620      	mov	r0, r4
 800a698:	f7ff ffa8 	bl	800a5ec <L_shift>
 800a69c:	4544      	cmp	r4, r8
 800a69e:	d950      	bls.n	800a742 <__hexnan+0x10a>
 800a6a0:	2300      	movs	r3, #0
 800a6a2:	f1a4 0904 	sub.w	r9, r4, #4
 800a6a6:	f844 3c04 	str.w	r3, [r4, #-4]
 800a6aa:	f8cd b008 	str.w	fp, [sp, #8]
 800a6ae:	464c      	mov	r4, r9
 800a6b0:	461d      	mov	r5, r3
 800a6b2:	9903      	ldr	r1, [sp, #12]
 800a6b4:	e7d7      	b.n	800a666 <__hexnan+0x2e>
 800a6b6:	2a29      	cmp	r2, #41	; 0x29
 800a6b8:	d156      	bne.n	800a768 <__hexnan+0x130>
 800a6ba:	3102      	adds	r1, #2
 800a6bc:	f8ca 1000 	str.w	r1, [sl]
 800a6c0:	f1bb 0f00 	cmp.w	fp, #0
 800a6c4:	d050      	beq.n	800a768 <__hexnan+0x130>
 800a6c6:	454c      	cmp	r4, r9
 800a6c8:	d206      	bcs.n	800a6d8 <__hexnan+0xa0>
 800a6ca:	2d07      	cmp	r5, #7
 800a6cc:	dc04      	bgt.n	800a6d8 <__hexnan+0xa0>
 800a6ce:	462a      	mov	r2, r5
 800a6d0:	4649      	mov	r1, r9
 800a6d2:	4620      	mov	r0, r4
 800a6d4:	f7ff ff8a 	bl	800a5ec <L_shift>
 800a6d8:	4544      	cmp	r4, r8
 800a6da:	d934      	bls.n	800a746 <__hexnan+0x10e>
 800a6dc:	f1a8 0204 	sub.w	r2, r8, #4
 800a6e0:	4623      	mov	r3, r4
 800a6e2:	f853 1b04 	ldr.w	r1, [r3], #4
 800a6e6:	f842 1f04 	str.w	r1, [r2, #4]!
 800a6ea:	429f      	cmp	r7, r3
 800a6ec:	d2f9      	bcs.n	800a6e2 <__hexnan+0xaa>
 800a6ee:	1b3b      	subs	r3, r7, r4
 800a6f0:	f023 0303 	bic.w	r3, r3, #3
 800a6f4:	3304      	adds	r3, #4
 800a6f6:	3401      	adds	r4, #1
 800a6f8:	3e03      	subs	r6, #3
 800a6fa:	42b4      	cmp	r4, r6
 800a6fc:	bf88      	it	hi
 800a6fe:	2304      	movhi	r3, #4
 800a700:	4443      	add	r3, r8
 800a702:	2200      	movs	r2, #0
 800a704:	f843 2b04 	str.w	r2, [r3], #4
 800a708:	429f      	cmp	r7, r3
 800a70a:	d2fb      	bcs.n	800a704 <__hexnan+0xcc>
 800a70c:	683b      	ldr	r3, [r7, #0]
 800a70e:	b91b      	cbnz	r3, 800a718 <__hexnan+0xe0>
 800a710:	4547      	cmp	r7, r8
 800a712:	d127      	bne.n	800a764 <__hexnan+0x12c>
 800a714:	2301      	movs	r3, #1
 800a716:	603b      	str	r3, [r7, #0]
 800a718:	2005      	movs	r0, #5
 800a71a:	e026      	b.n	800a76a <__hexnan+0x132>
 800a71c:	3501      	adds	r5, #1
 800a71e:	2d08      	cmp	r5, #8
 800a720:	f10b 0b01 	add.w	fp, fp, #1
 800a724:	dd06      	ble.n	800a734 <__hexnan+0xfc>
 800a726:	4544      	cmp	r4, r8
 800a728:	d9c3      	bls.n	800a6b2 <__hexnan+0x7a>
 800a72a:	2300      	movs	r3, #0
 800a72c:	f844 3c04 	str.w	r3, [r4, #-4]
 800a730:	2501      	movs	r5, #1
 800a732:	3c04      	subs	r4, #4
 800a734:	6822      	ldr	r2, [r4, #0]
 800a736:	f000 000f 	and.w	r0, r0, #15
 800a73a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800a73e:	6022      	str	r2, [r4, #0]
 800a740:	e7b7      	b.n	800a6b2 <__hexnan+0x7a>
 800a742:	2508      	movs	r5, #8
 800a744:	e7b5      	b.n	800a6b2 <__hexnan+0x7a>
 800a746:	9b01      	ldr	r3, [sp, #4]
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d0df      	beq.n	800a70c <__hexnan+0xd4>
 800a74c:	f04f 32ff 	mov.w	r2, #4294967295
 800a750:	f1c3 0320 	rsb	r3, r3, #32
 800a754:	fa22 f303 	lsr.w	r3, r2, r3
 800a758:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a75c:	401a      	ands	r2, r3
 800a75e:	f846 2c04 	str.w	r2, [r6, #-4]
 800a762:	e7d3      	b.n	800a70c <__hexnan+0xd4>
 800a764:	3f04      	subs	r7, #4
 800a766:	e7d1      	b.n	800a70c <__hexnan+0xd4>
 800a768:	2004      	movs	r0, #4
 800a76a:	b007      	add	sp, #28
 800a76c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a770 <_localeconv_r>:
 800a770:	4800      	ldr	r0, [pc, #0]	; (800a774 <_localeconv_r+0x4>)
 800a772:	4770      	bx	lr
 800a774:	20000168 	.word	0x20000168

0800a778 <__retarget_lock_init_recursive>:
 800a778:	4770      	bx	lr

0800a77a <__retarget_lock_acquire_recursive>:
 800a77a:	4770      	bx	lr

0800a77c <__retarget_lock_release_recursive>:
 800a77c:	4770      	bx	lr

0800a77e <__swhatbuf_r>:
 800a77e:	b570      	push	{r4, r5, r6, lr}
 800a780:	460e      	mov	r6, r1
 800a782:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a786:	2900      	cmp	r1, #0
 800a788:	b096      	sub	sp, #88	; 0x58
 800a78a:	4614      	mov	r4, r2
 800a78c:	461d      	mov	r5, r3
 800a78e:	da07      	bge.n	800a7a0 <__swhatbuf_r+0x22>
 800a790:	2300      	movs	r3, #0
 800a792:	602b      	str	r3, [r5, #0]
 800a794:	89b3      	ldrh	r3, [r6, #12]
 800a796:	061a      	lsls	r2, r3, #24
 800a798:	d410      	bmi.n	800a7bc <__swhatbuf_r+0x3e>
 800a79a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a79e:	e00e      	b.n	800a7be <__swhatbuf_r+0x40>
 800a7a0:	466a      	mov	r2, sp
 800a7a2:	f001 f9b9 	bl	800bb18 <_fstat_r>
 800a7a6:	2800      	cmp	r0, #0
 800a7a8:	dbf2      	blt.n	800a790 <__swhatbuf_r+0x12>
 800a7aa:	9a01      	ldr	r2, [sp, #4]
 800a7ac:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a7b0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a7b4:	425a      	negs	r2, r3
 800a7b6:	415a      	adcs	r2, r3
 800a7b8:	602a      	str	r2, [r5, #0]
 800a7ba:	e7ee      	b.n	800a79a <__swhatbuf_r+0x1c>
 800a7bc:	2340      	movs	r3, #64	; 0x40
 800a7be:	2000      	movs	r0, #0
 800a7c0:	6023      	str	r3, [r4, #0]
 800a7c2:	b016      	add	sp, #88	; 0x58
 800a7c4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a7c8 <__smakebuf_r>:
 800a7c8:	898b      	ldrh	r3, [r1, #12]
 800a7ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a7cc:	079d      	lsls	r5, r3, #30
 800a7ce:	4606      	mov	r6, r0
 800a7d0:	460c      	mov	r4, r1
 800a7d2:	d507      	bpl.n	800a7e4 <__smakebuf_r+0x1c>
 800a7d4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a7d8:	6023      	str	r3, [r4, #0]
 800a7da:	6123      	str	r3, [r4, #16]
 800a7dc:	2301      	movs	r3, #1
 800a7de:	6163      	str	r3, [r4, #20]
 800a7e0:	b002      	add	sp, #8
 800a7e2:	bd70      	pop	{r4, r5, r6, pc}
 800a7e4:	ab01      	add	r3, sp, #4
 800a7e6:	466a      	mov	r2, sp
 800a7e8:	f7ff ffc9 	bl	800a77e <__swhatbuf_r>
 800a7ec:	9900      	ldr	r1, [sp, #0]
 800a7ee:	4605      	mov	r5, r0
 800a7f0:	4630      	mov	r0, r6
 800a7f2:	f000 fd6d 	bl	800b2d0 <_malloc_r>
 800a7f6:	b948      	cbnz	r0, 800a80c <__smakebuf_r+0x44>
 800a7f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a7fc:	059a      	lsls	r2, r3, #22
 800a7fe:	d4ef      	bmi.n	800a7e0 <__smakebuf_r+0x18>
 800a800:	f023 0303 	bic.w	r3, r3, #3
 800a804:	f043 0302 	orr.w	r3, r3, #2
 800a808:	81a3      	strh	r3, [r4, #12]
 800a80a:	e7e3      	b.n	800a7d4 <__smakebuf_r+0xc>
 800a80c:	4b0d      	ldr	r3, [pc, #52]	; (800a844 <__smakebuf_r+0x7c>)
 800a80e:	62b3      	str	r3, [r6, #40]	; 0x28
 800a810:	89a3      	ldrh	r3, [r4, #12]
 800a812:	6020      	str	r0, [r4, #0]
 800a814:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a818:	81a3      	strh	r3, [r4, #12]
 800a81a:	9b00      	ldr	r3, [sp, #0]
 800a81c:	6163      	str	r3, [r4, #20]
 800a81e:	9b01      	ldr	r3, [sp, #4]
 800a820:	6120      	str	r0, [r4, #16]
 800a822:	b15b      	cbz	r3, 800a83c <__smakebuf_r+0x74>
 800a824:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a828:	4630      	mov	r0, r6
 800a82a:	f001 f987 	bl	800bb3c <_isatty_r>
 800a82e:	b128      	cbz	r0, 800a83c <__smakebuf_r+0x74>
 800a830:	89a3      	ldrh	r3, [r4, #12]
 800a832:	f023 0303 	bic.w	r3, r3, #3
 800a836:	f043 0301 	orr.w	r3, r3, #1
 800a83a:	81a3      	strh	r3, [r4, #12]
 800a83c:	89a0      	ldrh	r0, [r4, #12]
 800a83e:	4305      	orrs	r5, r0
 800a840:	81a5      	strh	r5, [r4, #12]
 800a842:	e7cd      	b.n	800a7e0 <__smakebuf_r+0x18>
 800a844:	08009ef1 	.word	0x08009ef1

0800a848 <malloc>:
 800a848:	4b02      	ldr	r3, [pc, #8]	; (800a854 <malloc+0xc>)
 800a84a:	4601      	mov	r1, r0
 800a84c:	6818      	ldr	r0, [r3, #0]
 800a84e:	f000 bd3f 	b.w	800b2d0 <_malloc_r>
 800a852:	bf00      	nop
 800a854:	20000010 	.word	0x20000010

0800a858 <__ascii_mbtowc>:
 800a858:	b082      	sub	sp, #8
 800a85a:	b901      	cbnz	r1, 800a85e <__ascii_mbtowc+0x6>
 800a85c:	a901      	add	r1, sp, #4
 800a85e:	b142      	cbz	r2, 800a872 <__ascii_mbtowc+0x1a>
 800a860:	b14b      	cbz	r3, 800a876 <__ascii_mbtowc+0x1e>
 800a862:	7813      	ldrb	r3, [r2, #0]
 800a864:	600b      	str	r3, [r1, #0]
 800a866:	7812      	ldrb	r2, [r2, #0]
 800a868:	1e10      	subs	r0, r2, #0
 800a86a:	bf18      	it	ne
 800a86c:	2001      	movne	r0, #1
 800a86e:	b002      	add	sp, #8
 800a870:	4770      	bx	lr
 800a872:	4610      	mov	r0, r2
 800a874:	e7fb      	b.n	800a86e <__ascii_mbtowc+0x16>
 800a876:	f06f 0001 	mvn.w	r0, #1
 800a87a:	e7f8      	b.n	800a86e <__ascii_mbtowc+0x16>

0800a87c <memcpy>:
 800a87c:	440a      	add	r2, r1
 800a87e:	4291      	cmp	r1, r2
 800a880:	f100 33ff 	add.w	r3, r0, #4294967295
 800a884:	d100      	bne.n	800a888 <memcpy+0xc>
 800a886:	4770      	bx	lr
 800a888:	b510      	push	{r4, lr}
 800a88a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a88e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a892:	4291      	cmp	r1, r2
 800a894:	d1f9      	bne.n	800a88a <memcpy+0xe>
 800a896:	bd10      	pop	{r4, pc}

0800a898 <_Balloc>:
 800a898:	b570      	push	{r4, r5, r6, lr}
 800a89a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a89c:	4604      	mov	r4, r0
 800a89e:	460d      	mov	r5, r1
 800a8a0:	b976      	cbnz	r6, 800a8c0 <_Balloc+0x28>
 800a8a2:	2010      	movs	r0, #16
 800a8a4:	f7ff ffd0 	bl	800a848 <malloc>
 800a8a8:	4602      	mov	r2, r0
 800a8aa:	6260      	str	r0, [r4, #36]	; 0x24
 800a8ac:	b920      	cbnz	r0, 800a8b8 <_Balloc+0x20>
 800a8ae:	4b18      	ldr	r3, [pc, #96]	; (800a910 <_Balloc+0x78>)
 800a8b0:	4818      	ldr	r0, [pc, #96]	; (800a914 <_Balloc+0x7c>)
 800a8b2:	2166      	movs	r1, #102	; 0x66
 800a8b4:	f001 f8f0 	bl	800ba98 <__assert_func>
 800a8b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a8bc:	6006      	str	r6, [r0, #0]
 800a8be:	60c6      	str	r6, [r0, #12]
 800a8c0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a8c2:	68f3      	ldr	r3, [r6, #12]
 800a8c4:	b183      	cbz	r3, 800a8e8 <_Balloc+0x50>
 800a8c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a8c8:	68db      	ldr	r3, [r3, #12]
 800a8ca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a8ce:	b9b8      	cbnz	r0, 800a900 <_Balloc+0x68>
 800a8d0:	2101      	movs	r1, #1
 800a8d2:	fa01 f605 	lsl.w	r6, r1, r5
 800a8d6:	1d72      	adds	r2, r6, #5
 800a8d8:	0092      	lsls	r2, r2, #2
 800a8da:	4620      	mov	r0, r4
 800a8dc:	f000 fc98 	bl	800b210 <_calloc_r>
 800a8e0:	b160      	cbz	r0, 800a8fc <_Balloc+0x64>
 800a8e2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a8e6:	e00e      	b.n	800a906 <_Balloc+0x6e>
 800a8e8:	2221      	movs	r2, #33	; 0x21
 800a8ea:	2104      	movs	r1, #4
 800a8ec:	4620      	mov	r0, r4
 800a8ee:	f000 fc8f 	bl	800b210 <_calloc_r>
 800a8f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a8f4:	60f0      	str	r0, [r6, #12]
 800a8f6:	68db      	ldr	r3, [r3, #12]
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d1e4      	bne.n	800a8c6 <_Balloc+0x2e>
 800a8fc:	2000      	movs	r0, #0
 800a8fe:	bd70      	pop	{r4, r5, r6, pc}
 800a900:	6802      	ldr	r2, [r0, #0]
 800a902:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a906:	2300      	movs	r3, #0
 800a908:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a90c:	e7f7      	b.n	800a8fe <_Balloc+0x66>
 800a90e:	bf00      	nop
 800a910:	0800c186 	.word	0x0800c186
 800a914:	0800c2f0 	.word	0x0800c2f0

0800a918 <_Bfree>:
 800a918:	b570      	push	{r4, r5, r6, lr}
 800a91a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a91c:	4605      	mov	r5, r0
 800a91e:	460c      	mov	r4, r1
 800a920:	b976      	cbnz	r6, 800a940 <_Bfree+0x28>
 800a922:	2010      	movs	r0, #16
 800a924:	f7ff ff90 	bl	800a848 <malloc>
 800a928:	4602      	mov	r2, r0
 800a92a:	6268      	str	r0, [r5, #36]	; 0x24
 800a92c:	b920      	cbnz	r0, 800a938 <_Bfree+0x20>
 800a92e:	4b09      	ldr	r3, [pc, #36]	; (800a954 <_Bfree+0x3c>)
 800a930:	4809      	ldr	r0, [pc, #36]	; (800a958 <_Bfree+0x40>)
 800a932:	218a      	movs	r1, #138	; 0x8a
 800a934:	f001 f8b0 	bl	800ba98 <__assert_func>
 800a938:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a93c:	6006      	str	r6, [r0, #0]
 800a93e:	60c6      	str	r6, [r0, #12]
 800a940:	b13c      	cbz	r4, 800a952 <_Bfree+0x3a>
 800a942:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a944:	6862      	ldr	r2, [r4, #4]
 800a946:	68db      	ldr	r3, [r3, #12]
 800a948:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a94c:	6021      	str	r1, [r4, #0]
 800a94e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a952:	bd70      	pop	{r4, r5, r6, pc}
 800a954:	0800c186 	.word	0x0800c186
 800a958:	0800c2f0 	.word	0x0800c2f0

0800a95c <__multadd>:
 800a95c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a960:	690e      	ldr	r6, [r1, #16]
 800a962:	4607      	mov	r7, r0
 800a964:	4698      	mov	r8, r3
 800a966:	460c      	mov	r4, r1
 800a968:	f101 0014 	add.w	r0, r1, #20
 800a96c:	2300      	movs	r3, #0
 800a96e:	6805      	ldr	r5, [r0, #0]
 800a970:	b2a9      	uxth	r1, r5
 800a972:	fb02 8101 	mla	r1, r2, r1, r8
 800a976:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800a97a:	0c2d      	lsrs	r5, r5, #16
 800a97c:	fb02 c505 	mla	r5, r2, r5, ip
 800a980:	b289      	uxth	r1, r1
 800a982:	3301      	adds	r3, #1
 800a984:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800a988:	429e      	cmp	r6, r3
 800a98a:	f840 1b04 	str.w	r1, [r0], #4
 800a98e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800a992:	dcec      	bgt.n	800a96e <__multadd+0x12>
 800a994:	f1b8 0f00 	cmp.w	r8, #0
 800a998:	d022      	beq.n	800a9e0 <__multadd+0x84>
 800a99a:	68a3      	ldr	r3, [r4, #8]
 800a99c:	42b3      	cmp	r3, r6
 800a99e:	dc19      	bgt.n	800a9d4 <__multadd+0x78>
 800a9a0:	6861      	ldr	r1, [r4, #4]
 800a9a2:	4638      	mov	r0, r7
 800a9a4:	3101      	adds	r1, #1
 800a9a6:	f7ff ff77 	bl	800a898 <_Balloc>
 800a9aa:	4605      	mov	r5, r0
 800a9ac:	b928      	cbnz	r0, 800a9ba <__multadd+0x5e>
 800a9ae:	4602      	mov	r2, r0
 800a9b0:	4b0d      	ldr	r3, [pc, #52]	; (800a9e8 <__multadd+0x8c>)
 800a9b2:	480e      	ldr	r0, [pc, #56]	; (800a9ec <__multadd+0x90>)
 800a9b4:	21b5      	movs	r1, #181	; 0xb5
 800a9b6:	f001 f86f 	bl	800ba98 <__assert_func>
 800a9ba:	6922      	ldr	r2, [r4, #16]
 800a9bc:	3202      	adds	r2, #2
 800a9be:	f104 010c 	add.w	r1, r4, #12
 800a9c2:	0092      	lsls	r2, r2, #2
 800a9c4:	300c      	adds	r0, #12
 800a9c6:	f7ff ff59 	bl	800a87c <memcpy>
 800a9ca:	4621      	mov	r1, r4
 800a9cc:	4638      	mov	r0, r7
 800a9ce:	f7ff ffa3 	bl	800a918 <_Bfree>
 800a9d2:	462c      	mov	r4, r5
 800a9d4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800a9d8:	3601      	adds	r6, #1
 800a9da:	f8c3 8014 	str.w	r8, [r3, #20]
 800a9de:	6126      	str	r6, [r4, #16]
 800a9e0:	4620      	mov	r0, r4
 800a9e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a9e6:	bf00      	nop
 800a9e8:	0800c1fc 	.word	0x0800c1fc
 800a9ec:	0800c2f0 	.word	0x0800c2f0

0800a9f0 <__s2b>:
 800a9f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a9f4:	460c      	mov	r4, r1
 800a9f6:	4615      	mov	r5, r2
 800a9f8:	461f      	mov	r7, r3
 800a9fa:	2209      	movs	r2, #9
 800a9fc:	3308      	adds	r3, #8
 800a9fe:	4606      	mov	r6, r0
 800aa00:	fb93 f3f2 	sdiv	r3, r3, r2
 800aa04:	2100      	movs	r1, #0
 800aa06:	2201      	movs	r2, #1
 800aa08:	429a      	cmp	r2, r3
 800aa0a:	db09      	blt.n	800aa20 <__s2b+0x30>
 800aa0c:	4630      	mov	r0, r6
 800aa0e:	f7ff ff43 	bl	800a898 <_Balloc>
 800aa12:	b940      	cbnz	r0, 800aa26 <__s2b+0x36>
 800aa14:	4602      	mov	r2, r0
 800aa16:	4b19      	ldr	r3, [pc, #100]	; (800aa7c <__s2b+0x8c>)
 800aa18:	4819      	ldr	r0, [pc, #100]	; (800aa80 <__s2b+0x90>)
 800aa1a:	21ce      	movs	r1, #206	; 0xce
 800aa1c:	f001 f83c 	bl	800ba98 <__assert_func>
 800aa20:	0052      	lsls	r2, r2, #1
 800aa22:	3101      	adds	r1, #1
 800aa24:	e7f0      	b.n	800aa08 <__s2b+0x18>
 800aa26:	9b08      	ldr	r3, [sp, #32]
 800aa28:	6143      	str	r3, [r0, #20]
 800aa2a:	2d09      	cmp	r5, #9
 800aa2c:	f04f 0301 	mov.w	r3, #1
 800aa30:	6103      	str	r3, [r0, #16]
 800aa32:	dd16      	ble.n	800aa62 <__s2b+0x72>
 800aa34:	f104 0909 	add.w	r9, r4, #9
 800aa38:	46c8      	mov	r8, r9
 800aa3a:	442c      	add	r4, r5
 800aa3c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800aa40:	4601      	mov	r1, r0
 800aa42:	3b30      	subs	r3, #48	; 0x30
 800aa44:	220a      	movs	r2, #10
 800aa46:	4630      	mov	r0, r6
 800aa48:	f7ff ff88 	bl	800a95c <__multadd>
 800aa4c:	45a0      	cmp	r8, r4
 800aa4e:	d1f5      	bne.n	800aa3c <__s2b+0x4c>
 800aa50:	f1a5 0408 	sub.w	r4, r5, #8
 800aa54:	444c      	add	r4, r9
 800aa56:	1b2d      	subs	r5, r5, r4
 800aa58:	1963      	adds	r3, r4, r5
 800aa5a:	42bb      	cmp	r3, r7
 800aa5c:	db04      	blt.n	800aa68 <__s2b+0x78>
 800aa5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa62:	340a      	adds	r4, #10
 800aa64:	2509      	movs	r5, #9
 800aa66:	e7f6      	b.n	800aa56 <__s2b+0x66>
 800aa68:	f814 3b01 	ldrb.w	r3, [r4], #1
 800aa6c:	4601      	mov	r1, r0
 800aa6e:	3b30      	subs	r3, #48	; 0x30
 800aa70:	220a      	movs	r2, #10
 800aa72:	4630      	mov	r0, r6
 800aa74:	f7ff ff72 	bl	800a95c <__multadd>
 800aa78:	e7ee      	b.n	800aa58 <__s2b+0x68>
 800aa7a:	bf00      	nop
 800aa7c:	0800c1fc 	.word	0x0800c1fc
 800aa80:	0800c2f0 	.word	0x0800c2f0

0800aa84 <__hi0bits>:
 800aa84:	0c03      	lsrs	r3, r0, #16
 800aa86:	041b      	lsls	r3, r3, #16
 800aa88:	b9d3      	cbnz	r3, 800aac0 <__hi0bits+0x3c>
 800aa8a:	0400      	lsls	r0, r0, #16
 800aa8c:	2310      	movs	r3, #16
 800aa8e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800aa92:	bf04      	itt	eq
 800aa94:	0200      	lsleq	r0, r0, #8
 800aa96:	3308      	addeq	r3, #8
 800aa98:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800aa9c:	bf04      	itt	eq
 800aa9e:	0100      	lsleq	r0, r0, #4
 800aaa0:	3304      	addeq	r3, #4
 800aaa2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800aaa6:	bf04      	itt	eq
 800aaa8:	0080      	lsleq	r0, r0, #2
 800aaaa:	3302      	addeq	r3, #2
 800aaac:	2800      	cmp	r0, #0
 800aaae:	db05      	blt.n	800aabc <__hi0bits+0x38>
 800aab0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800aab4:	f103 0301 	add.w	r3, r3, #1
 800aab8:	bf08      	it	eq
 800aaba:	2320      	moveq	r3, #32
 800aabc:	4618      	mov	r0, r3
 800aabe:	4770      	bx	lr
 800aac0:	2300      	movs	r3, #0
 800aac2:	e7e4      	b.n	800aa8e <__hi0bits+0xa>

0800aac4 <__lo0bits>:
 800aac4:	6803      	ldr	r3, [r0, #0]
 800aac6:	f013 0207 	ands.w	r2, r3, #7
 800aaca:	4601      	mov	r1, r0
 800aacc:	d00b      	beq.n	800aae6 <__lo0bits+0x22>
 800aace:	07da      	lsls	r2, r3, #31
 800aad0:	d424      	bmi.n	800ab1c <__lo0bits+0x58>
 800aad2:	0798      	lsls	r0, r3, #30
 800aad4:	bf49      	itett	mi
 800aad6:	085b      	lsrmi	r3, r3, #1
 800aad8:	089b      	lsrpl	r3, r3, #2
 800aada:	2001      	movmi	r0, #1
 800aadc:	600b      	strmi	r3, [r1, #0]
 800aade:	bf5c      	itt	pl
 800aae0:	600b      	strpl	r3, [r1, #0]
 800aae2:	2002      	movpl	r0, #2
 800aae4:	4770      	bx	lr
 800aae6:	b298      	uxth	r0, r3
 800aae8:	b9b0      	cbnz	r0, 800ab18 <__lo0bits+0x54>
 800aaea:	0c1b      	lsrs	r3, r3, #16
 800aaec:	2010      	movs	r0, #16
 800aaee:	f013 0fff 	tst.w	r3, #255	; 0xff
 800aaf2:	bf04      	itt	eq
 800aaf4:	0a1b      	lsreq	r3, r3, #8
 800aaf6:	3008      	addeq	r0, #8
 800aaf8:	071a      	lsls	r2, r3, #28
 800aafa:	bf04      	itt	eq
 800aafc:	091b      	lsreq	r3, r3, #4
 800aafe:	3004      	addeq	r0, #4
 800ab00:	079a      	lsls	r2, r3, #30
 800ab02:	bf04      	itt	eq
 800ab04:	089b      	lsreq	r3, r3, #2
 800ab06:	3002      	addeq	r0, #2
 800ab08:	07da      	lsls	r2, r3, #31
 800ab0a:	d403      	bmi.n	800ab14 <__lo0bits+0x50>
 800ab0c:	085b      	lsrs	r3, r3, #1
 800ab0e:	f100 0001 	add.w	r0, r0, #1
 800ab12:	d005      	beq.n	800ab20 <__lo0bits+0x5c>
 800ab14:	600b      	str	r3, [r1, #0]
 800ab16:	4770      	bx	lr
 800ab18:	4610      	mov	r0, r2
 800ab1a:	e7e8      	b.n	800aaee <__lo0bits+0x2a>
 800ab1c:	2000      	movs	r0, #0
 800ab1e:	4770      	bx	lr
 800ab20:	2020      	movs	r0, #32
 800ab22:	4770      	bx	lr

0800ab24 <__i2b>:
 800ab24:	b510      	push	{r4, lr}
 800ab26:	460c      	mov	r4, r1
 800ab28:	2101      	movs	r1, #1
 800ab2a:	f7ff feb5 	bl	800a898 <_Balloc>
 800ab2e:	4602      	mov	r2, r0
 800ab30:	b928      	cbnz	r0, 800ab3e <__i2b+0x1a>
 800ab32:	4b05      	ldr	r3, [pc, #20]	; (800ab48 <__i2b+0x24>)
 800ab34:	4805      	ldr	r0, [pc, #20]	; (800ab4c <__i2b+0x28>)
 800ab36:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800ab3a:	f000 ffad 	bl	800ba98 <__assert_func>
 800ab3e:	2301      	movs	r3, #1
 800ab40:	6144      	str	r4, [r0, #20]
 800ab42:	6103      	str	r3, [r0, #16]
 800ab44:	bd10      	pop	{r4, pc}
 800ab46:	bf00      	nop
 800ab48:	0800c1fc 	.word	0x0800c1fc
 800ab4c:	0800c2f0 	.word	0x0800c2f0

0800ab50 <__multiply>:
 800ab50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab54:	4614      	mov	r4, r2
 800ab56:	690a      	ldr	r2, [r1, #16]
 800ab58:	6923      	ldr	r3, [r4, #16]
 800ab5a:	429a      	cmp	r2, r3
 800ab5c:	bfb8      	it	lt
 800ab5e:	460b      	movlt	r3, r1
 800ab60:	460d      	mov	r5, r1
 800ab62:	bfbc      	itt	lt
 800ab64:	4625      	movlt	r5, r4
 800ab66:	461c      	movlt	r4, r3
 800ab68:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800ab6c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800ab70:	68ab      	ldr	r3, [r5, #8]
 800ab72:	6869      	ldr	r1, [r5, #4]
 800ab74:	eb0a 0709 	add.w	r7, sl, r9
 800ab78:	42bb      	cmp	r3, r7
 800ab7a:	b085      	sub	sp, #20
 800ab7c:	bfb8      	it	lt
 800ab7e:	3101      	addlt	r1, #1
 800ab80:	f7ff fe8a 	bl	800a898 <_Balloc>
 800ab84:	b930      	cbnz	r0, 800ab94 <__multiply+0x44>
 800ab86:	4602      	mov	r2, r0
 800ab88:	4b42      	ldr	r3, [pc, #264]	; (800ac94 <__multiply+0x144>)
 800ab8a:	4843      	ldr	r0, [pc, #268]	; (800ac98 <__multiply+0x148>)
 800ab8c:	f240 115d 	movw	r1, #349	; 0x15d
 800ab90:	f000 ff82 	bl	800ba98 <__assert_func>
 800ab94:	f100 0614 	add.w	r6, r0, #20
 800ab98:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800ab9c:	4633      	mov	r3, r6
 800ab9e:	2200      	movs	r2, #0
 800aba0:	4543      	cmp	r3, r8
 800aba2:	d31e      	bcc.n	800abe2 <__multiply+0x92>
 800aba4:	f105 0c14 	add.w	ip, r5, #20
 800aba8:	f104 0314 	add.w	r3, r4, #20
 800abac:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800abb0:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800abb4:	9202      	str	r2, [sp, #8]
 800abb6:	ebac 0205 	sub.w	r2, ip, r5
 800abba:	3a15      	subs	r2, #21
 800abbc:	f022 0203 	bic.w	r2, r2, #3
 800abc0:	3204      	adds	r2, #4
 800abc2:	f105 0115 	add.w	r1, r5, #21
 800abc6:	458c      	cmp	ip, r1
 800abc8:	bf38      	it	cc
 800abca:	2204      	movcc	r2, #4
 800abcc:	9201      	str	r2, [sp, #4]
 800abce:	9a02      	ldr	r2, [sp, #8]
 800abd0:	9303      	str	r3, [sp, #12]
 800abd2:	429a      	cmp	r2, r3
 800abd4:	d808      	bhi.n	800abe8 <__multiply+0x98>
 800abd6:	2f00      	cmp	r7, #0
 800abd8:	dc55      	bgt.n	800ac86 <__multiply+0x136>
 800abda:	6107      	str	r7, [r0, #16]
 800abdc:	b005      	add	sp, #20
 800abde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abe2:	f843 2b04 	str.w	r2, [r3], #4
 800abe6:	e7db      	b.n	800aba0 <__multiply+0x50>
 800abe8:	f8b3 a000 	ldrh.w	sl, [r3]
 800abec:	f1ba 0f00 	cmp.w	sl, #0
 800abf0:	d020      	beq.n	800ac34 <__multiply+0xe4>
 800abf2:	f105 0e14 	add.w	lr, r5, #20
 800abf6:	46b1      	mov	r9, r6
 800abf8:	2200      	movs	r2, #0
 800abfa:	f85e 4b04 	ldr.w	r4, [lr], #4
 800abfe:	f8d9 b000 	ldr.w	fp, [r9]
 800ac02:	b2a1      	uxth	r1, r4
 800ac04:	fa1f fb8b 	uxth.w	fp, fp
 800ac08:	fb0a b101 	mla	r1, sl, r1, fp
 800ac0c:	4411      	add	r1, r2
 800ac0e:	f8d9 2000 	ldr.w	r2, [r9]
 800ac12:	0c24      	lsrs	r4, r4, #16
 800ac14:	0c12      	lsrs	r2, r2, #16
 800ac16:	fb0a 2404 	mla	r4, sl, r4, r2
 800ac1a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800ac1e:	b289      	uxth	r1, r1
 800ac20:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800ac24:	45f4      	cmp	ip, lr
 800ac26:	f849 1b04 	str.w	r1, [r9], #4
 800ac2a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800ac2e:	d8e4      	bhi.n	800abfa <__multiply+0xaa>
 800ac30:	9901      	ldr	r1, [sp, #4]
 800ac32:	5072      	str	r2, [r6, r1]
 800ac34:	9a03      	ldr	r2, [sp, #12]
 800ac36:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ac3a:	3304      	adds	r3, #4
 800ac3c:	f1b9 0f00 	cmp.w	r9, #0
 800ac40:	d01f      	beq.n	800ac82 <__multiply+0x132>
 800ac42:	6834      	ldr	r4, [r6, #0]
 800ac44:	f105 0114 	add.w	r1, r5, #20
 800ac48:	46b6      	mov	lr, r6
 800ac4a:	f04f 0a00 	mov.w	sl, #0
 800ac4e:	880a      	ldrh	r2, [r1, #0]
 800ac50:	f8be b002 	ldrh.w	fp, [lr, #2]
 800ac54:	fb09 b202 	mla	r2, r9, r2, fp
 800ac58:	4492      	add	sl, r2
 800ac5a:	b2a4      	uxth	r4, r4
 800ac5c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800ac60:	f84e 4b04 	str.w	r4, [lr], #4
 800ac64:	f851 4b04 	ldr.w	r4, [r1], #4
 800ac68:	f8be 2000 	ldrh.w	r2, [lr]
 800ac6c:	0c24      	lsrs	r4, r4, #16
 800ac6e:	fb09 2404 	mla	r4, r9, r4, r2
 800ac72:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800ac76:	458c      	cmp	ip, r1
 800ac78:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800ac7c:	d8e7      	bhi.n	800ac4e <__multiply+0xfe>
 800ac7e:	9a01      	ldr	r2, [sp, #4]
 800ac80:	50b4      	str	r4, [r6, r2]
 800ac82:	3604      	adds	r6, #4
 800ac84:	e7a3      	b.n	800abce <__multiply+0x7e>
 800ac86:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d1a5      	bne.n	800abda <__multiply+0x8a>
 800ac8e:	3f01      	subs	r7, #1
 800ac90:	e7a1      	b.n	800abd6 <__multiply+0x86>
 800ac92:	bf00      	nop
 800ac94:	0800c1fc 	.word	0x0800c1fc
 800ac98:	0800c2f0 	.word	0x0800c2f0

0800ac9c <__pow5mult>:
 800ac9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aca0:	4615      	mov	r5, r2
 800aca2:	f012 0203 	ands.w	r2, r2, #3
 800aca6:	4606      	mov	r6, r0
 800aca8:	460f      	mov	r7, r1
 800acaa:	d007      	beq.n	800acbc <__pow5mult+0x20>
 800acac:	4c25      	ldr	r4, [pc, #148]	; (800ad44 <__pow5mult+0xa8>)
 800acae:	3a01      	subs	r2, #1
 800acb0:	2300      	movs	r3, #0
 800acb2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800acb6:	f7ff fe51 	bl	800a95c <__multadd>
 800acba:	4607      	mov	r7, r0
 800acbc:	10ad      	asrs	r5, r5, #2
 800acbe:	d03d      	beq.n	800ad3c <__pow5mult+0xa0>
 800acc0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800acc2:	b97c      	cbnz	r4, 800ace4 <__pow5mult+0x48>
 800acc4:	2010      	movs	r0, #16
 800acc6:	f7ff fdbf 	bl	800a848 <malloc>
 800acca:	4602      	mov	r2, r0
 800accc:	6270      	str	r0, [r6, #36]	; 0x24
 800acce:	b928      	cbnz	r0, 800acdc <__pow5mult+0x40>
 800acd0:	4b1d      	ldr	r3, [pc, #116]	; (800ad48 <__pow5mult+0xac>)
 800acd2:	481e      	ldr	r0, [pc, #120]	; (800ad4c <__pow5mult+0xb0>)
 800acd4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800acd8:	f000 fede 	bl	800ba98 <__assert_func>
 800acdc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ace0:	6004      	str	r4, [r0, #0]
 800ace2:	60c4      	str	r4, [r0, #12]
 800ace4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ace8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800acec:	b94c      	cbnz	r4, 800ad02 <__pow5mult+0x66>
 800acee:	f240 2171 	movw	r1, #625	; 0x271
 800acf2:	4630      	mov	r0, r6
 800acf4:	f7ff ff16 	bl	800ab24 <__i2b>
 800acf8:	2300      	movs	r3, #0
 800acfa:	f8c8 0008 	str.w	r0, [r8, #8]
 800acfe:	4604      	mov	r4, r0
 800ad00:	6003      	str	r3, [r0, #0]
 800ad02:	f04f 0900 	mov.w	r9, #0
 800ad06:	07eb      	lsls	r3, r5, #31
 800ad08:	d50a      	bpl.n	800ad20 <__pow5mult+0x84>
 800ad0a:	4639      	mov	r1, r7
 800ad0c:	4622      	mov	r2, r4
 800ad0e:	4630      	mov	r0, r6
 800ad10:	f7ff ff1e 	bl	800ab50 <__multiply>
 800ad14:	4639      	mov	r1, r7
 800ad16:	4680      	mov	r8, r0
 800ad18:	4630      	mov	r0, r6
 800ad1a:	f7ff fdfd 	bl	800a918 <_Bfree>
 800ad1e:	4647      	mov	r7, r8
 800ad20:	106d      	asrs	r5, r5, #1
 800ad22:	d00b      	beq.n	800ad3c <__pow5mult+0xa0>
 800ad24:	6820      	ldr	r0, [r4, #0]
 800ad26:	b938      	cbnz	r0, 800ad38 <__pow5mult+0x9c>
 800ad28:	4622      	mov	r2, r4
 800ad2a:	4621      	mov	r1, r4
 800ad2c:	4630      	mov	r0, r6
 800ad2e:	f7ff ff0f 	bl	800ab50 <__multiply>
 800ad32:	6020      	str	r0, [r4, #0]
 800ad34:	f8c0 9000 	str.w	r9, [r0]
 800ad38:	4604      	mov	r4, r0
 800ad3a:	e7e4      	b.n	800ad06 <__pow5mult+0x6a>
 800ad3c:	4638      	mov	r0, r7
 800ad3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad42:	bf00      	nop
 800ad44:	0800c440 	.word	0x0800c440
 800ad48:	0800c186 	.word	0x0800c186
 800ad4c:	0800c2f0 	.word	0x0800c2f0

0800ad50 <__lshift>:
 800ad50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad54:	460c      	mov	r4, r1
 800ad56:	6849      	ldr	r1, [r1, #4]
 800ad58:	6923      	ldr	r3, [r4, #16]
 800ad5a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ad5e:	68a3      	ldr	r3, [r4, #8]
 800ad60:	4607      	mov	r7, r0
 800ad62:	4691      	mov	r9, r2
 800ad64:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ad68:	f108 0601 	add.w	r6, r8, #1
 800ad6c:	42b3      	cmp	r3, r6
 800ad6e:	db0b      	blt.n	800ad88 <__lshift+0x38>
 800ad70:	4638      	mov	r0, r7
 800ad72:	f7ff fd91 	bl	800a898 <_Balloc>
 800ad76:	4605      	mov	r5, r0
 800ad78:	b948      	cbnz	r0, 800ad8e <__lshift+0x3e>
 800ad7a:	4602      	mov	r2, r0
 800ad7c:	4b28      	ldr	r3, [pc, #160]	; (800ae20 <__lshift+0xd0>)
 800ad7e:	4829      	ldr	r0, [pc, #164]	; (800ae24 <__lshift+0xd4>)
 800ad80:	f240 11d9 	movw	r1, #473	; 0x1d9
 800ad84:	f000 fe88 	bl	800ba98 <__assert_func>
 800ad88:	3101      	adds	r1, #1
 800ad8a:	005b      	lsls	r3, r3, #1
 800ad8c:	e7ee      	b.n	800ad6c <__lshift+0x1c>
 800ad8e:	2300      	movs	r3, #0
 800ad90:	f100 0114 	add.w	r1, r0, #20
 800ad94:	f100 0210 	add.w	r2, r0, #16
 800ad98:	4618      	mov	r0, r3
 800ad9a:	4553      	cmp	r3, sl
 800ad9c:	db33      	blt.n	800ae06 <__lshift+0xb6>
 800ad9e:	6920      	ldr	r0, [r4, #16]
 800ada0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ada4:	f104 0314 	add.w	r3, r4, #20
 800ada8:	f019 091f 	ands.w	r9, r9, #31
 800adac:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800adb0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800adb4:	d02b      	beq.n	800ae0e <__lshift+0xbe>
 800adb6:	f1c9 0e20 	rsb	lr, r9, #32
 800adba:	468a      	mov	sl, r1
 800adbc:	2200      	movs	r2, #0
 800adbe:	6818      	ldr	r0, [r3, #0]
 800adc0:	fa00 f009 	lsl.w	r0, r0, r9
 800adc4:	4302      	orrs	r2, r0
 800adc6:	f84a 2b04 	str.w	r2, [sl], #4
 800adca:	f853 2b04 	ldr.w	r2, [r3], #4
 800adce:	459c      	cmp	ip, r3
 800add0:	fa22 f20e 	lsr.w	r2, r2, lr
 800add4:	d8f3      	bhi.n	800adbe <__lshift+0x6e>
 800add6:	ebac 0304 	sub.w	r3, ip, r4
 800adda:	3b15      	subs	r3, #21
 800addc:	f023 0303 	bic.w	r3, r3, #3
 800ade0:	3304      	adds	r3, #4
 800ade2:	f104 0015 	add.w	r0, r4, #21
 800ade6:	4584      	cmp	ip, r0
 800ade8:	bf38      	it	cc
 800adea:	2304      	movcc	r3, #4
 800adec:	50ca      	str	r2, [r1, r3]
 800adee:	b10a      	cbz	r2, 800adf4 <__lshift+0xa4>
 800adf0:	f108 0602 	add.w	r6, r8, #2
 800adf4:	3e01      	subs	r6, #1
 800adf6:	4638      	mov	r0, r7
 800adf8:	612e      	str	r6, [r5, #16]
 800adfa:	4621      	mov	r1, r4
 800adfc:	f7ff fd8c 	bl	800a918 <_Bfree>
 800ae00:	4628      	mov	r0, r5
 800ae02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae06:	f842 0f04 	str.w	r0, [r2, #4]!
 800ae0a:	3301      	adds	r3, #1
 800ae0c:	e7c5      	b.n	800ad9a <__lshift+0x4a>
 800ae0e:	3904      	subs	r1, #4
 800ae10:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae14:	f841 2f04 	str.w	r2, [r1, #4]!
 800ae18:	459c      	cmp	ip, r3
 800ae1a:	d8f9      	bhi.n	800ae10 <__lshift+0xc0>
 800ae1c:	e7ea      	b.n	800adf4 <__lshift+0xa4>
 800ae1e:	bf00      	nop
 800ae20:	0800c1fc 	.word	0x0800c1fc
 800ae24:	0800c2f0 	.word	0x0800c2f0

0800ae28 <__mcmp>:
 800ae28:	b530      	push	{r4, r5, lr}
 800ae2a:	6902      	ldr	r2, [r0, #16]
 800ae2c:	690c      	ldr	r4, [r1, #16]
 800ae2e:	1b12      	subs	r2, r2, r4
 800ae30:	d10e      	bne.n	800ae50 <__mcmp+0x28>
 800ae32:	f100 0314 	add.w	r3, r0, #20
 800ae36:	3114      	adds	r1, #20
 800ae38:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800ae3c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ae40:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800ae44:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ae48:	42a5      	cmp	r5, r4
 800ae4a:	d003      	beq.n	800ae54 <__mcmp+0x2c>
 800ae4c:	d305      	bcc.n	800ae5a <__mcmp+0x32>
 800ae4e:	2201      	movs	r2, #1
 800ae50:	4610      	mov	r0, r2
 800ae52:	bd30      	pop	{r4, r5, pc}
 800ae54:	4283      	cmp	r3, r0
 800ae56:	d3f3      	bcc.n	800ae40 <__mcmp+0x18>
 800ae58:	e7fa      	b.n	800ae50 <__mcmp+0x28>
 800ae5a:	f04f 32ff 	mov.w	r2, #4294967295
 800ae5e:	e7f7      	b.n	800ae50 <__mcmp+0x28>

0800ae60 <__mdiff>:
 800ae60:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae64:	460c      	mov	r4, r1
 800ae66:	4606      	mov	r6, r0
 800ae68:	4611      	mov	r1, r2
 800ae6a:	4620      	mov	r0, r4
 800ae6c:	4617      	mov	r7, r2
 800ae6e:	f7ff ffdb 	bl	800ae28 <__mcmp>
 800ae72:	1e05      	subs	r5, r0, #0
 800ae74:	d110      	bne.n	800ae98 <__mdiff+0x38>
 800ae76:	4629      	mov	r1, r5
 800ae78:	4630      	mov	r0, r6
 800ae7a:	f7ff fd0d 	bl	800a898 <_Balloc>
 800ae7e:	b930      	cbnz	r0, 800ae8e <__mdiff+0x2e>
 800ae80:	4b39      	ldr	r3, [pc, #228]	; (800af68 <__mdiff+0x108>)
 800ae82:	4602      	mov	r2, r0
 800ae84:	f240 2132 	movw	r1, #562	; 0x232
 800ae88:	4838      	ldr	r0, [pc, #224]	; (800af6c <__mdiff+0x10c>)
 800ae8a:	f000 fe05 	bl	800ba98 <__assert_func>
 800ae8e:	2301      	movs	r3, #1
 800ae90:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ae94:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae98:	bfa4      	itt	ge
 800ae9a:	463b      	movge	r3, r7
 800ae9c:	4627      	movge	r7, r4
 800ae9e:	4630      	mov	r0, r6
 800aea0:	6879      	ldr	r1, [r7, #4]
 800aea2:	bfa6      	itte	ge
 800aea4:	461c      	movge	r4, r3
 800aea6:	2500      	movge	r5, #0
 800aea8:	2501      	movlt	r5, #1
 800aeaa:	f7ff fcf5 	bl	800a898 <_Balloc>
 800aeae:	b920      	cbnz	r0, 800aeba <__mdiff+0x5a>
 800aeb0:	4b2d      	ldr	r3, [pc, #180]	; (800af68 <__mdiff+0x108>)
 800aeb2:	4602      	mov	r2, r0
 800aeb4:	f44f 7110 	mov.w	r1, #576	; 0x240
 800aeb8:	e7e6      	b.n	800ae88 <__mdiff+0x28>
 800aeba:	693e      	ldr	r6, [r7, #16]
 800aebc:	60c5      	str	r5, [r0, #12]
 800aebe:	6925      	ldr	r5, [r4, #16]
 800aec0:	f107 0114 	add.w	r1, r7, #20
 800aec4:	f104 0914 	add.w	r9, r4, #20
 800aec8:	f100 0e14 	add.w	lr, r0, #20
 800aecc:	f107 0210 	add.w	r2, r7, #16
 800aed0:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800aed4:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800aed8:	46f2      	mov	sl, lr
 800aeda:	2700      	movs	r7, #0
 800aedc:	f859 3b04 	ldr.w	r3, [r9], #4
 800aee0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800aee4:	fa1f f883 	uxth.w	r8, r3
 800aee8:	fa17 f78b 	uxtah	r7, r7, fp
 800aeec:	0c1b      	lsrs	r3, r3, #16
 800aeee:	eba7 0808 	sub.w	r8, r7, r8
 800aef2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800aef6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800aefa:	fa1f f888 	uxth.w	r8, r8
 800aefe:	141f      	asrs	r7, r3, #16
 800af00:	454d      	cmp	r5, r9
 800af02:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800af06:	f84a 3b04 	str.w	r3, [sl], #4
 800af0a:	d8e7      	bhi.n	800aedc <__mdiff+0x7c>
 800af0c:	1b2b      	subs	r3, r5, r4
 800af0e:	3b15      	subs	r3, #21
 800af10:	f023 0303 	bic.w	r3, r3, #3
 800af14:	3304      	adds	r3, #4
 800af16:	3415      	adds	r4, #21
 800af18:	42a5      	cmp	r5, r4
 800af1a:	bf38      	it	cc
 800af1c:	2304      	movcc	r3, #4
 800af1e:	4419      	add	r1, r3
 800af20:	4473      	add	r3, lr
 800af22:	469e      	mov	lr, r3
 800af24:	460d      	mov	r5, r1
 800af26:	4565      	cmp	r5, ip
 800af28:	d30e      	bcc.n	800af48 <__mdiff+0xe8>
 800af2a:	f10c 0203 	add.w	r2, ip, #3
 800af2e:	1a52      	subs	r2, r2, r1
 800af30:	f022 0203 	bic.w	r2, r2, #3
 800af34:	3903      	subs	r1, #3
 800af36:	458c      	cmp	ip, r1
 800af38:	bf38      	it	cc
 800af3a:	2200      	movcc	r2, #0
 800af3c:	441a      	add	r2, r3
 800af3e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800af42:	b17b      	cbz	r3, 800af64 <__mdiff+0x104>
 800af44:	6106      	str	r6, [r0, #16]
 800af46:	e7a5      	b.n	800ae94 <__mdiff+0x34>
 800af48:	f855 8b04 	ldr.w	r8, [r5], #4
 800af4c:	fa17 f488 	uxtah	r4, r7, r8
 800af50:	1422      	asrs	r2, r4, #16
 800af52:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800af56:	b2a4      	uxth	r4, r4
 800af58:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800af5c:	f84e 4b04 	str.w	r4, [lr], #4
 800af60:	1417      	asrs	r7, r2, #16
 800af62:	e7e0      	b.n	800af26 <__mdiff+0xc6>
 800af64:	3e01      	subs	r6, #1
 800af66:	e7ea      	b.n	800af3e <__mdiff+0xde>
 800af68:	0800c1fc 	.word	0x0800c1fc
 800af6c:	0800c2f0 	.word	0x0800c2f0

0800af70 <__ulp>:
 800af70:	b082      	sub	sp, #8
 800af72:	ed8d 0b00 	vstr	d0, [sp]
 800af76:	9b01      	ldr	r3, [sp, #4]
 800af78:	4912      	ldr	r1, [pc, #72]	; (800afc4 <__ulp+0x54>)
 800af7a:	4019      	ands	r1, r3
 800af7c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800af80:	2900      	cmp	r1, #0
 800af82:	dd05      	ble.n	800af90 <__ulp+0x20>
 800af84:	2200      	movs	r2, #0
 800af86:	460b      	mov	r3, r1
 800af88:	ec43 2b10 	vmov	d0, r2, r3
 800af8c:	b002      	add	sp, #8
 800af8e:	4770      	bx	lr
 800af90:	4249      	negs	r1, r1
 800af92:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800af96:	ea4f 5021 	mov.w	r0, r1, asr #20
 800af9a:	f04f 0200 	mov.w	r2, #0
 800af9e:	f04f 0300 	mov.w	r3, #0
 800afa2:	da04      	bge.n	800afae <__ulp+0x3e>
 800afa4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800afa8:	fa41 f300 	asr.w	r3, r1, r0
 800afac:	e7ec      	b.n	800af88 <__ulp+0x18>
 800afae:	f1a0 0114 	sub.w	r1, r0, #20
 800afb2:	291e      	cmp	r1, #30
 800afb4:	bfda      	itte	le
 800afb6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800afba:	fa20 f101 	lsrle.w	r1, r0, r1
 800afbe:	2101      	movgt	r1, #1
 800afc0:	460a      	mov	r2, r1
 800afc2:	e7e1      	b.n	800af88 <__ulp+0x18>
 800afc4:	7ff00000 	.word	0x7ff00000

0800afc8 <__b2d>:
 800afc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afca:	6905      	ldr	r5, [r0, #16]
 800afcc:	f100 0714 	add.w	r7, r0, #20
 800afd0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800afd4:	1f2e      	subs	r6, r5, #4
 800afd6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800afda:	4620      	mov	r0, r4
 800afdc:	f7ff fd52 	bl	800aa84 <__hi0bits>
 800afe0:	f1c0 0320 	rsb	r3, r0, #32
 800afe4:	280a      	cmp	r0, #10
 800afe6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800b064 <__b2d+0x9c>
 800afea:	600b      	str	r3, [r1, #0]
 800afec:	dc14      	bgt.n	800b018 <__b2d+0x50>
 800afee:	f1c0 0e0b 	rsb	lr, r0, #11
 800aff2:	fa24 f10e 	lsr.w	r1, r4, lr
 800aff6:	42b7      	cmp	r7, r6
 800aff8:	ea41 030c 	orr.w	r3, r1, ip
 800affc:	bf34      	ite	cc
 800affe:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b002:	2100      	movcs	r1, #0
 800b004:	3015      	adds	r0, #21
 800b006:	fa04 f000 	lsl.w	r0, r4, r0
 800b00a:	fa21 f10e 	lsr.w	r1, r1, lr
 800b00e:	ea40 0201 	orr.w	r2, r0, r1
 800b012:	ec43 2b10 	vmov	d0, r2, r3
 800b016:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b018:	42b7      	cmp	r7, r6
 800b01a:	bf3a      	itte	cc
 800b01c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b020:	f1a5 0608 	subcc.w	r6, r5, #8
 800b024:	2100      	movcs	r1, #0
 800b026:	380b      	subs	r0, #11
 800b028:	d017      	beq.n	800b05a <__b2d+0x92>
 800b02a:	f1c0 0c20 	rsb	ip, r0, #32
 800b02e:	fa04 f500 	lsl.w	r5, r4, r0
 800b032:	42be      	cmp	r6, r7
 800b034:	fa21 f40c 	lsr.w	r4, r1, ip
 800b038:	ea45 0504 	orr.w	r5, r5, r4
 800b03c:	bf8c      	ite	hi
 800b03e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800b042:	2400      	movls	r4, #0
 800b044:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800b048:	fa01 f000 	lsl.w	r0, r1, r0
 800b04c:	fa24 f40c 	lsr.w	r4, r4, ip
 800b050:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800b054:	ea40 0204 	orr.w	r2, r0, r4
 800b058:	e7db      	b.n	800b012 <__b2d+0x4a>
 800b05a:	ea44 030c 	orr.w	r3, r4, ip
 800b05e:	460a      	mov	r2, r1
 800b060:	e7d7      	b.n	800b012 <__b2d+0x4a>
 800b062:	bf00      	nop
 800b064:	3ff00000 	.word	0x3ff00000

0800b068 <__d2b>:
 800b068:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b06c:	4689      	mov	r9, r1
 800b06e:	2101      	movs	r1, #1
 800b070:	ec57 6b10 	vmov	r6, r7, d0
 800b074:	4690      	mov	r8, r2
 800b076:	f7ff fc0f 	bl	800a898 <_Balloc>
 800b07a:	4604      	mov	r4, r0
 800b07c:	b930      	cbnz	r0, 800b08c <__d2b+0x24>
 800b07e:	4602      	mov	r2, r0
 800b080:	4b25      	ldr	r3, [pc, #148]	; (800b118 <__d2b+0xb0>)
 800b082:	4826      	ldr	r0, [pc, #152]	; (800b11c <__d2b+0xb4>)
 800b084:	f240 310a 	movw	r1, #778	; 0x30a
 800b088:	f000 fd06 	bl	800ba98 <__assert_func>
 800b08c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b090:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b094:	bb35      	cbnz	r5, 800b0e4 <__d2b+0x7c>
 800b096:	2e00      	cmp	r6, #0
 800b098:	9301      	str	r3, [sp, #4]
 800b09a:	d028      	beq.n	800b0ee <__d2b+0x86>
 800b09c:	4668      	mov	r0, sp
 800b09e:	9600      	str	r6, [sp, #0]
 800b0a0:	f7ff fd10 	bl	800aac4 <__lo0bits>
 800b0a4:	9900      	ldr	r1, [sp, #0]
 800b0a6:	b300      	cbz	r0, 800b0ea <__d2b+0x82>
 800b0a8:	9a01      	ldr	r2, [sp, #4]
 800b0aa:	f1c0 0320 	rsb	r3, r0, #32
 800b0ae:	fa02 f303 	lsl.w	r3, r2, r3
 800b0b2:	430b      	orrs	r3, r1
 800b0b4:	40c2      	lsrs	r2, r0
 800b0b6:	6163      	str	r3, [r4, #20]
 800b0b8:	9201      	str	r2, [sp, #4]
 800b0ba:	9b01      	ldr	r3, [sp, #4]
 800b0bc:	61a3      	str	r3, [r4, #24]
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	bf14      	ite	ne
 800b0c2:	2202      	movne	r2, #2
 800b0c4:	2201      	moveq	r2, #1
 800b0c6:	6122      	str	r2, [r4, #16]
 800b0c8:	b1d5      	cbz	r5, 800b100 <__d2b+0x98>
 800b0ca:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b0ce:	4405      	add	r5, r0
 800b0d0:	f8c9 5000 	str.w	r5, [r9]
 800b0d4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b0d8:	f8c8 0000 	str.w	r0, [r8]
 800b0dc:	4620      	mov	r0, r4
 800b0de:	b003      	add	sp, #12
 800b0e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b0e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b0e8:	e7d5      	b.n	800b096 <__d2b+0x2e>
 800b0ea:	6161      	str	r1, [r4, #20]
 800b0ec:	e7e5      	b.n	800b0ba <__d2b+0x52>
 800b0ee:	a801      	add	r0, sp, #4
 800b0f0:	f7ff fce8 	bl	800aac4 <__lo0bits>
 800b0f4:	9b01      	ldr	r3, [sp, #4]
 800b0f6:	6163      	str	r3, [r4, #20]
 800b0f8:	2201      	movs	r2, #1
 800b0fa:	6122      	str	r2, [r4, #16]
 800b0fc:	3020      	adds	r0, #32
 800b0fe:	e7e3      	b.n	800b0c8 <__d2b+0x60>
 800b100:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b104:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b108:	f8c9 0000 	str.w	r0, [r9]
 800b10c:	6918      	ldr	r0, [r3, #16]
 800b10e:	f7ff fcb9 	bl	800aa84 <__hi0bits>
 800b112:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b116:	e7df      	b.n	800b0d8 <__d2b+0x70>
 800b118:	0800c1fc 	.word	0x0800c1fc
 800b11c:	0800c2f0 	.word	0x0800c2f0

0800b120 <__ratio>:
 800b120:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b124:	468a      	mov	sl, r1
 800b126:	4669      	mov	r1, sp
 800b128:	4683      	mov	fp, r0
 800b12a:	f7ff ff4d 	bl	800afc8 <__b2d>
 800b12e:	a901      	add	r1, sp, #4
 800b130:	4650      	mov	r0, sl
 800b132:	ec59 8b10 	vmov	r8, r9, d0
 800b136:	ee10 6a10 	vmov	r6, s0
 800b13a:	f7ff ff45 	bl	800afc8 <__b2d>
 800b13e:	f8db 3010 	ldr.w	r3, [fp, #16]
 800b142:	f8da 2010 	ldr.w	r2, [sl, #16]
 800b146:	eba3 0c02 	sub.w	ip, r3, r2
 800b14a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b14e:	1a9b      	subs	r3, r3, r2
 800b150:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800b154:	ec55 4b10 	vmov	r4, r5, d0
 800b158:	2b00      	cmp	r3, #0
 800b15a:	ee10 0a10 	vmov	r0, s0
 800b15e:	bfce      	itee	gt
 800b160:	464a      	movgt	r2, r9
 800b162:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b166:	462a      	movle	r2, r5
 800b168:	464f      	mov	r7, r9
 800b16a:	4629      	mov	r1, r5
 800b16c:	bfcc      	ite	gt
 800b16e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b172:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800b176:	ec47 6b17 	vmov	d7, r6, r7
 800b17a:	ec41 0b16 	vmov	d6, r0, r1
 800b17e:	ee87 0b06 	vdiv.f64	d0, d7, d6
 800b182:	b003      	add	sp, #12
 800b184:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b188 <__copybits>:
 800b188:	3901      	subs	r1, #1
 800b18a:	b570      	push	{r4, r5, r6, lr}
 800b18c:	1149      	asrs	r1, r1, #5
 800b18e:	6914      	ldr	r4, [r2, #16]
 800b190:	3101      	adds	r1, #1
 800b192:	f102 0314 	add.w	r3, r2, #20
 800b196:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b19a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b19e:	1f05      	subs	r5, r0, #4
 800b1a0:	42a3      	cmp	r3, r4
 800b1a2:	d30c      	bcc.n	800b1be <__copybits+0x36>
 800b1a4:	1aa3      	subs	r3, r4, r2
 800b1a6:	3b11      	subs	r3, #17
 800b1a8:	f023 0303 	bic.w	r3, r3, #3
 800b1ac:	3211      	adds	r2, #17
 800b1ae:	42a2      	cmp	r2, r4
 800b1b0:	bf88      	it	hi
 800b1b2:	2300      	movhi	r3, #0
 800b1b4:	4418      	add	r0, r3
 800b1b6:	2300      	movs	r3, #0
 800b1b8:	4288      	cmp	r0, r1
 800b1ba:	d305      	bcc.n	800b1c8 <__copybits+0x40>
 800b1bc:	bd70      	pop	{r4, r5, r6, pc}
 800b1be:	f853 6b04 	ldr.w	r6, [r3], #4
 800b1c2:	f845 6f04 	str.w	r6, [r5, #4]!
 800b1c6:	e7eb      	b.n	800b1a0 <__copybits+0x18>
 800b1c8:	f840 3b04 	str.w	r3, [r0], #4
 800b1cc:	e7f4      	b.n	800b1b8 <__copybits+0x30>

0800b1ce <__any_on>:
 800b1ce:	f100 0214 	add.w	r2, r0, #20
 800b1d2:	6900      	ldr	r0, [r0, #16]
 800b1d4:	114b      	asrs	r3, r1, #5
 800b1d6:	4298      	cmp	r0, r3
 800b1d8:	b510      	push	{r4, lr}
 800b1da:	db11      	blt.n	800b200 <__any_on+0x32>
 800b1dc:	dd0a      	ble.n	800b1f4 <__any_on+0x26>
 800b1de:	f011 011f 	ands.w	r1, r1, #31
 800b1e2:	d007      	beq.n	800b1f4 <__any_on+0x26>
 800b1e4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b1e8:	fa24 f001 	lsr.w	r0, r4, r1
 800b1ec:	fa00 f101 	lsl.w	r1, r0, r1
 800b1f0:	428c      	cmp	r4, r1
 800b1f2:	d10b      	bne.n	800b20c <__any_on+0x3e>
 800b1f4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b1f8:	4293      	cmp	r3, r2
 800b1fa:	d803      	bhi.n	800b204 <__any_on+0x36>
 800b1fc:	2000      	movs	r0, #0
 800b1fe:	bd10      	pop	{r4, pc}
 800b200:	4603      	mov	r3, r0
 800b202:	e7f7      	b.n	800b1f4 <__any_on+0x26>
 800b204:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b208:	2900      	cmp	r1, #0
 800b20a:	d0f5      	beq.n	800b1f8 <__any_on+0x2a>
 800b20c:	2001      	movs	r0, #1
 800b20e:	e7f6      	b.n	800b1fe <__any_on+0x30>

0800b210 <_calloc_r>:
 800b210:	b513      	push	{r0, r1, r4, lr}
 800b212:	434a      	muls	r2, r1
 800b214:	4611      	mov	r1, r2
 800b216:	9201      	str	r2, [sp, #4]
 800b218:	f000 f85a 	bl	800b2d0 <_malloc_r>
 800b21c:	4604      	mov	r4, r0
 800b21e:	b118      	cbz	r0, 800b228 <_calloc_r+0x18>
 800b220:	9a01      	ldr	r2, [sp, #4]
 800b222:	2100      	movs	r1, #0
 800b224:	f7fc f916 	bl	8007454 <memset>
 800b228:	4620      	mov	r0, r4
 800b22a:	b002      	add	sp, #8
 800b22c:	bd10      	pop	{r4, pc}
	...

0800b230 <_free_r>:
 800b230:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b232:	2900      	cmp	r1, #0
 800b234:	d048      	beq.n	800b2c8 <_free_r+0x98>
 800b236:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b23a:	9001      	str	r0, [sp, #4]
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	f1a1 0404 	sub.w	r4, r1, #4
 800b242:	bfb8      	it	lt
 800b244:	18e4      	addlt	r4, r4, r3
 800b246:	f000 fcb5 	bl	800bbb4 <__malloc_lock>
 800b24a:	4a20      	ldr	r2, [pc, #128]	; (800b2cc <_free_r+0x9c>)
 800b24c:	9801      	ldr	r0, [sp, #4]
 800b24e:	6813      	ldr	r3, [r2, #0]
 800b250:	4615      	mov	r5, r2
 800b252:	b933      	cbnz	r3, 800b262 <_free_r+0x32>
 800b254:	6063      	str	r3, [r4, #4]
 800b256:	6014      	str	r4, [r2, #0]
 800b258:	b003      	add	sp, #12
 800b25a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b25e:	f000 bcaf 	b.w	800bbc0 <__malloc_unlock>
 800b262:	42a3      	cmp	r3, r4
 800b264:	d90b      	bls.n	800b27e <_free_r+0x4e>
 800b266:	6821      	ldr	r1, [r4, #0]
 800b268:	1862      	adds	r2, r4, r1
 800b26a:	4293      	cmp	r3, r2
 800b26c:	bf04      	itt	eq
 800b26e:	681a      	ldreq	r2, [r3, #0]
 800b270:	685b      	ldreq	r3, [r3, #4]
 800b272:	6063      	str	r3, [r4, #4]
 800b274:	bf04      	itt	eq
 800b276:	1852      	addeq	r2, r2, r1
 800b278:	6022      	streq	r2, [r4, #0]
 800b27a:	602c      	str	r4, [r5, #0]
 800b27c:	e7ec      	b.n	800b258 <_free_r+0x28>
 800b27e:	461a      	mov	r2, r3
 800b280:	685b      	ldr	r3, [r3, #4]
 800b282:	b10b      	cbz	r3, 800b288 <_free_r+0x58>
 800b284:	42a3      	cmp	r3, r4
 800b286:	d9fa      	bls.n	800b27e <_free_r+0x4e>
 800b288:	6811      	ldr	r1, [r2, #0]
 800b28a:	1855      	adds	r5, r2, r1
 800b28c:	42a5      	cmp	r5, r4
 800b28e:	d10b      	bne.n	800b2a8 <_free_r+0x78>
 800b290:	6824      	ldr	r4, [r4, #0]
 800b292:	4421      	add	r1, r4
 800b294:	1854      	adds	r4, r2, r1
 800b296:	42a3      	cmp	r3, r4
 800b298:	6011      	str	r1, [r2, #0]
 800b29a:	d1dd      	bne.n	800b258 <_free_r+0x28>
 800b29c:	681c      	ldr	r4, [r3, #0]
 800b29e:	685b      	ldr	r3, [r3, #4]
 800b2a0:	6053      	str	r3, [r2, #4]
 800b2a2:	4421      	add	r1, r4
 800b2a4:	6011      	str	r1, [r2, #0]
 800b2a6:	e7d7      	b.n	800b258 <_free_r+0x28>
 800b2a8:	d902      	bls.n	800b2b0 <_free_r+0x80>
 800b2aa:	230c      	movs	r3, #12
 800b2ac:	6003      	str	r3, [r0, #0]
 800b2ae:	e7d3      	b.n	800b258 <_free_r+0x28>
 800b2b0:	6825      	ldr	r5, [r4, #0]
 800b2b2:	1961      	adds	r1, r4, r5
 800b2b4:	428b      	cmp	r3, r1
 800b2b6:	bf04      	itt	eq
 800b2b8:	6819      	ldreq	r1, [r3, #0]
 800b2ba:	685b      	ldreq	r3, [r3, #4]
 800b2bc:	6063      	str	r3, [r4, #4]
 800b2be:	bf04      	itt	eq
 800b2c0:	1949      	addeq	r1, r1, r5
 800b2c2:	6021      	streq	r1, [r4, #0]
 800b2c4:	6054      	str	r4, [r2, #4]
 800b2c6:	e7c7      	b.n	800b258 <_free_r+0x28>
 800b2c8:	b003      	add	sp, #12
 800b2ca:	bd30      	pop	{r4, r5, pc}
 800b2cc:	20000308 	.word	0x20000308

0800b2d0 <_malloc_r>:
 800b2d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2d2:	1ccd      	adds	r5, r1, #3
 800b2d4:	f025 0503 	bic.w	r5, r5, #3
 800b2d8:	3508      	adds	r5, #8
 800b2da:	2d0c      	cmp	r5, #12
 800b2dc:	bf38      	it	cc
 800b2de:	250c      	movcc	r5, #12
 800b2e0:	2d00      	cmp	r5, #0
 800b2e2:	4606      	mov	r6, r0
 800b2e4:	db01      	blt.n	800b2ea <_malloc_r+0x1a>
 800b2e6:	42a9      	cmp	r1, r5
 800b2e8:	d903      	bls.n	800b2f2 <_malloc_r+0x22>
 800b2ea:	230c      	movs	r3, #12
 800b2ec:	6033      	str	r3, [r6, #0]
 800b2ee:	2000      	movs	r0, #0
 800b2f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b2f2:	f000 fc5f 	bl	800bbb4 <__malloc_lock>
 800b2f6:	4921      	ldr	r1, [pc, #132]	; (800b37c <_malloc_r+0xac>)
 800b2f8:	680a      	ldr	r2, [r1, #0]
 800b2fa:	4614      	mov	r4, r2
 800b2fc:	b99c      	cbnz	r4, 800b326 <_malloc_r+0x56>
 800b2fe:	4f20      	ldr	r7, [pc, #128]	; (800b380 <_malloc_r+0xb0>)
 800b300:	683b      	ldr	r3, [r7, #0]
 800b302:	b923      	cbnz	r3, 800b30e <_malloc_r+0x3e>
 800b304:	4621      	mov	r1, r4
 800b306:	4630      	mov	r0, r6
 800b308:	f000 fb42 	bl	800b990 <_sbrk_r>
 800b30c:	6038      	str	r0, [r7, #0]
 800b30e:	4629      	mov	r1, r5
 800b310:	4630      	mov	r0, r6
 800b312:	f000 fb3d 	bl	800b990 <_sbrk_r>
 800b316:	1c43      	adds	r3, r0, #1
 800b318:	d123      	bne.n	800b362 <_malloc_r+0x92>
 800b31a:	230c      	movs	r3, #12
 800b31c:	6033      	str	r3, [r6, #0]
 800b31e:	4630      	mov	r0, r6
 800b320:	f000 fc4e 	bl	800bbc0 <__malloc_unlock>
 800b324:	e7e3      	b.n	800b2ee <_malloc_r+0x1e>
 800b326:	6823      	ldr	r3, [r4, #0]
 800b328:	1b5b      	subs	r3, r3, r5
 800b32a:	d417      	bmi.n	800b35c <_malloc_r+0x8c>
 800b32c:	2b0b      	cmp	r3, #11
 800b32e:	d903      	bls.n	800b338 <_malloc_r+0x68>
 800b330:	6023      	str	r3, [r4, #0]
 800b332:	441c      	add	r4, r3
 800b334:	6025      	str	r5, [r4, #0]
 800b336:	e004      	b.n	800b342 <_malloc_r+0x72>
 800b338:	6863      	ldr	r3, [r4, #4]
 800b33a:	42a2      	cmp	r2, r4
 800b33c:	bf0c      	ite	eq
 800b33e:	600b      	streq	r3, [r1, #0]
 800b340:	6053      	strne	r3, [r2, #4]
 800b342:	4630      	mov	r0, r6
 800b344:	f000 fc3c 	bl	800bbc0 <__malloc_unlock>
 800b348:	f104 000b 	add.w	r0, r4, #11
 800b34c:	1d23      	adds	r3, r4, #4
 800b34e:	f020 0007 	bic.w	r0, r0, #7
 800b352:	1ac2      	subs	r2, r0, r3
 800b354:	d0cc      	beq.n	800b2f0 <_malloc_r+0x20>
 800b356:	1a1b      	subs	r3, r3, r0
 800b358:	50a3      	str	r3, [r4, r2]
 800b35a:	e7c9      	b.n	800b2f0 <_malloc_r+0x20>
 800b35c:	4622      	mov	r2, r4
 800b35e:	6864      	ldr	r4, [r4, #4]
 800b360:	e7cc      	b.n	800b2fc <_malloc_r+0x2c>
 800b362:	1cc4      	adds	r4, r0, #3
 800b364:	f024 0403 	bic.w	r4, r4, #3
 800b368:	42a0      	cmp	r0, r4
 800b36a:	d0e3      	beq.n	800b334 <_malloc_r+0x64>
 800b36c:	1a21      	subs	r1, r4, r0
 800b36e:	4630      	mov	r0, r6
 800b370:	f000 fb0e 	bl	800b990 <_sbrk_r>
 800b374:	3001      	adds	r0, #1
 800b376:	d1dd      	bne.n	800b334 <_malloc_r+0x64>
 800b378:	e7cf      	b.n	800b31a <_malloc_r+0x4a>
 800b37a:	bf00      	nop
 800b37c:	20000308 	.word	0x20000308
 800b380:	2000030c 	.word	0x2000030c

0800b384 <__ssputs_r>:
 800b384:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b388:	688e      	ldr	r6, [r1, #8]
 800b38a:	429e      	cmp	r6, r3
 800b38c:	4682      	mov	sl, r0
 800b38e:	460c      	mov	r4, r1
 800b390:	4690      	mov	r8, r2
 800b392:	461f      	mov	r7, r3
 800b394:	d838      	bhi.n	800b408 <__ssputs_r+0x84>
 800b396:	898a      	ldrh	r2, [r1, #12]
 800b398:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b39c:	d032      	beq.n	800b404 <__ssputs_r+0x80>
 800b39e:	6825      	ldr	r5, [r4, #0]
 800b3a0:	6909      	ldr	r1, [r1, #16]
 800b3a2:	eba5 0901 	sub.w	r9, r5, r1
 800b3a6:	6965      	ldr	r5, [r4, #20]
 800b3a8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b3ac:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b3b0:	3301      	adds	r3, #1
 800b3b2:	444b      	add	r3, r9
 800b3b4:	106d      	asrs	r5, r5, #1
 800b3b6:	429d      	cmp	r5, r3
 800b3b8:	bf38      	it	cc
 800b3ba:	461d      	movcc	r5, r3
 800b3bc:	0553      	lsls	r3, r2, #21
 800b3be:	d531      	bpl.n	800b424 <__ssputs_r+0xa0>
 800b3c0:	4629      	mov	r1, r5
 800b3c2:	f7ff ff85 	bl	800b2d0 <_malloc_r>
 800b3c6:	4606      	mov	r6, r0
 800b3c8:	b950      	cbnz	r0, 800b3e0 <__ssputs_r+0x5c>
 800b3ca:	230c      	movs	r3, #12
 800b3cc:	f8ca 3000 	str.w	r3, [sl]
 800b3d0:	89a3      	ldrh	r3, [r4, #12]
 800b3d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b3d6:	81a3      	strh	r3, [r4, #12]
 800b3d8:	f04f 30ff 	mov.w	r0, #4294967295
 800b3dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3e0:	6921      	ldr	r1, [r4, #16]
 800b3e2:	464a      	mov	r2, r9
 800b3e4:	f7ff fa4a 	bl	800a87c <memcpy>
 800b3e8:	89a3      	ldrh	r3, [r4, #12]
 800b3ea:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b3ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b3f2:	81a3      	strh	r3, [r4, #12]
 800b3f4:	6126      	str	r6, [r4, #16]
 800b3f6:	6165      	str	r5, [r4, #20]
 800b3f8:	444e      	add	r6, r9
 800b3fa:	eba5 0509 	sub.w	r5, r5, r9
 800b3fe:	6026      	str	r6, [r4, #0]
 800b400:	60a5      	str	r5, [r4, #8]
 800b402:	463e      	mov	r6, r7
 800b404:	42be      	cmp	r6, r7
 800b406:	d900      	bls.n	800b40a <__ssputs_r+0x86>
 800b408:	463e      	mov	r6, r7
 800b40a:	4632      	mov	r2, r6
 800b40c:	6820      	ldr	r0, [r4, #0]
 800b40e:	4641      	mov	r1, r8
 800b410:	f000 fbb6 	bl	800bb80 <memmove>
 800b414:	68a3      	ldr	r3, [r4, #8]
 800b416:	6822      	ldr	r2, [r4, #0]
 800b418:	1b9b      	subs	r3, r3, r6
 800b41a:	4432      	add	r2, r6
 800b41c:	60a3      	str	r3, [r4, #8]
 800b41e:	6022      	str	r2, [r4, #0]
 800b420:	2000      	movs	r0, #0
 800b422:	e7db      	b.n	800b3dc <__ssputs_r+0x58>
 800b424:	462a      	mov	r2, r5
 800b426:	f000 fbd1 	bl	800bbcc <_realloc_r>
 800b42a:	4606      	mov	r6, r0
 800b42c:	2800      	cmp	r0, #0
 800b42e:	d1e1      	bne.n	800b3f4 <__ssputs_r+0x70>
 800b430:	6921      	ldr	r1, [r4, #16]
 800b432:	4650      	mov	r0, sl
 800b434:	f7ff fefc 	bl	800b230 <_free_r>
 800b438:	e7c7      	b.n	800b3ca <__ssputs_r+0x46>
	...

0800b43c <_svfiprintf_r>:
 800b43c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b440:	4698      	mov	r8, r3
 800b442:	898b      	ldrh	r3, [r1, #12]
 800b444:	061b      	lsls	r3, r3, #24
 800b446:	b09d      	sub	sp, #116	; 0x74
 800b448:	4607      	mov	r7, r0
 800b44a:	460d      	mov	r5, r1
 800b44c:	4614      	mov	r4, r2
 800b44e:	d50e      	bpl.n	800b46e <_svfiprintf_r+0x32>
 800b450:	690b      	ldr	r3, [r1, #16]
 800b452:	b963      	cbnz	r3, 800b46e <_svfiprintf_r+0x32>
 800b454:	2140      	movs	r1, #64	; 0x40
 800b456:	f7ff ff3b 	bl	800b2d0 <_malloc_r>
 800b45a:	6028      	str	r0, [r5, #0]
 800b45c:	6128      	str	r0, [r5, #16]
 800b45e:	b920      	cbnz	r0, 800b46a <_svfiprintf_r+0x2e>
 800b460:	230c      	movs	r3, #12
 800b462:	603b      	str	r3, [r7, #0]
 800b464:	f04f 30ff 	mov.w	r0, #4294967295
 800b468:	e0d1      	b.n	800b60e <_svfiprintf_r+0x1d2>
 800b46a:	2340      	movs	r3, #64	; 0x40
 800b46c:	616b      	str	r3, [r5, #20]
 800b46e:	2300      	movs	r3, #0
 800b470:	9309      	str	r3, [sp, #36]	; 0x24
 800b472:	2320      	movs	r3, #32
 800b474:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b478:	f8cd 800c 	str.w	r8, [sp, #12]
 800b47c:	2330      	movs	r3, #48	; 0x30
 800b47e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b628 <_svfiprintf_r+0x1ec>
 800b482:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b486:	f04f 0901 	mov.w	r9, #1
 800b48a:	4623      	mov	r3, r4
 800b48c:	469a      	mov	sl, r3
 800b48e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b492:	b10a      	cbz	r2, 800b498 <_svfiprintf_r+0x5c>
 800b494:	2a25      	cmp	r2, #37	; 0x25
 800b496:	d1f9      	bne.n	800b48c <_svfiprintf_r+0x50>
 800b498:	ebba 0b04 	subs.w	fp, sl, r4
 800b49c:	d00b      	beq.n	800b4b6 <_svfiprintf_r+0x7a>
 800b49e:	465b      	mov	r3, fp
 800b4a0:	4622      	mov	r2, r4
 800b4a2:	4629      	mov	r1, r5
 800b4a4:	4638      	mov	r0, r7
 800b4a6:	f7ff ff6d 	bl	800b384 <__ssputs_r>
 800b4aa:	3001      	adds	r0, #1
 800b4ac:	f000 80aa 	beq.w	800b604 <_svfiprintf_r+0x1c8>
 800b4b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b4b2:	445a      	add	r2, fp
 800b4b4:	9209      	str	r2, [sp, #36]	; 0x24
 800b4b6:	f89a 3000 	ldrb.w	r3, [sl]
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	f000 80a2 	beq.w	800b604 <_svfiprintf_r+0x1c8>
 800b4c0:	2300      	movs	r3, #0
 800b4c2:	f04f 32ff 	mov.w	r2, #4294967295
 800b4c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b4ca:	f10a 0a01 	add.w	sl, sl, #1
 800b4ce:	9304      	str	r3, [sp, #16]
 800b4d0:	9307      	str	r3, [sp, #28]
 800b4d2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b4d6:	931a      	str	r3, [sp, #104]	; 0x68
 800b4d8:	4654      	mov	r4, sl
 800b4da:	2205      	movs	r2, #5
 800b4dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b4e0:	4851      	ldr	r0, [pc, #324]	; (800b628 <_svfiprintf_r+0x1ec>)
 800b4e2:	f7f4 feb5 	bl	8000250 <memchr>
 800b4e6:	9a04      	ldr	r2, [sp, #16]
 800b4e8:	b9d8      	cbnz	r0, 800b522 <_svfiprintf_r+0xe6>
 800b4ea:	06d0      	lsls	r0, r2, #27
 800b4ec:	bf44      	itt	mi
 800b4ee:	2320      	movmi	r3, #32
 800b4f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b4f4:	0711      	lsls	r1, r2, #28
 800b4f6:	bf44      	itt	mi
 800b4f8:	232b      	movmi	r3, #43	; 0x2b
 800b4fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b4fe:	f89a 3000 	ldrb.w	r3, [sl]
 800b502:	2b2a      	cmp	r3, #42	; 0x2a
 800b504:	d015      	beq.n	800b532 <_svfiprintf_r+0xf6>
 800b506:	9a07      	ldr	r2, [sp, #28]
 800b508:	4654      	mov	r4, sl
 800b50a:	2000      	movs	r0, #0
 800b50c:	f04f 0c0a 	mov.w	ip, #10
 800b510:	4621      	mov	r1, r4
 800b512:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b516:	3b30      	subs	r3, #48	; 0x30
 800b518:	2b09      	cmp	r3, #9
 800b51a:	d94e      	bls.n	800b5ba <_svfiprintf_r+0x17e>
 800b51c:	b1b0      	cbz	r0, 800b54c <_svfiprintf_r+0x110>
 800b51e:	9207      	str	r2, [sp, #28]
 800b520:	e014      	b.n	800b54c <_svfiprintf_r+0x110>
 800b522:	eba0 0308 	sub.w	r3, r0, r8
 800b526:	fa09 f303 	lsl.w	r3, r9, r3
 800b52a:	4313      	orrs	r3, r2
 800b52c:	9304      	str	r3, [sp, #16]
 800b52e:	46a2      	mov	sl, r4
 800b530:	e7d2      	b.n	800b4d8 <_svfiprintf_r+0x9c>
 800b532:	9b03      	ldr	r3, [sp, #12]
 800b534:	1d19      	adds	r1, r3, #4
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	9103      	str	r1, [sp, #12]
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	bfbb      	ittet	lt
 800b53e:	425b      	neglt	r3, r3
 800b540:	f042 0202 	orrlt.w	r2, r2, #2
 800b544:	9307      	strge	r3, [sp, #28]
 800b546:	9307      	strlt	r3, [sp, #28]
 800b548:	bfb8      	it	lt
 800b54a:	9204      	strlt	r2, [sp, #16]
 800b54c:	7823      	ldrb	r3, [r4, #0]
 800b54e:	2b2e      	cmp	r3, #46	; 0x2e
 800b550:	d10c      	bne.n	800b56c <_svfiprintf_r+0x130>
 800b552:	7863      	ldrb	r3, [r4, #1]
 800b554:	2b2a      	cmp	r3, #42	; 0x2a
 800b556:	d135      	bne.n	800b5c4 <_svfiprintf_r+0x188>
 800b558:	9b03      	ldr	r3, [sp, #12]
 800b55a:	1d1a      	adds	r2, r3, #4
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	9203      	str	r2, [sp, #12]
 800b560:	2b00      	cmp	r3, #0
 800b562:	bfb8      	it	lt
 800b564:	f04f 33ff 	movlt.w	r3, #4294967295
 800b568:	3402      	adds	r4, #2
 800b56a:	9305      	str	r3, [sp, #20]
 800b56c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b638 <_svfiprintf_r+0x1fc>
 800b570:	7821      	ldrb	r1, [r4, #0]
 800b572:	2203      	movs	r2, #3
 800b574:	4650      	mov	r0, sl
 800b576:	f7f4 fe6b 	bl	8000250 <memchr>
 800b57a:	b140      	cbz	r0, 800b58e <_svfiprintf_r+0x152>
 800b57c:	2340      	movs	r3, #64	; 0x40
 800b57e:	eba0 000a 	sub.w	r0, r0, sl
 800b582:	fa03 f000 	lsl.w	r0, r3, r0
 800b586:	9b04      	ldr	r3, [sp, #16]
 800b588:	4303      	orrs	r3, r0
 800b58a:	3401      	adds	r4, #1
 800b58c:	9304      	str	r3, [sp, #16]
 800b58e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b592:	4826      	ldr	r0, [pc, #152]	; (800b62c <_svfiprintf_r+0x1f0>)
 800b594:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b598:	2206      	movs	r2, #6
 800b59a:	f7f4 fe59 	bl	8000250 <memchr>
 800b59e:	2800      	cmp	r0, #0
 800b5a0:	d038      	beq.n	800b614 <_svfiprintf_r+0x1d8>
 800b5a2:	4b23      	ldr	r3, [pc, #140]	; (800b630 <_svfiprintf_r+0x1f4>)
 800b5a4:	bb1b      	cbnz	r3, 800b5ee <_svfiprintf_r+0x1b2>
 800b5a6:	9b03      	ldr	r3, [sp, #12]
 800b5a8:	3307      	adds	r3, #7
 800b5aa:	f023 0307 	bic.w	r3, r3, #7
 800b5ae:	3308      	adds	r3, #8
 800b5b0:	9303      	str	r3, [sp, #12]
 800b5b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b5b4:	4433      	add	r3, r6
 800b5b6:	9309      	str	r3, [sp, #36]	; 0x24
 800b5b8:	e767      	b.n	800b48a <_svfiprintf_r+0x4e>
 800b5ba:	fb0c 3202 	mla	r2, ip, r2, r3
 800b5be:	460c      	mov	r4, r1
 800b5c0:	2001      	movs	r0, #1
 800b5c2:	e7a5      	b.n	800b510 <_svfiprintf_r+0xd4>
 800b5c4:	2300      	movs	r3, #0
 800b5c6:	3401      	adds	r4, #1
 800b5c8:	9305      	str	r3, [sp, #20]
 800b5ca:	4619      	mov	r1, r3
 800b5cc:	f04f 0c0a 	mov.w	ip, #10
 800b5d0:	4620      	mov	r0, r4
 800b5d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b5d6:	3a30      	subs	r2, #48	; 0x30
 800b5d8:	2a09      	cmp	r2, #9
 800b5da:	d903      	bls.n	800b5e4 <_svfiprintf_r+0x1a8>
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d0c5      	beq.n	800b56c <_svfiprintf_r+0x130>
 800b5e0:	9105      	str	r1, [sp, #20]
 800b5e2:	e7c3      	b.n	800b56c <_svfiprintf_r+0x130>
 800b5e4:	fb0c 2101 	mla	r1, ip, r1, r2
 800b5e8:	4604      	mov	r4, r0
 800b5ea:	2301      	movs	r3, #1
 800b5ec:	e7f0      	b.n	800b5d0 <_svfiprintf_r+0x194>
 800b5ee:	ab03      	add	r3, sp, #12
 800b5f0:	9300      	str	r3, [sp, #0]
 800b5f2:	462a      	mov	r2, r5
 800b5f4:	4b0f      	ldr	r3, [pc, #60]	; (800b634 <_svfiprintf_r+0x1f8>)
 800b5f6:	a904      	add	r1, sp, #16
 800b5f8:	4638      	mov	r0, r7
 800b5fa:	f7fb ffc5 	bl	8007588 <_printf_float>
 800b5fe:	1c42      	adds	r2, r0, #1
 800b600:	4606      	mov	r6, r0
 800b602:	d1d6      	bne.n	800b5b2 <_svfiprintf_r+0x176>
 800b604:	89ab      	ldrh	r3, [r5, #12]
 800b606:	065b      	lsls	r3, r3, #25
 800b608:	f53f af2c 	bmi.w	800b464 <_svfiprintf_r+0x28>
 800b60c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b60e:	b01d      	add	sp, #116	; 0x74
 800b610:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b614:	ab03      	add	r3, sp, #12
 800b616:	9300      	str	r3, [sp, #0]
 800b618:	462a      	mov	r2, r5
 800b61a:	4b06      	ldr	r3, [pc, #24]	; (800b634 <_svfiprintf_r+0x1f8>)
 800b61c:	a904      	add	r1, sp, #16
 800b61e:	4638      	mov	r0, r7
 800b620:	f7fc fa3e 	bl	8007aa0 <_printf_i>
 800b624:	e7eb      	b.n	800b5fe <_svfiprintf_r+0x1c2>
 800b626:	bf00      	nop
 800b628:	0800c44c 	.word	0x0800c44c
 800b62c:	0800c456 	.word	0x0800c456
 800b630:	08007589 	.word	0x08007589
 800b634:	0800b385 	.word	0x0800b385
 800b638:	0800c452 	.word	0x0800c452

0800b63c <__sfputc_r>:
 800b63c:	6893      	ldr	r3, [r2, #8]
 800b63e:	3b01      	subs	r3, #1
 800b640:	2b00      	cmp	r3, #0
 800b642:	b410      	push	{r4}
 800b644:	6093      	str	r3, [r2, #8]
 800b646:	da08      	bge.n	800b65a <__sfputc_r+0x1e>
 800b648:	6994      	ldr	r4, [r2, #24]
 800b64a:	42a3      	cmp	r3, r4
 800b64c:	db01      	blt.n	800b652 <__sfputc_r+0x16>
 800b64e:	290a      	cmp	r1, #10
 800b650:	d103      	bne.n	800b65a <__sfputc_r+0x1e>
 800b652:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b656:	f7fd bc95 	b.w	8008f84 <__swbuf_r>
 800b65a:	6813      	ldr	r3, [r2, #0]
 800b65c:	1c58      	adds	r0, r3, #1
 800b65e:	6010      	str	r0, [r2, #0]
 800b660:	7019      	strb	r1, [r3, #0]
 800b662:	4608      	mov	r0, r1
 800b664:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b668:	4770      	bx	lr

0800b66a <__sfputs_r>:
 800b66a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b66c:	4606      	mov	r6, r0
 800b66e:	460f      	mov	r7, r1
 800b670:	4614      	mov	r4, r2
 800b672:	18d5      	adds	r5, r2, r3
 800b674:	42ac      	cmp	r4, r5
 800b676:	d101      	bne.n	800b67c <__sfputs_r+0x12>
 800b678:	2000      	movs	r0, #0
 800b67a:	e007      	b.n	800b68c <__sfputs_r+0x22>
 800b67c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b680:	463a      	mov	r2, r7
 800b682:	4630      	mov	r0, r6
 800b684:	f7ff ffda 	bl	800b63c <__sfputc_r>
 800b688:	1c43      	adds	r3, r0, #1
 800b68a:	d1f3      	bne.n	800b674 <__sfputs_r+0xa>
 800b68c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b690 <_vfiprintf_r>:
 800b690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b694:	460d      	mov	r5, r1
 800b696:	b09d      	sub	sp, #116	; 0x74
 800b698:	4614      	mov	r4, r2
 800b69a:	4698      	mov	r8, r3
 800b69c:	4606      	mov	r6, r0
 800b69e:	b118      	cbz	r0, 800b6a8 <_vfiprintf_r+0x18>
 800b6a0:	6983      	ldr	r3, [r0, #24]
 800b6a2:	b90b      	cbnz	r3, 800b6a8 <_vfiprintf_r+0x18>
 800b6a4:	f7fe fc58 	bl	8009f58 <__sinit>
 800b6a8:	4b89      	ldr	r3, [pc, #548]	; (800b8d0 <_vfiprintf_r+0x240>)
 800b6aa:	429d      	cmp	r5, r3
 800b6ac:	d11b      	bne.n	800b6e6 <_vfiprintf_r+0x56>
 800b6ae:	6875      	ldr	r5, [r6, #4]
 800b6b0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b6b2:	07d9      	lsls	r1, r3, #31
 800b6b4:	d405      	bmi.n	800b6c2 <_vfiprintf_r+0x32>
 800b6b6:	89ab      	ldrh	r3, [r5, #12]
 800b6b8:	059a      	lsls	r2, r3, #22
 800b6ba:	d402      	bmi.n	800b6c2 <_vfiprintf_r+0x32>
 800b6bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b6be:	f7ff f85c 	bl	800a77a <__retarget_lock_acquire_recursive>
 800b6c2:	89ab      	ldrh	r3, [r5, #12]
 800b6c4:	071b      	lsls	r3, r3, #28
 800b6c6:	d501      	bpl.n	800b6cc <_vfiprintf_r+0x3c>
 800b6c8:	692b      	ldr	r3, [r5, #16]
 800b6ca:	b9eb      	cbnz	r3, 800b708 <_vfiprintf_r+0x78>
 800b6cc:	4629      	mov	r1, r5
 800b6ce:	4630      	mov	r0, r6
 800b6d0:	f7fd fcaa 	bl	8009028 <__swsetup_r>
 800b6d4:	b1c0      	cbz	r0, 800b708 <_vfiprintf_r+0x78>
 800b6d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b6d8:	07dc      	lsls	r4, r3, #31
 800b6da:	d50e      	bpl.n	800b6fa <_vfiprintf_r+0x6a>
 800b6dc:	f04f 30ff 	mov.w	r0, #4294967295
 800b6e0:	b01d      	add	sp, #116	; 0x74
 800b6e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6e6:	4b7b      	ldr	r3, [pc, #492]	; (800b8d4 <_vfiprintf_r+0x244>)
 800b6e8:	429d      	cmp	r5, r3
 800b6ea:	d101      	bne.n	800b6f0 <_vfiprintf_r+0x60>
 800b6ec:	68b5      	ldr	r5, [r6, #8]
 800b6ee:	e7df      	b.n	800b6b0 <_vfiprintf_r+0x20>
 800b6f0:	4b79      	ldr	r3, [pc, #484]	; (800b8d8 <_vfiprintf_r+0x248>)
 800b6f2:	429d      	cmp	r5, r3
 800b6f4:	bf08      	it	eq
 800b6f6:	68f5      	ldreq	r5, [r6, #12]
 800b6f8:	e7da      	b.n	800b6b0 <_vfiprintf_r+0x20>
 800b6fa:	89ab      	ldrh	r3, [r5, #12]
 800b6fc:	0598      	lsls	r0, r3, #22
 800b6fe:	d4ed      	bmi.n	800b6dc <_vfiprintf_r+0x4c>
 800b700:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b702:	f7ff f83b 	bl	800a77c <__retarget_lock_release_recursive>
 800b706:	e7e9      	b.n	800b6dc <_vfiprintf_r+0x4c>
 800b708:	2300      	movs	r3, #0
 800b70a:	9309      	str	r3, [sp, #36]	; 0x24
 800b70c:	2320      	movs	r3, #32
 800b70e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b712:	f8cd 800c 	str.w	r8, [sp, #12]
 800b716:	2330      	movs	r3, #48	; 0x30
 800b718:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b8dc <_vfiprintf_r+0x24c>
 800b71c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b720:	f04f 0901 	mov.w	r9, #1
 800b724:	4623      	mov	r3, r4
 800b726:	469a      	mov	sl, r3
 800b728:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b72c:	b10a      	cbz	r2, 800b732 <_vfiprintf_r+0xa2>
 800b72e:	2a25      	cmp	r2, #37	; 0x25
 800b730:	d1f9      	bne.n	800b726 <_vfiprintf_r+0x96>
 800b732:	ebba 0b04 	subs.w	fp, sl, r4
 800b736:	d00b      	beq.n	800b750 <_vfiprintf_r+0xc0>
 800b738:	465b      	mov	r3, fp
 800b73a:	4622      	mov	r2, r4
 800b73c:	4629      	mov	r1, r5
 800b73e:	4630      	mov	r0, r6
 800b740:	f7ff ff93 	bl	800b66a <__sfputs_r>
 800b744:	3001      	adds	r0, #1
 800b746:	f000 80aa 	beq.w	800b89e <_vfiprintf_r+0x20e>
 800b74a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b74c:	445a      	add	r2, fp
 800b74e:	9209      	str	r2, [sp, #36]	; 0x24
 800b750:	f89a 3000 	ldrb.w	r3, [sl]
 800b754:	2b00      	cmp	r3, #0
 800b756:	f000 80a2 	beq.w	800b89e <_vfiprintf_r+0x20e>
 800b75a:	2300      	movs	r3, #0
 800b75c:	f04f 32ff 	mov.w	r2, #4294967295
 800b760:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b764:	f10a 0a01 	add.w	sl, sl, #1
 800b768:	9304      	str	r3, [sp, #16]
 800b76a:	9307      	str	r3, [sp, #28]
 800b76c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b770:	931a      	str	r3, [sp, #104]	; 0x68
 800b772:	4654      	mov	r4, sl
 800b774:	2205      	movs	r2, #5
 800b776:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b77a:	4858      	ldr	r0, [pc, #352]	; (800b8dc <_vfiprintf_r+0x24c>)
 800b77c:	f7f4 fd68 	bl	8000250 <memchr>
 800b780:	9a04      	ldr	r2, [sp, #16]
 800b782:	b9d8      	cbnz	r0, 800b7bc <_vfiprintf_r+0x12c>
 800b784:	06d1      	lsls	r1, r2, #27
 800b786:	bf44      	itt	mi
 800b788:	2320      	movmi	r3, #32
 800b78a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b78e:	0713      	lsls	r3, r2, #28
 800b790:	bf44      	itt	mi
 800b792:	232b      	movmi	r3, #43	; 0x2b
 800b794:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b798:	f89a 3000 	ldrb.w	r3, [sl]
 800b79c:	2b2a      	cmp	r3, #42	; 0x2a
 800b79e:	d015      	beq.n	800b7cc <_vfiprintf_r+0x13c>
 800b7a0:	9a07      	ldr	r2, [sp, #28]
 800b7a2:	4654      	mov	r4, sl
 800b7a4:	2000      	movs	r0, #0
 800b7a6:	f04f 0c0a 	mov.w	ip, #10
 800b7aa:	4621      	mov	r1, r4
 800b7ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b7b0:	3b30      	subs	r3, #48	; 0x30
 800b7b2:	2b09      	cmp	r3, #9
 800b7b4:	d94e      	bls.n	800b854 <_vfiprintf_r+0x1c4>
 800b7b6:	b1b0      	cbz	r0, 800b7e6 <_vfiprintf_r+0x156>
 800b7b8:	9207      	str	r2, [sp, #28]
 800b7ba:	e014      	b.n	800b7e6 <_vfiprintf_r+0x156>
 800b7bc:	eba0 0308 	sub.w	r3, r0, r8
 800b7c0:	fa09 f303 	lsl.w	r3, r9, r3
 800b7c4:	4313      	orrs	r3, r2
 800b7c6:	9304      	str	r3, [sp, #16]
 800b7c8:	46a2      	mov	sl, r4
 800b7ca:	e7d2      	b.n	800b772 <_vfiprintf_r+0xe2>
 800b7cc:	9b03      	ldr	r3, [sp, #12]
 800b7ce:	1d19      	adds	r1, r3, #4
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	9103      	str	r1, [sp, #12]
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	bfbb      	ittet	lt
 800b7d8:	425b      	neglt	r3, r3
 800b7da:	f042 0202 	orrlt.w	r2, r2, #2
 800b7de:	9307      	strge	r3, [sp, #28]
 800b7e0:	9307      	strlt	r3, [sp, #28]
 800b7e2:	bfb8      	it	lt
 800b7e4:	9204      	strlt	r2, [sp, #16]
 800b7e6:	7823      	ldrb	r3, [r4, #0]
 800b7e8:	2b2e      	cmp	r3, #46	; 0x2e
 800b7ea:	d10c      	bne.n	800b806 <_vfiprintf_r+0x176>
 800b7ec:	7863      	ldrb	r3, [r4, #1]
 800b7ee:	2b2a      	cmp	r3, #42	; 0x2a
 800b7f0:	d135      	bne.n	800b85e <_vfiprintf_r+0x1ce>
 800b7f2:	9b03      	ldr	r3, [sp, #12]
 800b7f4:	1d1a      	adds	r2, r3, #4
 800b7f6:	681b      	ldr	r3, [r3, #0]
 800b7f8:	9203      	str	r2, [sp, #12]
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	bfb8      	it	lt
 800b7fe:	f04f 33ff 	movlt.w	r3, #4294967295
 800b802:	3402      	adds	r4, #2
 800b804:	9305      	str	r3, [sp, #20]
 800b806:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b8ec <_vfiprintf_r+0x25c>
 800b80a:	7821      	ldrb	r1, [r4, #0]
 800b80c:	2203      	movs	r2, #3
 800b80e:	4650      	mov	r0, sl
 800b810:	f7f4 fd1e 	bl	8000250 <memchr>
 800b814:	b140      	cbz	r0, 800b828 <_vfiprintf_r+0x198>
 800b816:	2340      	movs	r3, #64	; 0x40
 800b818:	eba0 000a 	sub.w	r0, r0, sl
 800b81c:	fa03 f000 	lsl.w	r0, r3, r0
 800b820:	9b04      	ldr	r3, [sp, #16]
 800b822:	4303      	orrs	r3, r0
 800b824:	3401      	adds	r4, #1
 800b826:	9304      	str	r3, [sp, #16]
 800b828:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b82c:	482c      	ldr	r0, [pc, #176]	; (800b8e0 <_vfiprintf_r+0x250>)
 800b82e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b832:	2206      	movs	r2, #6
 800b834:	f7f4 fd0c 	bl	8000250 <memchr>
 800b838:	2800      	cmp	r0, #0
 800b83a:	d03f      	beq.n	800b8bc <_vfiprintf_r+0x22c>
 800b83c:	4b29      	ldr	r3, [pc, #164]	; (800b8e4 <_vfiprintf_r+0x254>)
 800b83e:	bb1b      	cbnz	r3, 800b888 <_vfiprintf_r+0x1f8>
 800b840:	9b03      	ldr	r3, [sp, #12]
 800b842:	3307      	adds	r3, #7
 800b844:	f023 0307 	bic.w	r3, r3, #7
 800b848:	3308      	adds	r3, #8
 800b84a:	9303      	str	r3, [sp, #12]
 800b84c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b84e:	443b      	add	r3, r7
 800b850:	9309      	str	r3, [sp, #36]	; 0x24
 800b852:	e767      	b.n	800b724 <_vfiprintf_r+0x94>
 800b854:	fb0c 3202 	mla	r2, ip, r2, r3
 800b858:	460c      	mov	r4, r1
 800b85a:	2001      	movs	r0, #1
 800b85c:	e7a5      	b.n	800b7aa <_vfiprintf_r+0x11a>
 800b85e:	2300      	movs	r3, #0
 800b860:	3401      	adds	r4, #1
 800b862:	9305      	str	r3, [sp, #20]
 800b864:	4619      	mov	r1, r3
 800b866:	f04f 0c0a 	mov.w	ip, #10
 800b86a:	4620      	mov	r0, r4
 800b86c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b870:	3a30      	subs	r2, #48	; 0x30
 800b872:	2a09      	cmp	r2, #9
 800b874:	d903      	bls.n	800b87e <_vfiprintf_r+0x1ee>
 800b876:	2b00      	cmp	r3, #0
 800b878:	d0c5      	beq.n	800b806 <_vfiprintf_r+0x176>
 800b87a:	9105      	str	r1, [sp, #20]
 800b87c:	e7c3      	b.n	800b806 <_vfiprintf_r+0x176>
 800b87e:	fb0c 2101 	mla	r1, ip, r1, r2
 800b882:	4604      	mov	r4, r0
 800b884:	2301      	movs	r3, #1
 800b886:	e7f0      	b.n	800b86a <_vfiprintf_r+0x1da>
 800b888:	ab03      	add	r3, sp, #12
 800b88a:	9300      	str	r3, [sp, #0]
 800b88c:	462a      	mov	r2, r5
 800b88e:	4b16      	ldr	r3, [pc, #88]	; (800b8e8 <_vfiprintf_r+0x258>)
 800b890:	a904      	add	r1, sp, #16
 800b892:	4630      	mov	r0, r6
 800b894:	f7fb fe78 	bl	8007588 <_printf_float>
 800b898:	4607      	mov	r7, r0
 800b89a:	1c78      	adds	r0, r7, #1
 800b89c:	d1d6      	bne.n	800b84c <_vfiprintf_r+0x1bc>
 800b89e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b8a0:	07d9      	lsls	r1, r3, #31
 800b8a2:	d405      	bmi.n	800b8b0 <_vfiprintf_r+0x220>
 800b8a4:	89ab      	ldrh	r3, [r5, #12]
 800b8a6:	059a      	lsls	r2, r3, #22
 800b8a8:	d402      	bmi.n	800b8b0 <_vfiprintf_r+0x220>
 800b8aa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b8ac:	f7fe ff66 	bl	800a77c <__retarget_lock_release_recursive>
 800b8b0:	89ab      	ldrh	r3, [r5, #12]
 800b8b2:	065b      	lsls	r3, r3, #25
 800b8b4:	f53f af12 	bmi.w	800b6dc <_vfiprintf_r+0x4c>
 800b8b8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b8ba:	e711      	b.n	800b6e0 <_vfiprintf_r+0x50>
 800b8bc:	ab03      	add	r3, sp, #12
 800b8be:	9300      	str	r3, [sp, #0]
 800b8c0:	462a      	mov	r2, r5
 800b8c2:	4b09      	ldr	r3, [pc, #36]	; (800b8e8 <_vfiprintf_r+0x258>)
 800b8c4:	a904      	add	r1, sp, #16
 800b8c6:	4630      	mov	r0, r6
 800b8c8:	f7fc f8ea 	bl	8007aa0 <_printf_i>
 800b8cc:	e7e4      	b.n	800b898 <_vfiprintf_r+0x208>
 800b8ce:	bf00      	nop
 800b8d0:	0800c230 	.word	0x0800c230
 800b8d4:	0800c250 	.word	0x0800c250
 800b8d8:	0800c210 	.word	0x0800c210
 800b8dc:	0800c44c 	.word	0x0800c44c
 800b8e0:	0800c456 	.word	0x0800c456
 800b8e4:	08007589 	.word	0x08007589
 800b8e8:	0800b66b 	.word	0x0800b66b
 800b8ec:	0800c452 	.word	0x0800c452

0800b8f0 <_putc_r>:
 800b8f0:	b570      	push	{r4, r5, r6, lr}
 800b8f2:	460d      	mov	r5, r1
 800b8f4:	4614      	mov	r4, r2
 800b8f6:	4606      	mov	r6, r0
 800b8f8:	b118      	cbz	r0, 800b902 <_putc_r+0x12>
 800b8fa:	6983      	ldr	r3, [r0, #24]
 800b8fc:	b90b      	cbnz	r3, 800b902 <_putc_r+0x12>
 800b8fe:	f7fe fb2b 	bl	8009f58 <__sinit>
 800b902:	4b1c      	ldr	r3, [pc, #112]	; (800b974 <_putc_r+0x84>)
 800b904:	429c      	cmp	r4, r3
 800b906:	d124      	bne.n	800b952 <_putc_r+0x62>
 800b908:	6874      	ldr	r4, [r6, #4]
 800b90a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b90c:	07d8      	lsls	r0, r3, #31
 800b90e:	d405      	bmi.n	800b91c <_putc_r+0x2c>
 800b910:	89a3      	ldrh	r3, [r4, #12]
 800b912:	0599      	lsls	r1, r3, #22
 800b914:	d402      	bmi.n	800b91c <_putc_r+0x2c>
 800b916:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b918:	f7fe ff2f 	bl	800a77a <__retarget_lock_acquire_recursive>
 800b91c:	68a3      	ldr	r3, [r4, #8]
 800b91e:	3b01      	subs	r3, #1
 800b920:	2b00      	cmp	r3, #0
 800b922:	60a3      	str	r3, [r4, #8]
 800b924:	da05      	bge.n	800b932 <_putc_r+0x42>
 800b926:	69a2      	ldr	r2, [r4, #24]
 800b928:	4293      	cmp	r3, r2
 800b92a:	db1c      	blt.n	800b966 <_putc_r+0x76>
 800b92c:	b2eb      	uxtb	r3, r5
 800b92e:	2b0a      	cmp	r3, #10
 800b930:	d019      	beq.n	800b966 <_putc_r+0x76>
 800b932:	6823      	ldr	r3, [r4, #0]
 800b934:	1c5a      	adds	r2, r3, #1
 800b936:	6022      	str	r2, [r4, #0]
 800b938:	701d      	strb	r5, [r3, #0]
 800b93a:	b2ed      	uxtb	r5, r5
 800b93c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b93e:	07da      	lsls	r2, r3, #31
 800b940:	d405      	bmi.n	800b94e <_putc_r+0x5e>
 800b942:	89a3      	ldrh	r3, [r4, #12]
 800b944:	059b      	lsls	r3, r3, #22
 800b946:	d402      	bmi.n	800b94e <_putc_r+0x5e>
 800b948:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b94a:	f7fe ff17 	bl	800a77c <__retarget_lock_release_recursive>
 800b94e:	4628      	mov	r0, r5
 800b950:	bd70      	pop	{r4, r5, r6, pc}
 800b952:	4b09      	ldr	r3, [pc, #36]	; (800b978 <_putc_r+0x88>)
 800b954:	429c      	cmp	r4, r3
 800b956:	d101      	bne.n	800b95c <_putc_r+0x6c>
 800b958:	68b4      	ldr	r4, [r6, #8]
 800b95a:	e7d6      	b.n	800b90a <_putc_r+0x1a>
 800b95c:	4b07      	ldr	r3, [pc, #28]	; (800b97c <_putc_r+0x8c>)
 800b95e:	429c      	cmp	r4, r3
 800b960:	bf08      	it	eq
 800b962:	68f4      	ldreq	r4, [r6, #12]
 800b964:	e7d1      	b.n	800b90a <_putc_r+0x1a>
 800b966:	4629      	mov	r1, r5
 800b968:	4622      	mov	r2, r4
 800b96a:	4630      	mov	r0, r6
 800b96c:	f7fd fb0a 	bl	8008f84 <__swbuf_r>
 800b970:	4605      	mov	r5, r0
 800b972:	e7e3      	b.n	800b93c <_putc_r+0x4c>
 800b974:	0800c230 	.word	0x0800c230
 800b978:	0800c250 	.word	0x0800c250
 800b97c:	0800c210 	.word	0x0800c210

0800b980 <nan>:
 800b980:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800b988 <nan+0x8>
 800b984:	4770      	bx	lr
 800b986:	bf00      	nop
 800b988:	00000000 	.word	0x00000000
 800b98c:	7ff80000 	.word	0x7ff80000

0800b990 <_sbrk_r>:
 800b990:	b538      	push	{r3, r4, r5, lr}
 800b992:	4d06      	ldr	r5, [pc, #24]	; (800b9ac <_sbrk_r+0x1c>)
 800b994:	2300      	movs	r3, #0
 800b996:	4604      	mov	r4, r0
 800b998:	4608      	mov	r0, r1
 800b99a:	602b      	str	r3, [r5, #0]
 800b99c:	f7f6 fcaa 	bl	80022f4 <_sbrk>
 800b9a0:	1c43      	adds	r3, r0, #1
 800b9a2:	d102      	bne.n	800b9aa <_sbrk_r+0x1a>
 800b9a4:	682b      	ldr	r3, [r5, #0]
 800b9a6:	b103      	cbz	r3, 800b9aa <_sbrk_r+0x1a>
 800b9a8:	6023      	str	r3, [r4, #0]
 800b9aa:	bd38      	pop	{r3, r4, r5, pc}
 800b9ac:	200006a8 	.word	0x200006a8

0800b9b0 <__sread>:
 800b9b0:	b510      	push	{r4, lr}
 800b9b2:	460c      	mov	r4, r1
 800b9b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b9b8:	f000 f92e 	bl	800bc18 <_read_r>
 800b9bc:	2800      	cmp	r0, #0
 800b9be:	bfab      	itete	ge
 800b9c0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b9c2:	89a3      	ldrhlt	r3, [r4, #12]
 800b9c4:	181b      	addge	r3, r3, r0
 800b9c6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b9ca:	bfac      	ite	ge
 800b9cc:	6563      	strge	r3, [r4, #84]	; 0x54
 800b9ce:	81a3      	strhlt	r3, [r4, #12]
 800b9d0:	bd10      	pop	{r4, pc}

0800b9d2 <__swrite>:
 800b9d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9d6:	461f      	mov	r7, r3
 800b9d8:	898b      	ldrh	r3, [r1, #12]
 800b9da:	05db      	lsls	r3, r3, #23
 800b9dc:	4605      	mov	r5, r0
 800b9de:	460c      	mov	r4, r1
 800b9e0:	4616      	mov	r6, r2
 800b9e2:	d505      	bpl.n	800b9f0 <__swrite+0x1e>
 800b9e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b9e8:	2302      	movs	r3, #2
 800b9ea:	2200      	movs	r2, #0
 800b9ec:	f000 f8b6 	bl	800bb5c <_lseek_r>
 800b9f0:	89a3      	ldrh	r3, [r4, #12]
 800b9f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b9f6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b9fa:	81a3      	strh	r3, [r4, #12]
 800b9fc:	4632      	mov	r2, r6
 800b9fe:	463b      	mov	r3, r7
 800ba00:	4628      	mov	r0, r5
 800ba02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ba06:	f000 b835 	b.w	800ba74 <_write_r>

0800ba0a <__sseek>:
 800ba0a:	b510      	push	{r4, lr}
 800ba0c:	460c      	mov	r4, r1
 800ba0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba12:	f000 f8a3 	bl	800bb5c <_lseek_r>
 800ba16:	1c43      	adds	r3, r0, #1
 800ba18:	89a3      	ldrh	r3, [r4, #12]
 800ba1a:	bf15      	itete	ne
 800ba1c:	6560      	strne	r0, [r4, #84]	; 0x54
 800ba1e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ba22:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ba26:	81a3      	strheq	r3, [r4, #12]
 800ba28:	bf18      	it	ne
 800ba2a:	81a3      	strhne	r3, [r4, #12]
 800ba2c:	bd10      	pop	{r4, pc}

0800ba2e <__sclose>:
 800ba2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba32:	f000 b84f 	b.w	800bad4 <_close_r>

0800ba36 <strncmp>:
 800ba36:	b510      	push	{r4, lr}
 800ba38:	b16a      	cbz	r2, 800ba56 <strncmp+0x20>
 800ba3a:	3901      	subs	r1, #1
 800ba3c:	1884      	adds	r4, r0, r2
 800ba3e:	f810 3b01 	ldrb.w	r3, [r0], #1
 800ba42:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800ba46:	4293      	cmp	r3, r2
 800ba48:	d103      	bne.n	800ba52 <strncmp+0x1c>
 800ba4a:	42a0      	cmp	r0, r4
 800ba4c:	d001      	beq.n	800ba52 <strncmp+0x1c>
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d1f5      	bne.n	800ba3e <strncmp+0x8>
 800ba52:	1a98      	subs	r0, r3, r2
 800ba54:	bd10      	pop	{r4, pc}
 800ba56:	4610      	mov	r0, r2
 800ba58:	e7fc      	b.n	800ba54 <strncmp+0x1e>

0800ba5a <__ascii_wctomb>:
 800ba5a:	b149      	cbz	r1, 800ba70 <__ascii_wctomb+0x16>
 800ba5c:	2aff      	cmp	r2, #255	; 0xff
 800ba5e:	bf85      	ittet	hi
 800ba60:	238a      	movhi	r3, #138	; 0x8a
 800ba62:	6003      	strhi	r3, [r0, #0]
 800ba64:	700a      	strbls	r2, [r1, #0]
 800ba66:	f04f 30ff 	movhi.w	r0, #4294967295
 800ba6a:	bf98      	it	ls
 800ba6c:	2001      	movls	r0, #1
 800ba6e:	4770      	bx	lr
 800ba70:	4608      	mov	r0, r1
 800ba72:	4770      	bx	lr

0800ba74 <_write_r>:
 800ba74:	b538      	push	{r3, r4, r5, lr}
 800ba76:	4d07      	ldr	r5, [pc, #28]	; (800ba94 <_write_r+0x20>)
 800ba78:	4604      	mov	r4, r0
 800ba7a:	4608      	mov	r0, r1
 800ba7c:	4611      	mov	r1, r2
 800ba7e:	2200      	movs	r2, #0
 800ba80:	602a      	str	r2, [r5, #0]
 800ba82:	461a      	mov	r2, r3
 800ba84:	f7f6 fbe5 	bl	8002252 <_write>
 800ba88:	1c43      	adds	r3, r0, #1
 800ba8a:	d102      	bne.n	800ba92 <_write_r+0x1e>
 800ba8c:	682b      	ldr	r3, [r5, #0]
 800ba8e:	b103      	cbz	r3, 800ba92 <_write_r+0x1e>
 800ba90:	6023      	str	r3, [r4, #0]
 800ba92:	bd38      	pop	{r3, r4, r5, pc}
 800ba94:	200006a8 	.word	0x200006a8

0800ba98 <__assert_func>:
 800ba98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ba9a:	4614      	mov	r4, r2
 800ba9c:	461a      	mov	r2, r3
 800ba9e:	4b09      	ldr	r3, [pc, #36]	; (800bac4 <__assert_func+0x2c>)
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	4605      	mov	r5, r0
 800baa4:	68d8      	ldr	r0, [r3, #12]
 800baa6:	b14c      	cbz	r4, 800babc <__assert_func+0x24>
 800baa8:	4b07      	ldr	r3, [pc, #28]	; (800bac8 <__assert_func+0x30>)
 800baaa:	9100      	str	r1, [sp, #0]
 800baac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bab0:	4906      	ldr	r1, [pc, #24]	; (800bacc <__assert_func+0x34>)
 800bab2:	462b      	mov	r3, r5
 800bab4:	f000 f81e 	bl	800baf4 <fiprintf>
 800bab8:	f000 f8c0 	bl	800bc3c <abort>
 800babc:	4b04      	ldr	r3, [pc, #16]	; (800bad0 <__assert_func+0x38>)
 800babe:	461c      	mov	r4, r3
 800bac0:	e7f3      	b.n	800baaa <__assert_func+0x12>
 800bac2:	bf00      	nop
 800bac4:	20000010 	.word	0x20000010
 800bac8:	0800c45d 	.word	0x0800c45d
 800bacc:	0800c46a 	.word	0x0800c46a
 800bad0:	0800c498 	.word	0x0800c498

0800bad4 <_close_r>:
 800bad4:	b538      	push	{r3, r4, r5, lr}
 800bad6:	4d06      	ldr	r5, [pc, #24]	; (800baf0 <_close_r+0x1c>)
 800bad8:	2300      	movs	r3, #0
 800bada:	4604      	mov	r4, r0
 800badc:	4608      	mov	r0, r1
 800bade:	602b      	str	r3, [r5, #0]
 800bae0:	f7f6 fbd3 	bl	800228a <_close>
 800bae4:	1c43      	adds	r3, r0, #1
 800bae6:	d102      	bne.n	800baee <_close_r+0x1a>
 800bae8:	682b      	ldr	r3, [r5, #0]
 800baea:	b103      	cbz	r3, 800baee <_close_r+0x1a>
 800baec:	6023      	str	r3, [r4, #0]
 800baee:	bd38      	pop	{r3, r4, r5, pc}
 800baf0:	200006a8 	.word	0x200006a8

0800baf4 <fiprintf>:
 800baf4:	b40e      	push	{r1, r2, r3}
 800baf6:	b503      	push	{r0, r1, lr}
 800baf8:	4601      	mov	r1, r0
 800bafa:	ab03      	add	r3, sp, #12
 800bafc:	4805      	ldr	r0, [pc, #20]	; (800bb14 <fiprintf+0x20>)
 800bafe:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb02:	6800      	ldr	r0, [r0, #0]
 800bb04:	9301      	str	r3, [sp, #4]
 800bb06:	f7ff fdc3 	bl	800b690 <_vfiprintf_r>
 800bb0a:	b002      	add	sp, #8
 800bb0c:	f85d eb04 	ldr.w	lr, [sp], #4
 800bb10:	b003      	add	sp, #12
 800bb12:	4770      	bx	lr
 800bb14:	20000010 	.word	0x20000010

0800bb18 <_fstat_r>:
 800bb18:	b538      	push	{r3, r4, r5, lr}
 800bb1a:	4d07      	ldr	r5, [pc, #28]	; (800bb38 <_fstat_r+0x20>)
 800bb1c:	2300      	movs	r3, #0
 800bb1e:	4604      	mov	r4, r0
 800bb20:	4608      	mov	r0, r1
 800bb22:	4611      	mov	r1, r2
 800bb24:	602b      	str	r3, [r5, #0]
 800bb26:	f7f6 fbbc 	bl	80022a2 <_fstat>
 800bb2a:	1c43      	adds	r3, r0, #1
 800bb2c:	d102      	bne.n	800bb34 <_fstat_r+0x1c>
 800bb2e:	682b      	ldr	r3, [r5, #0]
 800bb30:	b103      	cbz	r3, 800bb34 <_fstat_r+0x1c>
 800bb32:	6023      	str	r3, [r4, #0]
 800bb34:	bd38      	pop	{r3, r4, r5, pc}
 800bb36:	bf00      	nop
 800bb38:	200006a8 	.word	0x200006a8

0800bb3c <_isatty_r>:
 800bb3c:	b538      	push	{r3, r4, r5, lr}
 800bb3e:	4d06      	ldr	r5, [pc, #24]	; (800bb58 <_isatty_r+0x1c>)
 800bb40:	2300      	movs	r3, #0
 800bb42:	4604      	mov	r4, r0
 800bb44:	4608      	mov	r0, r1
 800bb46:	602b      	str	r3, [r5, #0]
 800bb48:	f7f6 fbbb 	bl	80022c2 <_isatty>
 800bb4c:	1c43      	adds	r3, r0, #1
 800bb4e:	d102      	bne.n	800bb56 <_isatty_r+0x1a>
 800bb50:	682b      	ldr	r3, [r5, #0]
 800bb52:	b103      	cbz	r3, 800bb56 <_isatty_r+0x1a>
 800bb54:	6023      	str	r3, [r4, #0]
 800bb56:	bd38      	pop	{r3, r4, r5, pc}
 800bb58:	200006a8 	.word	0x200006a8

0800bb5c <_lseek_r>:
 800bb5c:	b538      	push	{r3, r4, r5, lr}
 800bb5e:	4d07      	ldr	r5, [pc, #28]	; (800bb7c <_lseek_r+0x20>)
 800bb60:	4604      	mov	r4, r0
 800bb62:	4608      	mov	r0, r1
 800bb64:	4611      	mov	r1, r2
 800bb66:	2200      	movs	r2, #0
 800bb68:	602a      	str	r2, [r5, #0]
 800bb6a:	461a      	mov	r2, r3
 800bb6c:	f7f6 fbb4 	bl	80022d8 <_lseek>
 800bb70:	1c43      	adds	r3, r0, #1
 800bb72:	d102      	bne.n	800bb7a <_lseek_r+0x1e>
 800bb74:	682b      	ldr	r3, [r5, #0]
 800bb76:	b103      	cbz	r3, 800bb7a <_lseek_r+0x1e>
 800bb78:	6023      	str	r3, [r4, #0]
 800bb7a:	bd38      	pop	{r3, r4, r5, pc}
 800bb7c:	200006a8 	.word	0x200006a8

0800bb80 <memmove>:
 800bb80:	4288      	cmp	r0, r1
 800bb82:	b510      	push	{r4, lr}
 800bb84:	eb01 0402 	add.w	r4, r1, r2
 800bb88:	d902      	bls.n	800bb90 <memmove+0x10>
 800bb8a:	4284      	cmp	r4, r0
 800bb8c:	4623      	mov	r3, r4
 800bb8e:	d807      	bhi.n	800bba0 <memmove+0x20>
 800bb90:	1e43      	subs	r3, r0, #1
 800bb92:	42a1      	cmp	r1, r4
 800bb94:	d008      	beq.n	800bba8 <memmove+0x28>
 800bb96:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bb9a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bb9e:	e7f8      	b.n	800bb92 <memmove+0x12>
 800bba0:	4402      	add	r2, r0
 800bba2:	4601      	mov	r1, r0
 800bba4:	428a      	cmp	r2, r1
 800bba6:	d100      	bne.n	800bbaa <memmove+0x2a>
 800bba8:	bd10      	pop	{r4, pc}
 800bbaa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bbae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bbb2:	e7f7      	b.n	800bba4 <memmove+0x24>

0800bbb4 <__malloc_lock>:
 800bbb4:	4801      	ldr	r0, [pc, #4]	; (800bbbc <__malloc_lock+0x8>)
 800bbb6:	f7fe bde0 	b.w	800a77a <__retarget_lock_acquire_recursive>
 800bbba:	bf00      	nop
 800bbbc:	200006a0 	.word	0x200006a0

0800bbc0 <__malloc_unlock>:
 800bbc0:	4801      	ldr	r0, [pc, #4]	; (800bbc8 <__malloc_unlock+0x8>)
 800bbc2:	f7fe bddb 	b.w	800a77c <__retarget_lock_release_recursive>
 800bbc6:	bf00      	nop
 800bbc8:	200006a0 	.word	0x200006a0

0800bbcc <_realloc_r>:
 800bbcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbce:	4607      	mov	r7, r0
 800bbd0:	4614      	mov	r4, r2
 800bbd2:	460e      	mov	r6, r1
 800bbd4:	b921      	cbnz	r1, 800bbe0 <_realloc_r+0x14>
 800bbd6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800bbda:	4611      	mov	r1, r2
 800bbdc:	f7ff bb78 	b.w	800b2d0 <_malloc_r>
 800bbe0:	b922      	cbnz	r2, 800bbec <_realloc_r+0x20>
 800bbe2:	f7ff fb25 	bl	800b230 <_free_r>
 800bbe6:	4625      	mov	r5, r4
 800bbe8:	4628      	mov	r0, r5
 800bbea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bbec:	f000 f82d 	bl	800bc4a <_malloc_usable_size_r>
 800bbf0:	42a0      	cmp	r0, r4
 800bbf2:	d20f      	bcs.n	800bc14 <_realloc_r+0x48>
 800bbf4:	4621      	mov	r1, r4
 800bbf6:	4638      	mov	r0, r7
 800bbf8:	f7ff fb6a 	bl	800b2d0 <_malloc_r>
 800bbfc:	4605      	mov	r5, r0
 800bbfe:	2800      	cmp	r0, #0
 800bc00:	d0f2      	beq.n	800bbe8 <_realloc_r+0x1c>
 800bc02:	4631      	mov	r1, r6
 800bc04:	4622      	mov	r2, r4
 800bc06:	f7fe fe39 	bl	800a87c <memcpy>
 800bc0a:	4631      	mov	r1, r6
 800bc0c:	4638      	mov	r0, r7
 800bc0e:	f7ff fb0f 	bl	800b230 <_free_r>
 800bc12:	e7e9      	b.n	800bbe8 <_realloc_r+0x1c>
 800bc14:	4635      	mov	r5, r6
 800bc16:	e7e7      	b.n	800bbe8 <_realloc_r+0x1c>

0800bc18 <_read_r>:
 800bc18:	b538      	push	{r3, r4, r5, lr}
 800bc1a:	4d07      	ldr	r5, [pc, #28]	; (800bc38 <_read_r+0x20>)
 800bc1c:	4604      	mov	r4, r0
 800bc1e:	4608      	mov	r0, r1
 800bc20:	4611      	mov	r1, r2
 800bc22:	2200      	movs	r2, #0
 800bc24:	602a      	str	r2, [r5, #0]
 800bc26:	461a      	mov	r2, r3
 800bc28:	f7f6 faf6 	bl	8002218 <_read>
 800bc2c:	1c43      	adds	r3, r0, #1
 800bc2e:	d102      	bne.n	800bc36 <_read_r+0x1e>
 800bc30:	682b      	ldr	r3, [r5, #0]
 800bc32:	b103      	cbz	r3, 800bc36 <_read_r+0x1e>
 800bc34:	6023      	str	r3, [r4, #0]
 800bc36:	bd38      	pop	{r3, r4, r5, pc}
 800bc38:	200006a8 	.word	0x200006a8

0800bc3c <abort>:
 800bc3c:	b508      	push	{r3, lr}
 800bc3e:	2006      	movs	r0, #6
 800bc40:	f000 f834 	bl	800bcac <raise>
 800bc44:	2001      	movs	r0, #1
 800bc46:	f7f6 fadd 	bl	8002204 <_exit>

0800bc4a <_malloc_usable_size_r>:
 800bc4a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bc4e:	1f18      	subs	r0, r3, #4
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	bfbc      	itt	lt
 800bc54:	580b      	ldrlt	r3, [r1, r0]
 800bc56:	18c0      	addlt	r0, r0, r3
 800bc58:	4770      	bx	lr

0800bc5a <_raise_r>:
 800bc5a:	291f      	cmp	r1, #31
 800bc5c:	b538      	push	{r3, r4, r5, lr}
 800bc5e:	4604      	mov	r4, r0
 800bc60:	460d      	mov	r5, r1
 800bc62:	d904      	bls.n	800bc6e <_raise_r+0x14>
 800bc64:	2316      	movs	r3, #22
 800bc66:	6003      	str	r3, [r0, #0]
 800bc68:	f04f 30ff 	mov.w	r0, #4294967295
 800bc6c:	bd38      	pop	{r3, r4, r5, pc}
 800bc6e:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800bc70:	b112      	cbz	r2, 800bc78 <_raise_r+0x1e>
 800bc72:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bc76:	b94b      	cbnz	r3, 800bc8c <_raise_r+0x32>
 800bc78:	4620      	mov	r0, r4
 800bc7a:	f000 f831 	bl	800bce0 <_getpid_r>
 800bc7e:	462a      	mov	r2, r5
 800bc80:	4601      	mov	r1, r0
 800bc82:	4620      	mov	r0, r4
 800bc84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bc88:	f000 b818 	b.w	800bcbc <_kill_r>
 800bc8c:	2b01      	cmp	r3, #1
 800bc8e:	d00a      	beq.n	800bca6 <_raise_r+0x4c>
 800bc90:	1c59      	adds	r1, r3, #1
 800bc92:	d103      	bne.n	800bc9c <_raise_r+0x42>
 800bc94:	2316      	movs	r3, #22
 800bc96:	6003      	str	r3, [r0, #0]
 800bc98:	2001      	movs	r0, #1
 800bc9a:	e7e7      	b.n	800bc6c <_raise_r+0x12>
 800bc9c:	2400      	movs	r4, #0
 800bc9e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bca2:	4628      	mov	r0, r5
 800bca4:	4798      	blx	r3
 800bca6:	2000      	movs	r0, #0
 800bca8:	e7e0      	b.n	800bc6c <_raise_r+0x12>
	...

0800bcac <raise>:
 800bcac:	4b02      	ldr	r3, [pc, #8]	; (800bcb8 <raise+0xc>)
 800bcae:	4601      	mov	r1, r0
 800bcb0:	6818      	ldr	r0, [r3, #0]
 800bcb2:	f7ff bfd2 	b.w	800bc5a <_raise_r>
 800bcb6:	bf00      	nop
 800bcb8:	20000010 	.word	0x20000010

0800bcbc <_kill_r>:
 800bcbc:	b538      	push	{r3, r4, r5, lr}
 800bcbe:	4d07      	ldr	r5, [pc, #28]	; (800bcdc <_kill_r+0x20>)
 800bcc0:	2300      	movs	r3, #0
 800bcc2:	4604      	mov	r4, r0
 800bcc4:	4608      	mov	r0, r1
 800bcc6:	4611      	mov	r1, r2
 800bcc8:	602b      	str	r3, [r5, #0]
 800bcca:	f7f6 fa8b 	bl	80021e4 <_kill>
 800bcce:	1c43      	adds	r3, r0, #1
 800bcd0:	d102      	bne.n	800bcd8 <_kill_r+0x1c>
 800bcd2:	682b      	ldr	r3, [r5, #0]
 800bcd4:	b103      	cbz	r3, 800bcd8 <_kill_r+0x1c>
 800bcd6:	6023      	str	r3, [r4, #0]
 800bcd8:	bd38      	pop	{r3, r4, r5, pc}
 800bcda:	bf00      	nop
 800bcdc:	200006a8 	.word	0x200006a8

0800bce0 <_getpid_r>:
 800bce0:	f7f6 ba78 	b.w	80021d4 <_getpid>

0800bce4 <_init>:
 800bce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bce6:	bf00      	nop
 800bce8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bcea:	bc08      	pop	{r3}
 800bcec:	469e      	mov	lr, r3
 800bcee:	4770      	bx	lr

0800bcf0 <_fini>:
 800bcf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcf2:	bf00      	nop
 800bcf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bcf6:	bc08      	pop	{r3}
 800bcf8:	469e      	mov	lr, r3
 800bcfa:	4770      	bx	lr
