<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>sdmmc_ioreg.h source code [netbsd/sys/dev/sdmmc/sdmmc_ioreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/sdmmc/sdmmc_ioreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>sdmmc</a>/<a href='sdmmc_ioreg.h.html'>sdmmc_ioreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: sdmmc_ioreg.h,v 1.2 2010/10/07 12:40:34 kiyohara Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td><i>/*	$OpenBSD: sdmmc_ioreg.h,v 1.4 2007/06/02 01:48:37 uwe Exp $	*/</i></td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td><i>/*</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright (c) 2006 Uwe Stuehler &lt;uwe@openbsd.org&gt;</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Permission to use, copy, modify, and distribute this software for any</i></td></tr>
<tr><th id="8">8</th><td><i> * purpose with or without fee is hereby granted, provided that the above</i></td></tr>
<tr><th id="9">9</th><td><i> * copyright notice and this permission notice appear in all copies.</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES</i></td></tr>
<tr><th id="12">12</th><td><i> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</i></td></tr>
<tr><th id="13">13</th><td><i> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</i></td></tr>
<tr><th id="14">14</th><td><i> * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</i></td></tr>
<tr><th id="15">15</th><td><i> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</i></td></tr>
<tr><th id="16">16</th><td><i> * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</i></td></tr>
<tr><th id="17">17</th><td><i> * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</i></td></tr>
<tr><th id="18">18</th><td><i> */</i></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><u>#<span data-ppcond="20">ifndef</span>	<span class="macro" data-ref="_M/_SDMMC_IOREG_H_">_SDMMC_IOREG_H_</span></u></td></tr>
<tr><th id="21">21</th><td><u>#define	<dfn class="macro" id="_M/_SDMMC_IOREG_H_" data-ref="_M/_SDMMC_IOREG_H_">_SDMMC_IOREG_H_</dfn></u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><i>/* SDIO commands */</i>				<i>/* response type */</i></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/SD_IO_SEND_OP_COND" data-ref="_M/SD_IO_SEND_OP_COND">SD_IO_SEND_OP_COND</dfn>		5	/* R4 */</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/SD_IO_RW_DIRECT" data-ref="_M/SD_IO_RW_DIRECT">SD_IO_RW_DIRECT</dfn>			52	/* R5 */</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/SD_IO_RW_EXTENDED" data-ref="_M/SD_IO_RW_EXTENDED">SD_IO_RW_EXTENDED</dfn>		53	/* R5? */</u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><i>/* CMD52 arguments */</i></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/SD_ARG_CMD52_READ" data-ref="_M/SD_ARG_CMD52_READ">SD_ARG_CMD52_READ</dfn>		(0&lt;&lt;31)</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/SD_ARG_CMD52_WRITE" data-ref="_M/SD_ARG_CMD52_WRITE">SD_ARG_CMD52_WRITE</dfn>		(1&lt;&lt;31)</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/SD_ARG_CMD52_FUNC_SHIFT" data-ref="_M/SD_ARG_CMD52_FUNC_SHIFT">SD_ARG_CMD52_FUNC_SHIFT</dfn>		28</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/SD_ARG_CMD52_FUNC_MASK" data-ref="_M/SD_ARG_CMD52_FUNC_MASK">SD_ARG_CMD52_FUNC_MASK</dfn>		0x7</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/SD_ARG_CMD52_EXCHANGE" data-ref="_M/SD_ARG_CMD52_EXCHANGE">SD_ARG_CMD52_EXCHANGE</dfn>		(1&lt;&lt;27)</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/SD_ARG_CMD52_REG_SHIFT" data-ref="_M/SD_ARG_CMD52_REG_SHIFT">SD_ARG_CMD52_REG_SHIFT</dfn>		9</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/SD_ARG_CMD52_REG_MASK" data-ref="_M/SD_ARG_CMD52_REG_MASK">SD_ARG_CMD52_REG_MASK</dfn>		0x1ffff</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/SD_ARG_CMD52_DATA_SHIFT" data-ref="_M/SD_ARG_CMD52_DATA_SHIFT">SD_ARG_CMD52_DATA_SHIFT</dfn>		0</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/SD_ARG_CMD52_DATA_MASK" data-ref="_M/SD_ARG_CMD52_DATA_MASK">SD_ARG_CMD52_DATA_MASK</dfn>		0xff</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/SD_R5_DATA" data-ref="_M/SD_R5_DATA">SD_R5_DATA</dfn>(resp)		((resp)[0] &amp; 0xff)</u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><i>/* CMD53 arguments */</i></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/SD_ARG_CMD53_READ" data-ref="_M/SD_ARG_CMD53_READ">SD_ARG_CMD53_READ</dfn>		(0&lt;&lt;31)</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/SD_ARG_CMD53_WRITE" data-ref="_M/SD_ARG_CMD53_WRITE">SD_ARG_CMD53_WRITE</dfn>		(1&lt;&lt;31)</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/SD_ARG_CMD53_FUNC_SHIFT" data-ref="_M/SD_ARG_CMD53_FUNC_SHIFT">SD_ARG_CMD53_FUNC_SHIFT</dfn>		28</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/SD_ARG_CMD53_FUNC_MASK" data-ref="_M/SD_ARG_CMD53_FUNC_MASK">SD_ARG_CMD53_FUNC_MASK</dfn>		0x7</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/SD_ARG_CMD53_BLOCK_MODE" data-ref="_M/SD_ARG_CMD53_BLOCK_MODE">SD_ARG_CMD53_BLOCK_MODE</dfn>		(1&lt;&lt;27)</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/SD_ARG_CMD53_INCREMENT" data-ref="_M/SD_ARG_CMD53_INCREMENT">SD_ARG_CMD53_INCREMENT</dfn>		(1&lt;&lt;26)</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/SD_ARG_CMD53_REG_SHIFT" data-ref="_M/SD_ARG_CMD53_REG_SHIFT">SD_ARG_CMD53_REG_SHIFT</dfn>		9</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/SD_ARG_CMD53_REG_MASK" data-ref="_M/SD_ARG_CMD53_REG_MASK">SD_ARG_CMD53_REG_MASK</dfn>		0x1ffff</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/SD_ARG_CMD53_LENGTH_SHIFT" data-ref="_M/SD_ARG_CMD53_LENGTH_SHIFT">SD_ARG_CMD53_LENGTH_SHIFT</dfn>	0</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/SD_ARG_CMD53_LENGTH_MASK" data-ref="_M/SD_ARG_CMD53_LENGTH_MASK">SD_ARG_CMD53_LENGTH_MASK</dfn>	0x1ff</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/SD_ARG_CMD53_LENGTH_MAX" data-ref="_M/SD_ARG_CMD53_LENGTH_MAX">SD_ARG_CMD53_LENGTH_MAX</dfn>		64 /* XXX should be 511? */</u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><i>/* 48-bit response decoding (32 bits w/o CRC) */</i></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/MMC_R4" data-ref="_M/MMC_R4">MMC_R4</dfn>(resp)			((resp)[0])</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/MMC_R5" data-ref="_M/MMC_R5">MMC_R5</dfn>(resp)			((resp)[0])</u></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><i>/* SD R4 response (IO OCR) */</i></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/SD_IO_OCR_MEM_READY" data-ref="_M/SD_IO_OCR_MEM_READY">SD_IO_OCR_MEM_READY</dfn>		(1&lt;&lt;31)</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/SD_IO_OCR_NUM_FUNCTIONS" data-ref="_M/SD_IO_OCR_NUM_FUNCTIONS">SD_IO_OCR_NUM_FUNCTIONS</dfn>(ocr)	(((ocr) &gt;&gt; 28) &amp; 0x7)</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/SD_IO_OCR_MEM_PRESENT" data-ref="_M/SD_IO_OCR_MEM_PRESENT">SD_IO_OCR_MEM_PRESENT</dfn>		(1&lt;&lt;27)</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/SD_IO_OCR_MASK" data-ref="_M/SD_IO_OCR_MASK">SD_IO_OCR_MASK</dfn>			0x00fffff0</u></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><i>/* Card Common Control Registers (CCCR) */</i></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/SD_IO_CCCR_START" data-ref="_M/SD_IO_CCCR_START">SD_IO_CCCR_START</dfn>		0x00000</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/SD_IO_CCCR_SIZE" data-ref="_M/SD_IO_CCCR_SIZE">SD_IO_CCCR_SIZE</dfn>			0x100</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/SD_IO_CCCR_CCCR_SDIO_REV" data-ref="_M/SD_IO_CCCR_CCCR_SDIO_REV">SD_IO_CCCR_CCCR_SDIO_REV</dfn>	0x00</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/SD_IO_CCCR_CCCR_REV" data-ref="_M/SD_IO_CCCR_CCCR_REV">SD_IO_CCCR_CCCR_REV</dfn>(r)		((r) &amp; 0xf)</u></td></tr>
<tr><th id="68">68</th><td><u>#define  <dfn class="macro" id="_M/CCCR_CCCR_REV_1_00" data-ref="_M/CCCR_CCCR_REV_1_00">CCCR_CCCR_REV_1_00</dfn>		0</u></td></tr>
<tr><th id="69">69</th><td><u>#define  <dfn class="macro" id="_M/CCCR_CCCR_REV_1_10" data-ref="_M/CCCR_CCCR_REV_1_10">CCCR_CCCR_REV_1_10</dfn>		1</u></td></tr>
<tr><th id="70">70</th><td><u>#define  <dfn class="macro" id="_M/CCCR_CCCR_REV_1_20" data-ref="_M/CCCR_CCCR_REV_1_20">CCCR_CCCR_REV_1_20</dfn>		2</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/SD_IO_CCCR_SDIO_REV" data-ref="_M/SD_IO_CCCR_SDIO_REV">SD_IO_CCCR_SDIO_REV</dfn>(r)		(((r) &gt;&gt; 4) &amp; 0xf)</u></td></tr>
<tr><th id="72">72</th><td><u>#define  <dfn class="macro" id="_M/CCCR_SDIO_REV_1_00" data-ref="_M/CCCR_SDIO_REV_1_00">CCCR_SDIO_REV_1_00</dfn>		0</u></td></tr>
<tr><th id="73">73</th><td><u>#define  <dfn class="macro" id="_M/CCCR_SDIO_REV_1_10" data-ref="_M/CCCR_SDIO_REV_1_10">CCCR_SDIO_REV_1_10</dfn>		1</u></td></tr>
<tr><th id="74">74</th><td><u>#define  <dfn class="macro" id="_M/CCCR_SDIO_REV_1_20" data-ref="_M/CCCR_SDIO_REV_1_20">CCCR_SDIO_REV_1_20</dfn>		2	/* (unreleased) */</u></td></tr>
<tr><th id="75">75</th><td><u>#define  <dfn class="macro" id="_M/CCCR_SDIO_REV_2_00" data-ref="_M/CCCR_SDIO_REV_2_00">CCCR_SDIO_REV_2_00</dfn>		3</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/SD_IO_CCCR_SPEC_REV" data-ref="_M/SD_IO_CCCR_SPEC_REV">SD_IO_CCCR_SPEC_REV</dfn>		0x01</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/SD_IO_CCCR_SD_PHYS_SPEC_VER" data-ref="_M/SD_IO_CCCR_SD_PHYS_SPEC_VER">SD_IO_CCCR_SD_PHYS_SPEC_VER</dfn>(r)	((r) &amp; 0xf)</u></td></tr>
<tr><th id="78">78</th><td><u>#define  <dfn class="macro" id="_M/CCCR_SD_PHYS_SPEC_VER_1_01" data-ref="_M/CCCR_SD_PHYS_SPEC_VER_1_01">CCCR_SD_PHYS_SPEC_VER_1_01</dfn>	0</u></td></tr>
<tr><th id="79">79</th><td><u>#define  <dfn class="macro" id="_M/CCCR_SD_PHYS_SPEC_VER_1_10" data-ref="_M/CCCR_SD_PHYS_SPEC_VER_1_10">CCCR_SD_PHYS_SPEC_VER_1_10</dfn>	1</u></td></tr>
<tr><th id="80">80</th><td><u>#define  <dfn class="macro" id="_M/CCCR_SD_PHYS_SPEC_VER_2_00" data-ref="_M/CCCR_SD_PHYS_SPEC_VER_2_00">CCCR_SD_PHYS_SPEC_VER_2_00</dfn>	2</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/SD_IO_CCCR_FN_ENABLE" data-ref="_M/SD_IO_CCCR_FN_ENABLE">SD_IO_CCCR_FN_ENABLE</dfn>		0x02</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/SD_IO_CCCR_FN_IOREADY" data-ref="_M/SD_IO_CCCR_FN_IOREADY">SD_IO_CCCR_FN_IOREADY</dfn>		0x03</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/SD_IO_CCCR_FN_INTEN" data-ref="_M/SD_IO_CCCR_FN_INTEN">SD_IO_CCCR_FN_INTEN</dfn>		0x04</u></td></tr>
<tr><th id="84">84</th><td><u>#define  <dfn class="macro" id="_M/CCCR_INTEN_INTM" data-ref="_M/CCCR_INTEN_INTM">CCCR_INTEN_INTM</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/SD_IO_CCCR_FN_INTPENDING" data-ref="_M/SD_IO_CCCR_FN_INTPENDING">SD_IO_CCCR_FN_INTPENDING</dfn>	0x05</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/SD_IO_CCCR_CTL" data-ref="_M/SD_IO_CCCR_CTL">SD_IO_CCCR_CTL</dfn>			0x06</u></td></tr>
<tr><th id="87">87</th><td><u>#define  <dfn class="macro" id="_M/CCCR_CTL_RES" data-ref="_M/CCCR_CTL_RES">CCCR_CTL_RES</dfn>			(1&lt;&lt;3)</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/SD_IO_CCCR_BUS_WIDTH" data-ref="_M/SD_IO_CCCR_BUS_WIDTH">SD_IO_CCCR_BUS_WIDTH</dfn>		0x07</u></td></tr>
<tr><th id="89">89</th><td><u>#define  <dfn class="macro" id="_M/CCCR_BUS_WIDTH_4" data-ref="_M/CCCR_BUS_WIDTH_4">CCCR_BUS_WIDTH_4</dfn>		(2&lt;&lt;0)</u></td></tr>
<tr><th id="90">90</th><td><u>#define  <dfn class="macro" id="_M/CCCR_BUS_WIDTH_1" data-ref="_M/CCCR_BUS_WIDTH_1">CCCR_BUS_WIDTH_1</dfn>		(0&lt;&lt;0)</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/SD_IO_CCCR_CAPABILITY" data-ref="_M/SD_IO_CCCR_CAPABILITY">SD_IO_CCCR_CAPABILITY</dfn>		0x08</u></td></tr>
<tr><th id="92">92</th><td><u>#define  <dfn class="macro" id="_M/CCCR_CAPS_SDC" data-ref="_M/CCCR_CAPS_SDC">CCCR_CAPS_SDC</dfn>			(1&lt;&lt;0)</u></td></tr>
<tr><th id="93">93</th><td><u>#define  <dfn class="macro" id="_M/CCCR_CAPS_SMB" data-ref="_M/CCCR_CAPS_SMB">CCCR_CAPS_SMB</dfn>			(1&lt;&lt;1) /* Multi-Block support */</u></td></tr>
<tr><th id="94">94</th><td><u>#define  <dfn class="macro" id="_M/CCCR_CAPS_SRB" data-ref="_M/CCCR_CAPS_SRB">CCCR_CAPS_SRB</dfn>			(1&lt;&lt;2) /* Read Wait support */</u></td></tr>
<tr><th id="95">95</th><td><u>#define  <dfn class="macro" id="_M/CCCR_CAPS_SBS" data-ref="_M/CCCR_CAPS_SBS">CCCR_CAPS_SBS</dfn>			(1&lt;&lt;3) /* Suspend/Resume support */</u></td></tr>
<tr><th id="96">96</th><td><u>#define  <dfn class="macro" id="_M/CCCR_CAPS_S4MI" data-ref="_M/CCCR_CAPS_S4MI">CCCR_CAPS_S4MI</dfn>			(1&lt;&lt;4) /* intr support in 4-bit mode */</u></td></tr>
<tr><th id="97">97</th><td><u>#define  <dfn class="macro" id="_M/CCCR_CAPS_E4MI" data-ref="_M/CCCR_CAPS_E4MI">CCCR_CAPS_E4MI</dfn>			(1&lt;&lt;5) /* enable intr in 4-bit mode */</u></td></tr>
<tr><th id="98">98</th><td><u>#define  <dfn class="macro" id="_M/CCCR_CAPS_LSC" data-ref="_M/CCCR_CAPS_LSC">CCCR_CAPS_LSC</dfn>			(1&lt;&lt;6) /* Low speed card */</u></td></tr>
<tr><th id="99">99</th><td><u>#define  <dfn class="macro" id="_M/CCCR_CAPS_4BLS" data-ref="_M/CCCR_CAPS_4BLS">CCCR_CAPS_4BLS</dfn>			(1&lt;&lt;7) /* 4-bit support for low speed */</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/SD_IO_CCCR_CISPTR" data-ref="_M/SD_IO_CCCR_CISPTR">SD_IO_CCCR_CISPTR</dfn>		0x09 /* XXX 9-10, 10-11, or 9-12 */</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/SD_IO_CCCR_BUS_SUSPEND" data-ref="_M/SD_IO_CCCR_BUS_SUSPEND">SD_IO_CCCR_BUS_SUSPEND</dfn>		0x0c</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/SD_IO_CCCR_FUNC_SELECT" data-ref="_M/SD_IO_CCCR_FUNC_SELECT">SD_IO_CCCR_FUNC_SELECT</dfn>		0x0d</u></td></tr>
<tr><th id="103">103</th><td><u>#define  <dfn class="macro" id="_M/CCCR_FUNC_FS" data-ref="_M/CCCR_FUNC_FS">CCCR_FUNC_FS</dfn>(r)		((r) &amp; 0xf)</u></td></tr>
<tr><th id="104">104</th><td><u>#define  <dfn class="macro" id="_M/CCCR_FUNC_FS_FN" data-ref="_M/CCCR_FUNC_FS_FN">CCCR_FUNC_FS_FN</dfn>(fn)		((fn) &amp; 0x7)</u></td></tr>
<tr><th id="105">105</th><td><u>#define  <dfn class="macro" id="_M/CCCR_FUNC_FS_MEM" data-ref="_M/CCCR_FUNC_FS_MEM">CCCR_FUNC_FS_MEM</dfn>		8</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/SD_IO_CCCR_FN_EXEC_FLG" data-ref="_M/SD_IO_CCCR_FN_EXEC_FLG">SD_IO_CCCR_FN_EXEC_FLG</dfn>		0x0e</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/SD_IO_CCCR_FN_READY_FLG" data-ref="_M/SD_IO_CCCR_FN_READY_FLG">SD_IO_CCCR_FN_READY_FLG</dfn>		0x0f</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/SD_IO_CCCR_FN0_BLKSIZ" data-ref="_M/SD_IO_CCCR_FN0_BLKSIZ">SD_IO_CCCR_FN0_BLKSIZ</dfn>		0x10 /* 0x10-0x11 */</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/SD_IO_CCCR_POWER_CTL" data-ref="_M/SD_IO_CCCR_POWER_CTL">SD_IO_CCCR_POWER_CTL</dfn>		0x12</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/SD_IO_CCCR_HIGH_SPEED" data-ref="_M/SD_IO_CCCR_HIGH_SPEED">SD_IO_CCCR_HIGH_SPEED</dfn>		0x13</u></td></tr>
<tr><th id="111">111</th><td><u>#define  <dfn class="macro" id="_M/CCCR_HIGH_SPEED_SHS" data-ref="_M/CCCR_HIGH_SPEED_SHS">CCCR_HIGH_SPEED_SHS</dfn>		(1&lt;&lt;0) /* Support High-Speed */</u></td></tr>
<tr><th id="112">112</th><td><u>#define  <dfn class="macro" id="_M/CCCR_HIGH_SPEED_EHS" data-ref="_M/CCCR_HIGH_SPEED_EHS">CCCR_HIGH_SPEED_EHS</dfn>		(1&lt;&lt;1) /* Enable High-Speed */</u></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><i>/* Function Basic Registers (FBR) */</i></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/SD_IO_FBR_START" data-ref="_M/SD_IO_FBR_START">SD_IO_FBR_START</dfn>			0x00100</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/SD_IO_FBR_SIZE" data-ref="_M/SD_IO_FBR_SIZE">SD_IO_FBR_SIZE</dfn>			0x100</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/SD_IO_FBR" data-ref="_M/SD_IO_FBR">SD_IO_FBR</dfn>(func)	((((func) - 1) * SD_IO_FBR_SIZE) + SD_IO_FBR_START)</u></td></tr>
<tr><th id="118">118</th><td><u>#define  <dfn class="macro" id="_M/FBR_STD_FUNC_IF_CODE" data-ref="_M/FBR_STD_FUNC_IF_CODE">FBR_STD_FUNC_IF_CODE</dfn>(v)	((v) &amp; 0x0f)</u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><i>/* Card Information Structure (CIS) */</i></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/SD_IO_CIS_START" data-ref="_M/SD_IO_CIS_START">SD_IO_CIS_START</dfn>			0x01000</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/SD_IO_CIS_SIZE" data-ref="_M/SD_IO_CIS_SIZE">SD_IO_CIS_SIZE</dfn>			0x17000</u></td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><i>/* SDIO Standard Function Interface code */</i></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/SD_IO_SFIC_NO_STANDARD" data-ref="_M/SD_IO_SFIC_NO_STANDARD">SD_IO_SFIC_NO_STANDARD</dfn>		0x0</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/SD_IO_SFIC_UART" data-ref="_M/SD_IO_SFIC_UART">SD_IO_SFIC_UART</dfn>			0x1</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/SD_IO_SFIC_TYPEA_BLUETOOTH" data-ref="_M/SD_IO_SFIC_TYPEA_BLUETOOTH">SD_IO_SFIC_TYPEA_BLUETOOTH</dfn>	0x2	/* Type-A Bluetooth */</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/SD_IO_SFIC_TYPEB_BLUETOOTH" data-ref="_M/SD_IO_SFIC_TYPEB_BLUETOOTH">SD_IO_SFIC_TYPEB_BLUETOOTH</dfn>	0x3	/* Type-B Bluetooth */</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/SD_IO_SFIC_GPS" data-ref="_M/SD_IO_SFIC_GPS">SD_IO_SFIC_GPS</dfn>			0x4</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/SD_IO_SFIC_CAMERA" data-ref="_M/SD_IO_SFIC_CAMERA">SD_IO_SFIC_CAMERA</dfn>		0x5</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/SD_IO_SFIC_PHS" data-ref="_M/SD_IO_SFIC_PHS">SD_IO_SFIC_PHS</dfn>			0x6</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/SD_IO_SFIC_WLAN" data-ref="_M/SD_IO_SFIC_WLAN">SD_IO_SFIC_WLAN</dfn>			0x7</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/SD_IO_SFIC_ATA" data-ref="_M/SD_IO_SFIC_ATA">SD_IO_SFIC_ATA</dfn>			0x8	/* Embedded SDIO-ATA */</u></td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><u>#<span data-ppcond="20">endif</span>	/* _SDMMC_IOREG_H_ */</u></td></tr>
<tr><th id="136">136</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../ic/rtsx.c.html'>netbsd/sys/dev/ic/rtsx.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
