@W: CD277 :"C:\Users\Valery Garibay\Desktop\NUEVOARQUI\ALLUU01\ALLUU01\ALU01\generic02\source\packagegeneric01.vhdl":192:4:192:11|Port direction mismatch between component and entity
@W: CD277 :"C:\Users\Valery Garibay\Desktop\NUEVOARQUI\ALLUU01\ALLUU01\ALU01\generic02\source\packagegeneric01.vhdl":195:7:195:15|Port direction mismatch between component and entity
@W: CD638 :"C:\Users\Valery Garibay\Desktop\NUEVOARQUI\ALLUU01\ALLUU01\ALU01\generic02\source\topgeneric01.vhdl":26:7:26:11|Signal spaad is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Valery Garibay\Desktop\NUEVOARQUI\ALLUU01\ALLUU01\ALU01\generic02\source\topgeneric01.vhdl":26:14:26:18|Signal spasb is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Valery Garibay\Desktop\NUEVOARQUI\ALLUU01\ALLUU01\ALU01\generic02\source\topgeneric01.vhdl":26:21:26:25|Signal spbad is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Valery Garibay\Desktop\NUEVOARQUI\ALLUU01\ALLUU01\ALU01\generic02\source\topgeneric01.vhdl":26:28:26:32|Signal spbsb is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Valery Garibay\Desktop\NUEVOARQUI\ALLUU01\ALLUU01\ALU01\generic02\source\topgeneric01.vhdl":27:16:27:22|Signal soutssb is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Valery Garibay\Desktop\NUEVOARQUI\ALLUU01\ALLUU01\ALU01\generic02\source\topgeneric01.vhdl":29:15:29:20|Signal sledsb is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Valery Garibay\Desktop\NUEVOARQUI\ALLUU01\ALLUU01\ALU01\generic02\source\topgeneric01.vhdl":29:23:29:27|Signal sslad is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Valery Garibay\Desktop\NUEVOARQUI\ALLUU01\ALLUU01\ALU01\generic02\source\topgeneric01.vhdl":29:30:29:34|Signal sslsb is undriven. Either assign the signal a value or remove the signal declaration.
@W: CL169 :"C:\Users\Valery Garibay\Desktop\NUEVOARQUI\ALLUU01\ALLUU01\ALU01\rotR00.vhdl":25:4:25:5|Pruning unused register outFlagrr_cl_7. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Valery Garibay\Desktop\NUEVOARQUI\ALLUU01\ALLUU01\ALU01\rotL00.vhdl":25:4:25:5|Pruning unused register outFlagrl_cl_7. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Valery Garibay\Desktop\NUEVOARQUI\ALLUU01\ALLUU01\ALU01\ShiftR00.vhdl":25:4:25:5|Pruning unused register outFlagsr_cl_7. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Valery Garibay\Desktop\NUEVOARQUI\ALLUU01\ALLUU01\ALU01\ShiftL00.vhdl":25:4:25:5|Pruning unused register outFlagsl_cl_7. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Valery Garibay\Desktop\NUEVOARQUI\ALLUU01\ALLUU01\ALU01\generic02\source\multg01.vhdl":23:3:23:4|Pruning unused register outFlagmult_cl_6. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Valery Garibay\Desktop\NUEVOARQUI\ALLUU01\ALLUU01\ALU01\generic02\source\subg01.vhdl":26:3:26:4|Pruning unused register outFlagsb_cl_6. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Valery Garibay\Desktop\NUEVOARQUI\ALLUU01\ALLUU01\ALU01\generic02\source\addg01.vhdl":26:3:26:4|Pruning unused register outFlagad_cl_6. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Valery Garibay\Desktop\NUEVOARQUI\ALLUU01\ALLUU01\ALU01\generic02\source\xnorg01.vhdl":24:4:24:5|Pruning unused register outFlagxn_cl_7. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Valery Garibay\Desktop\NUEVOARQUI\ALLUU01\ALLUU01\ALU01\generic02\source\norg01.vhdl":24:4:24:5|Pruning unused register outFlagno_cl_7. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Valery Garibay\Desktop\NUEVOARQUI\ALLUU01\ALLUU01\ALU01\generic02\source\nandg01.vhdl":24:4:24:5|Pruning unused register outFlagna_cl_7. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Valery Garibay\Desktop\NUEVOARQUI\ALLUU01\ALLUU01\ALU01\generic02\source\notg01.vhdl":23:4:23:5|Pruning unused register outFlagn_cl_7. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Valery Garibay\Desktop\NUEVOARQUI\ALLUU01\ALLUU01\ALU01\generic02\source\xorg01.vhdl":24:4:24:5|Pruning unused register outFlagx_cl_7. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Valery Garibay\Desktop\NUEVOARQUI\ALLUU01\ALLUU01\ALU01\generic02\source\org01.vhdl":24:3:24:4|Pruning unused register outFlago_cl_6. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Valery Garibay\Desktop\NUEVOARQUI\ALLUU01\ALLUU01\ALU01\generic02\source\andg01.vhdl":24:3:24:4|Pruning unused register outFlaga_cl_6. Make sure that there are no unused intermediate registers.
@W: CD276 :"C:\Program Files\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2297:8:2297:15|Map for port sedstdby of component osch not found

