

================================================================
== Vitis HLS Report for 'node2'
================================================================
* Date:           Tue Oct  1 18:10:51 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k7mmseq_unbalanced
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.506 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4118|     4118|  14.438 us|  14.438 us|  4118|  4118|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop10_loop11_loop12  |     4116|     4116|        22|          1|          1|  4096|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      496|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   112|    12952|    12192|    -|
|Memory               |        8|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      324|    -|
|Register             |        -|     -|     4705|      832|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        8|   112|    17657|    13844|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     3|        2|        3|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     1|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U970    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U971    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U972    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U973    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U974    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U975    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U976    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U977    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U986    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U987    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U988    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U989    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U990    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U991    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U992    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U993    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U994    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U995    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U996    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U997    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U998    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U999    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U1000   |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U1001   |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U978  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U979  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U980  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U981  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U982  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U983  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U984  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U985  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1002  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1003  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1004  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1005  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1006  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1007  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1008  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1009  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1010  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1011  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1012  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1013  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1014  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1015  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1016  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1017  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1018  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1019  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1020  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1021  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1022  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1023  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1024  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1025  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1026  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1027  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1028  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1029  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1030  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1031  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1032  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1033  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0| 112|12952|12192|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v30_U    |node7_v125_8_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v30_1_U  |node7_v125_8_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v30_2_U  |node7_v125_8_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v30_3_U  |node7_v125_8_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v30_4_U  |node7_v125_8_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v30_5_U  |node7_v125_8_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v30_6_U  |node7_v125_8_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v30_7_U  |node7_v125_8_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +---------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                            |        8|  0|   0|    0|  2048|  256|     8|        65536|
    +---------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln104_1_fu_919_p2               |         +|   0|  0|  20|          13|           1|
    |add_ln104_fu_1038_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln105_1_fu_1001_p2              |         +|   0|  0|  17|          10|           1|
    |add_ln105_fu_963_p2                 |         +|   0|  0|  12|           5|           1|
    |add_ln106_fu_995_p2                 |         +|   0|  0|  12|           5|           1|
    |add_ln117_fu_1083_p2                |         +|   0|  0|  15|           8|           8|
    |add_ln121_fu_1101_p2                |         +|   0|  0|  15|           8|           8|
    |and_ln104_fu_957_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1501                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1525                   |       and|   0|  0|   2|           1|           1|
    |cmp50_fu_1070_p2                    |      icmp|   0|  0|  12|           5|           1|
    |cmp81_3_fu_1075_p2                  |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln104_fu_913_p2                |      icmp|   0|  0|  21|          13|          14|
    |icmp_ln105_fu_931_p2                |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln106_fu_951_p2                |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln112_fu_1107_p2               |      icmp|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state22_pp0_stage0_iter21  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2    |        or|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter7    |        or|   0|  0|   2|           1|           1|
    |or_ln105_fu_969_p2                  |        or|   0|  0|   2|           1|           1|
    |grp_fu_618_p0                       |    select|   0|  0|  32|           1|           1|
    |grp_fu_622_p0                       |    select|   0|  0|  32|           1|           1|
    |grp_fu_626_p0                       |    select|   0|  0|  32|           1|           1|
    |grp_fu_630_p0                       |    select|   0|  0|  32|           1|           1|
    |grp_fu_634_p0                       |    select|   0|  0|  32|           1|           1|
    |grp_fu_638_p0                       |    select|   0|  0|  32|           1|           1|
    |grp_fu_642_p0                       |    select|   0|  0|  32|           1|           1|
    |grp_fu_646_p0                       |    select|   0|  0|  32|           1|           1|
    |select_ln104_1_fu_1044_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln104_fu_937_p3              |    select|   0|  0|   5|           1|           1|
    |select_ln105_1_fu_983_p3            |    select|   0|  0|   5|           1|           5|
    |select_ln105_2_fu_1007_p3           |    select|   0|  0|  10|           1|           1|
    |select_ln105_fu_975_p3              |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln104_fu_945_p2                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 496|         119|          87|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten28_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   10|         20|
    |ap_sig_allocacmp_v32_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_v33_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_v34_load               |   9|          2|    5|         10|
    |indvar_flatten28_fu_140                 |   9|          2|   13|         26|
    |indvar_flatten_fu_132                   |   9|          2|   10|         20|
    |v148_0_0_blk_n                          |   9|          2|    1|          2|
    |v148_0_1_blk_n                          |   9|          2|    1|          2|
    |v148_1_0_blk_n                          |   9|          2|    1|          2|
    |v148_1_1_blk_n                          |   9|          2|    1|          2|
    |v148_2_0_blk_n                          |   9|          2|    1|          2|
    |v148_2_1_blk_n                          |   9|          2|    1|          2|
    |v148_3_0_blk_n                          |   9|          2|    1|          2|
    |v148_3_1_blk_n                          |   9|          2|    1|          2|
    |v149_0_0_blk_n                          |   9|          2|    1|          2|
    |v149_0_1_blk_n                          |   9|          2|    1|          2|
    |v149_0_2_blk_n                          |   9|          2|    1|          2|
    |v149_0_3_blk_n                          |   9|          2|    1|          2|
    |v149_1_0_blk_n                          |   9|          2|    1|          2|
    |v149_1_1_blk_n                          |   9|          2|    1|          2|
    |v149_1_2_blk_n                          |   9|          2|    1|          2|
    |v149_1_3_blk_n                          |   9|          2|    1|          2|
    |v149_2_0_blk_n                          |   9|          2|    1|          2|
    |v149_2_1_blk_n                          |   9|          2|    1|          2|
    |v149_2_2_blk_n                          |   9|          2|    1|          2|
    |v149_2_3_blk_n                          |   9|          2|    1|          2|
    |v149_3_0_blk_n                          |   9|          2|    1|          2|
    |v149_3_1_blk_n                          |   9|          2|    1|          2|
    |v149_3_2_blk_n                          |   9|          2|    1|          2|
    |v149_3_3_blk_n                          |   9|          2|    1|          2|
    |v32_fu_136                              |   9|          2|    5|         10|
    |v33_fu_128                              |   9|          2|    5|         10|
    |v34_fu_124                              |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 324|         72|  102|        204|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add_ln121_reg_1709                                |   8|   0|    8|          0|
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg                        |   1|   0|    1|          0|
    |cmp50_reg_1653                                    |   1|   0|    1|          0|
    |cmp81_3_reg_1665                                  |   1|   0|    1|          0|
    |icmp_ln105_reg_1631                               |   1|   0|    1|          0|
    |icmp_ln112_reg_1714                               |   1|   0|    1|          0|
    |indvar_flatten28_fu_140                           |  13|   0|   13|          0|
    |indvar_flatten_fu_132                             |  10|   0|   10|          0|
    |mux_case_010926_fu_192                            |  32|   0|   32|          0|
    |mux_case_02_fu_144                                |  32|   0|   32|          0|
    |mux_case_05610_fu_160                             |  32|   0|   32|          0|
    |mux_case_08318_fu_176                             |  32|   0|   32|          0|
    |mux_case_114828_fu_196                            |  32|   0|   32|          0|
    |mux_case_1424_fu_148                              |  32|   0|   32|          0|
    |mux_case_16712_fu_164                             |  32|   0|   32|          0|
    |mux_case_19320_fu_180                             |  32|   0|   32|          0|
    |mux_case_215230_fu_200                            |  32|   0|   32|          0|
    |mux_case_26914_fu_168                             |  32|   0|   32|          0|
    |mux_case_26_fu_152                                |  32|   0|   32|          0|
    |mux_case_29522_fu_184                             |  32|   0|   32|          0|
    |mux_case_315632_fu_204                            |  32|   0|   32|          0|
    |mux_case_37116_fu_172                             |  32|   0|   32|          0|
    |mux_case_38_fu_156                                |  32|   0|   32|          0|
    |mux_case_39724_fu_188                             |  32|   0|   32|          0|
    |select_ln105_1_reg_1642                           |   5|   0|    5|          0|
    |select_ln105_reg_1636                             |   5|   0|    5|          0|
    |tmp14_reg_2246                                    |  32|   0|   32|          0|
    |tmp15_reg_2251                                    |  32|   0|   32|          0|
    |tmp16_reg_2176                                    |  32|   0|   32|          0|
    |tmp17_reg_2256                                    |  32|   0|   32|          0|
    |tmp18_reg_2261                                    |  32|   0|   32|          0|
    |tmp19_reg_2181                                    |  32|   0|   32|          0|
    |tmp24_reg_2226                                    |  32|   0|   32|          0|
    |tmp25_reg_2231                                    |  32|   0|   32|          0|
    |tmp26_reg_2156                                    |  32|   0|   32|          0|
    |tmp27_reg_2236                                    |  32|   0|   32|          0|
    |tmp28_reg_2241                                    |  32|   0|   32|          0|
    |tmp29_reg_2161                                    |  32|   0|   32|          0|
    |tmp34_reg_2206                                    |  32|   0|   32|          0|
    |tmp35_reg_2211                                    |  32|   0|   32|          0|
    |tmp36_reg_2136                                    |  32|   0|   32|          0|
    |tmp37_reg_2216                                    |  32|   0|   32|          0|
    |tmp38_reg_2221                                    |  32|   0|   32|          0|
    |tmp39_reg_2141                                    |  32|   0|   32|          0|
    |tmp4_reg_2266                                     |  32|   0|   32|          0|
    |tmp5_reg_2271                                     |  32|   0|   32|          0|
    |tmp6_reg_2196                                     |  32|   0|   32|          0|
    |tmp7_reg_2276                                     |  32|   0|   32|          0|
    |tmp8_reg_2281                                     |  32|   0|   32|          0|
    |tmp9_reg_2201                                     |  32|   0|   32|          0|
    |trunc_ln121_reg_1647                              |   4|   0|    4|          0|
    |v144_0_0_addr_reg_1669                            |   8|   0|    8|          0|
    |v144_0_0_load_reg_1956                            |  32|   0|   32|          0|
    |v144_0_1_addr_reg_1674                            |   8|   0|    8|          0|
    |v144_0_1_load_reg_1961                            |  32|   0|   32|          0|
    |v144_1_0_addr_reg_1679                            |   8|   0|    8|          0|
    |v144_1_0_load_reg_1816                            |  32|   0|   32|          0|
    |v144_1_1_addr_reg_1684                            |   8|   0|    8|          0|
    |v144_1_1_load_reg_1821                            |  32|   0|   32|          0|
    |v144_2_0_addr_reg_1689                            |   8|   0|    8|          0|
    |v144_2_0_load_reg_1826                            |  32|   0|   32|          0|
    |v144_2_1_addr_reg_1694                            |   8|   0|    8|          0|
    |v144_2_1_load_reg_1831                            |  32|   0|   32|          0|
    |v144_3_0_load_reg_1718                            |  32|   0|   32|          0|
    |v144_3_1_load_reg_1723                            |  32|   0|   32|          0|
    |v30_1_addr_reg_1842                               |   8|   0|    8|          0|
    |v30_2_addr_reg_1848                               |   8|   0|    8|          0|
    |v30_3_addr_reg_1854                               |   8|   0|    8|          0|
    |v30_4_addr_reg_1860                               |   8|   0|    8|          0|
    |v30_5_addr_reg_1866                               |   8|   0|    8|          0|
    |v30_6_addr_reg_1872                               |   8|   0|    8|          0|
    |v30_7_addr_reg_1878                               |   8|   0|    8|          0|
    |v30_addr_reg_1836                                 |   8|   0|    8|          0|
    |v32_fu_136                                        |   5|   0|    5|          0|
    |v33_fu_128                                        |   5|   0|    5|          0|
    |v34_fu_124                                        |   5|   0|    5|          0|
    |v39_16_reg_1798                                   |  32|   0|   32|          0|
    |v39_17_reg_1804                                   |  32|   0|   32|          0|
    |v39_18_reg_1780                                   |  32|   0|   32|          0|
    |v39_19_reg_1786                                   |  32|   0|   32|          0|
    |v39_20_reg_1762                                   |  32|   0|   32|          0|
    |v39_21_reg_1768                                   |  32|   0|   32|          0|
    |v39_22_reg_1728                                   |  32|   0|   32|          0|
    |v39_23_reg_1734                                   |  32|   0|   32|          0|
    |v42_10_reg_2071                                   |  32|   0|   32|          0|
    |v42_11_reg_2076                                   |  32|   0|   32|          0|
    |v42_12_reg_2081                                   |  32|   0|   32|          0|
    |v42_13_reg_2086                                   |  32|   0|   32|          0|
    |v42_14_reg_1926                                   |  32|   0|   32|          0|
    |v42_15_reg_1931                                   |  32|   0|   32|          0|
    |v42_16_reg_2166                                   |  32|   0|   32|          0|
    |v42_17_reg_2171                                   |  32|   0|   32|          0|
    |v42_18_reg_2091                                   |  32|   0|   32|          0|
    |v42_19_reg_2096                                   |  32|   0|   32|          0|
    |v42_1_reg_2131                                    |  32|   0|   32|          0|
    |v42_20_reg_2101                                   |  32|   0|   32|          0|
    |v42_21_reg_2106                                   |  32|   0|   32|          0|
    |v42_22_reg_1936                                   |  32|   0|   32|          0|
    |v42_23_reg_1941                                   |  32|   0|   32|          0|
    |v42_24_reg_2186                                   |  32|   0|   32|          0|
    |v42_25_reg_2191                                   |  32|   0|   32|          0|
    |v42_26_reg_2111                                   |  32|   0|   32|          0|
    |v42_27_reg_2116                                   |  32|   0|   32|          0|
    |v42_28_reg_2121                                   |  32|   0|   32|          0|
    |v42_29_reg_1946                                   |  32|   0|   32|          0|
    |v42_2_reg_2046                                    |  32|   0|   32|          0|
    |v42_30_reg_1951                                   |  32|   0|   32|          0|
    |v42_32_reg_2066                                   |  32|   0|   32|          0|
    |v42_3_reg_2051                                    |  32|   0|   32|          0|
    |v42_4_reg_2056                                    |  32|   0|   32|          0|
    |v42_5_reg_2061                                    |  32|   0|   32|          0|
    |v42_6_reg_1916                                    |  32|   0|   32|          0|
    |v42_7_reg_1921                                    |  32|   0|   32|          0|
    |v42_8_reg_2146                                    |  32|   0|   32|          0|
    |v42_9_reg_2151                                    |  32|   0|   32|          0|
    |v42_reg_2126                                      |  32|   0|   32|          0|
    |add_ln121_reg_1709                                |  64|  32|    8|          0|
    |cmp50_reg_1653                                    |  64|  32|    1|          0|
    |cmp81_3_reg_1665                                  |  64|  32|    1|          0|
    |icmp_ln112_reg_1714                               |  64|  32|    1|          0|
    |v144_0_0_addr_reg_1669                            |  64|  32|    8|          0|
    |v144_0_1_addr_reg_1674                            |  64|  32|    8|          0|
    |v144_1_0_addr_reg_1679                            |  64|  32|    8|          0|
    |v144_1_1_addr_reg_1684                            |  64|  32|    8|          0|
    |v144_2_0_addr_reg_1689                            |  64|  32|    8|          0|
    |v144_2_1_addr_reg_1694                            |  64|  32|    8|          0|
    |v30_1_addr_reg_1842                               |  64|  32|    8|          0|
    |v30_2_addr_reg_1848                               |  64|  32|    8|          0|
    |v30_3_addr_reg_1854                               |  64|  32|    8|          0|
    |v30_4_addr_reg_1860                               |  64|  32|    8|          0|
    |v30_5_addr_reg_1866                               |  64|  32|    8|          0|
    |v30_6_addr_reg_1872                               |  64|  32|    8|          0|
    |v30_7_addr_reg_1878                               |  64|  32|    8|          0|
    |v30_addr_reg_1836                                 |  64|  32|    8|          0|
    |v39_16_reg_1798                                   |  64|  32|   32|          0|
    |v39_17_reg_1804                                   |  64|  32|   32|          0|
    |v39_18_reg_1780                                   |  64|  32|   32|          0|
    |v39_19_reg_1786                                   |  64|  32|   32|          0|
    |v39_20_reg_1762                                   |  64|  32|   32|          0|
    |v39_21_reg_1768                                   |  64|  32|   32|          0|
    |v39_22_reg_1728                                   |  64|  32|   32|          0|
    |v39_23_reg_1734                                   |  64|  32|   32|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |4705| 832| 3420|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|         node2|  return value|
|v149_0_1_dout            |   in|   32|     ap_fifo|      v149_0_1|       pointer|
|v149_0_1_num_data_valid  |   in|    9|     ap_fifo|      v149_0_1|       pointer|
|v149_0_1_fifo_cap        |   in|    9|     ap_fifo|      v149_0_1|       pointer|
|v149_0_1_empty_n         |   in|    1|     ap_fifo|      v149_0_1|       pointer|
|v149_0_1_read            |  out|    1|     ap_fifo|      v149_0_1|       pointer|
|v149_0_2_dout            |   in|   32|     ap_fifo|      v149_0_2|       pointer|
|v149_0_2_num_data_valid  |   in|    9|     ap_fifo|      v149_0_2|       pointer|
|v149_0_2_fifo_cap        |   in|    9|     ap_fifo|      v149_0_2|       pointer|
|v149_0_2_empty_n         |   in|    1|     ap_fifo|      v149_0_2|       pointer|
|v149_0_2_read            |  out|    1|     ap_fifo|      v149_0_2|       pointer|
|v149_0_3_dout            |   in|   32|     ap_fifo|      v149_0_3|       pointer|
|v149_0_3_num_data_valid  |   in|    9|     ap_fifo|      v149_0_3|       pointer|
|v149_0_3_fifo_cap        |   in|    9|     ap_fifo|      v149_0_3|       pointer|
|v149_0_3_empty_n         |   in|    1|     ap_fifo|      v149_0_3|       pointer|
|v149_0_3_read            |  out|    1|     ap_fifo|      v149_0_3|       pointer|
|v149_1_1_dout            |   in|   32|     ap_fifo|      v149_1_1|       pointer|
|v149_1_1_num_data_valid  |   in|    9|     ap_fifo|      v149_1_1|       pointer|
|v149_1_1_fifo_cap        |   in|    9|     ap_fifo|      v149_1_1|       pointer|
|v149_1_1_empty_n         |   in|    1|     ap_fifo|      v149_1_1|       pointer|
|v149_1_1_read            |  out|    1|     ap_fifo|      v149_1_1|       pointer|
|v149_1_2_dout            |   in|   32|     ap_fifo|      v149_1_2|       pointer|
|v149_1_2_num_data_valid  |   in|    9|     ap_fifo|      v149_1_2|       pointer|
|v149_1_2_fifo_cap        |   in|    9|     ap_fifo|      v149_1_2|       pointer|
|v149_1_2_empty_n         |   in|    1|     ap_fifo|      v149_1_2|       pointer|
|v149_1_2_read            |  out|    1|     ap_fifo|      v149_1_2|       pointer|
|v149_1_3_dout            |   in|   32|     ap_fifo|      v149_1_3|       pointer|
|v149_1_3_num_data_valid  |   in|    9|     ap_fifo|      v149_1_3|       pointer|
|v149_1_3_fifo_cap        |   in|    9|     ap_fifo|      v149_1_3|       pointer|
|v149_1_3_empty_n         |   in|    1|     ap_fifo|      v149_1_3|       pointer|
|v149_1_3_read            |  out|    1|     ap_fifo|      v149_1_3|       pointer|
|v149_2_1_dout            |   in|   32|     ap_fifo|      v149_2_1|       pointer|
|v149_2_1_num_data_valid  |   in|    9|     ap_fifo|      v149_2_1|       pointer|
|v149_2_1_fifo_cap        |   in|    9|     ap_fifo|      v149_2_1|       pointer|
|v149_2_1_empty_n         |   in|    1|     ap_fifo|      v149_2_1|       pointer|
|v149_2_1_read            |  out|    1|     ap_fifo|      v149_2_1|       pointer|
|v149_2_2_dout            |   in|   32|     ap_fifo|      v149_2_2|       pointer|
|v149_2_2_num_data_valid  |   in|    9|     ap_fifo|      v149_2_2|       pointer|
|v149_2_2_fifo_cap        |   in|    9|     ap_fifo|      v149_2_2|       pointer|
|v149_2_2_empty_n         |   in|    1|     ap_fifo|      v149_2_2|       pointer|
|v149_2_2_read            |  out|    1|     ap_fifo|      v149_2_2|       pointer|
|v149_2_3_dout            |   in|   32|     ap_fifo|      v149_2_3|       pointer|
|v149_2_3_num_data_valid  |   in|    9|     ap_fifo|      v149_2_3|       pointer|
|v149_2_3_fifo_cap        |   in|    9|     ap_fifo|      v149_2_3|       pointer|
|v149_2_3_empty_n         |   in|    1|     ap_fifo|      v149_2_3|       pointer|
|v149_2_3_read            |  out|    1|     ap_fifo|      v149_2_3|       pointer|
|v149_3_1_dout            |   in|   32|     ap_fifo|      v149_3_1|       pointer|
|v149_3_1_num_data_valid  |   in|    9|     ap_fifo|      v149_3_1|       pointer|
|v149_3_1_fifo_cap        |   in|    9|     ap_fifo|      v149_3_1|       pointer|
|v149_3_1_empty_n         |   in|    1|     ap_fifo|      v149_3_1|       pointer|
|v149_3_1_read            |  out|    1|     ap_fifo|      v149_3_1|       pointer|
|v149_3_2_dout            |   in|   32|     ap_fifo|      v149_3_2|       pointer|
|v149_3_2_num_data_valid  |   in|    9|     ap_fifo|      v149_3_2|       pointer|
|v149_3_2_fifo_cap        |   in|    9|     ap_fifo|      v149_3_2|       pointer|
|v149_3_2_empty_n         |   in|    1|     ap_fifo|      v149_3_2|       pointer|
|v149_3_2_read            |  out|    1|     ap_fifo|      v149_3_2|       pointer|
|v149_3_3_dout            |   in|   32|     ap_fifo|      v149_3_3|       pointer|
|v149_3_3_num_data_valid  |   in|    9|     ap_fifo|      v149_3_3|       pointer|
|v149_3_3_fifo_cap        |   in|    9|     ap_fifo|      v149_3_3|       pointer|
|v149_3_3_empty_n         |   in|    1|     ap_fifo|      v149_3_3|       pointer|
|v149_3_3_read            |  out|    1|     ap_fifo|      v149_3_3|       pointer|
|v149_0_0_dout            |   in|   32|     ap_fifo|      v149_0_0|       pointer|
|v149_0_0_num_data_valid  |   in|    9|     ap_fifo|      v149_0_0|       pointer|
|v149_0_0_fifo_cap        |   in|    9|     ap_fifo|      v149_0_0|       pointer|
|v149_0_0_empty_n         |   in|    1|     ap_fifo|      v149_0_0|       pointer|
|v149_0_0_read            |  out|    1|     ap_fifo|      v149_0_0|       pointer|
|v149_1_0_dout            |   in|   32|     ap_fifo|      v149_1_0|       pointer|
|v149_1_0_num_data_valid  |   in|    9|     ap_fifo|      v149_1_0|       pointer|
|v149_1_0_fifo_cap        |   in|    9|     ap_fifo|      v149_1_0|       pointer|
|v149_1_0_empty_n         |   in|    1|     ap_fifo|      v149_1_0|       pointer|
|v149_1_0_read            |  out|    1|     ap_fifo|      v149_1_0|       pointer|
|v149_2_0_dout            |   in|   32|     ap_fifo|      v149_2_0|       pointer|
|v149_2_0_num_data_valid  |   in|    9|     ap_fifo|      v149_2_0|       pointer|
|v149_2_0_fifo_cap        |   in|    9|     ap_fifo|      v149_2_0|       pointer|
|v149_2_0_empty_n         |   in|    1|     ap_fifo|      v149_2_0|       pointer|
|v149_2_0_read            |  out|    1|     ap_fifo|      v149_2_0|       pointer|
|v149_3_0_dout            |   in|   32|     ap_fifo|      v149_3_0|       pointer|
|v149_3_0_num_data_valid  |   in|    9|     ap_fifo|      v149_3_0|       pointer|
|v149_3_0_fifo_cap        |   in|    9|     ap_fifo|      v149_3_0|       pointer|
|v149_3_0_empty_n         |   in|    1|     ap_fifo|      v149_3_0|       pointer|
|v149_3_0_read            |  out|    1|     ap_fifo|      v149_3_0|       pointer|
|v148_0_0_din             |  out|   32|     ap_fifo|      v148_0_0|       pointer|
|v148_0_0_num_data_valid  |   in|    9|     ap_fifo|      v148_0_0|       pointer|
|v148_0_0_fifo_cap        |   in|    9|     ap_fifo|      v148_0_0|       pointer|
|v148_0_0_full_n          |   in|    1|     ap_fifo|      v148_0_0|       pointer|
|v148_0_0_write           |  out|    1|     ap_fifo|      v148_0_0|       pointer|
|v148_0_1_din             |  out|   32|     ap_fifo|      v148_0_1|       pointer|
|v148_0_1_num_data_valid  |   in|    9|     ap_fifo|      v148_0_1|       pointer|
|v148_0_1_fifo_cap        |   in|    9|     ap_fifo|      v148_0_1|       pointer|
|v148_0_1_full_n          |   in|    1|     ap_fifo|      v148_0_1|       pointer|
|v148_0_1_write           |  out|    1|     ap_fifo|      v148_0_1|       pointer|
|v148_1_0_din             |  out|   32|     ap_fifo|      v148_1_0|       pointer|
|v148_1_0_num_data_valid  |   in|    9|     ap_fifo|      v148_1_0|       pointer|
|v148_1_0_fifo_cap        |   in|    9|     ap_fifo|      v148_1_0|       pointer|
|v148_1_0_full_n          |   in|    1|     ap_fifo|      v148_1_0|       pointer|
|v148_1_0_write           |  out|    1|     ap_fifo|      v148_1_0|       pointer|
|v148_1_1_din             |  out|   32|     ap_fifo|      v148_1_1|       pointer|
|v148_1_1_num_data_valid  |   in|    9|     ap_fifo|      v148_1_1|       pointer|
|v148_1_1_fifo_cap        |   in|    9|     ap_fifo|      v148_1_1|       pointer|
|v148_1_1_full_n          |   in|    1|     ap_fifo|      v148_1_1|       pointer|
|v148_1_1_write           |  out|    1|     ap_fifo|      v148_1_1|       pointer|
|v148_2_0_din             |  out|   32|     ap_fifo|      v148_2_0|       pointer|
|v148_2_0_num_data_valid  |   in|    9|     ap_fifo|      v148_2_0|       pointer|
|v148_2_0_fifo_cap        |   in|    9|     ap_fifo|      v148_2_0|       pointer|
|v148_2_0_full_n          |   in|    1|     ap_fifo|      v148_2_0|       pointer|
|v148_2_0_write           |  out|    1|     ap_fifo|      v148_2_0|       pointer|
|v148_2_1_din             |  out|   32|     ap_fifo|      v148_2_1|       pointer|
|v148_2_1_num_data_valid  |   in|    9|     ap_fifo|      v148_2_1|       pointer|
|v148_2_1_fifo_cap        |   in|    9|     ap_fifo|      v148_2_1|       pointer|
|v148_2_1_full_n          |   in|    1|     ap_fifo|      v148_2_1|       pointer|
|v148_2_1_write           |  out|    1|     ap_fifo|      v148_2_1|       pointer|
|v148_3_0_din             |  out|   32|     ap_fifo|      v148_3_0|       pointer|
|v148_3_0_num_data_valid  |   in|    9|     ap_fifo|      v148_3_0|       pointer|
|v148_3_0_fifo_cap        |   in|    9|     ap_fifo|      v148_3_0|       pointer|
|v148_3_0_full_n          |   in|    1|     ap_fifo|      v148_3_0|       pointer|
|v148_3_0_write           |  out|    1|     ap_fifo|      v148_3_0|       pointer|
|v148_3_1_din             |  out|   32|     ap_fifo|      v148_3_1|       pointer|
|v148_3_1_num_data_valid  |   in|    9|     ap_fifo|      v148_3_1|       pointer|
|v148_3_1_fifo_cap        |   in|    9|     ap_fifo|      v148_3_1|       pointer|
|v148_3_1_full_n          |   in|    1|     ap_fifo|      v148_3_1|       pointer|
|v148_3_1_write           |  out|    1|     ap_fifo|      v148_3_1|       pointer|
|v144_0_0_address0        |  out|    8|   ap_memory|      v144_0_0|         array|
|v144_0_0_ce0             |  out|    1|   ap_memory|      v144_0_0|         array|
|v144_0_0_q0              |   in|   32|   ap_memory|      v144_0_0|         array|
|v144_0_1_address0        |  out|    8|   ap_memory|      v144_0_1|         array|
|v144_0_1_ce0             |  out|    1|   ap_memory|      v144_0_1|         array|
|v144_0_1_q0              |   in|   32|   ap_memory|      v144_0_1|         array|
|v144_1_0_address0        |  out|    8|   ap_memory|      v144_1_0|         array|
|v144_1_0_ce0             |  out|    1|   ap_memory|      v144_1_0|         array|
|v144_1_0_q0              |   in|   32|   ap_memory|      v144_1_0|         array|
|v144_1_1_address0        |  out|    8|   ap_memory|      v144_1_1|         array|
|v144_1_1_ce0             |  out|    1|   ap_memory|      v144_1_1|         array|
|v144_1_1_q0              |   in|   32|   ap_memory|      v144_1_1|         array|
|v144_2_0_address0        |  out|    8|   ap_memory|      v144_2_0|         array|
|v144_2_0_ce0             |  out|    1|   ap_memory|      v144_2_0|         array|
|v144_2_0_q0              |   in|   32|   ap_memory|      v144_2_0|         array|
|v144_2_1_address0        |  out|    8|   ap_memory|      v144_2_1|         array|
|v144_2_1_ce0             |  out|    1|   ap_memory|      v144_2_1|         array|
|v144_2_1_q0              |   in|   32|   ap_memory|      v144_2_1|         array|
|v144_3_0_address0        |  out|    8|   ap_memory|      v144_3_0|         array|
|v144_3_0_ce0             |  out|    1|   ap_memory|      v144_3_0|         array|
|v144_3_0_q0              |   in|   32|   ap_memory|      v144_3_0|         array|
|v144_3_1_address0        |  out|    8|   ap_memory|      v144_3_1|         array|
|v144_3_1_ce0             |  out|    1|   ap_memory|      v144_3_1|         array|
|v144_3_1_q0              |   in|   32|   ap_memory|      v144_3_1|         array|
+-------------------------+-----+-----+------------+--------------+--------------+

