/*
   Copyright (C) 2004 - 2018 Universit√© de Versailles Saint-Quentin-en-Yvelines (UVSQ)

   This file is part of MAQAO.

  MAQAO is free software; you can redistribute it and/or
   modify it under the terms of the GNU Lesser General Public License
   as published by the Free Software Foundation; either version 3
   of the License, or (at your option) any later version.

   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU Lesser General Public License for more details.

   You should have received a copy of the GNU Lesser General Public License
   along with this program; if not, write to the Free Software
   Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
 */


/**
* \file arm64_fct_d.c
* \brief This file contains the bodies of functions corresponding to semantic actions
* \warning This file has been automatically generated by MINJAG from file arm64_6bf96bbfcca0afd1af78d50ba75869a8.bdf and should not be modified
* */
#include <stdlib.h>
#include "fsmutils.h"
#include "arm64_arch.h"
#include "arm64_sym.h"
#include "arm64_macros.h"
#include "arm64_fct.h"
#ifdef INSN_OPCODE_LIST_FIRST_2b01
void arm64_coder__1747(void** vars) {
	/*Reduction for line 759 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2047(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LD2,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_VAR,W2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1748(void** vars) {
	/*Reduction for line 761 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2047(vars,BDFVar__RT),arm64_coder__1962(vars,BDFVar__RN),I_LD2,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_VAR,W8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__1749(void** vars) {
	/*Reduction for line 762 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2047(vars,BDFVar__RT),arm64_coder__1962(vars,BDFVar__RN),I_LD2,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_VAR,W4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__1750(void** vars) {
	/*Reduction for line 763 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2047(vars,BDFVar__RT),arm64_coder__1962(vars,BDFVar__RN),I_LD2,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_VAR,W2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1751(void** vars) {
	/*Reduction for line 765 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,arm64_coder__2047(vars,BDFVar__RT),arm64_coder__1890(vars,BDFVar__RMns,BDFVar__RN),I_LD2,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_VAR,W8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__1752(void** vars) {
	/*Reduction for line 766 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,arm64_coder__2047(vars,BDFVar__RT),arm64_coder__1890(vars,BDFVar__RMns,BDFVar__RN),I_LD2,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_VAR,W4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__1753(void** vars) {
	/*Reduction for line 767 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD2_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,arm64_coder__2047(vars,BDFVar__RT),arm64_coder__1890(vars,BDFVar__RMns,BDFVar__RN),I_LD2,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_VAR,W2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1754(void** vars) {
	/*Reduction for line 782 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD2R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2047(vars,BDFVar__RT),arm64_coder__1948(vars,BDFVar__RN),I_LD2R,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_VAR,W8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__1755(void** vars) {
	/*Reduction for line 783 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD2R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2047(vars,BDFVar__RT),arm64_coder__1949(vars,BDFVar__RN),I_LD2R,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_VAR,W4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__1756(void** vars) {
	/*Reduction for line 784 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD2R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2047(vars,BDFVar__RT),arm64_coder__1950(vars,BDFVar__RN),I_LD2R,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_VAR,W2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1757(void** vars) {
	/*Reduction for line 785 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD2R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2047(vars,BDFVar__RT),arm64_coder__1951(vars,BDFVar__RN),I_LD2R,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_VAR,W1Dto2D,vars[BDFVar__Q]);
}
void arm64_coder__1758(void** vars) {
	/*Reduction for line 787 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2036(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LD3,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_VAR,W8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__1759(void** vars) {
	/*Reduction for line 788 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2036(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LD3,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_VAR,W4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__1760(void** vars) {
	/*Reduction for line 789 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2036(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LD3,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_VAR,W2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1761(void** vars) {
	/*Reduction for line 791 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2036(vars,BDFVar__RT),arm64_coder__1963(vars,BDFVar__RN),I_LD3,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_VAR,W8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__1762(void** vars) {
	/*Reduction for line 792 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2036(vars,BDFVar__RT),arm64_coder__1963(vars,BDFVar__RN),I_LD3,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_VAR,W4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__1763(void** vars) {
	/*Reduction for line 793 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2036(vars,BDFVar__RT),arm64_coder__1963(vars,BDFVar__RN),I_LD3,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_VAR,W2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1764(void** vars) {
	/*Reduction for line 795 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,arm64_coder__2036(vars,BDFVar__RT),arm64_coder__1890(vars,BDFVar__RMns,BDFVar__RN),I_LD3,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_VAR,W8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__1765(void** vars) {
	/*Reduction for line 796 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,arm64_coder__2036(vars,BDFVar__RT),arm64_coder__1890(vars,BDFVar__RMns,BDFVar__RN),I_LD3,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_VAR,W4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__1766(void** vars) {
	/*Reduction for line 797 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD3_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,arm64_coder__2036(vars,BDFVar__RT),arm64_coder__1890(vars,BDFVar__RMns,BDFVar__RN),I_LD3,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_VAR,W2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1767(void** vars) {
	/*Reduction for line 812 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD3R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2036(vars,BDFVar__RT),arm64_coder__1952(vars,BDFVar__RN),I_LD3R,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_VAR,W8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__1768(void** vars) {
	/*Reduction for line 813 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD3R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2036(vars,BDFVar__RT),arm64_coder__1953(vars,BDFVar__RN),I_LD3R,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_VAR,W4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__1769(void** vars) {
	/*Reduction for line 814 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD3R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2036(vars,BDFVar__RT),arm64_coder__1954(vars,BDFVar__RN),I_LD3R,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_VAR,W2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1770(void** vars) {
	/*Reduction for line 815 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD3R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2036(vars,BDFVar__RT),arm64_coder__1955(vars,BDFVar__RN),I_LD3R,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_VAR,W1Dto2D,vars[BDFVar__Q]);
}
void arm64_coder__1771(void** vars) {
	/*Reduction for line 817 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2014(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LD4,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_VAR,W8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__1772(void** vars) {
	/*Reduction for line 818 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2014(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LD4,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_VAR,W4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__1773(void** vars) {
	/*Reduction for line 819 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2014(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LD4,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_VAR,W2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1774(void** vars) {
	/*Reduction for line 821 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2014(vars,BDFVar__RT),arm64_coder__1964(vars,BDFVar__RN),I_LD4,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_VAR,W8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__1775(void** vars) {
	/*Reduction for line 822 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2014(vars,BDFVar__RT),arm64_coder__1964(vars,BDFVar__RN),I_LD4,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_VAR,W4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__1776(void** vars) {
	/*Reduction for line 823 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2014(vars,BDFVar__RT),arm64_coder__1964(vars,BDFVar__RN),I_LD4,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_VAR,W2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1777(void** vars) {
	/*Reduction for line 825 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,arm64_coder__2014(vars,BDFVar__RT),arm64_coder__1890(vars,BDFVar__RMns,BDFVar__RN),I_LD4,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_VAR,W8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__1778(void** vars) {
	/*Reduction for line 826 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,arm64_coder__2014(vars,BDFVar__RT),arm64_coder__1890(vars,BDFVar__RMns,BDFVar__RN),I_LD4,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_VAR,W4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__1779(void** vars) {
	/*Reduction for line 827 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD4_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,arm64_coder__2014(vars,BDFVar__RT),arm64_coder__1890(vars,BDFVar__RMns,BDFVar__RN),I_LD4,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_VAR,W2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1780(void** vars) {
	/*Reduction for line 842 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD4R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2014(vars,BDFVar__RT),arm64_coder__1949(vars,BDFVar__RN),I_LD4R,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_VAR,W8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__1781(void** vars) {
	/*Reduction for line 843 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD4R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2014(vars,BDFVar__RT),arm64_coder__1950(vars,BDFVar__RN),I_LD4R,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_VAR,W4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__1782(void** vars) {
	/*Reduction for line 844 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD4R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2014(vars,BDFVar__RT),arm64_coder__1951(vars,BDFVar__RN),I_LD4R,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_VAR,W2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__1783(void** vars) {
	/*Reduction for line 845 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b01(vars[BDFVar__template],arm64_VARIANTID_LD4R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2014(vars,BDFVar__RT),arm64_coder__1956(vars,BDFVar__RN),I_LD4R,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_VAR,W1Dto2D,vars[BDFVar__Q]);
}
#endif
#ifdef INSN_OPCODE_LIST_FIRST_2b02
void arm64_coder__1784(void** vars) {
	/*Reduction for line 1474 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b02(vars[BDFVar__template],arm64_VARIANTID_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2013(vars,BDFVar__RT),arm64_coder__1889(vars,BDFVar__RMns,BDFVar__RN),I_ST1,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W8Bto2D,vars[BDFVar__SZ],vars[BDFVar__Q]);
}
void arm64_coder__1785(void** vars) {
	/*Reduction for line 1473 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b02(vars[BDFVar__template],arm64_VARIANTID_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2013(vars,BDFVar__RT),arm64_coder__1957(vars,BDFVar__RN),I_ST1,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W8Bto2D,vars[BDFVar__SZ],vars[BDFVar__Q]);
}
void arm64_coder__1786(void** vars) {
	/*Reduction for line 1472 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b02(vars[BDFVar__template],arm64_VARIANTID_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2035(vars,BDFVar__RT),arm64_coder__1889(vars,BDFVar__RMns,BDFVar__RN),I_ST1,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W8Bto2D,vars[BDFVar__SZ],vars[BDFVar__Q]);
}
void arm64_coder__1787(void** vars) {
	/*Reduction for line 1471 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b02(vars[BDFVar__template],arm64_VARIANTID_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2035(vars,BDFVar__RT),arm64_coder__1958(vars,BDFVar__RN),I_ST1,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W8Bto2D,vars[BDFVar__SZ],vars[BDFVar__Q]);
}
void arm64_coder__1788(void** vars) {
	/*Reduction for line 1470 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b02(vars[BDFVar__template],arm64_VARIANTID_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2046(vars,BDFVar__RT),arm64_coder__1889(vars,BDFVar__RMns,BDFVar__RN),I_ST1,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W8Bto2D,vars[BDFVar__SZ],vars[BDFVar__Q]);
}
void arm64_coder__1789(void** vars) {
	/*Reduction for line 1469 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b02(vars[BDFVar__template],arm64_VARIANTID_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2046(vars,BDFVar__RT),arm64_coder__1959(vars,BDFVar__RN),I_ST1,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W8Bto2D,vars[BDFVar__SZ],vars[BDFVar__Q]);
}
void arm64_coder__1790(void** vars) {
	/*Reduction for line 1468 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b02(vars[BDFVar__template],arm64_VARIANTID_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2024(vars,BDFVar__RT),arm64_coder__1889(vars,BDFVar__RMns,BDFVar__RN),I_ST1,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W8Bto2D,vars[BDFVar__SZ],vars[BDFVar__Q]);
}
void arm64_coder__1791(void** vars) {
	/*Reduction for line 1467 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b02(vars[BDFVar__template],arm64_VARIANTID_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2024(vars,BDFVar__RT),arm64_coder__1960(vars,BDFVar__RN),I_ST1,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W8Bto2D,vars[BDFVar__SZ],vars[BDFVar__Q]);
}
void arm64_coder__1792(void** vars) {
	/*Reduction for line 1466 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b02(vars[BDFVar__template],arm64_VARIANTID_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,arm64_coder__2013(vars,BDFVar__RT),arm64_coder__1866(vars,BDFVar__RN),I_ST1,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W8Bto2D,vars[BDFVar__SZ],vars[BDFVar__Q]);
}
void arm64_coder__1793(void** vars) {
	/*Reduction for line 1465 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b02(vars[BDFVar__template],arm64_VARIANTID_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,arm64_coder__2035(vars,BDFVar__RT),arm64_coder__1866(vars,BDFVar__RN),I_ST1,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W8Bto2D,vars[BDFVar__SZ],vars[BDFVar__Q]);
}
void arm64_coder__1794(void** vars) {
	/*Reduction for line 1464 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b02(vars[BDFVar__template],arm64_VARIANTID_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,arm64_coder__2046(vars,BDFVar__RT),arm64_coder__1866(vars,BDFVar__RN),I_ST1,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W8Bto2D,vars[BDFVar__SZ],vars[BDFVar__Q]);
}
void arm64_coder__1795(void** vars) {
	/*Reduction for line 1463 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b02(vars[BDFVar__template],arm64_VARIANTID_ST1_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,arm64_coder__2024(vars,BDFVar__RT),arm64_coder__1866(vars,BDFVar__RN),I_ST1,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W8Bto2D,vars[BDFVar__SZ],vars[BDFVar__Q]);
}
void arm64_coder__1796(void** vars) {
	/*Reduction for line 727 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b02(vars[BDFVar__template],arm64_VARIANTID_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2025(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LD1,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W8Bto2D,vars[BDFVar__SZ],vars[BDFVar__Q]);
}
void arm64_coder__1797(void** vars) {
	/*Reduction for line 728 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b02(vars[BDFVar__template],arm64_VARIANTID_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2047(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LD1,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W8Bto2D,vars[BDFVar__SZ],vars[BDFVar__Q]);
}
void arm64_coder__1798(void** vars) {
	/*Reduction for line 729 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b02(vars[BDFVar__template],arm64_VARIANTID_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2036(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LD1,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W8Bto2D,vars[BDFVar__SZ],vars[BDFVar__Q]);
}
void arm64_coder__1799(void** vars) {
	/*Reduction for line 730 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b02(vars[BDFVar__template],arm64_VARIANTID_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2014(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LD1,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W8Bto2D,vars[BDFVar__SZ],vars[BDFVar__Q]);
}
void arm64_coder__1800(void** vars) {
	/*Reduction for line 731 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b02(vars[BDFVar__template],arm64_VARIANTID_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2025(vars,BDFVar__RT),arm64_coder__1961(vars,BDFVar__RN),I_LD1,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W8Bto2D,vars[BDFVar__SZ],vars[BDFVar__Q]);
}
void arm64_coder__1801(void** vars) {
	/*Reduction for line 732 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b02(vars[BDFVar__template],arm64_VARIANTID_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,arm64_coder__2025(vars,BDFVar__RT),arm64_coder__1890(vars,BDFVar__RMns,BDFVar__RN),I_LD1,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W8Bto2D,vars[BDFVar__SZ],vars[BDFVar__Q]);
}
void arm64_coder__1802(void** vars) {
	/*Reduction for line 733 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b02(vars[BDFVar__template],arm64_VARIANTID_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2047(vars,BDFVar__RT),arm64_coder__1962(vars,BDFVar__RN),I_LD1,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W8Bto2D,vars[BDFVar__SZ],vars[BDFVar__Q]);
}
void arm64_coder__1803(void** vars) {
	/*Reduction for line 734 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b02(vars[BDFVar__template],arm64_VARIANTID_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,arm64_coder__2047(vars,BDFVar__RT),arm64_coder__1890(vars,BDFVar__RMns,BDFVar__RN),I_LD1,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W8Bto2D,vars[BDFVar__SZ],vars[BDFVar__Q]);
}
void arm64_coder__1804(void** vars) {
	/*Reduction for line 735 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b02(vars[BDFVar__template],arm64_VARIANTID_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2036(vars,BDFVar__RT),arm64_coder__1963(vars,BDFVar__RN),I_LD1,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W8Bto2D,vars[BDFVar__SZ],vars[BDFVar__Q]);
}
void arm64_coder__1805(void** vars) {
	/*Reduction for line 736 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b02(vars[BDFVar__template],arm64_VARIANTID_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,arm64_coder__2036(vars,BDFVar__RT),arm64_coder__1890(vars,BDFVar__RMns,BDFVar__RN),I_LD1,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W8Bto2D,vars[BDFVar__SZ],vars[BDFVar__Q]);
}
void arm64_coder__1806(void** vars) {
	/*Reduction for line 737 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b02(vars[BDFVar__template],arm64_VARIANTID_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2014(vars,BDFVar__RT),arm64_coder__1964(vars,BDFVar__RN),I_LD1,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W8Bto2D,vars[BDFVar__SZ],vars[BDFVar__Q]);
}
void arm64_coder__1807(void** vars) {
	/*Reduction for line 738 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b02(vars[BDFVar__template],arm64_VARIANTID_LD1_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,arm64_coder__2014(vars,BDFVar__RT),arm64_coder__1890(vars,BDFVar__RMns,BDFVar__RN),I_LD1,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W8Bto2D,vars[BDFVar__SZ],vars[BDFVar__Q]);
}
void arm64_coder__1808(void** vars) {
	/*Reduction for line 751 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b02(vars[BDFVar__template],arm64_VARIANTID_LD1R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2025(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LD1R,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W8Bto2D,vars[BDFVar__SZ],vars[BDFVar__Q]);
}
void arm64_coder__1809(void** vars) {
	/*Reduction for line 756 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b02(vars[BDFVar__template],arm64_VARIANTID_LD1R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_ONE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,arm64_coder__2025(vars,BDFVar__RT),arm64_coder__1890(vars,BDFVar__RMns,BDFVar__RN),I_LD1R,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W8Bto2D,vars[BDFVar__SZ],vars[BDFVar__Q]);
}
void arm64_coder__1810(void** vars) {
	/*Reduction for line 781 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b02(vars[BDFVar__template],arm64_VARIANTID_LD2R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2047(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LD2R,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W8Bto2D,vars[BDFVar__SZ],vars[BDFVar__Q]);
}
void arm64_coder__1811(void** vars) {
	/*Reduction for line 786 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b02(vars[BDFVar__template],arm64_VARIANTID_LD2R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,arm64_coder__2047(vars,BDFVar__RT),arm64_coder__1890(vars,BDFVar__RMns,BDFVar__RN),I_LD2R,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W8Bto2D,vars[BDFVar__SZ],vars[BDFVar__Q]);
}
void arm64_coder__1812(void** vars) {
	/*Reduction for line 811 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b02(vars[BDFVar__template],arm64_VARIANTID_LD3R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2036(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LD3R,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W8Bto2D,vars[BDFVar__SZ],vars[BDFVar__Q]);
}
void arm64_coder__1813(void** vars) {
	/*Reduction for line 816 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b02(vars[BDFVar__template],arm64_VARIANTID_LD3R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,arm64_coder__2036(vars,BDFVar__RT),arm64_coder__1890(vars,BDFVar__RMns,BDFVar__RN),I_LD3R,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W8Bto2D,vars[BDFVar__SZ],vars[BDFVar__Q]);
}
void arm64_coder__1814(void** vars) {
	/*Reduction for line 841 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b02(vars[BDFVar__template],arm64_VARIANTID_LD4R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2014(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LD4R,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W8Bto2D,vars[BDFVar__SZ],vars[BDFVar__Q]);
}
void arm64_coder__1815(void** vars) {
	/*Reduction for line 846 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b02(vars[BDFVar__template],arm64_VARIANTID_LD4R_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_READ,arm64_coder__2014(vars,BDFVar__RT),arm64_coder__1890(vars,BDFVar__RMns,BDFVar__RN),I_LD4R,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W8Bto2D,vars[BDFVar__SZ],vars[BDFVar__Q]);
}
#endif
#ifdef INSN_OPCODE_LIST_FIRST_2b11
void arm64_coder__1816(void** vars) {
	/*Reduction for line 1526 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b11(vars[BDFVar__template],arm64_VARIANTID_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2013(vars,BDFVar__RT),arm64_coder__1889(vars,BDFVar__RMns,BDFVar__RN),I_ST4,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1817(void** vars) {
	/*Reduction for line 1525 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b11(vars[BDFVar__template],arm64_VARIANTID_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2013(vars,BDFVar__RT),arm64_coder__1957(vars,BDFVar__RN),I_ST4,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1818(void** vars) {
	/*Reduction for line 1523 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b11(vars[BDFVar__template],arm64_VARIANTID_ST4_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_FOUR_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,arm64_coder__2013(vars,BDFVar__RT),arm64_coder__1866(vars,BDFVar__RN),I_ST4,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1819(void** vars) {
	/*Reduction for line 1508 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b11(vars[BDFVar__template],arm64_VARIANTID_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2035(vars,BDFVar__RT),arm64_coder__1889(vars,BDFVar__RMns,BDFVar__RN),I_ST3,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1820(void** vars) {
	/*Reduction for line 1507 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b11(vars[BDFVar__template],arm64_VARIANTID_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2035(vars,BDFVar__RT),arm64_coder__1958(vars,BDFVar__RN),I_ST3,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1821(void** vars) {
	/*Reduction for line 1505 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b11(vars[BDFVar__template],arm64_VARIANTID_ST3_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_THREE_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,arm64_coder__2035(vars,BDFVar__RT),arm64_coder__1866(vars,BDFVar__RN),I_ST3,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1822(void** vars) {
	/*Reduction for line 1490 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b11(vars[BDFVar__template],arm64_VARIANTID_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DWORD_REGISTER_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2046(vars,BDFVar__RT),arm64_coder__1889(vars,BDFVar__RMns,BDFVar__RN),I_ST2,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1823(void** vars) {
	/*Reduction for line 1489 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b11(vars[BDFVar__template],arm64_VARIANTID_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_UNSIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_WRITE,arm64_coder__2046(vars,BDFVar__RT),arm64_coder__1959(vars,BDFVar__RN),I_ST2,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__1824(void** vars) {
	/*Reduction for line 1487 from the ISA description file*/
	INSN_OPCODE_LIST_FIRST_2b11(vars[BDFVar__template],arm64_VARIANTID_ST2_ARM64_FM_STORE_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_LIST_TWO_VECTOR_DATASZ_QWORD_READ_OPRN_MEMORY_DATASZ_32b_WRITE,arm64_coder__2046(vars,BDFVar__RT),arm64_coder__1866(vars,BDFVar__RN),I_ST2,ISET_ARM64,FM_STORE,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
#endif
#ifdef OPRN_IMMEDIATE_0201
void *arm64_coder__1825(void** vars,int var0) {
	void* out=NULL;
	OPRN_IMMEDIATE_0201(out,DATASZ_3b,READ,vars[var0]);
	return out;
}
void *arm64_coder__1826(void** vars,int var0) {
	void* out=NULL;
	OPRN_IMMEDIATE_0201(out,DATASZ_12b,READ,vars[var0]);
	return out;
}
void *arm64_coder__1827(void** vars,int var0) {
	void* out=NULL;
	OPRN_IMMEDIATE_0201(out,DATASZ_5b,READ,vars[var0]);
	return out;
}
void *arm64_coder__1828(void** vars,int var0) {
	void* out=NULL;
	OPRN_IMMEDIATE_0201(out,DATASZ_5b,READ,vars[var0]);
	return out;
}
void *arm64_coder__1829(void** vars,int var0) {
	void* out=NULL;
	OPRN_IMMEDIATE_0201(out,DATASZ_6b,READ,vars[var0]);
	return out;
}
void *arm64_coder__1830(void** vars,int var0) {
	void* out=NULL;
	OPRN_IMMEDIATE_0201(out,DATASZ_6b,READ,vars[var0]);
	return out;
}
void *arm64_coder__1831(void** vars,int var0) {
	void* out=NULL;
	OPRN_IMMEDIATE_0201(out,DATASZ_16b,READ,vars[var0]);
	return out;
}
void *arm64_coder__1832(void** vars,int var0) {
	void* out=NULL;
	OPRN_IMMEDIATE_0201(out,DATASZ_4b,READ,vars[var0]);
	return out;
}
void *arm64_coder__1833(void** vars,int var0) {
	void* out=NULL;
	OPRN_IMMEDIATE_0201(out,DATASZ_3b,READ,vars[var0]);
	return out;
}
void *arm64_coder__1834(void** vars,int var0) {
	void* out=NULL;
	OPRN_IMMEDIATE_0201(out,DATASZ_7b,READ,vars[var0]);
	return out;
}
void *arm64_coder__1835(void** vars,int var0) {
	void* out=NULL;
	OPRN_IMMEDIATE_0201(out,DATASZ_5b,READ,vars[var0]);
	return out;
}
void *arm64_coder__1836(void** vars,int var0) {
	void* out=NULL;
	OPRN_IMMEDIATE_0201(out,DATASZ_6b,READ,vars[var0]);
	return out;
}
void *arm64_coder__1837(void** vars,int var0) {
	void* out=NULL;
	OPRN_IMMEDIATE_0201(out,DATASZ_6b,READ,vars[var0]);
	return out;
}
#endif
#ifdef OPRN_IMMEDIATE_0300
void *arm64_coder__1838() {
	void* out=NULL;
	OPRN_IMMEDIATE_0300(out,DATASZ_UNDEF,READ,ZERO);
	return out;
}
void *arm64_coder__1839() {
	void* out=NULL;
	OPRN_IMMEDIATE_0300(out,DATASZ_UNDEF,READ,EIGHT);
	return out;
}
void *arm64_coder__1840() {
	void* out=NULL;
	OPRN_IMMEDIATE_0300(out,DATASZ_UNDEF,READ,SIXTEEN);
	return out;
}
void *arm64_coder__1841() {
	void* out=NULL;
	OPRN_IMMEDIATE_0300(out,DATASZ_UNDEF,READ,THIRTYTWO);
	return out;
}
#endif
#ifdef OPRN_IMMEDIATE_1200
void *arm64_coder__1842(void** vars) {
	void* out=NULL;
	OPRN_IMMEDIATE_1200(out,CONCATENATE_0201(DATASZ_UNDEF,CI1,vars[BDFVar__IMM5]),DATASZ_5b,READ);
	return out;
}
#endif
