[{"DBLP title": "Hierarchical Dynamic Thermal Management Method for High-Performance Many-Core Microprocessors.", "DBLP authors": ["Hai Wang", "Jian Ma", "Sheldon X.-D. Tan", "Chi Zhang", "He Tang", "Keheng Huang", "Zhenghong Zhang"], "year": 2016, "doi": "https://doi.org/10.1145/2891409", "OA papers": [{"PaperId": "https://openalex.org/W2510850517", "PaperTitle": "Hierarchical Dynamic Thermal Management Method for High-Performance Many-Core Microprocessors", "Year": 2016, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Electronic Science and Technology of China": 4.0, "University of California, Riverside": 1.0, "Southwest China Research Institute of Electronic Equipment, Chengdu, China#TAB#": 2.0}, "Authors": ["Hai Wang", "Jian Ma", "Sheldon X.-D. Tan", "Chi Zhang", "He Tang", "Keheng Huang", "Zhenghong Zhang"]}]}, {"DBLP title": "Error-Correcting Sample Preparation with Cyberphysical Digital Microfluidic Lab-on-Chip.", "DBLP authors": ["Sudip Poddar", "Sarmishtha Ghoshal", "Krishnendu Chakrabarty", "Bhargab B. Bhattacharya"], "year": 2016, "doi": "https://doi.org/10.1145/2898999", "OA papers": [{"PaperId": "https://openalex.org/W2510233378", "PaperTitle": "Error-Correcting Sample Preparation with Cyberphysical Digital Microfluidic Lab-on-Chip", "Year": 2016, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Indian Statistical Institute": 2.0, "Indian Institute of Engineering Science and Technology, Shibpur": 1.0, "Duke University": 1.0}, "Authors": ["Sudip Poddar", "Sarmishtha Ghoshal", "Krishnendu Chakrabarty", "Bhargab B. Bhattacharya"]}]}, {"DBLP title": "State Assignment and Optimization of Ultra-High-Speed FSMs Utilizing Tristate Buffers.", "DBLP authors": ["Robert Czerwinski", "Dariusz Kania"], "year": 2016, "doi": "https://doi.org/10.1145/2905366", "OA papers": [{"PaperId": "https://openalex.org/W2397971382", "PaperTitle": "State Assignment and Optimization of Ultra-High-Speed FSMs Utilizing Tristate Buffers", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Silesian University of Technology": 2.0}, "Authors": ["Robert Czerwinski", "Dariusz Kania"]}]}, {"DBLP title": "A Framework for Block Placement, Migration, and Fast Searching in Tiled-DNUCA Architecture.", "DBLP authors": ["Shirshendu Das", "Hemangee K. Kapoor"], "year": 2016, "doi": "https://doi.org/10.1145/2907946", "OA papers": [{"PaperId": "https://openalex.org/W2404726111", "PaperTitle": "A Framework for Block Placement, Migration, and Fast Searching in Tiled-DNUCA Architecture", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Indian Institute of Technology Guwahati": 2.0}, "Authors": ["Shirshendu Das", "Hemangee K. Kapoor"]}]}, {"DBLP title": "Obstacle-Avoiding Wind Turbine Placement for Power Loss and Wake Effect Optimization.", "DBLP authors": ["Yu-Wei Wu", "Yiyu Shi", "Sudip Roy", "Tsung-Yi Ho"], "year": 2016, "doi": "https://doi.org/10.1145/2905365", "OA papers": [{"PaperId": "https://openalex.org/W2400784593", "PaperTitle": "Obstacle-Avoiding Wind Turbine Placement for Power Loss and Wake Effect Optimization", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Cheng Kung University": 1.0, "University of Notre Dame": 1.0, "Indian Institute of Technology Roorkee": 1.0, "National Tsing Hua University": 1.0}, "Authors": ["Yuwei Wu", "Yiyu Shi", "Sudip Roy", "Tsung-Yi Ho"]}]}, {"DBLP title": "Hardware Trojans: Lessons Learned after One Decade of Research.", "DBLP authors": ["Kan Xiao", "Domenic Forte", "Yier Jin", "Ramesh Karri", "Swarup Bhunia", "Mark M. Tehranipoor"], "year": 2016, "doi": "https://doi.org/10.1145/2906147", "OA papers": [{"PaperId": "https://openalex.org/W2464661970", "PaperTitle": "Hardware Trojans", "Year": 2016, "CitationCount": 279, "EstimatedCitation": 279, "Affiliations": {"University of Connecticut": 1.0, "University of Florida": 3.0, "University of Central Florida": 1.0, "SUNY Polytechnic Institute": 0.5, "New York University": 0.5}, "Authors": ["Kan Xiao", "Domenic Forte", "Yi Jin", "Ramesh Karri", "Swarup Bhunia", "M. Tehranipoor"]}]}, {"DBLP title": "Periodic Scan-In States to Reduce the Input Test Data Volume for Partially Functional Broadside Tests.", "DBLP authors": ["Irith Pomeranz"], "year": 2016, "doi": "https://doi.org/10.1145/2911983", "OA papers": [{"PaperId": "https://openalex.org/W2403019319", "PaperTitle": "Periodic Scan-In States to Reduce the Input Test Data Volume for Partially Functional Broadside Tests", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Efficient Security Monitoring with the Core Debug Interface in an Embedded Processor.", "DBLP authors": ["Jinyong Lee", "Ingoo Heo", "Yongje Lee", "Yunheung Paek"], "year": 2016, "doi": "https://doi.org/10.1145/2907611", "OA papers": [{"PaperId": "https://openalex.org/W2461431977", "PaperTitle": "Efficient Security Monitoring with the Core Debug Interface in an Embedded Processor", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Seoul National University": 3.5, "Samsung (South Korea)": 0.5}, "Authors": ["Jin-Yong Lee", "Ingoo Heo", "Yongje Lee", "Yunheung Paek"]}]}, {"DBLP title": "Improving PCM Endurance with a Constant-Cost Wear Leveling Design.", "DBLP authors": ["Yu-Ming Chang", "Pi-Cheng Hsiu", "Yuan-Hao Chang", "Chi-Hao Chen", "Tei-Wei Kuo", "Cheng-Yuan Michael Wang"], "year": 2016, "doi": "https://doi.org/10.1145/2905364", "OA papers": [{"PaperId": "https://openalex.org/W2462134012", "PaperTitle": "Improving PCM Endurance with a Constant-Cost Wear Leveling Design", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Macronix International (Taiwan)": 2.0, "Academia Sinica": 2.5, "National Taiwan University": 1.5}, "Authors": ["Yu-Ming Chang", "Pi-Cheng Hsiu", "Yuan-Hao Chang", "Chihao Chen", "Tei-Wei Kuo", "Chengyuan Wang"]}]}, {"DBLP title": "Ripple 2.0: Improved Movement of Cells in Routability-Driven Placement.", "DBLP authors": ["Xu He", "Yao Wang", "Yang Guo", "Evangeline F. Y. Young"], "year": 2016, "doi": "https://doi.org/10.1145/2925989", "OA papers": [{"PaperId": "https://openalex.org/W2516707792", "PaperTitle": "Ripple 2.0", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National University of Defense Technology": 2.5, "Hunan University": 0.5, "Chinese University of Hong Kong": 1.0}, "Authors": ["Xu He", "Yao Wang", "Yang Guo", "Evangeline F. Y. Young"]}]}, {"DBLP title": "A Compact Implementation of Salsa20 and Its Power Analysis Vulnerabilities.", "DBLP authors": ["Bodhisatwa Mazumdar", "Sk Subidh Ali", "Ozgur Sinanoglu"], "year": 2016, "doi": "https://doi.org/10.1145/2934677", "OA papers": [{"PaperId": "https://openalex.org/W2549819053", "PaperTitle": "A Compact Implementation of Salsa20 and Its Power Analysis Vulnerabilities", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"New York University Abu Dhabi, Abu Dhabi": 3.0}, "Authors": ["Bodhisatwa Mazumdar", "Sk. Musharaf Ali", "Ozgur Sinanoglu"]}]}, {"DBLP title": "Partitioning and Data Mapping in Reconfigurable Cache and Scratchpad Memory-Based Architectures.", "DBLP authors": ["Prasenjit Chakraborty", "Preeti Ranjan Panda", "Sandeep Sen"], "year": 2016, "doi": "https://doi.org/10.1145/2934680", "OA papers": [{"PaperId": "https://openalex.org/W2513306639", "PaperTitle": "Partitioning and Data Mapping in Reconfigurable Cache and Scratchpad Memory--Based Architectures", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Indian Institute of Technology Delhi": 3.0}, "Authors": ["Prasenjit Chakraborty", "Preeti Ranjan Panda", "Sandeep Sen"]}]}, {"DBLP title": "Genetic-Algorithm-Based FPGA Architectural Exploration Using Analytical Models.", "DBLP authors": ["Hossein Mehri", "Bijan Alizadeh"], "year": 2016, "doi": "https://doi.org/10.1145/2939372", "OA papers": [{"PaperId": "https://openalex.org/W2507388367", "PaperTitle": "Genetic-Algorithm-Based FPGA Architectural Exploration Using Analytical Models", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Tehran": 2.0}, "Authors": ["Hossein Mehri", "Bijan Alizadeh"]}]}, {"DBLP title": "Hybrid Power Management for Office Equipment.", "DBLP authors": ["Ganesh Gingade", "Wenyi Chen", "Yung-Hsiang Lu", "Jan P. Allebach", "Hernan Ildefonso Gutierrez-Vazquez"], "year": 2016, "doi": "https://doi.org/10.1145/2910582", "OA papers": [{"PaperId": "https://openalex.org/W2553115009", "PaperTitle": "Hybrid Power Management for Office Equipment", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 4.0, "Hewlett-Packard (United States)": 1.0}, "Authors": ["Ganesh Gingade", "Wen-Yi Chen", "Yung-Hsiang Lu", "Jan P. Allebach", "Hernan Ildefonso Gutierrez-Vazquez"]}]}, {"DBLP title": "Probabilistic Model Checking for Uncertain Scenario-Aware Data Flow.", "DBLP authors": ["Joost-Pieter Katoen", "Hao Wu"], "year": 2016, "doi": "https://doi.org/10.1145/2914788", "OA papers": [{"PaperId": "https://openalex.org/W2514391951", "PaperTitle": "Probabilistic Model Checking for Uncertain Scenario-Aware Data Flow", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"RWTH Aachen University": 2.0}, "Authors": ["Joost-Pieter Katoen", "Hao Wu"]}]}, {"DBLP title": "DReAM: An Approach to Estimate per-Task DRAM Energy in Multicore Systems.", "DBLP authors": ["Qixiao Liu", "Miquel Moret\u00f3", "Jaume Abella", "Francisco J. Cazorla", "Mateo Valero"], "year": 2016, "doi": "https://doi.org/10.1145/2939370", "OA papers": [{"PaperId": "https://openalex.org/W2552510698", "PaperTitle": "DReAM", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Barcelona Supercomputing Center": 1.5, "Universitat Polit\u00e8cnica de Catalunya": 1.5, "Spanish National Research Council": 1.0, "BSC 8 UPC": 1.0}, "Authors": ["Q. Liu", "Miquel Moreto", "Jaume Abella", "Francisco J. Cazorla", "Mateo Valero"]}]}, {"DBLP title": "Non-enumerative Generation of Path Delay Distributions and Its Application to Critical Path Selection.", "DBLP authors": ["Ahish Mysore Somashekar", "Spyros Tragoudas", "Rathish Jayabharathi", "Sreenivas Gangadhar"], "year": 2016, "doi": "https://doi.org/10.1145/2940327", "OA papers": [{"PaperId": "https://openalex.org/W2404101323", "PaperTitle": "Non-enumerative Generation of Path Delay Distributions and Its Application to Critical Path Selection", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Southern Illinois University Carbondale": 2.0, "Intel (United States)": 2.0}, "Authors": ["Ahish Mysore Somashekar", "Spyros Tragoudas", "Rathish Jayabharathi", "Sreenivas Gangadhar"]}]}, {"DBLP title": "An Adaptive Demand-Based Caching Mechanism for NAND Flash Memory Storage Systems.", "DBLP authors": ["Yi Wang", "Zhiwei Qin", "Renhai Chen", "Zili Shao", "Laurence T. Yang"], "year": 2016, "doi": "https://doi.org/10.1145/2947658", "OA papers": [{"PaperId": "https://openalex.org/W2567395862", "PaperTitle": "An Adaptive Demand-Based Caching Mechanism for NAND Flash Memory Storage Systems", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Capital Normal University": 1.0, "Hong Kong Polytechnic University": 2.5, "Tianjin University": 0.5, "St. Francis Xavier University": 1.0}, "Authors": ["Yi Wang", "Zhiwei Qin", "Renhai Chen", "Zili Shao", "Laurence T. Yang"]}]}, {"DBLP title": "ERfair Scheduler with Processor Suspension for Real-Time Multiprocessor Embedded Systems.", "DBLP authors": ["Piyoosh Purushothaman Nair", "Arnab Sarkar", "N. M. Harsha", "Megha Gandhi", "P. P. Chakrabarti", "Sujoy Ghose"], "year": 2016, "doi": "https://doi.org/10.1145/2948979", "OA papers": [{"PaperId": "https://openalex.org/W2565124321", "PaperTitle": "ERfair Scheduler with Processor Suspension for Real-Time Multiprocessor Embedded Systems", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Indian Institute of Technology Guwahati": 4.0, "Indian Institute of Technology Kharagpur": 2.0}, "Authors": ["Piyoosh Purushothaman Nair", "Arnab Sarkar", "Harsha Nm", "Megha Gandhi", "Partha Chakrabarti", "Sujoy Ghose"]}]}, {"DBLP title": "A C2RTL Framework Supporting Partition, Parallelization, and FIFO Sizing for Streaming Applications.", "DBLP authors": ["Daming Zhang", "Shuangchen Li", "Yongpan Liu", "Xiaobo Sharon Hu", "Xinyu He", "Yining Zhang", "Pei Zhang", "Huazhong Yang"], "year": 2016, "doi": "https://doi.org/10.1145/2797135", "OA papers": [{"PaperId": "https://openalex.org/W2268471718", "PaperTitle": "A C2RTL Framework Supporting Partition, Parallelization, and FIFO Sizing for Streaming Applications", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tsinghua University": 4.0, "University of California, Santa Barbara": 1.0, "University of Notre Dame": 1.0, "Princeton University": 1.0, "Y Explorations, Inc., San Jose, CA": 1.0}, "Authors": ["Daming Zhang", "Shuangchen Li", "Yongpan Liu", "Xiaobo Sharon Hu", "Xinyu He", "Zhang Yining", "Pei Zhang", "Huazhong Yang"]}]}, {"DBLP title": "Auxiliary Variables in Temporal Specifications: Semantic and Practical Analysis for System-Level Requirements.", "DBLP authors": ["Laurence Pierre"], "year": 2016, "doi": "https://doi.org/10.1145/2811260", "OA papers": [{"PaperId": "https://openalex.org/W2253024290", "PaperTitle": "Auxiliary Variables in Temporal Specifications", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 1.0}, "Authors": ["Laurence Pierre"]}]}, {"DBLP title": "Performance-Driven Assignment of Buffered I/O Signals in Area-I/O Flip-Chip Designs.", "DBLP authors": ["Jin-Tai Yan"], "year": 2016, "doi": "https://doi.org/10.1145/2818642", "OA papers": [{"PaperId": "https://openalex.org/W2272169140", "PaperTitle": "Performance-Driven Assignment of Buffered I/O Signals in Area-I/O Flip-Chip Designs", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Chung Hua University": 1.0}, "Authors": ["Jin-Tai Yan"]}]}, {"DBLP title": "Array Size Computation under Uniform Overlapping and Irregular Accesses.", "DBLP authors": ["Angeliki Kritikakou", "Francky Catthoor", "Vasilios I. Kelefouras", "Costas E. Goutis"], "year": 2016, "doi": "https://doi.org/10.1145/2818643", "OA papers": [{"PaperId": "https://openalex.org/W2271130898", "PaperTitle": "Array Size Computation under Uniform Overlapping and Irregular Accesses", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Rennes": 0.5, "Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 0.5, "Catholic University of America": 1.0, "University of Patras": 2.0}, "Authors": ["Angeliki Kritikakou", "Francky Catthoor", "Vasilios Kelefouras", "Costas E. Goutis"]}]}, {"DBLP title": "Improving Write Performance by Controlling Target Resistance Distributions in MLC PRAM.", "DBLP authors": ["Youngsik Kim", "Sungjoo Yoo", "Sunggu Lee"], "year": 2016, "doi": "https://doi.org/10.1145/2820610", "OA papers": [{"PaperId": "https://openalex.org/W2269850215", "PaperTitle": "Improving Write Performance by Controlling Target Resistance Distributions in MLC PRAM", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Pohang University of Science and Technology": 2.0, ", Seoul National University, , , , Korea": 1.0}, "Authors": ["Young-Sik Kim", "Sungjoo Yoo", "Sunggu Lee"]}]}, {"DBLP title": "A New Unicast-Based Multicast Scheme for Network-on-Chip Router and Interconnect Testing.", "DBLP authors": ["Dong Xiang", "Kele Shen"], "year": 2016, "doi": "https://doi.org/10.1145/2821506", "OA papers": [{"PaperId": "https://openalex.org/W2262726216", "PaperTitle": "A New Unicast-Based Multicast Scheme for Network-on-Chip Router and Interconnect Testing", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Tsinghua University": 2.0}, "Authors": ["Dong Xiang", "Kele Shen"]}]}, {"DBLP title": "Optimization of 3D Digital Microfluidic Biochips for the Multiplexed Polymerase Chain Reaction.", "DBLP authors": ["Zipeng Li", "Tsung-Yi Ho", "Krishnendu Chakrabarty"], "year": 2016, "doi": "https://doi.org/10.1145/2811259", "OA papers": [{"PaperId": "https://openalex.org/W2268424974", "PaperTitle": "Optimization of 3D Digital Microfluidic Biochips for the Multiplexed Polymerase Chain Reaction", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Duke University": 2.0, "National Yang Ming Chiao Tung University": 1.0}, "Authors": ["Zipeng Li", "Tsung-Yi Ho", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Parallel Power Grid Analysis Based on Enlarged Partitions.", "DBLP authors": ["Le Zhang", "Vivek Sarin"], "year": 2016, "doi": "https://doi.org/10.1145/2806885", "OA papers": [{"PaperId": "https://openalex.org/W2255308470", "PaperTitle": "Parallel Power Grid Analysis Based on Enlarged Partitions", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Texas A&M University": 2.0}, "Authors": ["Lei Zhang", "Vivek Sarin"]}]}, {"DBLP title": "A Cost-Effective Energy Optimization Framework of Multicore SoCs Based on Dynamically Reconfigurable Voltage-Frequency Islands.", "DBLP authors": ["Song Jin", "Songwei Pei", "Yinhe Han", "Huawei Li"], "year": 2016, "doi": "https://doi.org/10.1145/2817207", "OA papers": [{"PaperId": "https://openalex.org/W2263942918", "PaperTitle": "A Cost-Effective Energy Optimization Framework of Multicore SoCs Based on Dynamically Reconfigurable Voltage-Frequency Islands", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"North China Electric Power University": 1.0, "Beijing University of Chemical Technology": 1.0, "Chinese Academy of Sciences": 1.0, "Institute of Computing Technology": 1.0}, "Authors": ["Song Jin", "Songwei Pei", "Yinhe Han", "Huawei Li"]}]}, {"DBLP title": "Yield and Speedup Improvements in Extensible Processors by Allocating Extra Cycles to Some Custom Instructions.", "DBLP authors": ["Mehdi Kamal", "Ali Afzali-Kusha", "Saeed Safari", "Massoud Pedram"], "year": 2016, "doi": "https://doi.org/10.1145/2830566", "OA papers": [{"PaperId": "https://openalex.org/W2256557278", "PaperTitle": "Yield and Speedup Improvements in Extensible Processors by Allocating Extra Cycles to Some Custom Instructions", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Tehran": 2.5, "Institute for Research in Fundamental Sciences": 0.5, "University of Southern California": 1.0}, "Authors": ["Mehdi Kamal", "Ali Afzali-Kusha", "Saeed Safari", "Massoud Pedram"]}]}, {"DBLP title": "TSocket: Thermal Sustainable Power Budgeting.", "DBLP authors": ["Guoqing Chen", "Yi Xu", "Xing Hu", "Xiangyang Guo", "Jun Ma", "Yu Hu", "Yuan Xie"], "year": 2016, "doi": "https://doi.org/10.1145/2837023", "OA papers": [{"PaperId": "https://openalex.org/W2262056517", "PaperTitle": "TSocket", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"AMD Research China Lab, Advanced Micro Devices, Inc., Beijing, China": 1.0, "Macau University of Science and Technology": 1.0, "Huawei Technologies (China)": 1.0, "North Carolina State University": 1.0, "China National Petroleum Corporation (China)": 1.0, "Institute of Computing Technology": 1.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Guoqing Chen", "Yi Xu", "Xing Hu", "Xiangyang Guo", "Jun Ma", "Yu Hu", "Yuan Xie"]}]}, {"DBLP title": "Reliability-Aware Resource Allocation and Binding in High-Level Synthesis.", "DBLP authors": ["Liang Chen", "Mojtaba Ebrahimi", "Mehdi Baradaran Tahoori"], "year": 2016, "doi": "https://doi.org/10.1145/2839300", "OA papers": [{"PaperId": "https://openalex.org/W2269743125", "PaperTitle": "Reliability-Aware Resource Allocation and Binding in High-Level Synthesis", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Liang Chen", "Mojtaba Ebrahimi", "Mehdi B. Tahoori"]}]}, {"DBLP title": "ECDSA Passive Attacks, Leakage Sources, and Common Design Mistakes.", "DBLP authors": ["Jeremy Dubeuf", "David H\u00e9ly", "Vincent Beroulle"], "year": 2016, "doi": "https://doi.org/10.1145/2820611", "OA papers": [{"PaperId": "https://openalex.org/W2260005205", "PaperTitle": "ECDSA Passive Attacks, Leakage Sources, and Common Design Mistakes", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Maxim Integrated (United Kingdom)": 1.0, "Grenoble Alpes University": 2.0}, "Authors": ["Jeremy Dubeuf", "David Hely", "Vincent Beroulle"]}]}, {"DBLP title": "Security-Aware Obfuscated Priority Assignment for Automotive CAN Platforms.", "DBLP authors": ["Martin Lukasiewycz", "Philipp Mundhenk", "Sebastian Steinhorst"], "year": 2016, "doi": "https://doi.org/10.1145/2831232", "OA papers": [{"PaperId": "https://openalex.org/W2268537092", "PaperTitle": "Security-Aware Obfuscated Priority Assignment for Automotive CAN Platforms", "Year": 2016, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"TUM CREATE Limited, Singapore": 3.0}, "Authors": ["Martin Lukasiewycz", "Philipp Mundhenk", "Sebastian Steinhorst"]}]}, {"DBLP title": "Adapting to Varying Distribution of Unknown Response Bits.", "DBLP authors": ["Chandra K. H. Suresh", "Ozgur Sinanoglu", "Sule Ozev"], "year": 2016, "doi": "https://doi.org/10.1145/2835489", "OA papers": [{"PaperId": "https://openalex.org/W2261800295", "PaperTitle": "Adapting to Varying Distribution of Unknown Response Bits", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"New York University": 2.0, "Arizona State University": 1.0}, "Authors": ["Chandra Suresh", "Ozgur Sinanoglu", "Sule Ozev"]}]}, {"DBLP title": "Exploring Soft-Error Robust and Energy-Efficient Register File in GPGPUs using Resistive Memory.", "DBLP authors": ["Jingweijia Tan", "Zhi Li", "Mingsong Chen", "Xin Fu"], "year": 2016, "doi": "https://doi.org/10.1145/2827697", "OA papers": [{"PaperId": "https://openalex.org/W2260256017", "PaperTitle": "Exploring Soft-Error Robust and Energy-Efficient Register File in GPGPUs using Resistive Memory", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Houston": 2.0, "University of Kansas": 1.0, "East China Normal University": 1.0}, "Authors": ["Jingweijia Tan", "Zhi Li", "Mingsong Chen", "Xin Fu"]}]}, {"DBLP title": "Design-for-Testability for Functional Broadside Tests under Primary Input Constraints.", "DBLP authors": ["Irith Pomeranz"], "year": 2016, "doi": "https://doi.org/10.1145/2831231", "OA papers": [{"PaperId": "https://openalex.org/W2267298653", "PaperTitle": "Design-for-Testability for Functional Broadside Tests under Primary Input Constraints", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Preface to Special Section on New Physical Design Techniques for the Next Generation of Integration Technology.", "DBLP authors": ["Evangeline F. Y. Young", "Azadeh Davoodi"], "year": 2016, "doi": "https://doi.org/10.1145/2902365", "OA papers": [{"PaperId": "https://openalex.org/W2477050703", "PaperTitle": "Preface to Special Section on New Physical Design Techniques for the Next Generation of Integration Technology", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Chinese University of Hong Kong": 1.0, "University of Wisconsin\u2013Madison": 1.0}, "Authors": ["Evangeline F. Y. Young", "Azadeh Davoodi"]}]}, {"DBLP title": "Eh?Placer: A High-Performance Modern Technology-Driven Placer.", "DBLP authors": ["Nima Karimpour Darav", "Andrew A. Kennings", "Aysa Fakheri Tabrizi", "David T. Westwick", "Laleh Behjat"], "year": 2016, "doi": "https://doi.org/10.1145/2899381", "OA papers": [{"PaperId": "https://openalex.org/W2336236367", "PaperTitle": "Eh?Placer", "Year": 2016, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"University of Calgary": 4.0, "University of Waterloo": 1.0}, "Authors": ["Nima Karimpour Darav", "Andrew Kennings", "Aysa Fakheri Tabrizi", "David T. Westwick", "Laleh Behjat"]}]}, {"DBLP title": "Clock-Tree-Aware Incremental Timing-Driven Placement.", "DBLP authors": ["Vinicius S. Livramento", "Renan Netto", "Chrystian Guth", "Jos\u00e9 Lu\u00eds G\u00fcntzel", "Luiz Cl\u00e1udio Villar dos Santos"], "year": 2016, "doi": "https://doi.org/10.1145/2858793", "OA papers": [{"PaperId": "https://openalex.org/W2340959133", "PaperTitle": "Clock-Tree-Aware Incremental Timing-Driven Placement", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Automation and Systems Engineering Department, UFSC": 2.0, "Computer Science Deparment, UFSC": 3.0}, "Authors": ["Vinicius Livramento", "Renan Netto", "Chrystian Guth", "Jose Luis Guntzel", "Luiz Eduardo dos Santos"]}]}, {"DBLP title": "Parasitic-Aware Common-Centroid FinFET Placement and Routing for Current-Ratio Matching.", "DBLP authors": ["Po-Hsun Wu", "Mark Po-Hung Lin", "Xin Li", "Tsung-Yi Ho"], "year": 2016, "doi": "https://doi.org/10.1145/2856031", "OA papers": [{"PaperId": "https://openalex.org/W2335894895", "PaperTitle": "Parasitic-Aware Common-Centroid FinFET Placement and Routing for Current-Ratio Matching", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Cheng Kung University": 1.0, "National Chung Cheng University": 1.0, "Carnegie Mellon University": 1.0, "National Tsing Hua University": 1.0}, "Authors": ["Po-Hsun Wu", "Mark Po-Hung Lin", "Xin Li", "Tsung-Yi Ho"]}]}, {"DBLP title": "Floorplanning and Topology Synthesis for Application-Specific Network-on-Chips with RF-Interconnect.", "DBLP authors": ["Jinglei Huang", "Song Chen", "Wei Zhong", "Wenchao Zhang", "Shengxi Diao", "Fujiang Lin"], "year": 2016, "doi": "https://doi.org/10.1145/2890499", "OA papers": [{"PaperId": "https://openalex.org/W2492362241", "PaperTitle": "Floorplanning and Topology Synthesis for Application-Specific Network-on-Chips with RF-Interconnect", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Science and Technology of China": 6.0}, "Authors": ["Jinglei Huang", "Song Chen", "Wei Zhong", "Wenchao Zhang", "Shengxi Diao", "Fujiang Lin"]}]}, {"DBLP title": "Analytical Clustering Score with Application to Postplacement Register Clustering.", "DBLP authors": ["Chang Xu", "Guojie Luo", "Peixin Li", "Yiyu Shi", "Iris Hui-Ru Jiang"], "year": 2016, "doi": "https://doi.org/10.1145/2894753", "OA papers": [{"PaperId": "https://openalex.org/W2387618302", "PaperTitle": "Analytical Clustering Score with Application to Postplacement Register Clustering", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Peking University": 2.5, "King University": 0.5, "University of Notre Dame": 1.0, "National Yang Ming Chiao Tung University": 1.0}, "Authors": ["Chang Xu", "Guojie Luo", "Pei-Xin Li", "Yiyu Shi", "Iris Hui-Ru Jiang"]}]}, {"DBLP title": "PARR: Pin-Access Planning and Regular Routing for Self-Aligned Double Patterning.", "DBLP authors": ["Xiaoqing Xu", "Bei Yu", "Jhih-Rong Gao", "Che-Lun Hsu", "David Z. Pan"], "year": 2016, "doi": "https://doi.org/10.1145/2842612", "OA papers": [{"PaperId": "https://openalex.org/W2406038381", "PaperTitle": "PARR", "Year": 2016, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"The University of Texas at Austin": 4.0, "Chinese University of Hong Kong": 1.0}, "Authors": ["Xiaoqing Xu", "Bei Yu", "Jhih-Rong Gao", "Che-Lun Hsu", "David Z. Pan"]}]}, {"DBLP title": "EBL Overlapping Aware Stencil Planning for MCC System.", "DBLP authors": ["Bei Yu", "Kun Yuan", "Jhih-Rong Gao", "Shiyan Hu", "David Z. Pan"], "year": 2016, "doi": "https://doi.org/10.1145/2888394", "OA papers": [{"PaperId": "https://openalex.org/W2406393984", "PaperTitle": "EBL Overlapping Aware Stencil Planning for MCC System", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Chinese University of Hong Kong": 1.0, "Meta (United States)": 0.5, "Menlo School": 0.5, "Cadence Design Systems (United States)": 1.0, "Michigan Technological University": 1.0, "The University of Texas at Austin": 1.0}, "Authors": ["Bei Yu", "Kun Yuan", "Jhih-Rong Gao", "Shiyan Hu", "David Z. Pan"]}]}, {"DBLP title": "Novel Adaptive Power-Gating Strategy and Tapered TSV Structure in Multilayer 3D IC.", "DBLP authors": ["Seungwon Kim", "Seokhyeong Kang", "Ki Jin Han", "Youngmin Kim"], "year": 2016, "doi": "https://doi.org/10.1145/2894752", "OA papers": [{"PaperId": "https://openalex.org/W2339195741", "PaperTitle": "Novel Adaptive Power-Gating Strategy and Tapered TSV Structure in Multilayer 3D IC", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Ulsan National Institute of Science and Technology": 3.0, "Kwangwoon University": 1.0}, "Authors": ["Seungwon Kim", "Seokhyeong Kang", "Ki Jin Han", "Young-Min Kim"]}]}, {"DBLP title": "DC Characteristics and Variability on 90nm CMOS Transistor Array-Style Analog Layout.", "DBLP authors": ["Gong Chen", "Toru Fujimura", "Qing Dong", "Shigetoshi Nakatake", "Bo Yang"], "year": 2016, "doi": "https://doi.org/10.1145/2888395", "OA papers": [{"PaperId": "https://openalex.org/W2357304008", "PaperTitle": "DC Characteristics and Variability on 90nm CMOS Transistor Array-Style Analog Layout", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Chengdu University of Information Technology": 1.0, "The University of Kitakyushu": 3.0, "Advanced Algorithm and Systems (Japan)": 1.0}, "Authors": ["Gong Chen", "Toru Fujimura", "Qing Dong", "Shigetoshi Nakatake", "Bo Yang"]}]}, {"DBLP title": "Minimizing Stack Memory for Hard Real-Time Applications on Multicore Platforms with Partitioned Fixed-Priority or EDF Scheduling.", "DBLP authors": ["Chao Wang", "Chuansheng Dong", "Haibo Zeng", "Zonghua Gu"], "year": 2016, "doi": "https://doi.org/10.1145/2846096", "OA papers": [{"PaperId": "https://openalex.org/W2384806434", "PaperTitle": "Minimizing Stack Memory for Hard Real-Time Applications on Multicore Platforms with Partitioned Fixed-Priority or EDF Scheduling", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Zhejiang University": 2.0, "McGill University": 1.0, "Virginia Tech": 1.0}, "Authors": ["Chao Wang", "Chuansheng Dong", "Haibo Zeng", "Zonghua Gu"]}]}, {"DBLP title": "Differential Write-Conscious Software Design on Phase-Change Memory: An SQLite Case Study.", "DBLP authors": ["Sungkwang Lee", "Taemin Lee", "Hyunsun Park", "Junwhan Ahn", "Sungjoo Yoo", "Youjip Won", "Sunggu Lee"], "year": 2016, "doi": "https://doi.org/10.1145/2842613", "OA papers": [{"PaperId": "https://openalex.org/W2337432218", "PaperTitle": "Differential Write-Conscious Software Design on Phase-Change Memory", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Korea Post": 2.0, "Pohang University of Science and Technology": 1.0, "Seoul National University": 3.0, "Hanyang University": 1.0}, "Authors": ["Sungkwang Lee", "Taemin Lee", "Hyunsun Park", "Junwhan Ahn", "Sungjoo Yoo", "Youjip Won", "Sunggu Lee"]}]}, {"DBLP title": "FH-OAOS: A Fast Four-Step Heuristic for Obstacle-Avoiding Octilinear Steiner Tree Construction.", "DBLP authors": ["Xing Huang", "Wenzhong Guo", "Genggeng Liu", "Guolong Chen"], "year": 2016, "doi": "https://doi.org/10.1145/2856033", "OA papers": [{"PaperId": "https://openalex.org/W2336682439", "PaperTitle": "FH-OAOS", "Year": 2016, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"Fu Zhou University, Fujian, China": 4.0}, "Authors": ["Xing Huang", "Wenzhong Guo", "Genggeng Liu", "Guolong Chen"]}]}, {"DBLP title": "A Survey of Techniques for Cache Locking.", "DBLP authors": ["Sparsh Mittal"], "year": 2016, "doi": "https://doi.org/10.1145/2858792", "OA papers": [{"PaperId": "https://openalex.org/W2269813923", "PaperTitle": "A Survey of Techniques for Cache Locking", "Year": 2016, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Oak Ridge National Laboratory": 1.0}, "Authors": ["Sparsh Mittal"]}]}, {"DBLP title": "Process Independent Design Methodology for the Active RC and Single-Inverter-Based Rail Clamp.", "DBLP authors": ["Ramachandran Venkatasubramanian", "Robert Elio", "Sule Ozev"], "year": 2016, "doi": "https://doi.org/10.1145/2851490", "OA papers": [{"PaperId": "https://openalex.org/W2396076384", "PaperTitle": "Process Independent Design Methodology for the Active RC and Single-Inverter-Based Rail Clamp", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Broadcom (Israel)": 2.0, "Arizona State University": 1.0}, "Authors": ["Ramachandran Venkatasubramanian", "Robert F. Elio", "Sule Ozev"]}]}, {"DBLP title": "Synthesis of Dual-Mode Circuits Through Library Design, Gate Sizing, and Clock-Tree Optimization.", "DBLP authors": ["Sangmin Kim", "Seokhyeong Kang", "Youngsoo Shin"], "year": 2016, "doi": "https://doi.org/10.1145/2856032", "OA papers": [{"PaperId": "https://openalex.org/W2388355420", "PaperTitle": "Synthesis of Dual-Mode Circuits Through Library Design, Gate Sizing, and Clock-Tree Optimization", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0, "Ulsan National Institute of Science and Technology": 1.0}, "Authors": ["Sangmin Kim", "Seokhyeong Kang", "Youngsoo Shin"]}]}, {"DBLP title": "Performance Evaluation of NoC-Based Multicore Systems: From Traffic Analysis to NoC Latency Modeling.", "DBLP authors": ["Zhiliang Qian", "Paul Bogdan", "Chi-Ying Tsui", "Radu Marculescu"], "year": 2016, "doi": "https://doi.org/10.1145/2870633", "OA papers": [{"PaperId": "https://openalex.org/W2375937484", "PaperTitle": "Performance Evaluation of NoC-Based Multicore Systems", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Shanghai Jiao Tong University": 1.0, "University of Southern California": 1.0, "Hong Kong University of Science and Technology": 1.0, "Carnegie Mellon University": 1.0}, "Authors": ["Zhiliang Qian", "Paul Bogdan", "Chi-Ying Tsui", "Radu Marculescu"]}]}, {"DBLP title": "Path Selection for Real-Time Communication on Priority-Aware NoCs.", "DBLP authors": ["Hany Kashif", "Hiren D. Patel", "Sebastian Fischmeister"], "year": 2016, "doi": "https://doi.org/10.1145/2866572", "OA papers": [{"PaperId": "https://openalex.org/W2482041307", "PaperTitle": "Path Selection for Real-Time Communication on Priority-Aware NoCs", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Waterloo": 3.0}, "Authors": ["Hany Kashif", "Hiren D. Patel", "Sebastian Fischmeister"]}]}, {"DBLP title": "An Effective Chemical Mechanical Polishing Fill Insertion Approach.", "DBLP authors": ["Chuangwen Liu", "Peishan Tu", "Pangbo Wu", "Haomo Tang", "Yande Jiang", "Jian Kuang", "Evangeline F. Y. Young"], "year": 2016, "doi": "https://doi.org/10.1145/2886097", "OA papers": [{"PaperId": "https://openalex.org/W2360470654", "PaperTitle": "An Effective Chemical Mechanical Polishing Fill Insertion Approach", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Chinese University of Hong Kong": 7.0}, "Authors": ["Chuangwen Liu", "Peishan Tu", "Pangbo Wu", "Haomo Tang", "Yande Jiang", "Jian Kuang", "Evangeline F. Y. Young"]}]}, {"DBLP title": "Streaming Sorting Networks.", "DBLP authors": ["Marcela Zuluaga", "Peter A. Milder", "Markus P\u00fcschel"], "year": 2016, "doi": "https://doi.org/10.1145/2854150", "OA papers": [{"PaperId": "https://openalex.org/W2472334012", "PaperTitle": "Streaming Sorting Networks", "Year": 2016, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"ETH Zurich": 2.0, "Stony Brook University": 1.0}, "Authors": ["Marcela Zuluaga", "Peter Milder", "Markus P\u00fcschel"]}]}, {"DBLP title": "Statistical Rare-Event Analysis and Parameter Guidance by Elite Learning Sample Selection.", "DBLP authors": ["Yue Zhao", "Taeyoung Kim", "Hosoon Shin", "Sheldon X.-D. Tan", "Xin Li", "Hai-Bao Chen", "Hai Wang"], "year": 2016, "doi": "https://doi.org/10.1145/2875422", "OA papers": [{"PaperId": "https://openalex.org/W2398476818", "PaperTitle": "Statistical Rare-Event Analysis and Parameter Guidance by Elite Learning Sample Selection", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Riverside": 4.0, "Carnegie Mellon University": 1.0, "Shanghai Jiao Tong University": 1.0, "University of Electronic Science and Technology of China": 1.0}, "Authors": ["Yue Zhao", "TaeYoung Kim", "Hosoon Shin", "Sheldon X.-D. Tan", "Xin Li", "Hai-Bao Chen", "Hai Wang"]}]}, {"DBLP title": "Construction of Reconfigurable Clock Trees for MCMM Designs Using Mode Separation and Scenario Compression.", "DBLP authors": ["Rickard Ewetz", "Cheng-Kok Koh"], "year": 2016, "doi": "https://doi.org/10.1145/2883609", "OA papers": [{"PaperId": "https://openalex.org/W2400862933", "PaperTitle": "Construction of Reconfigurable Clock Trees for MCMM Designs Using Mode Separation and Scenario Compression", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Purdue University System": 2.0}, "Authors": ["Rickard Ewetz", "Cheng-Kok Koh"]}]}, {"DBLP title": "A Hardware-Assisted Energy-Efficient Processing Model for Activity Recognition Using Wearables.", "DBLP authors": ["Hassan Ghasemzadeh", "Ramin Fallahzadeh", "Roozbeh Jafari"], "year": 2016, "doi": "https://doi.org/10.1145/2886096", "OA papers": [{"PaperId": "https://openalex.org/W2468272042", "PaperTitle": "A Hardware-Assisted Energy-Efficient Processing Model for Activity Recognition Using Wearables", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Washington State University": 2.0, "Texas A&M University": 1.0}, "Authors": ["Hassan Ghasemzadeh", "Ramin Fallahzadeh", "Roozbeh Jafari"]}]}, {"DBLP title": "Power, Area, and Performance Optimization of Standard Cell Memory Arrays Through Controlled Placement.", "DBLP authors": ["Adam Teman", "Davide Rossi", "Pascal Meinerzhagen", "Luca Benini", "Andreas Burg"], "year": 2016, "doi": "https://doi.org/10.1145/2890498", "OA papers": [{"PaperId": "https://openalex.org/W2402693132", "PaperTitle": "Power, Area, and Performance Optimization of Standard Cell Memory Arrays Through Controlled Placement", "Year": 2016, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.0, "University of Bologna": 2.0, "Bar-Ilan University": 1.0}, "Authors": ["Adam Teman", "Davide Rossi", "Pascal Meinerzhagen", "Luca Benini", "Andreas Burg"]}]}, {"DBLP title": "On Battery Recovery Effect in Wireless Sensor Nodes.", "DBLP authors": ["Swaminathan Narayanaswamy", "Steffen Schl\u00fcter", "Sebastian Steinhorst", "Martin Lukasiewycz", "Samarjit Chakraborty", "Harry Ernst Hoster"], "year": 2016, "doi": "https://doi.org/10.1145/2890501", "OA papers": [{"PaperId": "https://openalex.org/W2396556882", "PaperTitle": "On Battery Recovery Effect in Wireless Sensor Nodes", "Year": 2016, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"TUM CREATE Limited, CREATE TOWER, Singapore": 4.0, "Technical University of Munich": 1.0, "Lancaster University": 1.0}, "Authors": ["Swaminathan Narayanaswamy", "Steffen Schlueter", "Sebastian Steinhorst", "Martin Lukasiewycz", "Samarjit Chakraborty", "Harry E. Hoster"]}]}, {"DBLP title": "Accurate Modeling of Nonideal Low-Power PWM DC-DC Converters Operating in CCM and DCM using Enhanced Circuit-Averaging Techniques.", "DBLP authors": ["Dani A. Tannir", "Ya Wang", "Peng Li"], "year": 2016, "doi": "https://doi.org/10.1145/2890500", "OA papers": [{"PaperId": "https://openalex.org/W2460053499", "PaperTitle": "Accurate Modeling of Nonideal Low-Power PWM DC-DC Converters Operating in CCM and DCM using Enhanced Circuit-Averaging Techniques", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Lebanese American University": 1.0, "Texas A&M University": 2.0}, "Authors": ["Dani Tannir", "Ya Xing Wang", "Peng Li"]}]}, {"DBLP title": "Cyber-Physical Co-Simulation Framework for Smart Cells in Scalable Battery Packs.", "DBLP authors": ["Sebastian Steinhorst", "Matthias Kauer", "Arne Meeuw", "Swaminathan Narayanaswamy", "Martin Lukasiewycz", "Samarjit Chakraborty"], "year": 2016, "doi": "https://doi.org/10.1145/2891407", "OA papers": [{"PaperId": "https://openalex.org/W2462786435", "PaperTitle": "Cyber-Physical Co-Simulation Framework for Smart Cells in Scalable Battery Packs", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"TUM CREATE Limited, CREATE Tower, Singapore": 5.0, "TU Munich, M\u00fcnchen, Germany": 1.0}, "Authors": ["Sebastian Steinhorst", "Matthias Kauer", "Arne Meeuw", "Swaminathan Narayanaswamy", "Martin Lukasiewycz", "Samarjit Chakraborty"]}]}, {"DBLP title": "FORTIS: A Comprehensive Solution for Establishing Forward Trust for Protecting IPs and ICs.", "DBLP authors": ["Ujjwal Guin", "Qihang Shi", "Domenic Forte", "Mark M. Tehranipoor"], "year": 2016, "doi": "https://doi.org/10.1145/2893183", "OA papers": [{"PaperId": "https://openalex.org/W2400748972", "PaperTitle": "FORTIS", "Year": 2016, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"University of Connecticut": 2.0, "University of Florida": 2.0}, "Authors": ["Ujjwal Guin", "Qihang Shi", "Domenic Forte", "Mark Tehranipoor"]}]}, {"DBLP title": "Timing Path-Driven Cycle Cutting for Sequential Controllers.", "DBLP authors": ["William Lee", "Vikas S. Vij", "Kenneth S. Stevens"], "year": 2016, "doi": "https://doi.org/10.1145/2893473", "OA papers": [{"PaperId": "https://openalex.org/W2465766305", "PaperTitle": "Timing Path-Driven Cycle Cutting for Sequential Controllers", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Utah": 2.0, "INTEL Corporation#TAB#": 1.0}, "Authors": ["William M. Lee", "Vikas S. Vij", "Kenneth N. Stevens"]}]}, {"DBLP title": "Hierarchical Statistical Leakage Analysis and Its Application.", "DBLP authors": ["Yang Xu", "J\u00fcrgen Teich"], "year": 2016, "doi": "https://doi.org/10.1145/2896820", "OA papers": [{"PaperId": "https://openalex.org/W2509992958", "PaperTitle": "Hierarchical Statistical Leakage Analysis and Its Application", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Erlangen-Nuremberg": 2.0}, "Authors": ["Yang Xu", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Efficient Algorithms for Discrete Gate Sizing and Threshold Voltage Assignment Based on an Accurate Analytical Statistical Yield Gradient.", "DBLP authors": ["Ramprasath S.", "Vinita Vasudevan"], "year": 2016, "doi": "https://doi.org/10.1145/2896819", "OA papers": [{"PaperId": "https://openalex.org/W2407955805", "PaperTitle": "Efficient Algorithms for Discrete Gate Sizing and Threshold Voltage Assignment Based on an Accurate Analytical Statistical Yield Gradient", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Madras": 2.0}, "Authors": ["S. Ramprasath", "Vinita Vasudevan"]}]}, {"DBLP title": "Ensemble Reduction via Logic Minimization.", "DBLP authors": ["Hongfei Wang", "R. D. (Shawn) Blanton"], "year": 2016, "doi": "https://doi.org/10.1145/2897515", "OA papers": [{"PaperId": "https://openalex.org/W2402097962", "PaperTitle": "Ensemble Reduction via Logic Minimization", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Howard Wang", "Ronald E. Blanton"]}]}, {"DBLP title": "N-Detection Test Sets for Circuits with Multiple Independent Scan Chains.", "DBLP authors": ["Irith Pomeranz"], "year": 2016, "doi": "https://doi.org/10.1145/2897514", "OA papers": [{"PaperId": "https://openalex.org/W2408214455", "PaperTitle": "<i>N</i> -Detection Test Sets for Circuits with Multiple Independent Scan Chains", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Resource Sharing Centric Dynamic Voltage and Frequency Scaling for CMP Cores, Uncore, and Memory.", "DBLP authors": ["Jae-Yeon Won", "Paul V. Gratz", "Srinivas Shakkottai", "Jiang Hu"], "year": 2016, "doi": "https://doi.org/10.1145/2897394", "OA papers": [{"PaperId": "https://openalex.org/W2407590042", "PaperTitle": "Resource Sharing Centric Dynamic Voltage and Frequency Scaling for CMP Cores, Uncore, and Memory", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Texas A&M University": 4.0}, "Authors": ["Jae-Yeon Won", "Paul V. Gratz", "Srinivas Shakkottai", "Jiang Hu"]}]}, {"DBLP title": "Area-Aware Decomposition for Single-Electron Transistor Arrays.", "DBLP authors": ["Ching-Hsuan Ho", "Yung-Chih Chen", "Chun-Yao Wang", "Ching-Yi Huang", "Suman Datta", "Vijaykrishnan Narayanan"], "year": 2016, "doi": "https://doi.org/10.1145/2898998", "OA papers": [{"PaperId": "https://openalex.org/W2520542486", "PaperTitle": "Area-Aware Decomposition for Single-Electron Transistor Arrays", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Tsing Hua University": 3.0, "Yuan Ze University": 1.0, "Pennsylvania State University": 2.0}, "Authors": ["Ching-Hsuan Ho", "Yung-Chih Chen", "Chun-Yao Wang", "Ching-Yi Huang", "Suman Datta", "Vijaykrishnan Narayanan"]}]}, {"DBLP title": "Library-Based Placement and Routing in FPGAs with Support of Partial Reconfiguration.", "DBLP authors": ["Fubing Mao", "Yi-Chung Chen", "Wei Zhang", "Hai (Helen) Li", "Bingsheng He"], "year": 2016, "doi": "https://doi.org/10.1145/2901295", "OA papers": [{"PaperId": "https://openalex.org/W2399946272", "PaperTitle": "Library-Based Placement and Routing in FPGAs with Support of Partial Reconfiguration", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Nanyang Technological University": 2.0, "University of Manchester": 1.0, "Hong Kong University of Science and Technology": 1.0, "University of Pittsburgh": 1.0}, "Authors": ["Fubing Mao", "Yi-Chung Chen", "Wei Zhang", "Hai Li", "Bingsheng He"]}]}, {"DBLP title": "Index-Resilient Zero-Suppressed BDDs: Definition and Operations.", "DBLP authors": ["Anna Bernasconi", "Valentina Ciriani"], "year": 2016, "doi": "https://doi.org/10.1145/2905363", "OA papers": [{"PaperId": "https://openalex.org/W2403791807", "PaperTitle": "Index-Resilient Zero-Suppressed BDDs", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Pisa": 1.0, "University of Milan": 1.0}, "Authors": ["Anna Bernasconi", "Anna Bernasconi"]}]}]