18:42:42 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Vivado_Project\MS.CnnAccFPGA\Vitis_workspace\temp_xsdb_launch_script.tcl
18:42:42 INFO  : Registering command handlers for Vitis TCF services
18:42:44 INFO  : XSCT server has started successfully.
18:42:44 INFO  : Successfully done setting XSCT server connection channel  
18:42:44 INFO  : plnx-install-location is set to ''
18:42:44 INFO  : Successfully done setting workspace for the tool. 
18:42:44 INFO  : Successfully done query RDI_DATADIR 
18:42:44 INFO  : Platform repository initialization has completed.
18:43:43 INFO  : Result from executing command 'getProjects': HwProj
18:43:43 INFO  : Result from executing command 'getPlatforms': 
18:47:33 INFO  : Result from executing command 'getProjects': HwProj
18:47:33 INFO  : Result from executing command 'getPlatforms': HwProj|D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/export/HwProj/HwProj.xpfm
11:56:54 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Vivado_Project\MS.CnnAccFPGA\Vitis_workspace\temp_xsdb_launch_script.tcl
11:56:57 INFO  : Registering command handlers for Vitis TCF services
11:56:57 INFO  : XSCT server has started successfully.
11:56:57 INFO  : Successfully done setting XSCT server connection channel  
11:57:00 INFO  : plnx-install-location is set to ''
11:57:00 INFO  : Successfully done setting workspace for the tool. 
11:57:00 INFO  : Successfully done query RDI_DATADIR 
11:57:00 INFO  : Platform repository initialization has completed.
11:57:08 INFO  : Result from executing command 'getProjects': HwProj
11:57:08 INFO  : Result from executing command 'getPlatforms': HwProj|D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/export/HwProj/HwProj.xpfm
11:59:38 INFO  : Checking for BSP changes to sync application flags for project 'UserApp'...
12:01:23 INFO  : Checking for BSP changes to sync application flags for project 'UserApp'...
12:01:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:01:56 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
12:01:56 INFO  : 'jtag frequency' command is executed.
12:01:56 INFO  : Context for 'APU' is selected.
12:01:56 INFO  : System reset is completed.
12:01:59 INFO  : 'after 3000' command is executed.
12:02:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
12:02:01 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/UserApp/_ide/bitstream/design_1_wrapper.bit"
12:02:02 INFO  : Context for 'APU' is selected.
12:02:02 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/export/HwProj/hw/design_1_wrapper.xsa'.
12:02:02 INFO  : 'configparams force-mem-access 1' command is executed.
12:02:02 INFO  : Context for 'APU' is selected.
12:02:02 INFO  : Sourcing of 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/UserApp/_ide/psinit/ps7_init.tcl' is done.
12:02:03 INFO  : 'ps7_init' command is executed.
12:02:03 INFO  : 'ps7_post_config' command is executed.
12:02:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:03 INFO  : The application 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/UserApp/Debug/UserApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:02:04 INFO  : 'configparams force-mem-access 0' command is executed.
12:02:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/UserApp/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/export/HwProj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/UserApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/UserApp/Debug/UserApp.elf
configparams force-mem-access 0
----------------End of Script----------------

12:02:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:04 INFO  : 'con' command is executed.
12:02:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:02:04 INFO  : Launch script is exported to file 'D:\Vivado_Project\MS.CnnAccFPGA\Vitis_workspace\.sdk\launch_scripts\single_application_debug\debugger_userapp-default.tcl'
12:07:00 INFO  : Disconnected from the channel tcfchan#3.
12:07:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:02 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
12:07:02 INFO  : 'jtag frequency' command is executed.
12:07:02 INFO  : Context for 'APU' is selected.
12:07:02 INFO  : System reset is completed.
12:07:05 INFO  : 'after 3000' command is executed.
12:07:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
12:07:06 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/UserApp/_ide/bitstream/design_1_wrapper.bit"
12:07:06 INFO  : Context for 'APU' is selected.
12:07:06 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/export/HwProj/hw/design_1_wrapper.xsa'.
12:07:06 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:06 INFO  : Context for 'APU' is selected.
12:07:06 INFO  : Sourcing of 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/UserApp/_ide/psinit/ps7_init.tcl' is done.
12:07:07 INFO  : 'ps7_init' command is executed.
12:07:07 INFO  : 'ps7_post_config' command is executed.
12:07:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:07 INFO  : The application 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/UserApp/Debug/UserApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:07:07 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/UserApp/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/export/HwProj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/UserApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/UserApp/Debug/UserApp.elf
configparams force-mem-access 0
----------------End of Script----------------

12:07:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:07 INFO  : 'con' command is executed.
12:07:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:07:07 INFO  : Launch script is exported to file 'D:\Vivado_Project\MS.CnnAccFPGA\Vitis_workspace\.sdk\launch_scripts\single_application_debug\debugger_userapp-default.tcl'
12:16:58 INFO  : Checking for BSP changes to sync application flags for project 'UserApp'...
14:36:40 INFO  : Disconnected from the channel tcfchan#4.
18:31:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Vivado_Project\MS.CnnAccFPGA\Vitis_workspace\temp_xsdb_launch_script.tcl
18:31:52 INFO  : XSCT server has started successfully.
18:31:52 INFO  : plnx-install-location is set to ''
18:31:52 INFO  : Successfully done setting XSCT server connection channel  
18:31:52 INFO  : Successfully done setting workspace for the tool. 
18:31:55 INFO  : Platform repository initialization has completed.
18:31:55 INFO  : Registering command handlers for Vitis TCF services
18:31:57 INFO  : Successfully done query RDI_DATADIR 
18:35:29 INFO  : Hardware specification for platform project 'HwProj' is updated.
18:44:15 INFO  : Result from executing command 'getProjects': HwProj
18:44:15 INFO  : Result from executing command 'getPlatforms': HwProj|D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/export/HwProj/HwProj.xpfm
18:44:15 INFO  : Checking for BSP changes to sync application flags for project 'UserApp'...
18:44:22 INFO  : Updating application flags with new BSP settings...
18:44:23 INFO  : Successfully updated application flags for project UserApp.
18:44:28 INFO  : Checking for BSP changes to sync application flags for project 'UserApp'...
18:44:28 INFO  : The hardware specfication used by project 'UserApp' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:44:28 INFO  : The file 'D:\Vivado_Project\MS.CnnAccFPGA\Vitis_workspace\UserApp\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
18:44:28 INFO  : The updated bitstream files are copied from platform to folder 'D:\Vivado_Project\MS.CnnAccFPGA\Vitis_workspace\UserApp\_ide\bitstream' in project 'UserApp'.
18:44:28 INFO  : The file 'D:\Vivado_Project\MS.CnnAccFPGA\Vitis_workspace\UserApp\_ide\psinit\ps7_init.tcl' stored in project is removed.
18:44:33 INFO  : The updated ps init files are copied from platform to folder 'D:\Vivado_Project\MS.CnnAccFPGA\Vitis_workspace\UserApp\_ide\psinit' in project 'UserApp'.
18:44:50 INFO  : Checking for BSP changes to sync application flags for project 'UserApp'...
18:44:58 INFO  : Checking for BSP changes to sync application flags for project 'UserApp'...
18:45:45 INFO  : Checking for BSP changes to sync application flags for project 'UserApp'...
18:45:48 INFO  : Checking for BSP changes to sync application flags for project 'UserApp'...
18:46:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:46:33 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:46:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:44 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
18:46:44 INFO  : 'jtag frequency' command is executed.
18:46:44 INFO  : Context for 'APU' is selected.
18:46:44 INFO  : System reset is completed.
18:46:47 INFO  : 'after 3000' command is executed.
18:46:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
18:46:49 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/UserApp/_ide/bitstream/design_1_wrapper.bit"
18:46:49 INFO  : Context for 'APU' is selected.
18:46:49 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/export/HwProj/hw/design_1_wrapper.xsa'.
18:46:49 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:49 INFO  : Context for 'APU' is selected.
18:46:49 INFO  : Sourcing of 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/UserApp/_ide/psinit/ps7_init.tcl' is done.
18:46:49 INFO  : 'ps7_init' command is executed.
18:46:50 INFO  : 'ps7_post_config' command is executed.
18:46:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:50 INFO  : The application 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/UserApp/Debug/UserApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:50 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/UserApp/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/export/HwProj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/UserApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/UserApp/Debug/UserApp.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:50 INFO  : 'con' command is executed.
18:46:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:46:50 INFO  : Launch script is exported to file 'D:\Vivado_Project\MS.CnnAccFPGA\Vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_userapp_system_standalone.tcl'
10:21:31 INFO  : Disconnected from the channel tcfchan#5.
10:21:45 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Vivado_Project\MS.CnnAccFPGA\Vitis_workspace\temp_xsdb_launch_script.tcl
10:21:47 INFO  : XSCT server has started successfully.
10:21:47 INFO  : Successfully done setting XSCT server connection channel  
10:21:47 INFO  : plnx-install-location is set to ''
10:21:47 INFO  : Successfully done setting workspace for the tool. 
10:21:50 INFO  : Platform repository initialization has completed.
10:21:50 INFO  : Registering command handlers for Vitis TCF services
10:21:50 INFO  : Successfully done query RDI_DATADIR 
10:37:07 INFO  : Checking for BSP changes to sync application flags for project 'UserApp'...
10:37:29 INFO  : Checking for BSP changes to sync application flags for project 'UserApp'...
10:37:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/export/HwProj/hw/design_1_wrapper.xsa is already opened

10:37:54 INFO  : Checking for BSP changes to sync application flags for project 'UserApp'...
10:37:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/export/HwProj/hw/design_1_wrapper.xsa is already opened

10:38:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:38:08 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
10:38:08 INFO  : 'jtag frequency' command is executed.
10:38:08 INFO  : Context for 'APU' is selected.
10:38:08 INFO  : System reset is completed.
10:38:11 INFO  : 'after 3000' command is executed.
10:38:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
10:38:12 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/UserApp/_ide/bitstream/design_1_wrapper.bit"
10:38:12 INFO  : Context for 'APU' is selected.
10:38:12 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/export/HwProj/hw/design_1_wrapper.xsa'.
10:38:12 INFO  : 'configparams force-mem-access 1' command is executed.
10:38:12 INFO  : Context for 'APU' is selected.
10:38:12 INFO  : Sourcing of 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/UserApp/_ide/psinit/ps7_init.tcl' is done.
10:38:13 INFO  : 'ps7_init' command is executed.
10:38:13 INFO  : 'ps7_post_config' command is executed.
10:38:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:13 INFO  : The application 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/UserApp/Debug/UserApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:38:13 INFO  : 'configparams force-mem-access 0' command is executed.
10:38:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/UserApp/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/export/HwProj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/UserApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/UserApp/Debug/UserApp.elf
configparams force-mem-access 0
----------------End of Script----------------

10:38:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:13 INFO  : 'con' command is executed.
10:38:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:38:13 INFO  : Launch script is exported to file 'D:\Vivado_Project\MS.CnnAccFPGA\Vitis_workspace\.sdk\launch_scripts\single_application_debug\debugger_userapp-default.tcl'
10:41:18 INFO  : Disconnected from the channel tcfchan#3.
10:41:21 INFO  : Checking for BSP changes to sync application flags for project 'UserApp'...
10:41:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/export/HwProj/hw/design_1_wrapper.xsa is already opened

10:41:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:41 INFO  : Jtag cable 'Digilent Zybo 210279655497A' is selected.
10:41:41 INFO  : 'jtag frequency' command is executed.
10:41:41 INFO  : Context for 'APU' is selected.
10:41:41 INFO  : System reset is completed.
10:41:44 INFO  : 'after 3000' command is executed.
10:41:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}' command is executed.
10:41:45 INFO  : FPGA configured successfully with bitstream "D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/UserApp/_ide/bitstream/design_1_wrapper.bit"
10:41:45 INFO  : Context for 'APU' is selected.
10:41:45 INFO  : Hardware design and registers information is loaded from 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/export/HwProj/hw/design_1_wrapper.xsa'.
10:41:45 INFO  : 'configparams force-mem-access 1' command is executed.
10:41:46 INFO  : Context for 'APU' is selected.
10:41:46 INFO  : Sourcing of 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/UserApp/_ide/psinit/ps7_init.tcl' is done.
10:41:46 INFO  : 'ps7_init' command is executed.
10:41:46 INFO  : 'ps7_post_config' command is executed.
10:41:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:46 INFO  : The application 'D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/UserApp/Debug/UserApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:41:46 INFO  : 'configparams force-mem-access 0' command is executed.
10:41:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655497A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279655497A-13722093-0"}
fpga -file D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/UserApp/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/export/HwProj/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/UserApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/UserApp/Debug/UserApp.elf
configparams force-mem-access 0
----------------End of Script----------------

10:41:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:46 INFO  : 'con' command is executed.
10:41:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:41:46 INFO  : Launch script is exported to file 'D:\Vivado_Project\MS.CnnAccFPGA\Vitis_workspace\.sdk\launch_scripts\single_application_debug\debugger_userapp-default.tcl'
